
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x0001ffb8 vaddr 0x40017fb8 paddr 0x40017fb8 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x00018b64 memsz 0x000198a0 flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f7f0  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000087c8  4000f7f0  4000f7f0  000177f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  40017fb8  40017fb8  0001ffb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000ba4  40017fc0  40017fc0  0001ffc0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000d38  40018b68  40018b68  00020b64  2**3
                  ALLOC
  5 .debug_info   00005f3d  00000000  00000000  00020b64  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000171b  00000000  00000000  00026aa1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    0000640d  00000000  00000000  000281bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000220  00000000  00000000  0002e5d0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001be2  00000000  00000000  0002e7f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000117e  00000000  00000000  000303d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  00031550  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  00031580  2**0
                  CONTENTS, READONLY
 13 .debug_frame  000016fc  00000000  00000000  000315c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000011e0  00000000  00000000  00032cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000f7f0 l    d  .rodata	00000000 .rodata
40017fb8 l    d  .ARM.exidx	00000000 .ARM.exidx
40017fc0 l    d  .data	00000000 .data
40018b68 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
40000110 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
400000e4 l       .text	00000000 HandlerSVC
400000a4 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
40018b68 l       .bss	00000000 .LANCHOR0
40018b7c l     O .bss	00000004 value.7038
00000000 l    df *ABS*	00000000 cp15.c
4000073c l     F .text	00000848 CoTTSet_L1L2
00000000 l    df *ABS*	00000000 gic.c
400181c8 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
40002dd8 l     F .text	000007c4 Lcd_Printf.constprop.0
400137e0 l       .rodata	00000000 .LANCHOR1
40018b80 l       .bss	00000000 .LANCHOR3
4000f7f0 l       .rodata	00000000 .LANCHOR0
400177d0 l       .rodata	00000000 .LANCHOR2
40018278 l       .data	00000000 .LANCHOR4
40013d00 l     O .rodata	00000015 _first
40013d18 l     O .rodata	0000001e _middle
40013d38 l     O .rodata	0000001e _last
40016a60 l     O .rodata	00000016 cho
40016a78 l     O .rodata	00000016 cho2
40016a90 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 page.c
40018c38 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 pcb_allocator.c
40019840 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 process.c
4001984c l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 runtime.c
40019854 l       .bss	00000000 .LANCHOR0
40019854 l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
40019858 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
40006d68 l       .text	00000000 Finished
40006cfc l       .text	00000000 Loop1
40006d5c l       .text	00000000 Skip
40006d3c l       .text	00000000 Loop2
40006d40 l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 impure.c
400186c0 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 vfprintf.c
40017bb0 l     O .rodata	00000010 blanks.6744
40017bc0 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
40009cf8 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
40018ae8 l     O .data	00000020 lc_ctype_charset
40018b0c l     O .data	00000020 lc_message_charset
40018b2c l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 mprec.c
40017bd0 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
40017cf8 l     O .rodata	00000010 blanks.6688
40017d08 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000e238 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
40003c1c g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000c39c g     F .text	00000058 _mprec_log10
400049c0 g     F .text	0000004c Lcd_Draw_STACK
40006b98 g       .text	00000000 CoInvalidateMainTlbVA
4000c464 g     F .text	0000007c __any_on
40017ca8 g     O .rodata	00000028 __mprec_tinytens
4000ed04 g     F .text	00000018 .hidden __aeabi_dcmple
40007cb8 g     F .text	0000002c cleanup_glue
4000ee28 g     F .text	00000040 .hidden __gnu_uldivmod_helper
40004a0c g     F .text	00000014 Key_Poll_Init
40002d44 g     F .text	00000048 GIC_Clear_Pending_Clear
4000ec18 g     F .text	00000088 .hidden __cmpdf2
400003a0 g     F .text	0000005c Uart1_ISR
40018b84 g     O .bss	000000a0 ArrWinInfo
40006bb4 g       .text	00000000 CoSetICacheLockdownBase
4000ec18 g     F .text	00000088 .hidden __eqdf2
4000ee68 g     F .text	000004d0 .hidden __divdi3
4000e70c g     F .text	00000060 .hidden __floatdidf
40006a48 g       .text	00000000 CoSetAsyncBusMode
40007924 g     F .text	00000028 vsprintf
40006440 g     F .text	000000f8 Uart1_GetString
40002b84 g     F .text	00000018 GIC_Set_Priority_Mask
40003b90 g     F .text	0000008c Lcd_Draw_Image
4000b5d0 g     F .text	00000070 _setlocale_r
40016aa8 g     O .rodata	00001000 eng8x16
40007634 g     F .text	00000004 __malloc_unlock
4000044c g     F .text	00000050 Key4_ISR
4000692c g       .text	00000000 CoReadCTR
40000274 g     F .text	00000034 Long_Long_Add
400068c4 g       .text	00000000 CoDisableL2PrefetchHint
40001344 g     F .text	00000030 L2C_CleanAndInvalidate_All
400068d4 g       .text	00000000 CoEnableICache
4000daa4 g     F .text	00000134 memmove
4000b7b4 g     F .text	0000008c _Balloc
40005884 g     F .text	000000bc SDHC_ACMD41
40018228 g     O .data	00000010 ICDIPR0
4000ec08 g     F .text	00000098 .hidden __gtdf2
40005058 g     F .text	0000002c allocate_pcb
40005084 g     F .text	00000078 add_pcb
40006b7c g       .text	00000000 CoInvalidateDTlbVA
40006894 g       .text	00000000 CoGetUserReadPA
40002da8 g     F .text	00000018 GIC_Write_EOI
40006b34 g       .text	00000000 CoPrefetchICacheLineVA
40018c40 g     O .bss	00000c00 PA_page_info_list
40001470 g     F .text	0000003c set_second_table_address_App0
40006b54 g       .text	00000000 CoInvalidateITlb
4000690c g       .text	00000000 CoEnableDCache
40006bdc g       .text	00000000 CoSetL2CacheAuxCrtlReg
4001989c g     O .bss	00000004 errno
40017fc0 g     O .data	00000028 SVC_Handler_Vector
4000ecbc g     F .text	00000018 .hidden __aeabi_cdcmple
40002d8c g     F .text	0000001c GIC_Read_INTACK
400017b0 g     F .text	000000a8 CoStopMmuAndL1L2Cache
40004bcc g     F .text	00000178 Main
40006a28 g       .text	00000000 CoDisableMmu
4000697c g       .text	00000000 CoDisableFiq
4000359c g     F .text	00000004 udelay_f
40018b80 g     O .bss	00000004 pLcdFb
4000604c g     F .text	000000b8 Timer0_Int_Delay
400067a8 g       .text	00000000 TLB_Type
400057bc g     F .text	00000068 SDHC_CMD8
40002dc0 g     F .text	00000018 GIC_Generate_SGI
400067f0 g       .text	00000000 Get_Context_And_Switch
400052b4 g     F .text	00000010 Get_Heap_Base
40007540 g     F .text	000000f0 memcpy
400052a8 g     F .text	0000000c Get_Stack_Limit
4000eca0 g     F .text	00000034 .hidden __aeabi_cdrcmple
40004b64 g     F .text	0000001c LED_Display
400069e8 g       .text	00000000 CoDisableUnalignedAccess
400039c8 g     F .text	00000088 Lcd_Clr_Screen
40001428 g     F .text	00000048 SetTransTable_app1
40007dec g     F .text	00001f0c _svfprintf_r
4000e690 g     F .text	00000028 .hidden __floatsidf
4000ec10 g     F .text	00000090 .hidden __ltdf2
40017fe8 g     O .data	000001e0 ISR_Vector
4000eda8 g     F .text	00000000 .hidden __aeabi_uldivmod
4000c4e0 g     F .text	0000006c __fpclassifyd
40006aa4 g       .text	00000000 CoSelTTBReg0
4000c314 g     F .text	00000088 __ratio
40018258 g     O .data	00000010 ICCIAR
40017fc0 g       .data	00000000 __RW_BASE__
40006dd4 g     F .text	00000020 malloc
4000e238 g     F .text	000000f4 .hidden __udivsi3
40006bac g       .text	00000000 CoSetDCacheLockdownBase
40002c34 g     F .text	00000084 GIC_Set_Interrupt_Priority
4000060c g     F .text	00000028 Page_Fault_Handler_PABT
40006754 g       .text	00000000 Get_User_SP
40017be0 g     O .rodata	000000c8 __mprec_tens
400012d4 g     F .text	0000001c L2C_Clean_PA
40003dfc g     F .text	000003c8 Lcd_Han_Putch
4000b640 g     F .text	0000000c __locale_charset
40006af8 g       .text	00000000 CoInvalidateDCacheIndex
40018208 g     O .data	00000010 ICDICER0
4001985c g     O .bss	00000004 __malloc_top_pad
40018b08 g     O .data	00000004 __mb_cur_max
4000e66c g     F .text	00000024 .hidden __aeabi_ui2d
4000b670 g     F .text	0000000c _localeconv_r
4000397c g     F .text	00000028 Lcd_Get_Pixel
40004338 g     F .text	0000021c Lcd_Puts
4000bb10 g     F .text	00000024 __i2b
4000696c g       .text	00000000 CoEnableFiq
40006bf4 g       .text	00000000 CoSetL2CacheLines
4000e350 g     F .text	00000000 .hidden __aeabi_drsub
40005124 g     F .text	0000001c get_next_pcb_adr
40007638 g     F .text	00000044 _sbrk_r
40004b40 g     F .text	00000024 LED_Init
40000634 g     F .text	0000007c Timer0_ISR
4000575c g     F .text	00000060 SDHC_CMD0
40003c78 g     F .text	0000001c absf
40003cb8 g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
40006bec g       .text	00000000 CoSetITlbLockdown
40004a68 g     F .text	00000030 Key_ISR_Init
400068f0 g       .text	00000000 CoDisableICache
4000ecec g     F .text	00000018 .hidden __aeabi_dcmplt
400013e4 g     F .text	00000044 SetTransTable
400067b8 g       .text	00000000 Save_Context
400039a4 g     F .text	00000024 Lcd_Get_Pixel_Address
40019888 g     O .bss	00000004 __malloc_max_sbrked_mem
4000698c g       .text	00000000 CoSetIF
40006a88 g       .text	00000000 CoEnableNeon
4000e6b8 g     F .text	00000040 .hidden __extendsfdf2
40006b70 g       .text	00000000 CoInvalidateDTlb
4000e9fc g     F .text	0000020c .hidden __aeabi_ddiv
40018b74 g     O .bss	00000004 sd_tr_flag
4000e35c g     F .text	00000310 .hidden __adddf3
40006b48 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
40018b64 g       .data	00000000 __RW_LIMIT__
40004d44 g     F .text	00000314 demand_paging
40006298 g     F .text	00000098 Uart1_Printf
4000c134 g     F .text	000000d4 __b2d
4000e76c g     F .text	00000290 .hidden __aeabi_dmul
40017bac g     O .rodata	00000004 _global_impure_ptr
4000dccc g     F .text	0000056c _realloc_r
40005fc8 g     F .text	00000084 Timer0_Delay
40006a08 g       .text	00000000 CoDisableAlignFault
40006778 g       .text	00000000 PABT_Falut_Status
4000f338 g     F .text	00000470 .hidden __udivdi3
40017cd0 g     O .rodata	00000028 __mprec_bigtens
4000b938 g     F .text	000000e8 __s2b
4000e66c g     F .text	00000024 .hidden __floatunsidf
40005254 g     F .text	0000004c _sbrk
40013d58 g     O .rodata	00002d01 han16x16
4000bf2c g     F .text	00000060 __mcmp
40006358 g     F .text	0000001c Uart1_Get_Pressed
4000049c g     F .text	00000038 Undef_Handler
4000394c g     F .text	00000030 Lcd_Put_Pixel
400078ac g     F .text	00000028 strtol
40001374 g     F .text	0000001c L2C_CleanAndInvalidate_PA
40006d7c g       .text	00000000 CoSetProcessId
400012f0 g     F .text	00000020 L2C_Clean_SetWay
40004554 g     F .text	00000080 Lcd_Draw_Bar
400053b0 g     F .text	00000310 SDHC_Card_Init
40002b58 g     F .text	00000018 GIC_Distributor_Enable
40006864 g       .text	00000000 exynos_smc
40004a98 g     F .text	000000a8 Key_ISR_Enable
4000108c g     F .text	00000088 L2C_Clean_VA
40006ce4 g       .text	00000000 CoInvalidateDCacheForV7
40007ce4 g     F .text	00000108 _reclaim_reent
4000ba20 g     F .text	0000005c __hi0bits
40001224 g     F .text	00000030 L2C_Invalidate_All
4000ed4c g     F .text	0000005c .hidden __fixdfsi
400035a0 g     F .text	00000068 LCD_Clock_Init
40004a20 g     F .text	00000014 Key_Get_Key_Pressed
40005a14 g     F .text	00000088 SDHC_CMD7
40006a68 g       .text	00000000 CoDisableBranchPrediction
400181f8 g     O .data	00000010 ICDISERn
4000691c g       .text	00000000 CoDisableDCache
4000e35c g     F .text	00000310 .hidden __aeabi_dadd
4000ec10 g     F .text	00000090 .hidden __ledf2
40018b70 g     O .bss	00000004 sd_wr_buffer_flag
40006934 g       .text	00000000 CoReadCLIDR
40006c54 g       .text	00000000 CoCopyFromL2Cache
40006828 g       .text	00000000 Get_ASID
4000bd1c g     F .text	00000104 __pow5mult
4000e6f8 g     F .text	00000074 .hidden __aeabi_ul2d
40019898 g     O .bss	00000004 __nlocale_changed
40000f84 g     F .text	00000080 CoGetPAfromVA
40006adc g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
40001390 g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
400069c8 g       .text	00000000 CoDisableVectoredInt
40006dbc g     F .text	00000018 _atoi_r
40018278 g     O .data	00000028 ArrFbSel
40005140 g     F .text	00000030 pcb_malloc
400052a0 g     F .text	00000008 Get_Stack_Base
40006ccc g       .text	00000000 CoGetPAreg
40018218 g     O .data	00000010 ICDICERn
4000ed34 g     F .text	00000018 .hidden __aeabi_dcmpgt
4000f7a8 g     F .text	00000048 .hidden __clzsi2
40019858 g     O .bss	00000002 sd_rca
4000b6a0 g     F .text	00000114 memchr
40007a4c g     F .text	0000026c _free_r
400069b8 g       .text	00000000 CoEnableVectoredInt
400011f8 g     F .text	0000002c L2C_Disable
400014ac g     F .text	0000003c set_second_table_address_App1
4000b64c g     F .text	00000010 __locale_mb_cur_max
40002cb8 g     F .text	0000008c GIC_Set_Processor_Target
4000ed1c g     F .text	00000018 .hidden __aeabi_dcmpge
40006788 g       .text	00000000 DABT_Falut_Status
40006cc0 g       .text	00000000 CoGetCacheSizeID
40019894 g     O .bss	00000004 __mlocale_changed
4000e358 g     F .text	00000314 .hidden __aeabi_dsub
400186ac g     O .data	00000004 __malloc_sbrk_base
40006374 g     F .text	000000cc Uart1_ISR_Enable
40006770 g       .text	00000000 Get_User_Stack_Limit
4000164c g     F .text	00000164 init_second_table_descriptor_App1
4000e6f8 g     F .text	00000074 .hidden __floatundidf
4000be20 g     F .text	0000010c __lshift
4000c77c g     F .text	000001ac __ssprint_r
40005b5c g     F .text	000000e0 SDHC_ISR_Enable
40004788 g     F .text	00000238 Lcd_Printf
40018c24 g     O .bss	00000004 Selected_win
4000bb34 g     F .text	000001e8 __multiply
40005940 g     F .text	00000068 SDHC_CMD2
400005e4 g     F .text	00000028 Page_Fault_Handler_DABT
40018268 g     O .data	00000010 ICCEOIR
40019860 g     O .bss	00000028 __malloc_current_mallinfo
4000c208 g     F .text	0000010c __d2b
40002b9c g     F .text	0000004c GIC_Interrupt_Enable
40006838 g       .text	00000000 Set_ASID
40004a34 g     F .text	00000018 Key_Wait_Key_Released
40004b80 g     F .text	0000004c App_Read
4000e690 g     F .text	00000028 .hidden __aeabi_i2d
40006a38 g       .text	00000000 CoSetFastBusMode
4000f7f0 g       .rodata	00000000 __RO_BASE__
400013b0 g     F .text	00000034 L2C_CleanAndInvalidate_Way
40006b60 g       .text	00000000 CoInvalidateITlbVA
4000e34c  w    F .text	00000004 .hidden __aeabi_ldiv0
400067a0 g       .text	00000000 Main_ID
4000e9fc g     F .text	0000020c .hidden __divdf3
40005170 g     F .text	0000008c pcb_init
4000c3f4 g     F .text	00000070 __copybits
400182a4 g     O .data	00000408 __malloc_av_
400003fc g     F .text	00000050 Key3_ISR
4000e76c g     F .text	00000290 .hidden __muldf3
400037d0 g     F .text	0000017c Lcd_Win_Init
40007630 g     F .text	00000004 __malloc_lock
40006768 g       .text	00000000 Get_User_Stack_Base
4000f7f8 g     O .rodata	00004508 HanTable
40005c3c g     F .text	0000008c SDHC_BusPower_Control
40006b14 g       .text	00000000 CoCleanDCacheVA
4000da08 g     F .text	0000009c _calloc_r
40006738 g       .text	00000000 Run_App
40002214 g     F .text	000000f8 CoStartMmuAndL1L2Cache
400045d4 g     F .text	000001b4 Lcd_Draw_Line
4000dbd8 g     F .text	000000f4 memset
40018238 g     O .data	00000010 ICDIPTR0
400050fc g     F .text	00000014 get_current_pcb_adr
400014e8 g     F .text	00000164 init_second_table_descriptor_App0
4001988c g     O .bss	00000004 __malloc_max_total_mem
400051fc g     F .text	0000002c pcb_add_to_list
40006b20 g       .text	00000000 CoCleanDCacheIndex
40006d74 g       .text	00000000 CoSetExceptonVectoerBase
40001310 g     F .text	00000034 L2C_Clean_Way
4001989c g       .bss	00000000 __ZI_LIMIT__
4000e238 g     F .text	00000000 .hidden __aeabi_uidiv
400005a4 g     F .text	00000040 SVC_Handler
40006b84 g       .text	00000000 CoInvalidateDTlbASID
400041c4 g     F .text	00000174 Lcd_Eng_Putch
400076dc g     F .text	000001d0 _strtol_r
40009ed8 g     F .text	000016f4 _dtoa_r
40006e14 g     F .text	0000072c _malloc_r
40001004 g     F .text	00000088 L2C_Invalidate_VA
40018c38 g     O .bss	00000004 swap_flag
4000e70c g     F .text	00000060 .hidden __aeabi_l2d
4000622c g     F .text	0000006c Uart1_Send_String
400061d8 g     F .text	00000054 Uart1_Send_Byte
40006cd8 g       .text	00000000 CoGetNormalMemRemapReg
40006ab8 g       .text	00000000 CoSetDomain
400068b4 g       .text	00000000 CoEnableL2PrefetchHint
40006d84 g       .text	00000000 CoSetMpll
40006884 g       .text	00000000 CoGetOSWritePA
40006ca0 g       .text	00000000 CoStopPLE
4000794c g     F .text	00000100 _malloc_trim_r
40006ba0 g       .text	00000000 CoInvalidateMainTlbASID
40000224 g     F .text	0000002c Print_Hello
4000c54c g     F .text	00000000 strcmp
4001984c g     O .bss	00000004 pcb_app0_addr
400181e8 g     O .data	00000010 ICDISER0
40006b2c g       .text	00000000 CoDataSyncBarrier
40006acc g       .text	00000000 CoInvalidateICache
40017fb8 g       .rodata	00000000 __RO_LIMIT__
40003ad8 g     F .text	00000014 Lcd_Get_Info_BMP
40018b78 g     O .bss	00000004 sd_command_complete_flag
40001114 g     F .text	00000088 L2C_CleanAndInvalidate_VA
40006538 g     F .text	000001fc Uart1_GetIntNum
4000ec18 g     F .text	00000088 .hidden __nedf2
40001254 g     F .text	0000001c L2C_Invalidate_PA
40001858 g     F .text	000008dc CoStartMmuAndDCache
40006aec g       .text	00000000 CoInvalidateDCacheVA
400052c4 g     F .text	0000000c Get_Heap_Limit
40006ac0 g       .text	00000000 CoWaitForInterrupt
400067b0 g       .text	00000000 Get_CPSR
40019890 g     O .bss	00000004 _PathLocale
40006ab0 g       .text	00000000 CoSetASID
400078d4 g     F .text	00000050 _vsprintf_r
4000b67c g     F .text	00000018 setlocale
400186b8 g     O .data	00000004 _impure_ptr
4000b668 g     F .text	00000008 __locale_cjk_lang
40006790 g       .text	00000000 DABT_Falut_Address
40006a18 g       .text	00000000 CoEnableMmu
40006780 g       .text	00000000 PABT_Falut_Address
40005d94 g     F .text	00000110 SD_Read_Sector
4000c928 g     F .text	000010e0 _svfiprintf_r
40005228 g     F .text	0000002c pcb_free
40019844 g     O .bss	00000004 ptr_PCB_Current
4000230c g     F .text	0000084c CoTTSet_L1L2_app1
40006944 g       .text	00000000 CoReadCSSELR
4000c0d0 g     F .text	00000064 __ulp
40006a98 g       .text	00000000 CoSetTTBase
40003608 g     F .text	000001c8 Lcd_Init
400012a4 g     F .text	00000030 L2C_Clean_All
40005744 g     F .text	00000018 SDHC_Clock_Stop
40005110 g     F .text	00000014 set_current_pcb_adr
400052d0 g     F .text	00000038 Delay
40006798 g       .text	00000000 Get_SP
40001270 g     F .text	00000034 L2C_Invalidate_Way
4000119c g     F .text	0000005c L2C_Enable
40006874 g       .text	00000000 CoGetOSReadPA
400069d8 g       .text	00000000 CoEnableUnalignedAccess
40005700 g     F .text	00000044 SDHC_Clock_Supply
40018b68 g       .bss	00000000 __ZI_BASE__
4000b694 g     F .text	0000000c localeconv
40005308 g     F .text	000000a8 SDHC_Init
400069a0 g       .text	00000000 CoWrIF
4000e32c g     F .text	00000020 .hidden __aeabi_uidivmod
4000ecd4 g     F .text	00000018 .hidden __aeabi_dcmpeq
400068a4 g       .text	00000000 CoGetUserWritePA
40018c30 g     O .bss	00000008 Display_frame
40004a4c g     F .text	0000001c Key_Wait_Key_Pressed
40003c44 g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
40006108 g     F .text	000000d0 Uart1_Init
400181d8 g     O .data	00000010 ICCPMR
400002a8 g     F .text	000000f8 SDHC_ISR
400004d4 g     F .text	00000070 Dabort_Handler
40003c94 g     F .text	00000024 Lcd_Brightness_Control
40006a58 g       .text	00000000 CoEnableBranchPrediction
40006b3c g       .text	00000000 CoCleanAndInvalidateDCacheVA
40018b68 g     O .bss	00000004 sd_insert_flag
400186b0 g     O .data	00000004 __malloc_trim_threshold
4000b65c g     F .text	0000000c __locale_msgcharset
40000544 g     F .text	00000060 Pabort_Handler
4000bf8c g     F .text	00000144 __mdiff
4000ed4c g     F .text	0000005c .hidden __aeabi_d2iz
4000693c g       .text	00000000 CoReadCCSIDR
40019840 g     O .bss	00000004 ptr_PCB_Creator
400182a0 g     O .data	00000004 __ctype_ptr__
40000250 g     F .text	00000024 Sqr
40018248 g     O .data	00000010 ICDICPR0
40006b04 g       .text	00000000 CoInvalidateBothCaches
40006da4 g     F .text	00000018 atoi
40017aa8 g     O .rodata	00000101 _ctype_
4000e34c  w    F .text	00000004 .hidden __aeabi_idiv0
40006850 g       .text	00000000 call_isb
40006b68 g       .text	00000000 CoInvalidateITlbASID
400006b0 g     F .text	0000008c Timer0_ISR_context_switch
40005824 g     F .text	00000060 SDHC_CMD55
40019850 g     O .bss	00000004 pcb_app1_addr
400069f8 g       .text	00000000 CoEnableAlignFault
40003a50 g     F .text	00000088 Lcd_Draw_Back_Color
4000767c g     F .text	00000060 strlen
40006c00 g       .text	00000000 CoCopyToL2Cache
40006a78 g       .text	00000000 CoEnableVfp
4000ecbc g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000ec08 g     F .text	00000098 .hidden __gedf2
40006bbc g       .text	00000000 CoLockL2Cache
40006330 g     F .text	00000028 Uart1_Get_Char
4000ede4 g     F .text	00000044 .hidden __gnu_ldivmod_helper
40002134 g     F .text	000000e0 CoInitMmuAndL1L2Cache
400069a8 g       .text	00000000 CoClrIF
4000e6b8 g     F .text	00000040 .hidden __aeabi_f2d
40005cc8 g     F .text	000000cc SDHC_Change_Dat_Width_4bit
40005ea4 g     F .text	00000124 SD_Write_Sector
4000e358 g     F .text	00000314 .hidden __subdf3
40018b6c g     O .bss	00000004 sd_rd_buffer_flag
40019848 g     O .bss	00000004 ptr_PCB_Head
4000695c g       .text	00000000 CoDisableIrq
40006be4 g       .text	00000000 CoSetDTlbLockdown
40003aec g     F .text	000000a4 Lcd_Draw_BMP
4000ba7c g     F .text	00000094 __lo0bits
40002b70 g     F .text	00000014 GIC_CPU_Interface_Enable
400056c0 g     F .text	00000040 SDHC_Port_Init
40002be8 g     F .text	0000004c GIC_Interrupt_Disable
40006bcc g       .text	00000000 CoUnLockL2Cache
400001f8 g     F .text	0000002c Invalid_ISR
4000694c g       .text	00000000 CoEnableIrq
40006cac g       .text	00000000 CoNonSecureAccCtrl
400181c8 g     O .data	00000010 ICCICR
40018c28 g     O .bss	00000004 Selected_frame
40005a9c g     F .text	000000c0 SDHC_ACMD6_4bit
40006df4 g     F .text	00000020 free
4000b85c g     F .text	000000dc __multadd
4000b840 g     F .text	0000001c _Bfree
400059a8 g     F .text	0000006c SDHC_CMD3
40018c3c g     O .bss	00000004 page_counter
40006b8c g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea000042 	b	40000110 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000035 	b	400000e4 <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea000024 	b	400000a4 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
@--------------------------------------------------

	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
40000020:	e24dd004 	sub	sp, sp, #4
	push	{r0, lr}
40000024:	e92d4001 	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000028:	e59fe18c 	ldr	lr, [pc, #396]	; 400001bc <ResetHandler+0xac>
	ldr		r0, [lr]
4000002c:	e59e0000 	ldr	r0, [lr]
	ldr		lr, =0x3FF
40000030:	e59fe188 	ldr	lr, [pc, #392]	; 400001c0 <ResetHandler+0xb0>
	and		r0, r0, lr
40000034:	e000000e 	and	r0, r0, lr
	ldr		lr, =ISR_Vector
40000038:	e59fe184 	ldr	lr, [pc, #388]	; 400001c4 <ResetHandler+0xb4>
	ldr		r0, [lr, r0, lsl #2]
4000003c:	e79e0100 	ldr	r0, [lr, r0, lsl #2]
	str		r0, [sp, #8]
40000040:	e58d0008 	str	r0, [sp, #8]
	pop		{r0, lr, pc}
40000044:	e8bdc001 	pop	{r0, lr, pc}

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb00010f 	bl	4000049c <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ ������ ���Ͽ� ������ �߻��� ���� �ּҷ� �����ϵ��� ���� @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	mrc 	p15, 0, r0, c5, c0, 0  @r0에 dfsr 저장하기
40000068:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	ldr		r1, =0x140f
4000006c:	e59f1154 	ldr	r1, [pc, #340]	; 400001c8 <ResetHandler+0xb8>
	and		r0, r0, r1
40000070:	e0000001 	and	r0, r0, r1
	cmp		r0, #0xf  @permission fault, page인지 확인
40000074:	e350000f 	cmp	r0, #15
	beq		1f
40000078:	0a000005 	beq	40000094 <HandlerDabort+0x30>

	sub 	r0, lr, #8
4000007c:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
40000080:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000084:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000088:	eb000111 	bl	400004d4 <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000008c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
40000090:	e25ef004 	subs	pc, lr, #4

1:
	mrc		p15, 0, r0, c6, c0, 0 @인자로 permission fault page 주소 전달
40000094:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	blx		Page_Fault_Handler_DABT
40000098:	eb000151 	bl	400005e4 <Page_Fault_Handler_DABT>
	ldmfd	sp!, {r0-r3, r12, lr}
4000009c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #8	@발생한 주소로 다시 복귀
400000a0:	e25ef008 	subs	pc, lr, #8

400000a4 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
400000a4:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	mrc		p15, 0, r0, c5, c0, 1  @r0에 ifsr 저장하기
400000a8:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	ldr		r1, =0x140f
400000ac:	e59f1114 	ldr	r1, [pc, #276]	; 400001c8 <ResetHandler+0xb8>
	and		r0, r0, r1
400000b0:	e0000001 	and	r0, r0, r1
	cmp		r0, #0xf  @permission fault, page인지 확인
400000b4:	e350000f 	cmp	r0, #15
	beq		2f
400000b8:	0a000005 	beq	400000d4 <HandlerPabort+0x30>

	sub 	r0, lr, #4
400000bc:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
400000c0:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
400000c4:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
400000c8:	eb00011d 	bl	40000544 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
400000cc:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
400000d0:	e25ef004 	subs	pc, lr, #4

2:
	mrc		p15, 0, r0, c6, c0, 2 @인자로 permission fault page 주소 전달
400000d4:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	blx		Page_Fault_Handler_PABT
400000d8:	eb00014b 	bl	4000060c <Page_Fault_Handler_PABT>
	ldmfd	sp!, {r0-r3, r12, lr}
400000dc:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4	@발생한 주소로 다시 복귀
400000e0:	e25ef004 	subs	pc, lr, #4

400000e4 <HandlerSVC>:
	@ldmfd	sp!, {r0, pc}^
	@subs	pc, lr, #4	@발생한 주소로 다시 복귀

    .extern SVC_Handler_Vector
HandlerSVC:
	push	{r4-r6, lr}
400000e4:	e92d4070 	push	{r4, r5, r6, lr}
	ldr		r4, [lr, #-4]
400000e8:	e51e4004 	ldr	r4, [lr, #-4]
	ldr		r5, =SVC_Handler_Vector
400000ec:	e59f50d8 	ldr	r5, [pc, #216]	; 400001cc <ResetHandler+0xbc>
	bic		r4, r4, #0xFF << 24 @get svc 호출 번호
400000f0:	e3c444ff 	bic	r4, r4, #-16777216	; 0xff000000
	cps		#0x1f
400000f4:	f102001f 	cps	#31
	mov		r6, lr	@user sys mode의 lr 백업
400000f8:	e1a0600e 	mov	r6, lr
	ldr		r5, [r5, r4, lsl #2] @SVC_Handler_vector안에 함수 실행
400000fc:	e7955104 	ldr	r5, [r5, r4, lsl #2]
	blx 	r5
40000100:	e12fff35 	blx	r5
	mov		lr, r6 @user sys mode의 lr 복원
40000104:	e1a0e006 	mov	lr, r6
	cps		#0x13
40000108:	f1020013 	cps	#19
	ldmfd	sp!, {r4-r6, pc}^
4000010c:	e8fd8070 	ldm	sp!, {r4, r5, r6, pc}^

40000110 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
40000110:	e59f00b8 	ldr	r0, [pc, #184]	; 400001d0 <ResetHandler+0xc0>
	ldr		r1, =0x0
40000114:	e3a01000 	mov	r1, #0
	str		r1, [r0]
40000118:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
4000011c:	e59f00b0 	ldr	r0, [pc, #176]	; 400001d4 <ResetHandler+0xc4>
	MCR     p15,0,r0,c1,c0,2
40000120:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
40000124:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
40000128:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
4000012c:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
40000130:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
40000134:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
40000138:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(1<<12)|(1<<11) 	@ [4] I-Cache ON, Flow Prediction ON
4000013c:	e3a01b06 	mov	r1, #6144	; 0x1800
	MCR     p15,0,r1,c1,c0,0
40000140:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
40000144:	e59f008c 	ldr	r0, [pc, #140]	; 400001d8 <ResetHandler+0xc8>
	ldr		r1, [r0]
40000148:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
4000014c:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
40000150:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
40000154:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000158:	e59f007c 	ldr	r0, [pc, #124]	; 400001dc <ResetHandler+0xcc>
	ldr		r1, [r0]
4000015c:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000160:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
40000164:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
40000168:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
4000016c:	e59f006c 	ldr	r0, [pc, #108]	; 400001e0 <ResetHandler+0xd0>
	ldr		r1, =__ZI_LIMIT__
40000170:	e59f106c 	ldr	r1, [pc, #108]	; 400001e4 <ResetHandler+0xd4>
	mov		r2, #0x0
40000174:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
40000178:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
4000017c:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000180:	3afffffc 	bcc	40000178 <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
40000184:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
40000188:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
4000018c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000190:	e59fd050 	ldr	sp, [pc, #80]	; 400001e8 <ResetHandler+0xd8>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
40000194:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
40000198:	e59fd04c 	ldr	sp, [pc, #76]	; 400001ec <ResetHandler+0xdc>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
4000019c:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
400001a0:	e59fd048 	ldr	sp, [pc, #72]	; 400001f0 <ResetHandler+0xe0>

	msr		cpsr_c, #(SVC_MODE)
400001a4:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
400001a8:	e59fd044 	ldr	sp, [pc, #68]	; 400001f4 <ResetHandler+0xe4>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
400001ac:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
400001b0:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
400001b4:	eb001284 	bl	40004bcc <Main>

	@ HALT

	b		.
400001b8:	eafffffe 	b	400001b8 <ResetHandler+0xa8>
	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
400001bc:	1048000c 	subne	r0, r8, ip
	ldr		r0, [lr]
	ldr		lr, =0x3FF
400001c0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	and		r0, r0, lr
	ldr		lr, =ISR_Vector
400001c4:	40017fe8 	andmi	r7, r1, r8, ror #31

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}

	mrc 	p15, 0, r0, c5, c0, 0  @r0에 dfsr 저장하기
	ldr		r1, =0x140f
400001c8:	0000140f 	andeq	r1, r0, pc, lsl #8

    .extern SVC_Handler_Vector
HandlerSVC:
	push	{r4-r6, lr}
	ldr		r4, [lr, #-4]
	ldr		r5, =SVC_Handler_Vector
400001cc:	40017fc0 	andmi	r7, r1, r0, asr #31

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400001d0:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400001d4:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400001d8:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
400001dc:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
400001e0:	40018b68 	andmi	r8, r1, r8, ror #22
	ldr		r1, =__ZI_LIMIT__
400001e4:	4001989c 	mulmi	r1, ip, r8

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
400001e8:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
400001ec:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
400001f0:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
400001f4:	43ff8000 	mvnsmi	r8, #0

400001f8 <Invalid_ISR>:
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400001f8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001fc:	e1a0c00d 	mov	ip, sp
40000200:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("Invalid_ISR\n");
40000204:	e3070d18 	movw	r0, #32024	; 0x7d18
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
40000208:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("Invalid_ISR\n");
4000020c:	e3440001 	movt	r0, #16385	; 0x4001
40000210:	eb001820 	bl	40006298 <Uart1_Printf>
}
40000214:	e24bd01c 	sub	sp, fp, #28
40000218:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
4000021c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000220:	e25ef004 	subs	pc, lr, #4

40000224 <Print_Hello>:
}

/*** SVC System Call Test를 위한 함수  ***/

void Print_Hello(void)
{
40000224:	e1a0c00d 	mov	ip, sp
	Uart_Printf("SVC0 Service...\n");
40000228:	e3070d28 	movw	r0, #32040	; 0x7d28
}

/*** SVC System Call Test를 위한 함수  ***/

void Print_Hello(void)
{
4000022c:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("SVC0 Service...\n");
40000230:	e3440001 	movt	r0, #16385	; 0x4001
}

/*** SVC System Call Test를 위한 함수  ***/

void Print_Hello(void)
{
40000234:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC0 Service...\n");
40000238:	eb001816 	bl	40006298 <Uart1_Printf>
	Uart_Printf("Hello\n");
4000023c:	e3070d3c 	movw	r0, #32060	; 0x7d3c
40000240:	e3440001 	movt	r0, #16385	; 0x4001
}
40000244:	e24bd00c 	sub	sp, fp, #12
40000248:	e89d6800 	ldm	sp, {fp, sp, lr}
/*** SVC System Call Test를 위한 함수  ***/

void Print_Hello(void)
{
	Uart_Printf("SVC0 Service...\n");
	Uart_Printf("Hello\n");
4000024c:	ea001811 	b	40006298 <Uart1_Printf>

40000250 <Sqr>:
}

int Sqr(int a)
{
40000250:	e1a0c00d 	mov	ip, sp
40000254:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000258:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC1 Service...\n");
4000025c:	e3070d44 	movw	r0, #32068	; 0x7d44
	Uart_Printf("SVC0 Service...\n");
	Uart_Printf("Hello\n");
}

int Sqr(int a)
{
40000260:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC1 Service...\n");
40000264:	e3440001 	movt	r0, #16385	; 0x4001
40000268:	eb00180a 	bl	40006298 <Uart1_Printf>
	return a * a;
}
4000026c:	e0000494 	mul	r0, r4, r4
40000270:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40000274 <Long_Long_Add>:

long long Long_Long_Add(long long a, long long b)
{
40000274:	e1a0c00d 	mov	ip, sp
40000278:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
4000027c:	e1a06000 	mov	r6, r0
	Uart_Printf("SVC2 Service...\n");
40000280:	e3070d58 	movw	r0, #32088	; 0x7d58
	Uart_Printf("SVC1 Service...\n");
	return a * a;
}

long long Long_Long_Add(long long a, long long b)
{
40000284:	e1a04002 	mov	r4, r2
40000288:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC2 Service...\n");
4000028c:	e3440001 	movt	r0, #16385	; 0x4001
	Uart_Printf("SVC1 Service...\n");
	return a * a;
}

long long Long_Long_Add(long long a, long long b)
{
40000290:	e1a07001 	mov	r7, r1
40000294:	e1a05003 	mov	r5, r3
	Uart_Printf("SVC2 Service...\n");
40000298:	eb0017fe 	bl	40006298 <Uart1_Printf>
	return a + b;
}
4000029c:	e0960004 	adds	r0, r6, r4
400002a0:	e0a71005 	adc	r1, r7, r5
400002a4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

400002a8 <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400002a8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400002ac:	e1a0c00d 	mov	ip, sp
400002b0:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
400002b4:	e24cb004 	sub	fp, ip, #4
400002b8:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
400002bc:	e3a03000 	mov	r3, #0
400002c0:	e3413253 	movt	r3, #4691	; 0x1253
400002c4:	e5932030 	ldr	r2, [r3, #48]	; 0x30
400002c8:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
	rNORINTSTS2 = tmp;
400002cc:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
400002d0:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
400002d4:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400002d8:	e3130040 	tst	r3, #64	; 0x40
400002dc:	1a000002 	bne	400002ec <SDHC_ISR+0x44>
400002e0:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400002e4:	e3130080 	tst	r3, #128	; 0x80
400002e8:	0a00000a 	beq	40000318 <SDHC_ISR+0x70>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
400002ec:	e3a03000 	mov	r3, #0
400002f0:	e3413253 	movt	r3, #4691	; 0x1253
400002f4:	e5933024 	ldr	r3, [r3, #36]	; 0x24
400002f8:	e2133801 	ands	r3, r3, #65536	; 0x10000
400002fc:	13083b68 	movwne	r3, #35688	; 0x8b68
		else sd_insert_flag = 0;
40000300:	03082b68 	movweq	r2, #35688	; 0x8b68
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000304:	13a02001 	movne	r2, #1
40000308:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
4000030c:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000310:	15832000 	strne	r2, [r3]
		else sd_insert_flag = 0;
40000314:	05823000 	streq	r3, [r2]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000318:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
4000031c:	e3a00000 	mov	r0, #0
40000320:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000324:	e3130020 	tst	r3, #32
40000328:	13083b68 	movwne	r3, #35688	; 0x8b68
4000032c:	13a02001 	movne	r2, #1
40000330:	13443001 	movtne	r3, #16385	; 0x4001
40000334:	15832004 	strne	r2, [r3, #4]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
40000338:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000033c:	e3130010 	tst	r3, #16
40000340:	13083b68 	movwne	r3, #35688	; 0x8b68
40000344:	13a02001 	movne	r2, #1
40000348:	13443001 	movtne	r3, #16385	; 0x4001
4000034c:	15832008 	strne	r2, [r3, #8]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
40000350:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000354:	e3130002 	tst	r3, #2
40000358:	13083b68 	movwne	r3, #35688	; 0x8b68
4000035c:	13a02001 	movne	r2, #1
40000360:	13443001 	movtne	r3, #16385	; 0x4001
40000364:	1583200c 	strne	r2, [r3, #12]
	if(tmp & 1) sd_command_complete_flag = 1;
40000368:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000036c:	e3130001 	tst	r3, #1
40000370:	13083b68 	movwne	r3, #35688	; 0x8b68
40000374:	13a02001 	movne	r2, #1
40000378:	13443001 	movtne	r3, #16385	; 0x4001
4000037c:	15832010 	strne	r2, [r3, #16]

	GIC_Clear_Pending_Clear(0,107);
40000380:	eb000a6f 	bl	40002d44 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
40000384:	e3a00000 	mov	r0, #0
40000388:	e3a0106b 	mov	r1, #107	; 0x6b
4000038c:	eb000a85 	bl	40002da8 <GIC_Write_EOI>
}
40000390:	e24bd01c 	sub	sp, fp, #28
40000394:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000398:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
4000039c:	e25ef004 	subs	pc, lr, #4

400003a0 <Uart1_ISR>:

void Uart1_ISR(void)
{
400003a0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400003a4:	e1a0c00d 	mov	ip, sp
400003a8:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
400003ac:	e3a04000 	mov	r4, #0
400003b0:	e3a0300f 	mov	r3, #15
400003b4:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
400003b8:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400003bc:	e3a00000 	mov	r0, #0
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
400003c0:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400003c4:	e3a01055 	mov	r1, #85	; 0x55
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
400003c8:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
400003cc:	eb000a5c 	bl	40002d44 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
400003d0:	e3a00000 	mov	r0, #0
400003d4:	e3a01055 	mov	r1, #85	; 0x55
400003d8:	eb000a72 	bl	40002da8 <GIC_Write_EOI>

	Uart1_Printf("Uart1 => %c\n", rURXH1);
400003dc:	e3070d6c 	movw	r0, #32108	; 0x7d6c
400003e0:	e5941024 	ldr	r1, [r4, #36]	; 0x24
400003e4:	e3440001 	movt	r0, #16385	; 0x4001
400003e8:	eb0017aa 	bl	40006298 <Uart1_Printf>
}
400003ec:	e24bd024 	sub	sp, fp, #36	; 0x24
400003f0:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
400003f4:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400003f8:	e25ef004 	subs	pc, lr, #4

400003fc <Key3_ISR>:

void Key3_ISR(void)
{
400003fc:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000400:	e1a0c00d 	mov	ip, sp
40000404:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;
40000408:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000040c:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000410:	e3070d7c 	movw	r0, #32124	; 0x7d7c

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
40000414:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000418:	e3440001 	movt	r0, #16385	; 0x4001
	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;
4000041c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");
40000420:	eb00179c 	bl	40006298 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
40000424:	e3a00000 	mov	r0, #0
40000428:	e3a01033 	mov	r1, #51	; 0x33
4000042c:	eb000a44 	bl	40002d44 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
40000430:	e3a00000 	mov	r0, #0
40000434:	e3a01033 	mov	r1, #51	; 0x33
40000438:	eb000a5a 	bl	40002da8 <GIC_Write_EOI>
}
4000043c:	e24bd01c 	sub	sp, fp, #28
40000440:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000444:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000448:	e25ef004 	subs	pc, lr, #4

4000044c <Key4_ISR>:

void Key4_ISR(void)
{
4000044c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000450:	e1a0c00d 	mov	ip, sp
40000454:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;
40000458:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000045c:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
40000460:	e3070d8c 	movw	r0, #32140	; 0x7d8c
	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
40000464:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
40000468:	e3440001 	movt	r0, #16385	; 0x4001
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;
4000046c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");
40000470:	eb001788 	bl	40006298 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
40000474:	e3a00000 	mov	r0, #0
40000478:	e3a01034 	mov	r1, #52	; 0x34
4000047c:	eb000a30 	bl	40002d44 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
40000480:	e3a00000 	mov	r0, #0
40000484:	e3a01034 	mov	r1, #52	; 0x34
40000488:	eb000a46 	bl	40002da8 <GIC_Write_EOI>
}
4000048c:	e24bd01c 	sub	sp, fp, #28
40000490:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000494:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000498:	e25ef004 	subs	pc, lr, #4

4000049c <Undef_Handler>:
#include "pcb_allocator.h"
#include "cp15.h"
#include "page.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
4000049c:	e1a0c00d 	mov	ip, sp
400004a0:	e1a02001 	mov	r2, r1
400004a4:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400004a8:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004ac:	e3070d9c 	movw	r0, #32156	; 0x7d9c
400004b0:	e1a01004 	mov	r1, r4
400004b4:	e3440001 	movt	r0, #16385	; 0x4001
#include "pcb_allocator.h"
#include "cp15.h"
#include "page.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
400004b8:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004bc:	eb001775 	bl	40006298 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
400004c0:	e3070dc0 	movw	r0, #32192	; 0x7dc0
400004c4:	e5941000 	ldr	r1, [r4]
400004c8:	e3440001 	movt	r0, #16385	; 0x4001
400004cc:	eb001771 	bl	40006298 <Uart1_Printf>
400004d0:	eafffffe 	b	400004d0 <Undef_Handler+0x34>

400004d4 <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400004d4:	e1a0c00d 	mov	ip, sp
400004d8:	e1a03000 	mov	r3, r0
400004dc:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004e0:	e3070ddc 	movw	r0, #32220	; 0x7ddc
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400004e4:	e24cb004 	sub	fp, ip, #4
400004e8:	e24dd008 	sub	sp, sp, #8
400004ec:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004f0:	e3440001 	movt	r0, #16385	; 0x4001
400004f4:	e1a01003 	mov	r1, r3
400004f8:	eb001766 	bl	40006298 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
400004fc:	eb0018a3 	bl	40006790 <DABT_Falut_Address>
40000500:	e1a01000 	mov	r1, r0
40000504:	e3070e00 	movw	r0, #32256	; 0x7e00
40000508:	e3440001 	movt	r0, #16385	; 0x4001
4000050c:	eb001761 	bl	40006298 <Uart1_Printf>
	sd = DABT_Falut_Status();
40000510:	eb00189c 	bl	40006788 <DABT_Falut_Status>
40000514:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000518:	e3070e1c 	movw	r0, #32284	; 0x7e1c
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
4000051c:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
40000520:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
40000524:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000528:	e58d2000 	str	r2, [sp]
4000052c:	e081120c 	add	r1, r1, ip, lsl #4
40000530:	e7e32253 	ubfx	r2, r3, #4, #4
40000534:	e3440001 	movt	r0, #16385	; 0x4001
40000538:	e7e035d3 	ubfx	r3, r3, #11, #1
4000053c:	eb001755 	bl	40006298 <Uart1_Printf>
40000540:	eafffffe 	b	40000540 <Dabort_Handler+0x6c>

40000544 <Pabort_Handler>:
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000544:	e1a03000 	mov	r3, r0
40000548:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000054c:	e3070e68 	movw	r0, #32360	; 0x7e68
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000550:	e1a02001 	mov	r2, r1
40000554:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000558:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
4000055c:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000560:	e3440001 	movt	r0, #16385	; 0x4001
40000564:	eb00174b 	bl	40006298 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
40000568:	eb001884 	bl	40006780 <PABT_Falut_Address>
4000056c:	e1a01000 	mov	r1, r0
40000570:	e3070e8c 	movw	r0, #32396	; 0x7e8c
40000574:	e3440001 	movt	r0, #16385	; 0x4001
40000578:	eb001746 	bl	40006298 <Uart1_Printf>
	sd = PABT_Falut_Status();
4000057c:	eb00187d 	bl	40006778 <PABT_Falut_Status>
40000580:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000584:	e3070ea8 	movw	r0, #32424	; 0x7ea8
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
40000588:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
4000058c:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000590:	e0831201 	add	r1, r3, r1, lsl #4
40000594:	e7e02652 	ubfx	r2, r2, #12, #1
40000598:	e3440001 	movt	r0, #16385	; 0x4001
4000059c:	eb00173d 	bl	40006298 <Uart1_Printf>
400005a0:	eafffffe 	b	400005a0 <Pabort_Handler+0x5c>

400005a4 <SVC_Handler>:
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400005a4:	e1a0c00d 	mov	ip, sp
400005a8:	e1a02001 	mov	r2, r1
400005ac:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400005b0:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400005b4:	e3070ed4 	movw	r0, #32468	; 0x7ed4
400005b8:	e1a01004 	mov	r1, r4
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400005bc:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400005c0:	e3440001 	movt	r0, #16385	; 0x4001
400005c4:	eb001733 	bl	40006298 <Uart1_Printf>
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
400005c8:	e5941000 	ldr	r1, [r4]
400005cc:	e3070ef8 	movw	r0, #32504	; 0x7ef8
400005d0:	e3440001 	movt	r0, #16385	; 0x4001
400005d4:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
}
400005d8:	e24bd014 	sub	sp, fp, #20
400005dc:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
400005e0:	ea00172c 	b	40006298 <Uart1_Printf>

400005e4 <Page_Fault_Handler_DABT>:
}

void Page_Fault_Handler_DABT(unsigned int addr)
{
400005e4:	e1a0c00d 	mov	ip, sp
400005e8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400005ec:	e1a04000 	mov	r4, r0
400005f0:	e24cb004 	sub	fp, ip, #4
	//Uart_Printf("page fault exception [DABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
400005f4:	eb001964 	bl	40006b8c <CoInvalidateMainTlb>
	call_isb();
400005f8:	eb001894 	bl	40006850 <call_isb>
	demand_paging(addr);
400005fc:	e1a00004 	mov	r0, r4
}
40000600:	e24bd014 	sub	sp, fp, #20
40000604:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
void Page_Fault_Handler_DABT(unsigned int addr)
{
	//Uart_Printf("page fault exception [DABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
	call_isb();
	demand_paging(addr);
40000608:	ea0011cd 	b	40004d44 <demand_paging>

4000060c <Page_Fault_Handler_PABT>:
}

void Page_Fault_Handler_PABT(unsigned int addr)
{
4000060c:	e1a0c00d 	mov	ip, sp
40000610:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000614:	e1a04000 	mov	r4, r0
40000618:	e24cb004 	sub	fp, ip, #4
	//Uart_Printf("page fault exception [PABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
4000061c:	eb00195a 	bl	40006b8c <CoInvalidateMainTlb>
	call_isb();
40000620:	eb00188a 	bl	40006850 <call_isb>
	demand_paging(addr);
40000624:	e1a00004 	mov	r0, r4
}
40000628:	e24bd014 	sub	sp, fp, #20
4000062c:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
void Page_Fault_Handler_PABT(unsigned int addr)
{
	//Uart_Printf("page fault exception [PABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
	call_isb();
	demand_paging(addr);
40000630:	ea0011c3 	b	40004d44 <demand_paging>

40000634 <Timer0_ISR>:
	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
}

void Timer0_ISR(void)
{
40000634:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000638:	e1a0c00d 	mov	ip, sp
4000063c:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000640:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
40000644:	e1a00003 	mov	r0, r3

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000648:	e341339d 	movt	r3, #5021	; 0x139d
	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
}

void Timer0_ISR(void)
{
4000064c:	e24cb004 	sub	fp, ip, #4
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
40000650:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000654:	e5932044 	ldr	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
	GIC_Write_EOI(0, 69);

	LED_Display(value);
40000658:	e3084b68 	movw	r4, #35688	; 0x8b68
4000065c:	e3444001 	movt	r4, #16385	; 0x4001

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000660:	e3822021 	orr	r2, r2, #33	; 0x21
40000664:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
40000668:	eb0009b5 	bl	40002d44 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
4000066c:	e3a01045 	mov	r1, #69	; 0x45
40000670:	e3a00000 	mov	r0, #0
40000674:	eb0009cb 	bl	40002da8 <GIC_Write_EOI>

	LED_Display(value);
40000678:	e5940014 	ldr	r0, [r4, #20]
4000067c:	eb001138 	bl	40004b64 <LED_Display>
	value = (value + 1) % 4;
40000680:	e5942014 	ldr	r2, [r4, #20]
40000684:	e2822001 	add	r2, r2, #1
40000688:	e1a03fc2 	asr	r3, r2, #31
4000068c:	e1a03f23 	lsr	r3, r3, #30
40000690:	e0822003 	add	r2, r2, r3
40000694:	e2022003 	and	r2, r2, #3
40000698:	e0633002 	rsb	r3, r3, r2
4000069c:	e5843014 	str	r3, [r4, #20]
}
400006a0:	e24bd024 	sub	sp, fp, #36	; 0x24
400006a4:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
400006a8:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400006ac:	e25ef004 	subs	pc, lr, #4

400006b0 <Timer0_ISR_context_switch>:

void Timer0_ISR_context_switch(void)
{
400006b0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400006b4:	e1a0c00d 	mov	ip, sp
400006b8:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
400006bc:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
400006c0:	e1a00003 	mov	r0, r3
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
400006c4:	e341339d 	movt	r3, #5021	; 0x139d
	LED_Display(value);
	value = (value + 1) % 4;
}

void Timer0_ISR_context_switch(void)
{
400006c8:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
400006cc:	e3a01045 	mov	r1, #69	; 0x45
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
400006d0:	e5932044 	ldr	r2, [r3, #68]	; 0x44
400006d4:	e3822021 	orr	r2, r2, #33	; 0x21
400006d8:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
400006dc:	eb000998 	bl	40002d44 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
400006e0:	e3a01045 	mov	r1, #69	; 0x45
400006e4:	e3a00000 	mov	r0, #0
400006e8:	eb0009ae 	bl	40002da8 <GIC_Write_EOI>
	LED_Display(value);
	value = (value + 1) % 4;
	 */

	/* 다음 앱의 PCB 주소 전환 */
	get_next_pcb_adr();
400006ec:	eb00128c 	bl	40005124 <get_next_pcb_adr>

	/* Cache를 위한 ASID 설정*/
	unsigned int asid = Get_ASID();
400006f0:	eb00184c 	bl	40006828 <Get_ASID>
	Set_ASID(asid == 1 ? 0 : 1);
400006f4:	e2500001 	subs	r0, r0, #1
400006f8:	13a00001 	movne	r0, #1
400006fc:	eb00184d 	bl	40006838 <Set_ASID>
	*/

	/* TTBR 값을 재설정 app0 --> 0x44000000 app1 --> 0x44080000 */
	// CoSetTTBase((Get_ASID() == 1 ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
	// CoSetTTBase((Get_ASID() == 1 ? 0x44080000 : 0x44000000) |(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
	CoSetTTBase((Get_ASID() == 1 ? 0x44080000 : 0x44000000) |(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
40000700:	eb001848 	bl	40006828 <Get_ASID>
40000704:	e3a02009 	mov	r2, #9
40000708:	e3500001 	cmp	r0, #1
4000070c:	e1a03002 	mov	r3, r2
40000710:	e3442400 	movt	r2, #17408	; 0x4400
40000714:	e3443408 	movt	r3, #17416	; 0x4408
40000718:	11a00002 	movne	r0, r2
4000071c:	01a00003 	moveq	r0, r3
40000720:	eb0018dc 	bl	40006a98 <CoSetTTBase>
	CoInvalidateMainTlb();
40000724:	eb001918 	bl	40006b8c <CoInvalidateMainTlb>
	// context 복원 그리고 분기
	Get_Context_And_Switch();
40000728:	eb001830 	bl	400067f0 <Get_Context_And_Switch>
}
4000072c:	e24bd01c 	sub	sp, fp, #28
40000730:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000734:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000738:	e25ef004 	subs	pc, lr, #4

4000073c <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
4000073c:	e1a0c00d 	mov	ip, sp
40000740:	e3a02020 	mov	r2, #32
40000744:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40000748:	e24cb004 	sub	fp, ip, #4
4000074c:	e24dd014 	sub	sp, sp, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000750:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000754:	e3442400 	movt	r2, #17408	; 0x4400
40000758:	e2838001 	add	r8, r3, #1
4000075c:	e2830002 	add	r0, r3, #2
40000760:	e2837003 	add	r7, r3, #3
40000764:	e2836004 	add	r6, r3, #4
40000768:	e2835005 	add	r5, r3, #5
4000076c:	e2834006 	add	r4, r3, #6
40000770:	e283c007 	add	ip, r3, #7
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000774:	e1a0ea03 	lsl	lr, r3, #20
40000778:	e1a08a08 	lsl	r8, r8, #20
4000077c:	e1a00a00 	lsl	r0, r0, #20
40000780:	e1a07a07 	lsl	r7, r7, #20
40000784:	e1a06a06 	lsl	r6, r6, #20
40000788:	e1a05a05 	lsl	r5, r5, #20
4000078c:	e1a04a04 	lsl	r4, r4, #20
40000790:	e1a0ca0c 	lsl	ip, ip, #20
40000794:	e2833008 	add	r3, r3, #8
40000798:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000079c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400007a0:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400007a4:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400007a8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400007ac:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400007b0:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400007b4:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400007b8:	e35300c8 	cmp	r3, #200	; 0xc8
400007bc:	e3800002 	orr	r0, r0, #2
400007c0:	e1a01002 	mov	r1, r2
400007c4:	e3888002 	orr	r8, r8, #2
400007c8:	e3877002 	orr	r7, r7, #2
400007cc:	e3866002 	orr	r6, r6, #2
400007d0:	e3855002 	orr	r5, r5, #2
400007d4:	e3844002 	orr	r4, r4, #2
400007d8:	e38cc002 	orr	ip, ip, #2
400007dc:	e38ee002 	orr	lr, lr, #2
400007e0:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400007e4:	f5d2f044 	pld	[r2, #68]	; 0x44
400007e8:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400007ec:	e26300ce 	rsb	r0, r3, #206	; 0xce
400007f0:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400007f4:	e2822020 	add	r2, r2, #32
400007f8:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400007fc:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000800:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000804:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000808:	e501c004 	str	ip, [r1, #-4]
4000080c:	1affffd1 	bne	40000758 <CoTTSet_L1L2+0x1c>
40000810:	e0810100 	add	r0, r1, r0, lsl #2
40000814:	e1a02a03 	lsl	r2, r3, #20
40000818:	e2833001 	add	r3, r3, #1
4000081c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000820:	e3822002 	orr	r2, r2, #2
40000824:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000828:	e1510000 	cmp	r1, r0
4000082c:	1afffff8 	bne	40000814 <CoTTSet_L1L2+0xd8>
40000830:	e3a02fd6 	mov	r2, #856	; 0x358
40000834:	e3a03000 	mov	r3, #0
40000838:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000083c:	e1a00a03 	lsl	r0, r3, #20
40000840:	e2833008 	add	r3, r3, #8
40000844:	e3530070 	cmp	r3, #112	; 0x70
40000848:	e1a08000 	mov	r8, r0
4000084c:	e1a07000 	mov	r7, r0
40000850:	e1a06000 	mov	r6, r0
40000854:	e1a05000 	mov	r5, r0
40000858:	e1a04000 	mov	r4, r0
4000085c:	e1a0e000 	mov	lr, r0
40000860:	e1a0c000 	mov	ip, r0
40000864:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40000868:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
4000086c:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40000870:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40000874:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40000878:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
4000087c:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40000880:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40000884:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000888:	e3888b03 	orr	r8, r8, #3072	; 0xc00
4000088c:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40000890:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40000894:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000898:	e3844b03 	orr	r4, r4, #3072	; 0xc00
4000089c:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400008a0:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400008a4:	e3800002 	orr	r0, r0, #2
400008a8:	e1a01002 	mov	r1, r2
400008ac:	e3888002 	orr	r8, r8, #2
400008b0:	e3877002 	orr	r7, r7, #2
400008b4:	e3866002 	orr	r6, r6, #2
400008b8:	e3855002 	orr	r5, r5, #2
400008bc:	e3844002 	orr	r4, r4, #2
400008c0:	e38ee002 	orr	lr, lr, #2
400008c4:	e38cc002 	orr	ip, ip, #2
400008c8:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400008cc:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400008d0:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400008d4:	e2630072 	rsb	r0, r3, #114	; 0x72
400008d8:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400008dc:	e2822020 	add	r2, r2, #32
400008e0:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
400008e4:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400008e8:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400008ec:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400008f0:	e501c004 	str	ip, [r1, #-4]
400008f4:	1affffd0 	bne	4000083c <CoTTSet_L1L2+0x100>
400008f8:	e2800070 	add	r0, r0, #112	; 0x70
400008fc:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000900:	e2833001 	add	r3, r3, #1
40000904:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000908:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
4000090c:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000910:	e3822002 	orr	r2, r2, #2
40000914:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000918:	1afffff7 	bne	400008fc <CoTTSet_L1L2+0x1c0>
4000091c:	e3a02e52 	mov	r2, #1312	; 0x520
40000920:	e3a03000 	mov	r3, #0
40000924:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000928:	e1a04a03 	lsl	r4, r3, #20
4000092c:	e2830001 	add	r0, r3, #1
40000930:	e2838002 	add	r8, r3, #2
40000934:	e1a00a00 	lsl	r0, r0, #20
40000938:	e2837003 	add	r7, r3, #3
4000093c:	e1a08a08 	lsl	r8, r8, #20
40000940:	e2836005 	add	r6, r3, #5
40000944:	e1a07a07 	lsl	r7, r7, #20
40000948:	e2835006 	add	r5, r3, #6
4000094c:	e1a06a06 	lsl	r6, r6, #20
40000950:	e283c007 	add	ip, r3, #7
40000954:	e1a05a05 	lsl	r5, r5, #20
40000958:	e1a0ca0c 	lsl	ip, ip, #20
4000095c:	e1a0e004 	mov	lr, r4
40000960:	e2833008 	add	r3, r3, #8
40000964:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40000968:	e2888305 	add	r8, r8, #335544320	; 0x14000000
4000096c:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40000970:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40000974:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40000978:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
4000097c:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40000980:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40000984:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000988:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000098c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000990:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000994:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000998:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000099c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400009a0:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400009a4:	e3530fae 	cmp	r3, #696	; 0x2b8
400009a8:	e3800002 	orr	r0, r0, #2
400009ac:	e1a01002 	mov	r1, r2
400009b0:	e3888002 	orr	r8, r8, #2
400009b4:	e3877002 	orr	r7, r7, #2
400009b8:	e3866002 	orr	r6, r6, #2
400009bc:	e3855002 	orr	r5, r5, #2
400009c0:	e38cc002 	orr	ip, ip, #2
400009c4:	e3844002 	orr	r4, r4, #2
400009c8:	e38ee002 	orr	lr, lr, #2
400009cc:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
400009d0:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400009d4:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400009d8:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
400009dc:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400009e0:	e2822020 	add	r2, r2, #32
400009e4:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
400009e8:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
400009ec:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
400009f0:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
400009f4:	e501c004 	str	ip, [r1, #-4]
400009f8:	1affffca 	bne	40000928 <CoTTSet_L1L2+0x1ec>
400009fc:	e2800fae 	add	r0, r0, #696	; 0x2b8
40000a00:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000a04:	e2833001 	add	r3, r3, #1
40000a08:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a0c:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40000a10:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000a14:	e3822002 	orr	r2, r2, #2
40000a18:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000a1c:	1afffff7 	bne	40000a00 <CoTTSet_L1L2+0x2c4>
40000a20:	e3a03a01 	mov	r3, #4096	; 0x1000
40000a24:	e3a00c11 	mov	r0, #4352	; 0x1100
40000a28:	e3443400 	movt	r3, #17408	; 0x4400
40000a2c:	e3440400 	movt	r0, #17408	; 0x4400
40000a30:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a34:	e1a01a02 	lsl	r1, r2, #20
40000a38:	e2822001 	add	r2, r2, #1
40000a3c:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
40000a40:	e3811b97 	orr	r1, r1, #154624	; 0x25c00
40000a44:	e381100a 	orr	r1, r1, #10
40000a48:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000a4c:	e1530000 	cmp	r3, r0
40000a50:	1afffff7 	bne	40000a34 <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a54:	e3a03a01 	mov	r3, #4096	; 0x1000
40000a58:	e3052c0a 	movw	r2, #23562	; 0x5c0a
40000a5c:	e3443400 	movt	r3, #17408	; 0x4400
40000a60:	e3442402 	movt	r2, #17410	; 0x4402
40000a64:	e3011124 	movw	r1, #4388	; 0x1124
40000a68:	e5832100 	str	r2, [r3, #256]	; 0x100
40000a6c:	e3441400 	movt	r1, #17408	; 0x4400
40000a70:	e3a03000 	mov	r3, #0
40000a74:	e1a08a03 	lsl	r8, r3, #20
40000a78:	e2833008 	add	r3, r3, #8
40000a7c:	e3530068 	cmp	r3, #104	; 0x68
40000a80:	e2888311 	add	r8, r8, #1140850688	; 0x44000000
40000a84:	e1a07001 	mov	r7, r1
40000a88:	e1a06008 	mov	r6, r8
40000a8c:	e1a05008 	mov	r5, r8
40000a90:	e1a04008 	mov	r4, r8
40000a94:	e1a0e008 	mov	lr, r8
40000a98:	e1a0c008 	mov	ip, r8
40000a9c:	e1a00008 	mov	r0, r8
40000aa0:	e1a02008 	mov	r2, r8
40000aa4:	e2866602 	add	r6, r6, #2097152	; 0x200000
40000aa8:	e2888601 	add	r8, r8, #1048576	; 0x100000
40000aac:	e2855603 	add	r5, r5, #3145728	; 0x300000
40000ab0:	e2844501 	add	r4, r4, #4194304	; 0x400000
40000ab4:	e28ee605 	add	lr, lr, #5242880	; 0x500000
40000ab8:	e28cc606 	add	ip, ip, #6291456	; 0x600000
40000abc:	e2800607 	add	r0, r0, #7340032	; 0x700000
40000ac0:	e2822502 	add	r2, r2, #8388608	; 0x800000
40000ac4:	e3888b97 	orr	r8, r8, #154624	; 0x25c00
40000ac8:	e3866b97 	orr	r6, r6, #154624	; 0x25c00
40000acc:	e3855b97 	orr	r5, r5, #154624	; 0x25c00
40000ad0:	e3844b97 	orr	r4, r4, #154624	; 0x25c00
40000ad4:	e38eeb97 	orr	lr, lr, #154624	; 0x25c00
40000ad8:	e38ccb97 	orr	ip, ip, #154624	; 0x25c00
40000adc:	e3800b97 	orr	r0, r0, #154624	; 0x25c00
40000ae0:	e3822b97 	orr	r2, r2, #154624	; 0x25c00
40000ae4:	e388800a 	orr	r8, r8, #10
40000ae8:	e386600a 	orr	r6, r6, #10
40000aec:	e385500a 	orr	r5, r5, #10
40000af0:	e384400a 	orr	r4, r4, #10
40000af4:	e38ee00a 	orr	lr, lr, #10
40000af8:	e38cc00a 	orr	ip, ip, #10
40000afc:	e380000a 	orr	r0, r0, #10
40000b00:	e382200a 	orr	r2, r2, #10
40000b04:	e5018020 	str	r8, [r1, #-32]	; 0xffffffe0
40000b08:	f5d1f03c 	pld	[r1, #60]	; 0x3c
40000b0c:	e501601c 	str	r6, [r1, #-28]	; 0xffffffe4
40000b10:	e5015018 	str	r5, [r1, #-24]	; 0xffffffe8
40000b14:	e263806f 	rsb	r8, r3, #111	; 0x6f
40000b18:	e5014014 	str	r4, [r1, #-20]	; 0xffffffec
40000b1c:	e2811020 	add	r1, r1, #32
40000b20:	e501e030 	str	lr, [r1, #-48]	; 0xffffffd0
40000b24:	e501c02c 	str	ip, [r1, #-44]	; 0xffffffd4
40000b28:	e5010028 	str	r0, [r1, #-40]	; 0xffffffd8
40000b2c:	e5072004 	str	r2, [r7, #-4]
40000b30:	1affffcf 	bne	40000a74 <CoTTSet_L1L2+0x338>
40000b34:	e0870108 	add	r0, r7, r8, lsl #2
40000b38:	e1a02007 	mov	r2, r7
40000b3c:	e1a01a03 	lsl	r1, r3, #20
40000b40:	e2833001 	add	r3, r3, #1
40000b44:	e2811311 	add	r1, r1, #1140850688	; 0x44000000
40000b48:	e2811601 	add	r1, r1, #1048576	; 0x100000
40000b4c:	e3811b97 	orr	r1, r1, #154624	; 0x25c00
40000b50:	e381100a 	orr	r1, r1, #10
40000b54:	e4821004 	str	r1, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000b58:	e1520000 	cmp	r2, r0
40000b5c:	1afffff6 	bne	40000b3c <CoTTSet_L1L2+0x400>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000b60:	e3a03d4e 	mov	r3, #4992	; 0x1380
40000b64:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000b68:	e3443400 	movt	r3, #17408	; 0x4400
40000b6c:	e3a02a01 	mov	r2, #4096	; 0x1000
40000b70:	e3442400 	movt	r2, #17408	; 0x4400
40000b74:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40000b78:	e1a0900a 	mov	r9, sl
40000b7c:	e1a0800a 	mov	r8, sl
40000b80:	e1a0700a 	mov	r7, sl
40000b84:	e1a0600a 	mov	r6, sl
40000b88:	e1a0500a 	mov	r5, sl
40000b8c:	e1a0400a 	mov	r4, sl
40000b90:	e1a0e00a 	mov	lr, sl
40000b94:	e1a0c00a 	mov	ip, sl
40000b98:	e1a0000a 	mov	r0, sl
40000b9c:	e1a0100a 	mov	r1, sl
40000ba0:	e1a0300a 	mov	r3, sl
40000ba4:	e344ab02 	movt	sl, #19202	; 0x4b02
40000ba8:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000bac:	e3445b52 	movt	r5, #19282	; 0x4b52
40000bb0:	e3443bb2 	movt	r3, #19378	; 0x4bb2
40000bb4:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000bb8:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000bbc:	e3449b12 	movt	r9, #19218	; 0x4b12
40000bc0:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000bc4:	e3447b32 	movt	r7, #19250	; 0x4b32
40000bc8:	e3444b62 	movt	r4, #19298	; 0x4b62
40000bcc:	e344eb72 	movt	lr, #19314	; 0x4b72
40000bd0:	e3440b92 	movt	r0, #19346	; 0x4b92
40000bd4:	e344abc2 	movt	sl, #19394	; 0x4bc2
40000bd8:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000bdc:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000be0:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000be4:	e3448b22 	movt	r8, #19234	; 0x4b22
40000be8:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000bec:	e3446b42 	movt	r6, #19266	; 0x4b42
40000bf0:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000bf4:	e344cb82 	movt	ip, #19330	; 0x4b82
40000bf8:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000bfc:	e3441ba2 	movt	r1, #19362	; 0x4ba2
40000c00:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000c04:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c08:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000c0c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c10:	e1a04005 	mov	r4, r5
40000c14:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000c18:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000c1c:	e1a0a003 	mov	sl, r3
40000c20:	e3443c72 	movt	r3, #19570	; 0x4c72
40000c24:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000c28:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000c2c:	e1a08009 	mov	r8, r9
40000c30:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000c34:	e1a06007 	mov	r6, r7
40000c38:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000c3c:	e3444c22 	movt	r4, #19490	; 0x4c22
40000c40:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000c44:	e1a0c00e 	mov	ip, lr
40000c48:	e1a01000 	mov	r1, r0
40000c4c:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000c50:	e5824308 	str	r4, [r2, #776]	; 0x308
40000c54:	e3449bd2 	movt	r9, #19410	; 0x4bd2
40000c58:	e3448be2 	movt	r8, #19426	; 0x4be2
40000c5c:	e3447bf2 	movt	r7, #19442	; 0x4bf2
40000c60:	e3446c02 	movt	r6, #19458	; 0x4c02
40000c64:	e3445c12 	movt	r5, #19474	; 0x4c12
40000c68:	e344ec32 	movt	lr, #19506	; 0x4c32
40000c6c:	e344cc42 	movt	ip, #19522	; 0x4c42
40000c70:	e3440c52 	movt	r0, #19538	; 0x4c52
40000c74:	e3441c62 	movt	r1, #19554	; 0x4c62
40000c78:	e1a04003 	mov	r4, r3
40000c7c:	e3443cd2 	movt	r3, #19666	; 0x4cd2
40000c80:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000c84:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c88:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000c8c:	e1a08009 	mov	r8, r9
40000c90:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000c94:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c98:	e5826300 	str	r6, [r2, #768]	; 0x300
40000c9c:	e1a06007 	mov	r6, r7
40000ca0:	e5825304 	str	r5, [r2, #772]	; 0x304
40000ca4:	e344ac82 	movt	sl, #19586	; 0x4c82
40000ca8:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000cac:	e3449c92 	movt	r9, #19602	; 0x4c92
40000cb0:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000cb4:	e3448ca2 	movt	r8, #19618	; 0x4ca2
40000cb8:	e582c310 	str	ip, [r2, #784]	; 0x310
40000cbc:	e3447cb2 	movt	r7, #19634	; 0x4cb2
40000cc0:	e5820314 	str	r0, [r2, #788]	; 0x314
40000cc4:	e3446cc2 	movt	r6, #19650	; 0x4cc2
40000cc8:	e5821318 	str	r1, [r2, #792]	; 0x318
40000ccc:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000cd0:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000cd4:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000cd8:	e582a320 	str	sl, [r2, #800]	; 0x320
40000cdc:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000ce0:	e5829324 	str	r9, [r2, #804]	; 0x324
40000ce4:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000ce8:	e5828328 	str	r8, [r2, #808]	; 0x328
40000cec:	e1a0c00e 	mov	ip, lr
40000cf0:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000cf4:	e1a01000 	mov	r1, r0
40000cf8:	e5826330 	str	r6, [r2, #816]	; 0x330
40000cfc:	e1a0a005 	mov	sl, r5
40000d00:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000d04:	e1a08009 	mov	r8, r9
40000d08:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000d0c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000d10:	e3444ce2 	movt	r4, #19682	; 0x4ce2
40000d14:	e344ecf2 	movt	lr, #19698	; 0x4cf2
40000d18:	e344cd02 	movt	ip, #19714	; 0x4d02
40000d1c:	e3440d12 	movt	r0, #19730	; 0x4d12
40000d20:	e3441d22 	movt	r1, #19746	; 0x4d22
40000d24:	e3445d32 	movt	r5, #19762	; 0x4d32
40000d28:	e344ad42 	movt	sl, #19778	; 0x4d42
40000d2c:	e3449d52 	movt	r9, #19794	; 0x4d52
40000d30:	e3448d62 	movt	r8, #19810	; 0x4d62
40000d34:	e3447d72 	movt	r7, #19826	; 0x4d72
40000d38:	e5823334 	str	r3, [r2, #820]	; 0x334
40000d3c:	e3a06000 	mov	r6, #0
40000d40:	e5824338 	str	r4, [r2, #824]	; 0x338
40000d44:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000d48:	e582c340 	str	ip, [r2, #832]	; 0x340
40000d4c:	e5820344 	str	r0, [r2, #836]	; 0x344
40000d50:	e5821348 	str	r1, [r2, #840]	; 0x348
40000d54:	e582534c 	str	r5, [r2, #844]	; 0x34c
40000d58:	e582a350 	str	sl, [r2, #848]	; 0x350
40000d5c:	e5829354 	str	r9, [r2, #852]	; 0x354
40000d60:	e5828358 	str	r8, [r2, #856]	; 0x358
40000d64:	e582735c 	str	r7, [r2, #860]	; 0x35c
40000d68:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40000d6c:	e1a01a06 	lsl	r1, r6, #20
40000d70:	e2866008 	add	r6, r6, #8
40000d74:	e3560e32 	cmp	r6, #800	; 0x320
40000d78:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40000d7c:	e1a02003 	mov	r2, r3
40000d80:	e1a08001 	mov	r8, r1
40000d84:	e1a07001 	mov	r7, r1
40000d88:	e1a05001 	mov	r5, r1
40000d8c:	e1a04001 	mov	r4, r1
40000d90:	e1a0e001 	mov	lr, r1
40000d94:	e1a0c001 	mov	ip, r1
40000d98:	e1a00001 	mov	r0, r1
40000d9c:	e2888609 	add	r8, r8, #9437184	; 0x900000
40000da0:	e2811502 	add	r1, r1, #8388608	; 0x800000
40000da4:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40000da8:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40000dac:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40000db0:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40000db4:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40000db8:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40000dbc:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40000dc0:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000dc4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000dc8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000dcc:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000dd0:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000dd4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000dd8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000ddc:	e3811002 	orr	r1, r1, #2
40000de0:	e3888002 	orr	r8, r8, #2
40000de4:	e3877002 	orr	r7, r7, #2
40000de8:	e3855002 	orr	r5, r5, #2
40000dec:	e3844002 	orr	r4, r4, #2
40000df0:	e38ee002 	orr	lr, lr, #2
40000df4:	e38cc002 	orr	ip, ip, #2
40000df8:	e3800002 	orr	r0, r0, #2
40000dfc:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40000e00:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40000e04:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40000e08:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40000e0c:	e2661fca 	rsb	r1, r6, #808	; 0x328
40000e10:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40000e14:	e2833020 	add	r3, r3, #32
40000e18:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40000e1c:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40000e20:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40000e24:	e5020004 	str	r0, [r2, #-4]
40000e28:	1affffcf 	bne	40000d6c <CoTTSet_L1L2+0x630>
40000e2c:	e0821101 	add	r1, r2, r1, lsl #2
40000e30:	e1a03a06 	lsl	r3, r6, #20
40000e34:	e2866001 	add	r6, r6, #1
40000e38:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40000e3c:	e2833502 	add	r3, r3, #8388608	; 0x800000
40000e40:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40000e44:	e3833002 	orr	r3, r3, #2
40000e48:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000e4c:	e1520001 	cmp	r2, r1
40000e50:	1afffff6 	bne	40000e30 <CoTTSet_L1L2+0x6f4>
40000e54:	e3022020 	movw	r2, #8224	; 0x2020
40000e58:	e3a03000 	mov	r3, #0
40000e5c:	e3442400 	movt	r2, #17408	; 0x4400
40000e60:	e30097f8 	movw	r9, #2040	; 0x7f8
40000e64:	e2838001 	add	r8, r3, #1
40000e68:	e2830002 	add	r0, r3, #2
40000e6c:	e2837003 	add	r7, r3, #3
40000e70:	e2836004 	add	r6, r3, #4
40000e74:	e2835005 	add	r5, r3, #5
40000e78:	e2834006 	add	r4, r3, #6
40000e7c:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000e80:	e1a0ea03 	lsl	lr, r3, #20
40000e84:	e1a08a08 	lsl	r8, r8, #20
40000e88:	e1a00a00 	lsl	r0, r0, #20
40000e8c:	e1a07a07 	lsl	r7, r7, #20
40000e90:	e1a06a06 	lsl	r6, r6, #20
40000e94:	e1a05a05 	lsl	r5, r5, #20
40000e98:	e1a04a04 	lsl	r4, r4, #20
40000e9c:	e1a0ca0c 	lsl	ip, ip, #20
40000ea0:	e2833008 	add	r3, r3, #8
40000ea4:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40000ea8:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40000eac:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40000eb0:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40000eb4:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40000eb8:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40000ebc:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40000ec0:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40000ec4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000ec8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000ecc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000ed0:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000ed4:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000ed8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000edc:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000ee0:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000ee4:	e1530009 	cmp	r3, r9
40000ee8:	e3800002 	orr	r0, r0, #2
40000eec:	e1a01002 	mov	r1, r2
40000ef0:	e3888002 	orr	r8, r8, #2
40000ef4:	e3877002 	orr	r7, r7, #2
40000ef8:	e3866002 	orr	r6, r6, #2
40000efc:	e3855002 	orr	r5, r5, #2
40000f00:	e3844002 	orr	r4, r4, #2
40000f04:	e38cc002 	orr	ip, ip, #2
40000f08:	e38ee002 	orr	lr, lr, #2
40000f0c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000f10:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000f14:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000f18:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40000f1c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000f20:	e2822020 	add	r2, r2, #32
40000f24:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000f28:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000f2c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000f30:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000f34:	e501c004 	str	ip, [r1, #-4]
40000f38:	1affffc9 	bne	40000e64 <CoTTSet_L1L2+0x728>
40000f3c:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40000f40:	e2800008 	add	r0, r0, #8
40000f44:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000f48:	e2833001 	add	r3, r3, #1
40000f4c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000f50:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40000f54:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000f58:	e3822002 	orr	r2, r2, #2
40000f5c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000f60:	1afffff7 	bne	40000f44 <CoTTSet_L1L2+0x808>
	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	//CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0)); // WBWA
	//CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
40000f64:	e3a00009 	mov	r0, #9
40000f68:	e3440400 	movt	r0, #17408	; 0x4400
40000f6c:	eb0016c9 	bl	40006a98 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000f70:	e3050551 	movw	r0, #21841	; 0x5551
40000f74:	e3450555 	movt	r0, #21845	; 0x5555
}
40000f78:	e24bd028 	sub	sp, fp, #40	; 0x28
40000f7c:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	//CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0)); // WBWA
	//CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000f80:	ea0016cc 	b	40006ab8 <CoSetDomain>

40000f84 <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40000f84:	e1a0c00d 	mov	ip, sp
40000f88:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000f8c:	e24cb004 	sub	fp, ip, #4
40000f90:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40000f94:	e3510003 	cmp	r1, #3
40000f98:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000f9c:	ea000016 	b	40000ffc <CoGetPAfromVA+0x78>
40000fa0:	40000fec 	andmi	r0, r0, ip, ror #31
40000fa4:	40000ff4 	strdmi	r0, [r0], -r4
40000fa8:	40000fcc 	andmi	r0, r0, ip, asr #31
40000fac:	40000fb0 			; <UNDEFINED> instruction: 0x40000fb0
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000fb0:	eb00163b 	bl	400068a4 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000fb4:	e3100001 	tst	r0, #1
40000fb8:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000fbc:	03c0000f 	biceq	r0, r0, #15
40000fc0:	0a000006 	beq	40000fe0 <CoGetPAfromVA+0x5c>
40000fc4:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40000fc8:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000fcc:	eb001630 	bl	40006894 <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40000fd0:	e3100001 	tst	r0, #1
40000fd4:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000fd8:	03c0000f 	biceq	r0, r0, #15
40000fdc:	1afffff8 	bne	40000fc4 <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40000fe0:	e7eb4054 	ubfx	r4, r4, #0, #12
40000fe4:	e1800004 	orr	r0, r0, r4
40000fe8:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000fec:	eb001620 	bl	40006874 <CoGetOSReadPA>
40000ff0:	eaffffef 	b	40000fb4 <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000ff4:	eb001622 	bl	40006884 <CoGetOSWritePA>
40000ff8:	eaffffed 	b	40000fb4 <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000ffc:	e3a00000 	mov	r0, #0
40001000:	eafffff6 	b	40000fe0 <CoGetPAfromVA+0x5c>

40001004 <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
40001004:	e1a0c00d 	mov	ip, sp
40001008:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000100c:	e24cb004 	sub	fp, ip, #4
40001010:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001014:	e3510003 	cmp	r1, #3
40001018:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
4000101c:	ea000018 	b	40001084 <L2C_Invalidate_VA+0x80>
40001020:	4000107c 	andmi	r1, r0, ip, ror r0
40001024:	40001074 	andmi	r1, r0, r4, ror r0
40001028:	4000106c 	andmi	r1, r0, ip, rrx
4000102c:	40001030 	andmi	r1, r0, r0, lsr r0
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001030:	eb00161b 	bl	400068a4 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40001034:	e3100001 	tst	r0, #1
40001038:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
4000103c:	03c0000f 	biceq	r0, r0, #15
40001040:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40001044:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001048:	e1904004 	orrs	r4, r0, r4
4000104c:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001050:	e3a03a02 	mov	r3, #8192	; 0x2000
40001054:	e3c4401f 	bic	r4, r4, #31
40001058:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000105c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001060:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001064:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001068:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
4000106c:	eb001608 	bl	40006894 <CoGetUserReadPA>
40001070:	eaffffef 	b	40001034 <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001074:	eb001602 	bl	40006884 <CoGetOSWritePA>
40001078:	eaffffed 	b	40001034 <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
4000107c:	eb0015fc 	bl	40006874 <CoGetOSReadPA>
40001080:	eaffffeb 	b	40001034 <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001084:	e3a00000 	mov	r0, #0
40001088:	eaffffed 	b	40001044 <L2C_Invalidate_VA+0x40>

4000108c <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
4000108c:	e1a0c00d 	mov	ip, sp
40001090:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001094:	e24cb004 	sub	fp, ip, #4
40001098:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000109c:	e3510003 	cmp	r1, #3
400010a0:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
400010a4:	ea000018 	b	4000110c <L2C_Clean_VA+0x80>
400010a8:	40001104 	andmi	r1, r0, r4, lsl #2
400010ac:	400010fc 	strdmi	r1, [r0], -ip
400010b0:	400010f4 	strdmi	r1, [r0], -r4
400010b4:	400010b8 	strhmi	r1, [r0], -r8
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
400010b8:	eb0015f9 	bl	400068a4 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
400010bc:	e3100001 	tst	r0, #1
400010c0:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
400010c4:	03c0000f 	biceq	r0, r0, #15
400010c8:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
400010cc:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
400010d0:	e1904004 	orrs	r4, r0, r4
400010d4:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400010d8:	e3a03a02 	mov	r3, #8192	; 0x2000
400010dc:	e3c4401f 	bic	r4, r4, #31
400010e0:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010e4:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400010e8:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010ec:	e5832730 	str	r2, [r3, #1840]	; 0x730
400010f0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
400010f4:	eb0015e6 	bl	40006894 <CoGetUserReadPA>
400010f8:	eaffffef 	b	400010bc <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
400010fc:	eb0015e0 	bl	40006884 <CoGetOSWritePA>
40001100:	eaffffed 	b	400010bc <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40001104:	eb0015da 	bl	40006874 <CoGetOSReadPA>
40001108:	eaffffeb 	b	400010bc <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000110c:	e3a00000 	mov	r0, #0
40001110:	eaffffed 	b	400010cc <L2C_Clean_VA+0x40>

40001114 <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
40001114:	e1a0c00d 	mov	ip, sp
40001118:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000111c:	e24cb004 	sub	fp, ip, #4
40001120:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001124:	e3510003 	cmp	r1, #3
40001128:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
4000112c:	ea000018 	b	40001194 <L2C_CleanAndInvalidate_VA+0x80>
40001130:	4000118c 	andmi	r1, r0, ip, lsl #3
40001134:	40001184 	andmi	r1, r0, r4, lsl #3
40001138:	4000117c 	andmi	r1, r0, ip, ror r1
4000113c:	40001140 	andmi	r1, r0, r0, asr #2
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001140:	eb0015d7 	bl	400068a4 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40001144:	e3100001 	tst	r0, #1
40001148:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
4000114c:	03c0000f 	biceq	r0, r0, #15
40001150:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40001154:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001158:	e1904004 	orrs	r4, r0, r4
4000115c:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001160:	e3a03a02 	mov	r3, #8192	; 0x2000
40001164:	e3c4401f 	bic	r4, r4, #31
40001168:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000116c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001170:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001174:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001178:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
4000117c:	eb0015c4 	bl	40006894 <CoGetUserReadPA>
40001180:	eaffffef 	b	40001144 <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001184:	eb0015be 	bl	40006884 <CoGetOSWritePA>
40001188:	eaffffed 	b	40001144 <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
4000118c:	eb0015b8 	bl	40006874 <CoGetOSReadPA>
40001190:	eaffffeb 	b	40001144 <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001194:	e3a00000 	mov	r0, #0
40001198:	eaffffed 	b	40001154 <L2C_CleanAndInvalidate_VA+0x40>

4000119c <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
4000119c:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400011a0:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
400011a4:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400011a8:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
400011ac:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400011b0:	e3443100 	movt	r3, #16640	; 0x4100
400011b4:	e3a01e11 	mov	r1, #272	; 0x110
400011b8:	e3a02e12 	mov	r2, #288	; 0x120
400011bc:	eb0015a8 	bl	40006864 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
400011c0:	e3a01000 	mov	r1, #0
400011c4:	e3a02001 	mov	r2, #1
400011c8:	e1a03001 	mov	r3, r1
400011cc:	e3472e47 	movt	r2, #32327	; 0x7e47
400011d0:	e3e00016 	mvn	r0, #22
400011d4:	eb0015a2 	bl	40006864 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
400011d8:	e3a02000 	mov	r2, #0
400011dc:	e3e00014 	mvn	r0, #20
400011e0:	e1a03002 	mov	r3, r2
400011e4:	e3a01001 	mov	r1, #1
400011e8:	eb00159d 	bl	40006864 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
400011ec:	e24bd00c 	sub	sp, fp, #12
400011f0:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400011f4:	ea0015ae 	b	400068b4 <CoEnableL2PrefetchHint>

400011f8 <L2C_Disable>:
}

void L2C_Disable(void)
{
400011f8:	e1a0c00d 	mov	ip, sp
400011fc:	e92dd800 	push	{fp, ip, lr, pc}
40001200:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
40001204:	eb0015ae 	bl	400068c4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001208:	e3a01000 	mov	r1, #0
4000120c:	e3e00014 	mvn	r0, #20
40001210:	e1a02001 	mov	r2, r1
40001214:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
40001218:	e24bd00c 	sub	sp, fp, #12
4000121c:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001220:	ea00158f 	b	40006864 <exynos_smc>

40001224 <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
40001224:	e3a03a02 	mov	r3, #8192	; 0x2000
40001228:	e30f2fff 	movw	r2, #65535	; 0xffff
4000122c:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001230:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
40001234:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001238:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
4000123c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001240:	e3413050 	movt	r3, #4176	; 0x1050
40001244:	e3520000 	cmp	r2, #0
40001248:	1afffffa 	bne	40001238 <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000124c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001250:	e12fff1e 	bx	lr

40001254 <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001254:	e3a03a02 	mov	r3, #8192	; 0x2000
40001258:	e3c0001f 	bic	r0, r0, #31
4000125c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001260:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001264:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001268:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000126c:	e12fff1e 	bx	lr

40001270 <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001270:	e3a03a02 	mov	r3, #8192	; 0x2000
40001274:	e3a02001 	mov	r2, #1
40001278:	e3413050 	movt	r3, #4176	; 0x1050
4000127c:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001280:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001284:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001288:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
4000128c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001290:	e3413050 	movt	r3, #4176	; 0x1050
40001294:	e3520000 	cmp	r2, #0
40001298:	1afffffa 	bne	40001288 <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000129c:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012a0:	e12fff1e 	bx	lr

400012a4 <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
400012a4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012a8:	e30f2fff 	movw	r2, #65535	; 0xffff
400012ac:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400012b0:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
400012b4:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400012b8:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
400012bc:	e3a03a02 	mov	r3, #8192	; 0x2000
400012c0:	e3413050 	movt	r3, #4176	; 0x1050
400012c4:	e3520000 	cmp	r2, #0
400012c8:	1afffffa 	bne	400012b8 <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012cc:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012d0:	e12fff1e 	bx	lr

400012d4 <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400012d4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012d8:	e3c0001f 	bic	r0, r0, #31
400012dc:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012e0:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400012e4:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012e8:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012ec:	e12fff1e 	bx	lr

400012f0 <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400012f0:	e1a00280 	lsl	r0, r0, #5
400012f4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012f8:	e3413050 	movt	r3, #4176	; 0x1050
400012fc:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001300:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
40001304:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001308:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000130c:	e12fff1e 	bx	lr

40001310 <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001310:	e3a03a02 	mov	r3, #8192	; 0x2000
40001314:	e3a02001 	mov	r2, #1
40001318:	e3413050 	movt	r3, #4176	; 0x1050
4000131c:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001320:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001324:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001328:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
4000132c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001330:	e3413050 	movt	r3, #4176	; 0x1050
40001334:	e3520000 	cmp	r2, #0
40001338:	1afffffa 	bne	40001328 <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000133c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001340:	e12fff1e 	bx	lr

40001344 <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001344:	e3a03a02 	mov	r3, #8192	; 0x2000
40001348:	e30f2fff 	movw	r2, #65535	; 0xffff
4000134c:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001350:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001354:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001358:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
4000135c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001360:	e3413050 	movt	r3, #4176	; 0x1050
40001364:	e3520000 	cmp	r2, #0
40001368:	1afffffa 	bne	40001358 <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000136c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001370:	e12fff1e 	bx	lr

40001374 <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001374:	e3a03a02 	mov	r3, #8192	; 0x2000
40001378:	e3c0001f 	bic	r0, r0, #31
4000137c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001380:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001384:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001388:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000138c:	e12fff1e 	bx	lr

40001390 <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001390:	e1a00280 	lsl	r0, r0, #5
40001394:	e3a03a02 	mov	r3, #8192	; 0x2000
40001398:	e3413050 	movt	r3, #4176	; 0x1050
4000139c:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400013a0:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
400013a4:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400013a8:	e5832730 	str	r2, [r3, #1840]	; 0x730
400013ac:	e12fff1e 	bx	lr

400013b0 <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
400013b0:	e3a03a02 	mov	r3, #8192	; 0x2000
400013b4:	e3a02001 	mov	r2, #1
400013b8:	e3413050 	movt	r3, #4176	; 0x1050
400013bc:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013c0:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
400013c4:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013c8:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400013cc:	e3a03a02 	mov	r3, #8192	; 0x2000
400013d0:	e3413050 	movt	r3, #4176	; 0x1050
400013d4:	e3520000 	cmp	r2, #0
400013d8:	1afffffa 	bne	400013c8 <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400013dc:	e5832730 	str	r2, [r3, #1840]	; 0x730
400013e0:	e12fff1e 	bx	lr

400013e4 <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400013e4:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400013e8:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400013ec:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400013f0:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
400013f4:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400013f8:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400013fc:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001400:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001404:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001408:	e0840a02 	add	r0, r4, r2, lsl #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000140c:	e2822001 	add	r2, r2, #1
40001410:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001414:	e1800003 	orr	r0, r0, r3
40001418:	e4810004 	str	r0, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000141c:	2afffff9 	bcs	40001408 <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001420:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40001424:	e12fff1e 	bx	lr

40001428 <SetTransTable_app1>:
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
40001428:	e1a00a20 	lsr	r0, r0, #20
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}

void SetTransTable_app1(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
4000142c:	e92d0030 	push	{r4, r5}
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
40001430:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
40001434:	e1a05100 	lsl	r5, r0, #2
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001438:	e0601a21 	rsb	r1, r0, r1, lsr #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
4000143c:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
40001440:	e2850311 	add	r0, r5, #1140850688	; 0x44000000
40001444:	e2800702 	add	r0, r0, #524288	; 0x80000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001448:	e7ebc051 	ubfx	ip, r1, #0, #12
	for(i=0; i<=nNumOfSec; i++)
4000144c:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001450:	e0841a02 	add	r1, r4, r2, lsl #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001454:	e2822001 	add	r2, r2, #1
40001458:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000145c:	e1811003 	orr	r1, r1, r3
40001460:	e4801004 	str	r1, [r0], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001464:	2afffff9 	bcs	40001450 <SetTransTable_app1+0x28>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001468:	e8bd0030 	pop	{r4, r5}
4000146c:	e12fff1e 	bx	lr

40001470 <set_second_table_address_App0>:
void set_second_table_address_App0(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44001104; // 시작 주소
	*pTT++ = 0x44040000 | 0x1; //0x44001104
40001470:	e3a03a01 	mov	r3, #4096	; 0x1000
40001474:	e3a0c001 	mov	ip, #1
	*pTT++ = 0x44040400 | 0x1;//0x440011080
40001478:	e3000401 	movw	r0, #1025	; 0x401
	*pTT++ = 0x44040800| 0x1;//0x4400110c
4000147c:	e3001801 	movw	r1, #2049	; 0x801
	*pTT = 0x44040c00 | 0x1; //0x44001110
40001480:	e3002c01 	movw	r2, #3073	; 0xc01
void set_second_table_address_App0(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44001104; // 시작 주소
	*pTT++ = 0x44040000 | 0x1; //0x44001104
40001484:	e3443400 	movt	r3, #17408	; 0x4400
40001488:	e344c404 	movt	ip, #17412	; 0x4404
	*pTT++ = 0x44040400 | 0x1;//0x440011080
4000148c:	e3440404 	movt	r0, #17412	; 0x4404
	*pTT++ = 0x44040800| 0x1;//0x4400110c
40001490:	e3441404 	movt	r1, #17412	; 0x4404
	*pTT = 0x44040c00 | 0x1; //0x44001110
40001494:	e3442404 	movt	r2, #17412	; 0x4404
void set_second_table_address_App0(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44001104; // 시작 주소
	*pTT++ = 0x44040000 | 0x1; //0x44001104
40001498:	e583c104 	str	ip, [r3, #260]	; 0x104
	*pTT++ = 0x44040400 | 0x1;//0x440011080
4000149c:	e5830108 	str	r0, [r3, #264]	; 0x108
	*pTT++ = 0x44040800| 0x1;//0x4400110c
400014a0:	e583110c 	str	r1, [r3, #268]	; 0x10c
	*pTT = 0x44040c00 | 0x1; //0x44001110
400014a4:	e5832110 	str	r2, [r3, #272]	; 0x110
400014a8:	e12fff1e 	bx	lr

400014ac <set_second_table_address_App1>:
void set_second_table_address_App1(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44081104; // 시작 주소
	*pTT++ = 0x440c0000 | 0x1; //0x44081104
400014ac:	e3a03a01 	mov	r3, #4096	; 0x1000
400014b0:	e3a0c001 	mov	ip, #1
	*pTT++ = 0x440c0400 | 0x1;//0x44081108
400014b4:	e3000401 	movw	r0, #1025	; 0x401
	*pTT++ = 0x440c0800| 0x1;//0x4408110c
400014b8:	e3001801 	movw	r1, #2049	; 0x801
	*pTT = 0x440c0c00 | 0x1; //0x44081110
400014bc:	e3002c01 	movw	r2, #3073	; 0xc01
void set_second_table_address_App1(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44081104; // 시작 주소
	*pTT++ = 0x440c0000 | 0x1; //0x44081104
400014c0:	e3443408 	movt	r3, #17416	; 0x4408
400014c4:	e344c40c 	movt	ip, #17420	; 0x440c
	*pTT++ = 0x440c0400 | 0x1;//0x44081108
400014c8:	e344040c 	movt	r0, #17420	; 0x440c
	*pTT++ = 0x440c0800| 0x1;//0x4408110c
400014cc:	e344140c 	movt	r1, #17420	; 0x440c
	*pTT = 0x440c0c00 | 0x1; //0x44081110
400014d0:	e344240c 	movt	r2, #17420	; 0x440c
void set_second_table_address_App1(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44081104; // 시작 주소
	*pTT++ = 0x440c0000 | 0x1; //0x44081104
400014d4:	e583c104 	str	ip, [r3, #260]	; 0x104
	*pTT++ = 0x440c0400 | 0x1;//0x44081108
400014d8:	e5830108 	str	r0, [r3, #264]	; 0x108
	*pTT++ = 0x440c0800| 0x1;//0x4408110c
400014dc:	e583110c 	str	r1, [r3, #268]	; 0x10c
	*pTT = 0x440c0c00 | 0x1; //0x44081110
400014e0:	e5832110 	str	r2, [r3, #272]	; 0x110
400014e4:	e12fff1e 	bx	lr

400014e8 <init_second_table_descriptor_App0>:
}

void init_second_table_descriptor_App0(void)
{
400014e8:	e3a02020 	mov	r2, #32
400014ec:	e3a00c01 	mov	r0, #256	; 0x100
400014f0:	e3442404 	movt	r2, #17412	; 0x4404
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP0; //section1
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2 | WT; //WT 설정
400014f4:	e3a0100a 	mov	r1, #10
400014f8:	e2400008 	sub	r0, r0, #8
400014fc:	f5d2f080 	pld	[r2, #128]	; 0x80
40001500:	e3500008 	cmp	r0, #8
40001504:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001508:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
4000150c:	e1a03002 	mov	r3, r2
40001510:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001514:	e2822020 	add	r2, r2, #32
40001518:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
4000151c:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001520:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001524:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001528:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
4000152c:	1afffff1 	bne	400014f8 <init_second_table_descriptor_App0+0x10>
40001530:	e3a0100a 	mov	r1, #10
40001534:	e4831004 	str	r1, [r3], #4
void init_second_table_descriptor_App0(void)
{
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP0; //section1
	for (i=0; i<256; i++)
40001538:	e1530002 	cmp	r3, r2
4000153c:	1afffffc 	bne	40001534 <init_second_table_descriptor_App0+0x4c>
40001540:	e3a02e42 	mov	r2, #1056	; 0x420
40001544:	e3a00c01 	mov	r0, #256	; 0x100
40001548:	e3442404 	movt	r2, #17412	; 0x4404
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x400) ; //section2
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2 | WT;
4000154c:	e3a0100a 	mov	r1, #10
40001550:	e2400008 	sub	r0, r0, #8
40001554:	f5d2f080 	pld	[r2, #128]	; 0x80
40001558:	e3500008 	cmp	r0, #8
4000155c:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001560:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001564:	e1a03002 	mov	r3, r2
40001568:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
4000156c:	e2822020 	add	r2, r2, #32
40001570:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001574:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001578:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
4000157c:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001580:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001584:	1afffff1 	bne	40001550 <init_second_table_descriptor_App0+0x68>
40001588:	e3a0100a 	mov	r1, #10
4000158c:	e4831004 	str	r1, [r3], #4
		*pTT++ = 0x2 | WT; //WT 설정
		//*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x400) ; //section2
	for (i=0; i<256; i++)
40001590:	e1530002 	cmp	r3, r2
40001594:	1afffffc 	bne	4000158c <init_second_table_descriptor_App0+0xa4>
40001598:	e3a02e82 	mov	r2, #2080	; 0x820
4000159c:	e3a00c01 	mov	r0, #256	; 0x100
400015a0:	e3442404 	movt	r2, #17412	; 0x4404
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x800); //section3
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2 | WT;
400015a4:	e3a0100a 	mov	r1, #10
400015a8:	e2400008 	sub	r0, r0, #8
400015ac:	f5d2f080 	pld	[r2, #128]	; 0x80
400015b0:	e3500008 	cmp	r0, #8
400015b4:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
400015b8:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
400015bc:	e1a03002 	mov	r3, r2
400015c0:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
400015c4:	e2822020 	add	r2, r2, #32
400015c8:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
400015cc:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
400015d0:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
400015d4:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
400015d8:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
400015dc:	1afffff1 	bne	400015a8 <init_second_table_descriptor_App0+0xc0>
400015e0:	e3a0100a 	mov	r1, #10
400015e4:	e4831004 	str	r1, [r3], #4
		*pTT++ = 0x2 | WT;
		//*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x800); //section3
	for (i=0; i<256; i++)
400015e8:	e1530002 	cmp	r3, r2
400015ec:	1afffffc 	bne	400015e4 <init_second_table_descriptor_App0+0xfc>
400015f0:	e3a02ec2 	mov	r2, #3104	; 0xc20
400015f4:	e3a00c01 	mov	r0, #256	; 0x100
400015f8:	e3442404 	movt	r2, #17412	; 0x4404
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0xc00); //section4
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2 | WT;
400015fc:	e3a0100a 	mov	r1, #10
40001600:	e2400008 	sub	r0, r0, #8
40001604:	f5d2f080 	pld	[r2, #128]	; 0x80
40001608:	e3500008 	cmp	r0, #8
4000160c:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001610:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001614:	e1a03002 	mov	r3, r2
40001618:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
4000161c:	e2822020 	add	r2, r2, #32
40001620:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001624:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001628:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
4000162c:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001630:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001634:	1afffff1 	bne	40001600 <init_second_table_descriptor_App0+0x118>
40001638:	e3a0100a 	mov	r1, #10
4000163c:	e4831004 	str	r1, [r3], #4
		*pTT++ = 0x2 | WT;
		//*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0xc00); //section4
	for (i=0; i<256; i++)
40001640:	e1530002 	cmp	r3, r2
40001644:	1afffffc 	bne	4000163c <init_second_table_descriptor_App0+0x154>
	{
		*pTT++ = 0x2 | WT;
		//*pTT++ = 0x2 |(WT_WBWA_PAGE); //WT_WBWA 설정
	}
}
40001648:	e12fff1e 	bx	lr

4000164c <init_second_table_descriptor_App1>:


void init_second_table_descriptor_App1(void)
{
4000164c:	e3a02020 	mov	r2, #32
40001650:	e3a00c01 	mov	r0, #256	; 0x100
40001654:	e344240c 	movt	r2, #17420	; 0x440c
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP1; //section1
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2 |(2<<2);
40001658:	e3a0100a 	mov	r1, #10
4000165c:	e2400008 	sub	r0, r0, #8
40001660:	f5d2f080 	pld	[r2, #128]	; 0x80
40001664:	e3500008 	cmp	r0, #8
40001668:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
4000166c:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001670:	e1a03002 	mov	r3, r2
40001674:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001678:	e2822020 	add	r2, r2, #32
4000167c:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001680:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001684:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001688:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
4000168c:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001690:	1afffff1 	bne	4000165c <init_second_table_descriptor_App1+0x10>
40001694:	e3a0100a 	mov	r1, #10
40001698:	e4831004 	str	r1, [r3], #4
void init_second_table_descriptor_App1(void)
{
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP1; //section1
	for (i=0; i<256; i++)
4000169c:	e1530002 	cmp	r3, r2
400016a0:	1afffffc 	bne	40001698 <init_second_table_descriptor_App1+0x4c>
400016a4:	e3a02e42 	mov	r2, #1056	; 0x420
400016a8:	e3a00c01 	mov	r0, #256	; 0x100
400016ac:	e344240c 	movt	r2, #17420	; 0x440c
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x400); //section2
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2 |(2<<2);
400016b0:	e3a0100a 	mov	r1, #10
400016b4:	e2400008 	sub	r0, r0, #8
400016b8:	f5d2f080 	pld	[r2, #128]	; 0x80
400016bc:	e3500008 	cmp	r0, #8
400016c0:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
400016c4:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
400016c8:	e1a03002 	mov	r3, r2
400016cc:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
400016d0:	e2822020 	add	r2, r2, #32
400016d4:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
400016d8:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
400016dc:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
400016e0:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
400016e4:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
400016e8:	1afffff1 	bne	400016b4 <init_second_table_descriptor_App1+0x68>
400016ec:	e3a0100a 	mov	r1, #10
400016f0:	e4831004 	str	r1, [r3], #4
	{
		*pTT++ = 0x2 |(2<<2);
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x400); //section2
	for (i=0; i<256; i++)
400016f4:	e1530002 	cmp	r3, r2
400016f8:	1afffffc 	bne	400016f0 <init_second_table_descriptor_App1+0xa4>
400016fc:	e3a02e82 	mov	r2, #2080	; 0x820
40001700:	e3a00c01 	mov	r0, #256	; 0x100
40001704:	e344240c 	movt	r2, #17420	; 0x440c
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x800); //section3
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2 |(2<<2);
40001708:	e3a0100a 	mov	r1, #10
4000170c:	e2400008 	sub	r0, r0, #8
40001710:	f5d2f080 	pld	[r2, #128]	; 0x80
40001714:	e3500008 	cmp	r0, #8
40001718:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
4000171c:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001720:	e1a03002 	mov	r3, r2
40001724:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001728:	e2822020 	add	r2, r2, #32
4000172c:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001730:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001734:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001738:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
4000173c:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001740:	1afffff1 	bne	4000170c <init_second_table_descriptor_App1+0xc0>
40001744:	e3a0100a 	mov	r1, #10
40001748:	e4831004 	str	r1, [r3], #4
	{
		*pTT++ = 0x2 |(2<<2);
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x800); //section3
	for (i=0; i<256; i++)
4000174c:	e1530002 	cmp	r3, r2
40001750:	1afffffc 	bne	40001748 <init_second_table_descriptor_App1+0xfc>
40001754:	e3a02ec2 	mov	r2, #3104	; 0xc20
40001758:	e3a00c01 	mov	r0, #256	; 0x100
4000175c:	e344240c 	movt	r2, #17420	; 0x440c
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0xc00); //section4
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2 |(2<<2);
40001760:	e3a0100a 	mov	r1, #10
40001764:	e2400008 	sub	r0, r0, #8
40001768:	f5d2f080 	pld	[r2, #128]	; 0x80
4000176c:	e3500008 	cmp	r0, #8
40001770:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001774:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001778:	e1a03002 	mov	r3, r2
4000177c:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001780:	e2822020 	add	r2, r2, #32
40001784:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001788:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
4000178c:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001790:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001794:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001798:	1afffff1 	bne	40001764 <init_second_table_descriptor_App1+0x118>
4000179c:	e3a0100a 	mov	r1, #10
400017a0:	e4831004 	str	r1, [r3], #4
	{
		*pTT++ = 0x2 |(2<<2);
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0xc00); //section4
	for (i=0; i<256; i++)
400017a4:	e1530002 	cmp	r3, r2
400017a8:	1afffffc 	bne	400017a0 <init_second_table_descriptor_App1+0x154>
	{
		*pTT++ = 0x2 |(2<<2);
	}
}
400017ac:	e12fff1e 	bx	lr

400017b0 <CoStopMmuAndL1L2Cache>:

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
400017b0:	e1a0c00d 	mov	ip, sp
400017b4:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
400017b8:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
400017bc:	eb00144b 	bl	400068f0 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
400017c0:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
400017c4:	eb001454 	bl	4000691c <CoDisableDCache>
400017c8:	e1a05f06 	lsl	r5, r6, #30

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
400017cc:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400017d0:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400017d4:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400017d8:	eb0014da 	bl	40006b48 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400017dc:	e3540c01 	cmp	r4, #256	; 0x100
400017e0:	1afffffa 	bne	400017d0 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
400017e4:	e2866001 	add	r6, r6, #1
400017e8:	e3560004 	cmp	r6, #4
400017ec:	1afffff5 	bne	400017c8 <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
400017f0:	eb0014b5 	bl	40006acc <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
400017f4:	eb001432 	bl	400068c4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400017f8:	e3a01000 	mov	r1, #0
400017fc:	e3e00014 	mvn	r0, #20
40001800:	e1a02001 	mov	r2, r1
40001804:	e1a03001 	mov	r3, r1
40001808:	eb001415 	bl	40006864 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000180c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001810:	e30f2fff 	movw	r2, #65535	; 0xffff
40001814:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001818:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000181c:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001820:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001824:	e3a03a02 	mov	r3, #8192	; 0x2000
40001828:	e3413050 	movt	r3, #4176	; 0x1050
4000182c:	e3520000 	cmp	r2, #0
40001830:	1afffffa 	bne	40001820 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001834:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001838:	eb00147a 	bl	40006a28 <CoDisableMmu>
	CoInvalidateMainTlb();
4000183c:	eb0014d2 	bl	40006b8c <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001840:	eb001488 	bl	40006a68 <CoDisableBranchPrediction>

	CoEnableMmu();
40001844:	eb001473 	bl	40006a18 <CoEnableMmu>
	CoEnableICache();
40001848:	eb001421 	bl	400068d4 <CoEnableICache>
	CoEnableBranchPrediction();
}
4000184c:	e24bd01c 	sub	sp, fp, #28
40001850:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
40001854:	ea00147f 	b	40006a58 <CoEnableBranchPrediction>

40001858 <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
40001858:	e1a0c00d 	mov	ip, sp
4000185c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40001860:	e24cb004 	sub	fp, ip, #4
40001864:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001868:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
4000186c:	eb00141f 	bl	400068f0 <CoDisableICache>
	CoDisableDCache();
40001870:	eb001429 	bl	4000691c <CoDisableDCache>
40001874:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
40001878:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
4000187c:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001880:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001884:	eb0014af 	bl	40006b48 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001888:	e3540c01 	cmp	r4, #256	; 0x100
4000188c:	1afffffa 	bne	4000187c <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001890:	e2866001 	add	r6, r6, #1
40001894:	e3560004 	cmp	r6, #4
40001898:	1afffff5 	bne	40001874 <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
4000189c:	eb00148a 	bl	40006acc <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
400018a0:	eb001407 	bl	400068c4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400018a4:	e3a01000 	mov	r1, #0
400018a8:	e3e00014 	mvn	r0, #20
400018ac:	e1a02001 	mov	r2, r1
400018b0:	e1a03001 	mov	r3, r1
400018b4:	eb0013ea 	bl	40006864 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400018b8:	e3a03a02 	mov	r3, #8192	; 0x2000
400018bc:	e30f1fff 	movw	r1, #65535	; 0xffff
400018c0:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400018c4:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400018c8:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400018cc:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
400018d0:	e3a03a02 	mov	r3, #8192	; 0x2000
400018d4:	e3413050 	movt	r3, #4176	; 0x1050
400018d8:	e3540000 	cmp	r4, #0
400018dc:	1afffffa 	bne	400018cc <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400018e0:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
400018e4:	eb00144f 	bl	40006a28 <CoDisableMmu>
	CoInvalidateMainTlb();
400018e8:	eb0014a7 	bl	40006b8c <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400018ec:	eb00145d 	bl	40006a68 <CoDisableBranchPrediction>
400018f0:	e3a02020 	mov	r2, #32
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400018f4:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
400018f8:	e3442400 	movt	r2, #17408	; 0x4400
400018fc:	e2838001 	add	r8, r3, #1
40001900:	e2830002 	add	r0, r3, #2
40001904:	e2837003 	add	r7, r3, #3
40001908:	e2836004 	add	r6, r3, #4
4000190c:	e2835005 	add	r5, r3, #5
40001910:	e2834006 	add	r4, r3, #6
40001914:	e283c007 	add	ip, r3, #7
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001918:	e1a0ea03 	lsl	lr, r3, #20
4000191c:	e1a08a08 	lsl	r8, r8, #20
40001920:	e1a00a00 	lsl	r0, r0, #20
40001924:	e1a07a07 	lsl	r7, r7, #20
40001928:	e1a06a06 	lsl	r6, r6, #20
4000192c:	e1a05a05 	lsl	r5, r5, #20
40001930:	e1a04a04 	lsl	r4, r4, #20
40001934:	e1a0ca0c 	lsl	ip, ip, #20
40001938:	e2833008 	add	r3, r3, #8
4000193c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001940:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001944:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001948:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
4000194c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001950:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001954:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001958:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
4000195c:	e35300c8 	cmp	r3, #200	; 0xc8
40001960:	e3800002 	orr	r0, r0, #2
40001964:	e1a01002 	mov	r1, r2
40001968:	e3888002 	orr	r8, r8, #2
4000196c:	e3877002 	orr	r7, r7, #2
40001970:	e3866002 	orr	r6, r6, #2
40001974:	e3855002 	orr	r5, r5, #2
40001978:	e3844002 	orr	r4, r4, #2
4000197c:	e38cc002 	orr	ip, ip, #2
40001980:	e38ee002 	orr	lr, lr, #2
40001984:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001988:	f5d2f044 	pld	[r2, #68]	; 0x44
4000198c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001990:	e26300ce 	rsb	r0, r3, #206	; 0xce
40001994:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001998:	e2822020 	add	r2, r2, #32
4000199c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400019a0:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400019a4:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400019a8:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
400019ac:	e501c004 	str	ip, [r1, #-4]
400019b0:	1affffd1 	bne	400018fc <CoStartMmuAndDCache+0xa4>
400019b4:	e28000c8 	add	r0, r0, #200	; 0xc8
400019b8:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400019bc:	e2833001 	add	r3, r3, #1
400019c0:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400019c4:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400019c8:	e3822002 	orr	r2, r2, #2
400019cc:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400019d0:	1afffff8 	bne	400019b8 <CoStartMmuAndDCache+0x160>
400019d4:	e3a02fd6 	mov	r2, #856	; 0x358
400019d8:	e3a03000 	mov	r3, #0
400019dc:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400019e0:	e1a00a03 	lsl	r0, r3, #20
400019e4:	e2833008 	add	r3, r3, #8
400019e8:	e3530070 	cmp	r3, #112	; 0x70
400019ec:	e1a08000 	mov	r8, r0
400019f0:	e1a07000 	mov	r7, r0
400019f4:	e1a06000 	mov	r6, r0
400019f8:	e1a05000 	mov	r5, r0
400019fc:	e1a04000 	mov	r4, r0
40001a00:	e1a0e000 	mov	lr, r0
40001a04:	e1a0c000 	mov	ip, r0
40001a08:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40001a0c:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40001a10:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40001a14:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40001a18:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40001a1c:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40001a20:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40001a24:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40001a28:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001a2c:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001a30:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001a34:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001a38:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001a3c:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001a40:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001a44:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001a48:	e3800002 	orr	r0, r0, #2
40001a4c:	e1a01002 	mov	r1, r2
40001a50:	e3888002 	orr	r8, r8, #2
40001a54:	e3877002 	orr	r7, r7, #2
40001a58:	e3866002 	orr	r6, r6, #2
40001a5c:	e3855002 	orr	r5, r5, #2
40001a60:	e3844002 	orr	r4, r4, #2
40001a64:	e38ee002 	orr	lr, lr, #2
40001a68:	e38cc002 	orr	ip, ip, #2
40001a6c:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001a70:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001a74:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001a78:	e2630072 	rsb	r0, r3, #114	; 0x72
40001a7c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001a80:	e2822020 	add	r2, r2, #32
40001a84:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40001a88:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001a8c:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001a90:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001a94:	e501c004 	str	ip, [r1, #-4]
40001a98:	1affffd0 	bne	400019e0 <CoStartMmuAndDCache+0x188>
40001a9c:	e2800070 	add	r0, r0, #112	; 0x70
40001aa0:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001aa4:	e2833001 	add	r3, r3, #1
40001aa8:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001aac:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40001ab0:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001ab4:	e3822002 	orr	r2, r2, #2
40001ab8:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001abc:	1afffff7 	bne	40001aa0 <CoStartMmuAndDCache+0x248>
40001ac0:	e3a02e52 	mov	r2, #1312	; 0x520
40001ac4:	e3a03000 	mov	r3, #0
40001ac8:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001acc:	e1a04a03 	lsl	r4, r3, #20
40001ad0:	e2830001 	add	r0, r3, #1
40001ad4:	e2838002 	add	r8, r3, #2
40001ad8:	e1a00a00 	lsl	r0, r0, #20
40001adc:	e2837003 	add	r7, r3, #3
40001ae0:	e1a08a08 	lsl	r8, r8, #20
40001ae4:	e2836005 	add	r6, r3, #5
40001ae8:	e1a07a07 	lsl	r7, r7, #20
40001aec:	e2835006 	add	r5, r3, #6
40001af0:	e1a06a06 	lsl	r6, r6, #20
40001af4:	e283c007 	add	ip, r3, #7
40001af8:	e1a05a05 	lsl	r5, r5, #20
40001afc:	e1a0ca0c 	lsl	ip, ip, #20
40001b00:	e1a0e004 	mov	lr, r4
40001b04:	e2833008 	add	r3, r3, #8
40001b08:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40001b0c:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40001b10:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40001b14:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40001b18:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40001b1c:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40001b20:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40001b24:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40001b28:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001b2c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001b30:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001b34:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001b38:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001b3c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001b40:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001b44:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001b48:	e3530fae 	cmp	r3, #696	; 0x2b8
40001b4c:	e3800002 	orr	r0, r0, #2
40001b50:	e1a01002 	mov	r1, r2
40001b54:	e3888002 	orr	r8, r8, #2
40001b58:	e3877002 	orr	r7, r7, #2
40001b5c:	e3866002 	orr	r6, r6, #2
40001b60:	e3855002 	orr	r5, r5, #2
40001b64:	e38cc002 	orr	ip, ip, #2
40001b68:	e3844002 	orr	r4, r4, #2
40001b6c:	e38ee002 	orr	lr, lr, #2
40001b70:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40001b74:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001b78:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40001b7c:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40001b80:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001b84:	e2822020 	add	r2, r2, #32
40001b88:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40001b8c:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001b90:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40001b94:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40001b98:	e501c004 	str	ip, [r1, #-4]
40001b9c:	1affffca 	bne	40001acc <CoStartMmuAndDCache+0x274>
40001ba0:	e2800fae 	add	r0, r0, #696	; 0x2b8
40001ba4:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001ba8:	e2833001 	add	r3, r3, #1
40001bac:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bb0:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40001bb4:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001bb8:	e3822002 	orr	r2, r2, #2
40001bbc:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001bc0:	1afffff7 	bne	40001ba4 <CoStartMmuAndDCache+0x34c>
40001bc4:	e3a03a01 	mov	r3, #4096	; 0x1000
40001bc8:	e3a00c11 	mov	r0, #4352	; 0x1100
40001bcc:	e3443400 	movt	r3, #17408	; 0x4400
40001bd0:	e3440400 	movt	r0, #17408	; 0x4400
40001bd4:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bd8:	e1a01a02 	lsl	r1, r2, #20
40001bdc:	e2822001 	add	r2, r2, #1
40001be0:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
40001be4:	e3811b87 	orr	r1, r1, #138240	; 0x21c00
40001be8:	e381100e 	orr	r1, r1, #14
40001bec:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001bf0:	e1530000 	cmp	r3, r0
40001bf4:	1afffff7 	bne	40001bd8 <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bf8:	e3a03a01 	mov	r3, #4096	; 0x1000
40001bfc:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40001c00:	e3443400 	movt	r3, #17408	; 0x4400
40001c04:	e3441402 	movt	r1, #17410	; 0x4402
40001c08:	e3012124 	movw	r2, #4388	; 0x1124
40001c0c:	e5831100 	str	r1, [r3, #256]	; 0x100
40001c10:	e3442400 	movt	r2, #17408	; 0x4400
40001c14:	e3a03000 	mov	r3, #0
40001c18:	e1a00a03 	lsl	r0, r3, #20
40001c1c:	e2833008 	add	r3, r3, #8
40001c20:	e3530068 	cmp	r3, #104	; 0x68
40001c24:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40001c28:	e1a01002 	mov	r1, r2
40001c2c:	e1a08000 	mov	r8, r0
40001c30:	e1a07000 	mov	r7, r0
40001c34:	e1a06000 	mov	r6, r0
40001c38:	e1a05000 	mov	r5, r0
40001c3c:	e1a04000 	mov	r4, r0
40001c40:	e1a0e000 	mov	lr, r0
40001c44:	e1a0c000 	mov	ip, r0
40001c48:	e2888602 	add	r8, r8, #2097152	; 0x200000
40001c4c:	e2800601 	add	r0, r0, #1048576	; 0x100000
40001c50:	e2877603 	add	r7, r7, #3145728	; 0x300000
40001c54:	e2866501 	add	r6, r6, #4194304	; 0x400000
40001c58:	e2855605 	add	r5, r5, #5242880	; 0x500000
40001c5c:	e2844606 	add	r4, r4, #6291456	; 0x600000
40001c60:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40001c64:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40001c68:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001c6c:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001c70:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001c74:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001c78:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001c7c:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001c80:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001c84:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001c88:	e3800002 	orr	r0, r0, #2
40001c8c:	e3888002 	orr	r8, r8, #2
40001c90:	e3877002 	orr	r7, r7, #2
40001c94:	e3866002 	orr	r6, r6, #2
40001c98:	e3855002 	orr	r5, r5, #2
40001c9c:	e3844002 	orr	r4, r4, #2
40001ca0:	e38ee002 	orr	lr, lr, #2
40001ca4:	e38cc002 	orr	ip, ip, #2
40001ca8:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001cac:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001cb0:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001cb4:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001cb8:	e263006f 	rsb	r0, r3, #111	; 0x6f
40001cbc:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40001cc0:	e2822020 	add	r2, r2, #32
40001cc4:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001cc8:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001ccc:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001cd0:	e501c004 	str	ip, [r1, #-4]
40001cd4:	1affffcf 	bne	40001c18 <CoStartMmuAndDCache+0x3c0>
40001cd8:	e0810100 	add	r0, r1, r0, lsl #2
40001cdc:	e1a02a03 	lsl	r2, r3, #20
40001ce0:	e2833001 	add	r3, r3, #1
40001ce4:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40001ce8:	e2822601 	add	r2, r2, #1048576	; 0x100000
40001cec:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001cf0:	e3822002 	orr	r2, r2, #2
40001cf4:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001cf8:	e1510000 	cmp	r1, r0
40001cfc:	1afffff6 	bne	40001cdc <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001d00:	e3a03d4e 	mov	r3, #4992	; 0x1380
40001d04:	e300ac0a 	movw	sl, #3082	; 0xc0a
40001d08:	e3443400 	movt	r3, #17408	; 0x4400
40001d0c:	e3a02a01 	mov	r2, #4096	; 0x1000
40001d10:	e3442400 	movt	r2, #17408	; 0x4400
40001d14:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40001d18:	e1a0900a 	mov	r9, sl
40001d1c:	e1a0800a 	mov	r8, sl
40001d20:	e1a0700a 	mov	r7, sl
40001d24:	e1a0600a 	mov	r6, sl
40001d28:	e1a0500a 	mov	r5, sl
40001d2c:	e1a0400a 	mov	r4, sl
40001d30:	e1a0e00a 	mov	lr, sl
40001d34:	e1a0c00a 	mov	ip, sl
40001d38:	e1a0000a 	mov	r0, sl
40001d3c:	e1a0100a 	mov	r1, sl
40001d40:	e1a0300a 	mov	r3, sl
40001d44:	e344ab02 	movt	sl, #19202	; 0x4b02
40001d48:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40001d4c:	e3445b52 	movt	r5, #19282	; 0x4b52
40001d50:	e3443bb2 	movt	r3, #19378	; 0x4bb2
40001d54:	e300ac0a 	movw	sl, #3082	; 0xc0a
40001d58:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40001d5c:	e3444b62 	movt	r4, #19298	; 0x4b62
40001d60:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40001d64:	e344abc2 	movt	sl, #19394	; 0x4bc2
40001d68:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001d6c:	e3003c0a 	movw	r3, #3082	; 0xc0a
40001d70:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40001d74:	e3449b12 	movt	r9, #19218	; 0x4b12
40001d78:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40001d7c:	e3448b22 	movt	r8, #19234	; 0x4b22
40001d80:	e3447b32 	movt	r7, #19250	; 0x4b32
40001d84:	e3446b42 	movt	r6, #19266	; 0x4b42
40001d88:	e344eb72 	movt	lr, #19314	; 0x4b72
40001d8c:	e344cb82 	movt	ip, #19330	; 0x4b82
40001d90:	e3440b92 	movt	r0, #19346	; 0x4b92
40001d94:	e3441ba2 	movt	r1, #19362	; 0x4ba2
40001d98:	e1a04005 	mov	r4, r5
40001d9c:	e1a0a003 	mov	sl, r3
40001da0:	e3445c12 	movt	r5, #19474	; 0x4c12
40001da4:	e3443c72 	movt	r3, #19570	; 0x4c72
40001da8:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40001dac:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001db0:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40001db4:	e1a08009 	mov	r8, r9
40001db8:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40001dbc:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001dc0:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40001dc4:	e1a06007 	mov	r6, r7
40001dc8:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40001dcc:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001dd0:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40001dd4:	e1a0c00e 	mov	ip, lr
40001dd8:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40001ddc:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001de0:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40001de4:	e1a01000 	mov	r1, r0
40001de8:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40001dec:	e3449bd2 	movt	r9, #19410	; 0x4bd2
40001df0:	e5825304 	str	r5, [r2, #772]	; 0x304
40001df4:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001df8:	e1a03005 	mov	r3, r5
40001dfc:	e3448be2 	movt	r8, #19426	; 0x4be2
40001e00:	e3447bf2 	movt	r7, #19442	; 0x4bf2
40001e04:	e3446c02 	movt	r6, #19458	; 0x4c02
40001e08:	e3444c22 	movt	r4, #19490	; 0x4c22
40001e0c:	e344ec32 	movt	lr, #19506	; 0x4c32
40001e10:	e344cc42 	movt	ip, #19522	; 0x4c42
40001e14:	e3440c52 	movt	r0, #19538	; 0x4c52
40001e18:	e3441c62 	movt	r1, #19554	; 0x4c62
40001e1c:	e3443ce2 	movt	r3, #19682	; 0x4ce2
40001e20:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40001e24:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001e28:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40001e2c:	e1a08009 	mov	r8, r9
40001e30:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40001e34:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001e38:	e5826300 	str	r6, [r2, #768]	; 0x300
40001e3c:	e1a06007 	mov	r6, r7
40001e40:	e5824308 	str	r4, [r2, #776]	; 0x308
40001e44:	e344ac82 	movt	sl, #19586	; 0x4c82
40001e48:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40001e4c:	e3449c92 	movt	r9, #19602	; 0x4c92
40001e50:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40001e54:	e3448ca2 	movt	r8, #19618	; 0x4ca2
40001e58:	e582c310 	str	ip, [r2, #784]	; 0x310
40001e5c:	e3447cb2 	movt	r7, #19634	; 0x4cb2
40001e60:	e5820314 	str	r0, [r2, #788]	; 0x314
40001e64:	e3446cc2 	movt	r6, #19650	; 0x4cc2
40001e68:	e5821318 	str	r1, [r2, #792]	; 0x318
40001e6c:	e3445cd2 	movt	r5, #19666	; 0x4cd2
40001e70:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40001e74:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001e78:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001e7c:	e3004c0a 	movw	r4, #3082	; 0xc0a
40001e80:	e582a320 	str	sl, [r2, #800]	; 0x320
40001e84:	e1a0c00e 	mov	ip, lr
40001e88:	e582331c 	str	r3, [r2, #796]	; 0x31c
40001e8c:	e1a01000 	mov	r1, r0
40001e90:	e5829324 	str	r9, [r2, #804]	; 0x324
40001e94:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001e98:	e5828328 	str	r8, [r2, #808]	; 0x328
40001e9c:	e1a0a004 	mov	sl, r4
40001ea0:	e582732c 	str	r7, [r2, #812]	; 0x32c
40001ea4:	e1a08009 	mov	r8, r9
40001ea8:	e5826330 	str	r6, [r2, #816]	; 0x330
40001eac:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001eb0:	e5825334 	str	r5, [r2, #820]	; 0x334
40001eb4:	e344ecf2 	movt	lr, #19698	; 0x4cf2
40001eb8:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40001ebc:	e344cd02 	movt	ip, #19714	; 0x4d02
40001ec0:	e3440d12 	movt	r0, #19730	; 0x4d12
40001ec4:	e3441d22 	movt	r1, #19746	; 0x4d22
40001ec8:	e3444d32 	movt	r4, #19762	; 0x4d32
40001ecc:	e344ad42 	movt	sl, #19778	; 0x4d42
40001ed0:	e3449d52 	movt	r9, #19794	; 0x4d52
40001ed4:	e3448d62 	movt	r8, #19810	; 0x4d62
40001ed8:	e3447d72 	movt	r7, #19826	; 0x4d72
40001edc:	e5823338 	str	r3, [r2, #824]	; 0x338
40001ee0:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40001ee4:	e3a06000 	mov	r6, #0
40001ee8:	e582c340 	str	ip, [r2, #832]	; 0x340
40001eec:	e5820344 	str	r0, [r2, #836]	; 0x344
40001ef0:	e5821348 	str	r1, [r2, #840]	; 0x348
40001ef4:	e582434c 	str	r4, [r2, #844]	; 0x34c
40001ef8:	e582a350 	str	sl, [r2, #848]	; 0x350
40001efc:	e5829354 	str	r9, [r2, #852]	; 0x354
40001f00:	e5828358 	str	r8, [r2, #856]	; 0x358
40001f04:	e582735c 	str	r7, [r2, #860]	; 0x35c
40001f08:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40001f0c:	e1a01a06 	lsl	r1, r6, #20
40001f10:	e2866008 	add	r6, r6, #8
40001f14:	e3560e32 	cmp	r6, #800	; 0x320
40001f18:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40001f1c:	e1a02003 	mov	r2, r3
40001f20:	e1a08001 	mov	r8, r1
40001f24:	e1a07001 	mov	r7, r1
40001f28:	e1a05001 	mov	r5, r1
40001f2c:	e1a04001 	mov	r4, r1
40001f30:	e1a0e001 	mov	lr, r1
40001f34:	e1a0c001 	mov	ip, r1
40001f38:	e1a00001 	mov	r0, r1
40001f3c:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001f40:	e2811502 	add	r1, r1, #8388608	; 0x800000
40001f44:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40001f48:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40001f4c:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40001f50:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40001f54:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40001f58:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40001f5c:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40001f60:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001f64:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001f68:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001f6c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001f70:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001f74:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001f78:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001f7c:	e3811002 	orr	r1, r1, #2
40001f80:	e3888002 	orr	r8, r8, #2
40001f84:	e3877002 	orr	r7, r7, #2
40001f88:	e3855002 	orr	r5, r5, #2
40001f8c:	e3844002 	orr	r4, r4, #2
40001f90:	e38ee002 	orr	lr, lr, #2
40001f94:	e38cc002 	orr	ip, ip, #2
40001f98:	e3800002 	orr	r0, r0, #2
40001f9c:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40001fa0:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40001fa4:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40001fa8:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40001fac:	e2661fca 	rsb	r1, r6, #808	; 0x328
40001fb0:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40001fb4:	e2833020 	add	r3, r3, #32
40001fb8:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40001fbc:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40001fc0:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40001fc4:	e5020004 	str	r0, [r2, #-4]
40001fc8:	1affffcf 	bne	40001f0c <CoStartMmuAndDCache+0x6b4>
40001fcc:	e0821101 	add	r1, r2, r1, lsl #2
40001fd0:	e1a03a06 	lsl	r3, r6, #20
40001fd4:	e2866001 	add	r6, r6, #1
40001fd8:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40001fdc:	e2833502 	add	r3, r3, #8388608	; 0x800000
40001fe0:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40001fe4:	e3833002 	orr	r3, r3, #2
40001fe8:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001fec:	e1520001 	cmp	r2, r1
40001ff0:	1afffff6 	bne	40001fd0 <CoStartMmuAndDCache+0x778>
40001ff4:	e3022020 	movw	r2, #8224	; 0x2020
40001ff8:	e3a03000 	mov	r3, #0
40001ffc:	e3442400 	movt	r2, #17408	; 0x4400
40002000:	e30097f8 	movw	r9, #2040	; 0x7f8
40002004:	e2838001 	add	r8, r3, #1
40002008:	e2830002 	add	r0, r3, #2
4000200c:	e2837003 	add	r7, r3, #3
40002010:	e2836004 	add	r6, r3, #4
40002014:	e2835005 	add	r5, r3, #5
40002018:	e2834006 	add	r4, r3, #6
4000201c:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002020:	e1a0ea03 	lsl	lr, r3, #20
40002024:	e1a08a08 	lsl	r8, r8, #20
40002028:	e1a00a00 	lsl	r0, r0, #20
4000202c:	e1a07a07 	lsl	r7, r7, #20
40002030:	e1a06a06 	lsl	r6, r6, #20
40002034:	e1a05a05 	lsl	r5, r5, #20
40002038:	e1a04a04 	lsl	r4, r4, #20
4000203c:	e1a0ca0c 	lsl	ip, ip, #20
40002040:	e2833008 	add	r3, r3, #8
40002044:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40002048:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
4000204c:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40002050:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40002054:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40002058:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
4000205c:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40002060:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40002064:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002068:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
4000206c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002070:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002074:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002078:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000207c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002080:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002084:	e1530009 	cmp	r3, r9
40002088:	e3800002 	orr	r0, r0, #2
4000208c:	e1a01002 	mov	r1, r2
40002090:	e3888002 	orr	r8, r8, #2
40002094:	e3877002 	orr	r7, r7, #2
40002098:	e3866002 	orr	r6, r6, #2
4000209c:	e3855002 	orr	r5, r5, #2
400020a0:	e3844002 	orr	r4, r4, #2
400020a4:	e38cc002 	orr	ip, ip, #2
400020a8:	e38ee002 	orr	lr, lr, #2
400020ac:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400020b0:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400020b4:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400020b8:	e2630b02 	rsb	r0, r3, #2048	; 0x800
400020bc:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400020c0:	e2822020 	add	r2, r2, #32
400020c4:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400020c8:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400020cc:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400020d0:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
400020d4:	e501c004 	str	ip, [r1, #-4]
400020d8:	1affffc9 	bne	40002004 <CoStartMmuAndDCache+0x7ac>
400020dc:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
400020e0:	e2800008 	add	r0, r0, #8
400020e4:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400020e8:	e2833001 	add	r3, r3, #1
400020ec:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400020f0:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
400020f4:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400020f8:	e3822002 	orr	r2, r2, #2
400020fc:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002100:	1afffff7 	bne	400020e4 <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40002104:	e3a00048 	mov	r0, #72	; 0x48
40002108:	e3440400 	movt	r0, #17408	; 0x4400
4000210c:	eb001261 	bl	40006a98 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40002110:	e3050551 	movw	r0, #21841	; 0x5551
40002114:	e3450555 	movt	r0, #21845	; 0x5555
40002118:	eb001266 	bl	40006ab8 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
4000211c:	eb00123d 	bl	40006a18 <CoEnableMmu>
	CoEnableICache();
40002120:	eb0011eb 	bl	400068d4 <CoEnableICache>
	CoEnableDCache();
40002124:	eb0011f8 	bl	4000690c <CoEnableDCache>
	CoEnableBranchPrediction();
}
40002128:	e24bd028 	sub	sp, fp, #40	; 0x28
4000212c:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40002130:	ea001248 	b	40006a58 <CoEnableBranchPrediction>

40002134 <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
40002134:	e1a0c00d 	mov	ip, sp
40002138:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
4000213c:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40002140:	eb0011ea 	bl	400068f0 <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40002144:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40002148:	eb0011f3 	bl	4000691c <CoDisableDCache>
	CoDisableMmu();
4000214c:	eb001235 	bl	40006a28 <CoDisableMmu>
40002150:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
40002154:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40002158:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
4000215c:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40002160:	eb001264 	bl	40006af8 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40002164:	e3540c01 	cmp	r4, #256	; 0x100
40002168:	1afffffa 	bne	40002158 <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
4000216c:	e2866001 	add	r6, r6, #1
40002170:	e3560004 	cmp	r6, #4
40002174:	1afffff5 	bne	40002150 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40002178:	eb001253 	bl	40006acc <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
4000217c:	eb0011d0 	bl	400068c4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40002180:	e3a01000 	mov	r1, #0
40002184:	e3e00014 	mvn	r0, #20
40002188:	e1a02001 	mov	r2, r1
4000218c:	e1a03001 	mov	r3, r1
40002190:	eb0011b3 	bl	40006864 <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
40002194:	e3a01000 	mov	r1, #0
40002198:	e3e00017 	mvn	r0, #23
4000219c:	e1a02001 	mov	r2, r1
400021a0:	e1a03001 	mov	r3, r1
400021a4:	eb0011ae 	bl	40006864 <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
400021a8:	eb001277 	bl	40006b8c <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400021ac:	eb00122d 	bl	40006a68 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
400021b0:	ebfff961 	bl	4000073c <CoTTSet_L1L2>

	CoEnableMmu();
400021b4:	eb001217 	bl	40006a18 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400021b8:	e3a03007 	mov	r3, #7
400021bc:	e3e00015 	mvn	r0, #21
400021c0:	e3443100 	movt	r3, #16640	; 0x4100
400021c4:	e3a01e11 	mov	r1, #272	; 0x110
400021c8:	e3a02e12 	mov	r2, #288	; 0x120
400021cc:	eb0011a4 	bl	40006864 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
400021d0:	e3a01000 	mov	r1, #0
400021d4:	e3a02001 	mov	r2, #1
400021d8:	e1a03001 	mov	r3, r1
400021dc:	e3472e47 	movt	r2, #32327	; 0x7e47
400021e0:	e3e00016 	mvn	r0, #22
400021e4:	eb00119e 	bl	40006864 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
400021e8:	e3a02000 	mov	r2, #0
400021ec:	e3e00014 	mvn	r0, #20
400021f0:	e1a03002 	mov	r3, r2
400021f4:	e3a01001 	mov	r1, #1
400021f8:	eb001199 	bl	40006864 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400021fc:	eb0011ac 	bl	400068b4 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40002200:	eb0011b3 	bl	400068d4 <CoEnableICache>
	CoEnableDCache();
40002204:	eb0011c0 	bl	4000690c <CoEnableDCache>
	CoEnableBranchPrediction();
}
40002208:	e24bd01c 	sub	sp, fp, #28
4000220c:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40002210:	ea001210 	b	40006a58 <CoEnableBranchPrediction>

40002214 <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
40002214:	e1a0c00d 	mov	ip, sp
40002218:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
4000221c:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
40002220:	eb0011b2 	bl	400068f0 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40002224:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
40002228:	eb0011bb 	bl	4000691c <CoDisableDCache>
4000222c:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
40002230:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40002234:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40002238:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
4000223c:	eb001241 	bl	40006b48 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40002240:	e3540c01 	cmp	r4, #256	; 0x100
40002244:	1afffffa 	bne	40002234 <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40002248:	e2866001 	add	r6, r6, #1
4000224c:	e3560004 	cmp	r6, #4
40002250:	1afffff5 	bne	4000222c <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40002254:	eb00121c 	bl	40006acc <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40002258:	eb001199 	bl	400068c4 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
4000225c:	e3a01000 	mov	r1, #0
40002260:	e3e00014 	mvn	r0, #20
40002264:	e1a02001 	mov	r2, r1
40002268:	e1a03001 	mov	r3, r1
4000226c:	eb00117c 	bl	40006864 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40002270:	e3a03a02 	mov	r3, #8192	; 0x2000
40002274:	e30f1fff 	movw	r1, #65535	; 0xffff
40002278:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000227c:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40002280:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40002284:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40002288:	e3a03a02 	mov	r3, #8192	; 0x2000
4000228c:	e3413050 	movt	r3, #4176	; 0x1050
40002290:	e3540000 	cmp	r4, #0
40002294:	1afffffa 	bne	40002284 <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40002298:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
4000229c:	eb0011e1 	bl	40006a28 <CoDisableMmu>
	CoInvalidateMainTlb();
400022a0:	eb001239 	bl	40006b8c <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400022a4:	eb0011ef 	bl	40006a68 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
400022a8:	ebfff923 	bl	4000073c <CoTTSet_L1L2>

	CoEnableMmu();
400022ac:	eb0011d9 	bl	40006a18 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400022b0:	e3a03007 	mov	r3, #7
400022b4:	e3e00015 	mvn	r0, #21
400022b8:	e3443100 	movt	r3, #16640	; 0x4100
400022bc:	e3a01e11 	mov	r1, #272	; 0x110
400022c0:	e3a02e12 	mov	r2, #288	; 0x120
400022c4:	eb001166 	bl	40006864 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
400022c8:	e3a02001 	mov	r2, #1
400022cc:	e1a01004 	mov	r1, r4
400022d0:	e1a03004 	mov	r3, r4
400022d4:	e3e00016 	mvn	r0, #22
400022d8:	e3472e47 	movt	r2, #32327	; 0x7e47
400022dc:	eb001160 	bl	40006864 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
400022e0:	e1a02004 	mov	r2, r4
400022e4:	e3e00014 	mvn	r0, #20
400022e8:	e1a03004 	mov	r3, r4
400022ec:	e3a01001 	mov	r1, #1
400022f0:	eb00115b 	bl	40006864 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400022f4:	eb00116e 	bl	400068b4 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
400022f8:	eb001175 	bl	400068d4 <CoEnableICache>
	CoEnableDCache();
400022fc:	eb001182 	bl	4000690c <CoEnableDCache>
	CoEnableBranchPrediction();
}
40002300:	e24bd01c 	sub	sp, fp, #28
40002304:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40002308:	ea0011d2 	b	40006a58 <CoEnableBranchPrediction>

4000230c <CoTTSet_L1L2_app1>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

void CoTTSet_L1L2_app1(void)
{
4000230c:	e3a02020 	mov	r2, #32
40002310:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002314:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

void CoTTSet_L1L2_app1(void)
{
40002318:	e24dd024 	sub	sp, sp, #36	; 0x24
4000231c:	e3442408 	movt	r2, #17416	; 0x4408
40002320:	e2839001 	add	r9, r3, #1
40002324:	e2830002 	add	r0, r3, #2
40002328:	e2838003 	add	r8, r3, #3
4000232c:	e2837004 	add	r7, r3, #4
40002330:	e2836005 	add	r6, r3, #5
40002334:	e2835006 	add	r5, r3, #6
40002338:	e283c007 	add	ip, r3, #7

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000233c:	e1a04a03 	lsl	r4, r3, #20
40002340:	e1a09a09 	lsl	r9, r9, #20
40002344:	e1a00a00 	lsl	r0, r0, #20
40002348:	e1a08a08 	lsl	r8, r8, #20
4000234c:	e1a07a07 	lsl	r7, r7, #20
40002350:	e1a06a06 	lsl	r6, r6, #20
40002354:	e1a05a05 	lsl	r5, r5, #20
40002358:	e1a0ca0c 	lsl	ip, ip, #20
4000235c:	e2833008 	add	r3, r3, #8
40002360:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40002364:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002368:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000236c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002370:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002374:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002378:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000237c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002380:	e35300c8 	cmp	r3, #200	; 0xc8
40002384:	e3800002 	orr	r0, r0, #2
40002388:	e1a01002 	mov	r1, r2
4000238c:	e3899002 	orr	r9, r9, #2
40002390:	e3888002 	orr	r8, r8, #2
40002394:	e3877002 	orr	r7, r7, #2
40002398:	e3866002 	orr	r6, r6, #2
4000239c:	e3855002 	orr	r5, r5, #2
400023a0:	e38cc002 	orr	ip, ip, #2
400023a4:	e3844002 	orr	r4, r4, #2
400023a8:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400023ac:	f5d2f044 	pld	[r2, #68]	; 0x44
400023b0:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
400023b4:	e26300ce 	rsb	r0, r3, #206	; 0xce
400023b8:	e5028014 	str	r8, [r2, #-20]	; 0xffffffec
400023bc:	e2822020 	add	r2, r2, #32
400023c0:	e5027030 	str	r7, [r2, #-48]	; 0xffffffd0
400023c4:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
400023c8:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
400023cc:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
400023d0:	e501c004 	str	ip, [r1, #-4]
400023d4:	1affffd1 	bne	40002320 <CoTTSet_L1L2_app1+0x14>
400023d8:	e0810100 	add	r0, r1, r0, lsl #2
400023dc:	e1a02a03 	lsl	r2, r3, #20
400023e0:	e2833001 	add	r3, r3, #1
400023e4:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400023e8:	e3822002 	orr	r2, r2, #2
400023ec:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400023f0:	e1510000 	cmp	r1, r0
400023f4:	1afffff8 	bne	400023dc <CoTTSet_L1L2_app1+0xd0>
400023f8:	e3a02fd6 	mov	r2, #856	; 0x358
400023fc:	e3a03000 	mov	r3, #0
40002400:	e3442408 	movt	r2, #17416	; 0x4408
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002404:	e1a00a03 	lsl	r0, r3, #20
40002408:	e2833008 	add	r3, r3, #8
4000240c:	e3530070 	cmp	r3, #112	; 0x70
40002410:	e1a09000 	mov	r9, r0
40002414:	e1a08000 	mov	r8, r0
40002418:	e1a07000 	mov	r7, r0
4000241c:	e1a06000 	mov	r6, r0
40002420:	e1a05000 	mov	r5, r0
40002424:	e1a04000 	mov	r4, r0
40002428:	e1a0c000 	mov	ip, r0
4000242c:	e28996cf 	add	r9, r9, #217055232	; 0xcf00000
40002430:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40002434:	e288840d 	add	r8, r8, #218103808	; 0xd000000
40002438:	e28776d1 	add	r7, r7, #219152384	; 0xd100000
4000243c:	e28666d2 	add	r6, r6, #220200960	; 0xd200000
40002440:	e28556d3 	add	r5, r5, #221249536	; 0xd300000
40002444:	e2844535 	add	r4, r4, #222298112	; 0xd400000
40002448:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
4000244c:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40002450:	e3899b03 	orr	r9, r9, #3072	; 0xc00
40002454:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40002458:	e3877b03 	orr	r7, r7, #3072	; 0xc00
4000245c:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40002460:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40002464:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40002468:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
4000246c:	e3800002 	orr	r0, r0, #2
40002470:	e1a01002 	mov	r1, r2
40002474:	e3899002 	orr	r9, r9, #2
40002478:	e3888002 	orr	r8, r8, #2
4000247c:	e3877002 	orr	r7, r7, #2
40002480:	e3866002 	orr	r6, r6, #2
40002484:	e3855002 	orr	r5, r5, #2
40002488:	e3844002 	orr	r4, r4, #2
4000248c:	e38cc002 	orr	ip, ip, #2
40002490:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40002494:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002498:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
4000249c:	e2630072 	rsb	r0, r3, #114	; 0x72
400024a0:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400024a4:	e2822020 	add	r2, r2, #32
400024a8:	e5027034 	str	r7, [r2, #-52]	; 0xffffffcc
400024ac:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400024b0:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400024b4:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400024b8:	e501c004 	str	ip, [r1, #-4]
400024bc:	1affffd0 	bne	40002404 <CoTTSet_L1L2_app1+0xf8>
400024c0:	e2800070 	add	r0, r0, #112	; 0x70
400024c4:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400024c8:	e2833001 	add	r3, r3, #1
400024cc:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400024d0:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
400024d4:	e3822b03 	orr	r2, r2, #3072	; 0xc00
400024d8:	e3822002 	orr	r2, r2, #2
400024dc:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400024e0:	1afffff7 	bne	400024c4 <CoTTSet_L1L2_app1+0x1b8>
400024e4:	e3a02e52 	mov	r2, #1312	; 0x520
400024e8:	e3a03000 	mov	r3, #0
400024ec:	e3442408 	movt	r2, #17416	; 0x4408
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400024f0:	e1a05a03 	lsl	r5, r3, #20
400024f4:	e2830001 	add	r0, r3, #1
400024f8:	e2839002 	add	r9, r3, #2
400024fc:	e1a00a00 	lsl	r0, r0, #20
40002500:	e2838003 	add	r8, r3, #3
40002504:	e1a09a09 	lsl	r9, r9, #20
40002508:	e2837005 	add	r7, r3, #5
4000250c:	e1a08a08 	lsl	r8, r8, #20
40002510:	e2836006 	add	r6, r3, #6
40002514:	e1a07a07 	lsl	r7, r7, #20
40002518:	e283c007 	add	ip, r3, #7
4000251c:	e1a06a06 	lsl	r6, r6, #20
40002520:	e1a0ca0c 	lsl	ip, ip, #20
40002524:	e1a04005 	mov	r4, r5
40002528:	e2833008 	add	r3, r3, #8
4000252c:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40002530:	e2899305 	add	r9, r9, #335544320	; 0x14000000
40002534:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40002538:	e2877305 	add	r7, r7, #335544320	; 0x14000000
4000253c:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40002540:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40002544:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40002548:	e2844551 	add	r4, r4, #339738624	; 0x14400000
4000254c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002550:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40002554:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002558:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000255c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002560:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002564:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002568:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000256c:	e3530fae 	cmp	r3, #696	; 0x2b8
40002570:	e3800002 	orr	r0, r0, #2
40002574:	e1a01002 	mov	r1, r2
40002578:	e3899002 	orr	r9, r9, #2
4000257c:	e3888002 	orr	r8, r8, #2
40002580:	e3877002 	orr	r7, r7, #2
40002584:	e3866002 	orr	r6, r6, #2
40002588:	e38cc002 	orr	ip, ip, #2
4000258c:	e3855002 	orr	r5, r5, #2
40002590:	e3844002 	orr	r4, r4, #2
40002594:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40002598:	f5d2f03c 	pld	[r2, #60]	; 0x3c
4000259c:	e5029018 	str	r9, [r2, #-24]	; 0xffffffe8
400025a0:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
400025a4:	e5028014 	str	r8, [r2, #-20]	; 0xffffffec
400025a8:	e2822020 	add	r2, r2, #32
400025ac:	e502702c 	str	r7, [r2, #-44]	; 0xffffffd4
400025b0:	e5026028 	str	r6, [r2, #-40]	; 0xffffffd8
400025b4:	e5025040 	str	r5, [r2, #-64]	; 0xffffffc0
400025b8:	e5024030 	str	r4, [r2, #-48]	; 0xffffffd0
400025bc:	e501c004 	str	ip, [r1, #-4]
400025c0:	1affffca 	bne	400024f0 <CoTTSet_L1L2_app1+0x1e4>
400025c4:	e2800fae 	add	r0, r0, #696	; 0x2b8
400025c8:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400025cc:	e2833001 	add	r3, r3, #1
400025d0:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400025d4:	e2822305 	add	r2, r2, #335544320	; 0x14000000
400025d8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400025dc:	e3822002 	orr	r2, r2, #2
400025e0:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400025e4:	1afffff7 	bne	400025c8 <CoTTSet_L1L2_app1+0x2bc>
400025e8:	e3a03a01 	mov	r3, #4096	; 0x1000
400025ec:	e3a00c11 	mov	r0, #4352	; 0x1100
400025f0:	e3443408 	movt	r3, #17416	; 0x4408
400025f4:	e3440408 	movt	r0, #17416	; 0x4408
400025f8:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400025fc:	e1a01a02 	lsl	r1, r2, #20
40002600:	e2822001 	add	r2, r2, #1
40002604:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
40002608:	e3811b97 	orr	r1, r1, #154624	; 0x25c00
4000260c:	e381100a 	orr	r1, r1, #10
40002610:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002614:	e1530000 	cmp	r3, r0
40002618:	1afffff7 	bne	400025fc <CoTTSet_L1L2_app1+0x2f0>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000261c:	e3a03a01 	mov	r3, #4096	; 0x1000
40002620:	e3052c0a 	movw	r2, #23562	; 0x5c0a
40002624:	e3443408 	movt	r3, #17416	; 0x4408
40002628:	e3442402 	movt	r2, #17410	; 0x4402
4000262c:	e3011124 	movw	r1, #4388	; 0x1124
40002630:	e5832100 	str	r2, [r3, #256]	; 0x100
40002634:	e3441408 	movt	r1, #17416	; 0x4408
40002638:	e3a03000 	mov	r3, #0
4000263c:	e1a09a03 	lsl	r9, r3, #20
40002640:	e2833008 	add	r3, r3, #8
40002644:	e3530068 	cmp	r3, #104	; 0x68
40002648:	e2899311 	add	r9, r9, #1140850688	; 0x44000000
4000264c:	e1a08001 	mov	r8, r1
40002650:	e1a07009 	mov	r7, r9
40002654:	e1a06009 	mov	r6, r9
40002658:	e1a05009 	mov	r5, r9
4000265c:	e1a04009 	mov	r4, r9
40002660:	e1a0c009 	mov	ip, r9
40002664:	e1a00009 	mov	r0, r9
40002668:	e1a02009 	mov	r2, r9
4000266c:	e2877602 	add	r7, r7, #2097152	; 0x200000
40002670:	e2899601 	add	r9, r9, #1048576	; 0x100000
40002674:	e2866603 	add	r6, r6, #3145728	; 0x300000
40002678:	e2855501 	add	r5, r5, #4194304	; 0x400000
4000267c:	e2844605 	add	r4, r4, #5242880	; 0x500000
40002680:	e28cc606 	add	ip, ip, #6291456	; 0x600000
40002684:	e2800607 	add	r0, r0, #7340032	; 0x700000
40002688:	e2822502 	add	r2, r2, #8388608	; 0x800000
4000268c:	e3899b97 	orr	r9, r9, #154624	; 0x25c00
40002690:	e3877b97 	orr	r7, r7, #154624	; 0x25c00
40002694:	e3866b97 	orr	r6, r6, #154624	; 0x25c00
40002698:	e3855b97 	orr	r5, r5, #154624	; 0x25c00
4000269c:	e3844b97 	orr	r4, r4, #154624	; 0x25c00
400026a0:	e38ccb97 	orr	ip, ip, #154624	; 0x25c00
400026a4:	e3800b97 	orr	r0, r0, #154624	; 0x25c00
400026a8:	e3822b97 	orr	r2, r2, #154624	; 0x25c00
400026ac:	e389900a 	orr	r9, r9, #10
400026b0:	e387700a 	orr	r7, r7, #10
400026b4:	e386600a 	orr	r6, r6, #10
400026b8:	e385500a 	orr	r5, r5, #10
400026bc:	e384400a 	orr	r4, r4, #10
400026c0:	e38cc00a 	orr	ip, ip, #10
400026c4:	e380000a 	orr	r0, r0, #10
400026c8:	e382200a 	orr	r2, r2, #10
400026cc:	e5019020 	str	r9, [r1, #-32]	; 0xffffffe0
400026d0:	f5d1f03c 	pld	[r1, #60]	; 0x3c
400026d4:	e501701c 	str	r7, [r1, #-28]	; 0xffffffe4
400026d8:	e5016018 	str	r6, [r1, #-24]	; 0xffffffe8
400026dc:	e263906f 	rsb	r9, r3, #111	; 0x6f
400026e0:	e5015014 	str	r5, [r1, #-20]	; 0xffffffec
400026e4:	e2811020 	add	r1, r1, #32
400026e8:	e5014030 	str	r4, [r1, #-48]	; 0xffffffd0
400026ec:	e501c02c 	str	ip, [r1, #-44]	; 0xffffffd4
400026f0:	e5010028 	str	r0, [r1, #-40]	; 0xffffffd8
400026f4:	e5082004 	str	r2, [r8, #-4]
400026f8:	1affffcf 	bne	4000263c <CoTTSet_L1L2_app1+0x330>
400026fc:	e0880109 	add	r0, r8, r9, lsl #2
40002700:	e1a02008 	mov	r2, r8
40002704:	e1a01a03 	lsl	r1, r3, #20
40002708:	e2833001 	add	r3, r3, #1
4000270c:	e2811311 	add	r1, r1, #1140850688	; 0x44000000
40002710:	e2811601 	add	r1, r1, #1048576	; 0x100000
40002714:	e3811b97 	orr	r1, r1, #154624	; 0x25c00
40002718:	e381100a 	orr	r1, r1, #10
4000271c:	e4821004 	str	r1, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002720:	e1520000 	cmp	r2, r0
40002724:	1afffff6 	bne	40002704 <CoTTSet_L1L2_app1+0x3f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002728:	e3004c0a 	movw	r4, #3082	; 0xc0a
4000272c:	e3a02d4e 	mov	r2, #4992	; 0x1380
40002730:	e1a05004 	mov	r5, r4
40002734:	e3442408 	movt	r2, #17416	; 0x4408
40002738:	e3a01a01 	mov	r1, #4096	; 0x1000
4000273c:	e58d2004 	str	r2, [sp, #4]
40002740:	e3441408 	movt	r1, #17416	; 0x4408
40002744:	e1a02004 	mov	r2, r4
40002748:	e3445b92 	movt	r5, #19346	; 0x4b92
4000274c:	e1a0a004 	mov	sl, r4
40002750:	e58152e4 	str	r5, [r1, #740]	; 0x2e4
40002754:	e1a0c004 	mov	ip, r4
40002758:	e1a09004 	mov	r9, r4
4000275c:	e1a00004 	mov	r0, r4
40002760:	e1a08004 	mov	r8, r4
40002764:	e1a03004 	mov	r3, r4
40002768:	e1a07004 	mov	r7, r4
4000276c:	e1a06004 	mov	r6, r4
40002770:	e3442ba2 	movt	r2, #19362	; 0x4ba2
40002774:	e3444b02 	movt	r4, #19202	; 0x4b02
40002778:	e3005c0a 	movw	r5, #3082	; 0xc0a
4000277c:	e58142c0 	str	r4, [r1, #704]	; 0x2c0
40002780:	e58122e8 	str	r2, [r1, #744]	; 0x2e8
40002784:	e3004c0a 	movw	r4, #3082	; 0xc0a
40002788:	e1a02005 	mov	r2, r5
4000278c:	e344ab12 	movt	sl, #19218	; 0x4b12
40002790:	e344cb22 	movt	ip, #19234	; 0x4b22
40002794:	e3449b32 	movt	r9, #19250	; 0x4b32
40002798:	e3440b42 	movt	r0, #19266	; 0x4b42
4000279c:	e3448b52 	movt	r8, #19282	; 0x4b52
400027a0:	e3443b62 	movt	r3, #19298	; 0x4b62
400027a4:	e3447b72 	movt	r7, #19314	; 0x4b72
400027a8:	e3446b82 	movt	r6, #19330	; 0x4b82
400027ac:	e3444bb2 	movt	r4, #19378	; 0x4bb2
400027b0:	e3442c52 	movt	r2, #19538	; 0x4c52
400027b4:	e581a2c4 	str	sl, [r1, #708]	; 0x2c4
400027b8:	e581c2c8 	str	ip, [r1, #712]	; 0x2c8
400027bc:	e300ac0a 	movw	sl, #3082	; 0xc0a
400027c0:	e58192cc 	str	r9, [r1, #716]	; 0x2cc
400027c4:	e1a0c00a 	mov	ip, sl
400027c8:	e58102d0 	str	r0, [r1, #720]	; 0x2d0
400027cc:	e344abc2 	movt	sl, #19394	; 0x4bc2
400027d0:	e58182d4 	str	r8, [r1, #724]	; 0x2d4
400027d4:	e344cbd2 	movt	ip, #19410	; 0x4bd2
400027d8:	e58132d8 	str	r3, [r1, #728]	; 0x2d8
400027dc:	e3009c0a 	movw	r9, #3082	; 0xc0a
400027e0:	e58172dc 	str	r7, [r1, #732]	; 0x2dc
400027e4:	e1a00009 	mov	r0, r9
400027e8:	e58162e0 	str	r6, [r1, #736]	; 0x2e0
400027ec:	e3449be2 	movt	r9, #19426	; 0x4be2
400027f0:	e58d2008 	str	r2, [sp, #8]
400027f4:	e3440bf2 	movt	r0, #19442	; 0x4bf2
400027f8:	e58142ec 	str	r4, [r1, #748]	; 0x2ec
400027fc:	e3004c0a 	movw	r4, #3082	; 0xc0a
40002800:	e1a02004 	mov	r2, r4
40002804:	e581a2f0 	str	sl, [r1, #752]	; 0x2f0
40002808:	e3442c72 	movt	r2, #19570	; 0x4c72
4000280c:	e3008c0a 	movw	r8, #3082	; 0xc0a
40002810:	e58d200c 	str	r2, [sp, #12]
40002814:	e1a03008 	mov	r3, r8
40002818:	e581c2f4 	str	ip, [r1, #756]	; 0x2f4
4000281c:	e300cc0a 	movw	ip, #3082	; 0xc0a
40002820:	e1a0200c 	mov	r2, ip
40002824:	e58192f8 	str	r9, [r1, #760]	; 0x2f8
40002828:	e3442c92 	movt	r2, #19602	; 0x4c92
4000282c:	e3448c02 	movt	r8, #19458	; 0x4c02
40002830:	e58d2010 	str	r2, [sp, #16]
40002834:	e3443c12 	movt	r3, #19474	; 0x4c12
40002838:	e58102fc 	str	r0, [r1, #764]	; 0x2fc
4000283c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40002840:	e1a02000 	mov	r2, r0
40002844:	e5818300 	str	r8, [r1, #768]	; 0x300
40002848:	e3442cb2 	movt	r2, #19634	; 0x4cb2
4000284c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002850:	e58d2014 	str	r2, [sp, #20]
40002854:	e1a06007 	mov	r6, r7
40002858:	e5813304 	str	r3, [r1, #772]	; 0x304
4000285c:	e3003c0a 	movw	r3, #3082	; 0xc0a
40002860:	e1a02003 	mov	r2, r3
40002864:	e3447c22 	movt	r7, #19490	; 0x4c22
40002868:	e3442cd2 	movt	r2, #19666	; 0x4cd2
4000286c:	e5817308 	str	r7, [r1, #776]	; 0x308
40002870:	e3446c32 	movt	r6, #19506	; 0x4c32
40002874:	e58d2018 	str	r2, [sp, #24]
40002878:	e3445c42 	movt	r5, #19522	; 0x4c42
4000287c:	e3002c0a 	movw	r2, #3082	; 0xc0a
40002880:	e581630c 	str	r6, [r1, #780]	; 0x30c
40002884:	e1a0a002 	mov	sl, r2
40002888:	e5815310 	str	r5, [r1, #784]	; 0x310
4000288c:	e3442ce2 	movt	r2, #19682	; 0x4ce2
40002890:	e58d201c 	str	r2, [sp, #28]
40002894:	e3444c62 	movt	r4, #19554	; 0x4c62
40002898:	e59d2008 	ldr	r2, [sp, #8]
4000289c:	e344cc82 	movt	ip, #19586	; 0x4c82
400028a0:	e5814318 	str	r4, [r1, #792]	; 0x318
400028a4:	e3440ca2 	movt	r0, #19618	; 0x4ca2
400028a8:	e3443cc2 	movt	r3, #19650	; 0x4cc2
400028ac:	e3009c0a 	movw	r9, #3082	; 0xc0a
400028b0:	e5812314 	str	r2, [r1, #788]	; 0x314
400028b4:	e3007c0a 	movw	r7, #3082	; 0xc0a
400028b8:	e59d200c 	ldr	r2, [sp, #12]
400028bc:	e3005c0a 	movw	r5, #3082	; 0xc0a
400028c0:	e1a08009 	mov	r8, r9
400028c4:	e1a06007 	mov	r6, r7
400028c8:	e1a04005 	mov	r4, r5
400028cc:	e344acf2 	movt	sl, #19698	; 0x4cf2
400028d0:	e581231c 	str	r2, [r1, #796]	; 0x31c
400028d4:	e3449d02 	movt	r9, #19714	; 0x4d02
400028d8:	e581c320 	str	ip, [r1, #800]	; 0x320
400028dc:	e300cc0a 	movw	ip, #3082	; 0xc0a
400028e0:	e59d2010 	ldr	r2, [sp, #16]
400028e4:	e3448d12 	movt	r8, #19730	; 0x4d12
400028e8:	e5810328 	str	r0, [r1, #808]	; 0x328
400028ec:	e1a0000c 	mov	r0, ip
400028f0:	e3447d22 	movt	r7, #19746	; 0x4d22
400028f4:	e3446d32 	movt	r6, #19762	; 0x4d32
400028f8:	e5812324 	str	r2, [r1, #804]	; 0x324
400028fc:	e3445d42 	movt	r5, #19778	; 0x4d42
40002900:	e59d2014 	ldr	r2, [sp, #20]
40002904:	e3444d52 	movt	r4, #19794	; 0x4d52
40002908:	e5813330 	str	r3, [r1, #816]	; 0x330
4000290c:	e344cd62 	movt	ip, #19810	; 0x4d62
40002910:	e3440d72 	movt	r0, #19826	; 0x4d72
40002914:	e581232c 	str	r2, [r1, #812]	; 0x32c
40002918:	e59d3018 	ldr	r3, [sp, #24]
4000291c:	e5813334 	str	r3, [r1, #820]	; 0x334
40002920:	e3a03000 	mov	r3, #0
40002924:	e59d201c 	ldr	r2, [sp, #28]
40002928:	e581a33c 	str	sl, [r1, #828]	; 0x33c
4000292c:	e5819340 	str	r9, [r1, #832]	; 0x340
40002930:	e5812338 	str	r2, [r1, #824]	; 0x338
40002934:	e5818344 	str	r8, [r1, #836]	; 0x344
40002938:	e5817348 	str	r7, [r1, #840]	; 0x348
4000293c:	e581634c 	str	r6, [r1, #844]	; 0x34c
40002940:	e5815350 	str	r5, [r1, #848]	; 0x350
40002944:	e5814354 	str	r4, [r1, #852]	; 0x354
40002948:	e581c358 	str	ip, [r1, #856]	; 0x358
4000294c:	e581035c 	str	r0, [r1, #860]	; 0x35c
40002950:	e59d2004 	ldr	r2, [sp, #4]
40002954:	e1a00a03 	lsl	r0, r3, #20
40002958:	e2833008 	add	r3, r3, #8
4000295c:	e3530e32 	cmp	r3, #800	; 0x320
40002960:	e280044d 	add	r0, r0, #1291845632	; 0x4d000000
40002964:	e1a01002 	mov	r1, r2
40002968:	e1a09000 	mov	r9, r0
4000296c:	e1a08000 	mov	r8, r0
40002970:	e1a07000 	mov	r7, r0
40002974:	e1a06000 	mov	r6, r0
40002978:	e1a05000 	mov	r5, r0
4000297c:	e1a04000 	mov	r4, r0
40002980:	e1a0c000 	mov	ip, r0
40002984:	e2899609 	add	r9, r9, #9437184	; 0x900000
40002988:	e2800502 	add	r0, r0, #8388608	; 0x800000
4000298c:	e288860a 	add	r8, r8, #10485760	; 0xa00000
40002990:	e287760b 	add	r7, r7, #11534336	; 0xb00000
40002994:	e2866503 	add	r6, r6, #12582912	; 0xc00000
40002998:	e285560d 	add	r5, r5, #13631488	; 0xd00000
4000299c:	e284460e 	add	r4, r4, #14680064	; 0xe00000
400029a0:	e28cc60f 	add	ip, ip, #15728640	; 0xf00000
400029a4:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400029a8:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
400029ac:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400029b0:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400029b4:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400029b8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400029bc:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400029c0:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400029c4:	e3800002 	orr	r0, r0, #2
400029c8:	e3899002 	orr	r9, r9, #2
400029cc:	e3888002 	orr	r8, r8, #2
400029d0:	e3877002 	orr	r7, r7, #2
400029d4:	e3866002 	orr	r6, r6, #2
400029d8:	e3855002 	orr	r5, r5, #2
400029dc:	e3844002 	orr	r4, r4, #2
400029e0:	e38cc002 	orr	ip, ip, #2
400029e4:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400029e8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400029ec:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
400029f0:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400029f4:	e2630fca 	rsb	r0, r3, #808	; 0x328
400029f8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400029fc:	e2822020 	add	r2, r2, #32
40002a00:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40002a04:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40002a08:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40002a0c:	e501c004 	str	ip, [r1, #-4]
40002a10:	1affffcf 	bne	40002954 <CoTTSet_L1L2_app1+0x648>
40002a14:	e0810100 	add	r0, r1, r0, lsl #2
40002a18:	e1a02a03 	lsl	r2, r3, #20
40002a1c:	e2833001 	add	r3, r3, #1
40002a20:	e282244d 	add	r2, r2, #1291845632	; 0x4d000000
40002a24:	e2822502 	add	r2, r2, #8388608	; 0x800000
40002a28:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40002a2c:	e3822002 	orr	r2, r2, #2
40002a30:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002a34:	e1510000 	cmp	r1, r0
40002a38:	1afffff6 	bne	40002a18 <CoTTSet_L1L2_app1+0x70c>
40002a3c:	e3022020 	movw	r2, #8224	; 0x2020
40002a40:	e3a03000 	mov	r3, #0
40002a44:	e3442408 	movt	r2, #17416	; 0x4408
40002a48:	e300a7f8 	movw	sl, #2040	; 0x7f8
40002a4c:	e2839001 	add	r9, r3, #1
40002a50:	e2830002 	add	r0, r3, #2
40002a54:	e2838003 	add	r8, r3, #3
40002a58:	e2837004 	add	r7, r3, #4
40002a5c:	e2836005 	add	r6, r3, #5
40002a60:	e2835006 	add	r5, r3, #6
40002a64:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002a68:	e1a04a03 	lsl	r4, r3, #20
40002a6c:	e1a09a09 	lsl	r9, r9, #20
40002a70:	e1a00a00 	lsl	r0, r0, #20
40002a74:	e1a08a08 	lsl	r8, r8, #20
40002a78:	e1a07a07 	lsl	r7, r7, #20
40002a7c:	e1a06a06 	lsl	r6, r6, #20
40002a80:	e1a05a05 	lsl	r5, r5, #20
40002a84:	e1a0ca0c 	lsl	ip, ip, #20
40002a88:	e2833008 	add	r3, r3, #8
40002a8c:	e2899102 	add	r9, r9, #-2147483648	; 0x80000000
40002a90:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40002a94:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40002a98:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40002a9c:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40002aa0:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40002aa4:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40002aa8:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40002aac:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40002ab0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002ab4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002ab8:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002abc:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002ac0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002ac4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002ac8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002acc:	e153000a 	cmp	r3, sl
40002ad0:	e3800002 	orr	r0, r0, #2
40002ad4:	e1a01002 	mov	r1, r2
40002ad8:	e3899002 	orr	r9, r9, #2
40002adc:	e3888002 	orr	r8, r8, #2
40002ae0:	e3877002 	orr	r7, r7, #2
40002ae4:	e3866002 	orr	r6, r6, #2
40002ae8:	e3855002 	orr	r5, r5, #2
40002aec:	e38cc002 	orr	ip, ip, #2
40002af0:	e3844002 	orr	r4, r4, #2
40002af4:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40002af8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002afc:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
40002b00:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40002b04:	e5028014 	str	r8, [r2, #-20]	; 0xffffffec
40002b08:	e2822020 	add	r2, r2, #32
40002b0c:	e5027030 	str	r7, [r2, #-48]	; 0xffffffd0
40002b10:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40002b14:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40002b18:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40002b1c:	e501c004 	str	ip, [r1, #-4]
40002b20:	1affffc9 	bne	40002a4c <CoTTSet_L1L2_app1+0x740>
40002b24:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40002b28:	e2800008 	add	r0, r0, #8
40002b2c:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002b30:	e2833001 	add	r3, r3, #1
40002b34:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002b38:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40002b3c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40002b40:	e3822002 	orr	r2, r2, #2
40002b44:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002b48:	1afffff7 	bne	40002b2c <CoTTSet_L1L2_app1+0x820>
	SetTransTable_app1(LCD_FB40_START_ADDR, LCD_FB41_START_ADDR-1, LCD_FB40_START_ADDR, RW_WT);
	SetTransTable_app1(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable_app1(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable_app1(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);
}
40002b4c:	e28dd024 	add	sp, sp, #36	; 0x24
40002b50:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002b54:	e12fff1e 	bx	lr

40002b58 <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
40002b58:	e3a03000 	mov	r3, #0
40002b5c:	e0500003 	subs	r0, r0, r3
40002b60:	e3413049 	movt	r3, #4169	; 0x1049
40002b64:	13a00001 	movne	r0, #1
40002b68:	e5830000 	str	r0, [r3]
40002b6c:	e12fff1e 	bx	lr

40002b70 <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40002b70:	e30831c8 	movw	r3, #33224	; 0x81c8
40002b74:	e3443001 	movt	r3, #16385	; 0x4001
40002b78:	e7933100 	ldr	r3, [r3, r0, lsl #2]
40002b7c:	e5831000 	str	r1, [r3]
40002b80:	e12fff1e 	bx	lr

40002b84 <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
40002b84:	e30831c8 	movw	r3, #33224	; 0x81c8
40002b88:	e3443001 	movt	r3, #16385	; 0x4001
40002b8c:	e0830100 	add	r0, r3, r0, lsl #2
40002b90:	e5903010 	ldr	r3, [r0, #16]
40002b94:	e5831000 	str	r1, [r3]
40002b98:	e12fff1e 	bx	lr

40002b9c <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40002b9c:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
40002ba0:	e30831c8 	movw	r3, #33224	; 0x81c8
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40002ba4:	da000008 	ble	40002bcc <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
40002ba8:	e1a022c1 	asr	r2, r1, #5
40002bac:	e3443001 	movt	r3, #16385	; 0x4001
40002bb0:	e201101f 	and	r1, r1, #31
40002bb4:	e0833102 	add	r3, r3, r2, lsl #2
40002bb8:	e3a02001 	mov	r2, #1
40002bbc:	e1a01112 	lsl	r1, r2, r1
40002bc0:	e5933030 	ldr	r3, [r3, #48]	; 0x30
40002bc4:	e5831000 	str	r1, [r3]
40002bc8:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
40002bcc:	e3443001 	movt	r3, #16385	; 0x4001
40002bd0:	e3a02001 	mov	r2, #1
40002bd4:	e0833100 	add	r3, r3, r0, lsl #2
40002bd8:	e1a01112 	lsl	r1, r2, r1
40002bdc:	e5933020 	ldr	r3, [r3, #32]
40002be0:	e5831000 	str	r1, [r3]
40002be4:	e12fff1e 	bx	lr

40002be8 <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002be8:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
40002bec:	e30831c8 	movw	r3, #33224	; 0x81c8
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002bf0:	da000008 	ble	40002c18 <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40002bf4:	e1a022c1 	asr	r2, r1, #5
40002bf8:	e3443001 	movt	r3, #16385	; 0x4001
40002bfc:	e201101f 	and	r1, r1, #31
40002c00:	e0833102 	add	r3, r3, r2, lsl #2
40002c04:	e3a02001 	mov	r2, #1
40002c08:	e1a01112 	lsl	r1, r2, r1
40002c0c:	e5933050 	ldr	r3, [r3, #80]	; 0x50
40002c10:	e5831000 	str	r1, [r3]
40002c14:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
40002c18:	e3443001 	movt	r3, #16385	; 0x4001
40002c1c:	e3a02001 	mov	r2, #1
40002c20:	e0833100 	add	r3, r3, r0, lsl #2
40002c24:	e1a01112 	lsl	r1, r2, r1
40002c28:	e5933040 	ldr	r3, [r3, #64]	; 0x40
40002c2c:	e5831000 	str	r1, [r3]
40002c30:	e12fff1e 	bx	lr

40002c34 <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002c34:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
40002c38:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002c3c:	e30831c8 	movw	r3, #33224	; 0x81c8
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002c40:	da00000b 	ble	40002c74 <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
40002c44:	e3443001 	movt	r3, #16385	; 0x4001
40002c48:	e1a00141 	asr	r0, r1, #2
40002c4c:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002c50:	e2011003 	and	r1, r1, #3
40002c54:	e1a01181 	lsl	r1, r1, #3
40002c58:	e3a040ff 	mov	r4, #255	; 0xff
40002c5c:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002c60:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002c64:	e18c2112 	orr	r2, ip, r2, lsl r1
40002c68:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
40002c6c:	e8bd0030 	pop	{r4, r5}
40002c70:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002c74:	e3443001 	movt	r3, #16385	; 0x4001
40002c78:	e1a04fc1 	asr	r4, r1, #31
40002c7c:	e0833100 	add	r3, r3, r0, lsl #2
40002c80:	e1a0c141 	asr	ip, r1, #2
40002c84:	e1a04f24 	lsr	r4, r4, #30
40002c88:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002c8c:	e3a050ff 	mov	r5, #255	; 0xff
40002c90:	e0811004 	add	r1, r1, r4
40002c94:	e2011003 	and	r1, r1, #3
40002c98:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002c9c:	e0641001 	rsb	r1, r4, r1
40002ca0:	e1a01181 	lsl	r1, r1, #3
40002ca4:	e1c00115 	bic	r0, r0, r5, lsl r1
40002ca8:	e1802112 	orr	r2, r0, r2, lsl r1
40002cac:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
40002cb0:	e8bd0030 	pop	{r4, r5}
40002cb4:	e12fff1e 	bx	lr

40002cb8 <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002cb8:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
40002cbc:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002cc0:	e30831c8 	movw	r3, #33224	; 0x81c8
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002cc4:	da00000c 	ble	40002cfc <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002cc8:	e3443001 	movt	r3, #16385	; 0x4001
40002ccc:	e1a00141 	asr	r0, r1, #2
40002cd0:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002cd4:	e2011003 	and	r1, r1, #3
40002cd8:	e1a01181 	lsl	r1, r1, #3
40002cdc:	e3a040ff 	mov	r4, #255	; 0xff
40002ce0:	e202200f 	and	r2, r2, #15
40002ce4:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002ce8:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002cec:	e18c1112 	orr	r1, ip, r2, lsl r1
40002cf0:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
40002cf4:	e8bd0030 	pop	{r4, r5}
40002cf8:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002cfc:	e3443001 	movt	r3, #16385	; 0x4001
40002d00:	e1a04fc1 	asr	r4, r1, #31
40002d04:	e0833100 	add	r3, r3, r0, lsl #2
40002d08:	e1a0c141 	asr	ip, r1, #2
40002d0c:	e1a04f24 	lsr	r4, r4, #30
40002d10:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002d14:	e3a050ff 	mov	r5, #255	; 0xff
40002d18:	e0811004 	add	r1, r1, r4
40002d1c:	e202200f 	and	r2, r2, #15
40002d20:	e2011003 	and	r1, r1, #3
40002d24:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002d28:	e0641001 	rsb	r1, r4, r1
40002d2c:	e1a01181 	lsl	r1, r1, #3
40002d30:	e1c00115 	bic	r0, r0, r5, lsl r1
40002d34:	e1801112 	orr	r1, r0, r2, lsl r1
40002d38:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
40002d3c:	e8bd0030 	pop	{r4, r5}
40002d40:	e12fff1e 	bx	lr

40002d44 <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002d44:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002d48:	e30831c8 	movw	r3, #33224	; 0x81c8
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002d4c:	da000007 	ble	40002d70 <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
40002d50:	e3443001 	movt	r3, #16385	; 0x4001
40002d54:	e201201f 	and	r2, r1, #31
40002d58:	e3a00001 	mov	r0, #1
40002d5c:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002d60:	e1a012c1 	asr	r1, r1, #5
40002d64:	e1a02210 	lsl	r2, r0, r2
40002d68:	e7832101 	str	r2, [r3, r1, lsl #2]
40002d6c:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002d70:	e3443001 	movt	r3, #16385	; 0x4001
40002d74:	e3a02001 	mov	r2, #1
40002d78:	e0833100 	add	r3, r3, r0, lsl #2
40002d7c:	e1a01112 	lsl	r1, r2, r1
40002d80:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002d84:	e5831000 	str	r1, [r3]
40002d88:	e12fff1e 	bx	lr

40002d8c <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
40002d8c:	e30831c8 	movw	r3, #33224	; 0x81c8
40002d90:	e3443001 	movt	r3, #16385	; 0x4001
40002d94:	e0830100 	add	r0, r3, r0, lsl #2
40002d98:	e5903090 	ldr	r3, [r0, #144]	; 0x90
40002d9c:	e5930000 	ldr	r0, [r3]
}
40002da0:	e7ec0050 	ubfx	r0, r0, #0, #13
40002da4:	e12fff1e 	bx	lr

40002da8 <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
40002da8:	e30831c8 	movw	r3, #33224	; 0x81c8
40002dac:	e3443001 	movt	r3, #16385	; 0x4001
40002db0:	e0830100 	add	r0, r3, r0, lsl #2
40002db4:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
40002db8:	e5831000 	str	r1, [r3]
40002dbc:	e12fff1e 	bx	lr

40002dc0 <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
40002dc0:	e1822801 	orr	r2, r2, r1, lsl #16
40002dc4:	e3a03000 	mov	r3, #0
40002dc8:	e3413049 	movt	r3, #4169	; 0x1049
40002dcc:	e1820c00 	orr	r0, r2, r0, lsl #24
40002dd0:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
40002dd4:	e12fff1e 	bx	lr

40002dd8 <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002dd8:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002ddc:	e3071f04 	movw	r1, #32516	; 0x7f04
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002de0:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002de4:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002de8:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
40002dec:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002df0:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002df4:	e30357e0 	movw	r5, #14304	; 0x37e0
40002df8:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002dfc:	e1a00004 	mov	r0, r4
40002e00:	e3441001 	movt	r1, #16385	; 0x4001
40002e04:	e1a02003 	mov	r2, r3
40002e08:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
40002e0c:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002e10:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
40002e14:	eb0012c2 	bl	40007924 <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002e18:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
40002e1c:	e3085b80 	movw	r5, #35712	; 0x8b80
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e20:	e30f77f0 	movw	r7, #63472	; 0xf7f0
40002e24:	e3445001 	movt	r5, #16385	; 0x4001
40002e28:	e3447000 	movt	r7, #16384	; 0x4000
40002e2c:	e307c7d0 	movw	ip, #30672	; 0x77d0
40002e30:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002e34:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
40002e38:	e1a0a005 	mov	sl, r5
40002e3c:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e40:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
40002e44:	e2844007 	add	r4, r4, #7
40002e48:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002e4c:	e3a07000 	mov	r7, #0
40002e50:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
40002e54:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
40002e58:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
40002e5c:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002e60:	e5d15000 	ldrb	r5, [r1]
40002e64:	e3550000 	cmp	r5, #0
40002e68:	0a00011b 	beq	400032dc <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
40002e6c:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40002e70:	e2818001 	add	r8, r1, #1
40002e74:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
40002e78:	9a000119 	bls	400032e4 <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
40002e7c:	e5d12001 	ldrb	r2, [r1, #1]
40002e80:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e84:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
40002e88:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002e8c:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40002e90:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e94:	e59c0000 	ldr	r0, [ip]
40002e98:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002e9c:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
40002ea0:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002ea4:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002ea8:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
40002eac:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002eb0:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002eb4:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40002eb8:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002ebc:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
40002ec0:	e0842082 	add	r2, r4, r2, lsl #1
40002ec4:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
40002ec8:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
40002ecc:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002ed0:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002ed4:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002ed8:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002edc:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40002ee0:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002ee4:	e0852003 	add	r2, r5, r3
40002ee8:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002eec:	e0851001 	add	r1, r5, r1
40002ef0:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002ef4:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
40002ef8:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002efc:	1a000175 	bne	400034d8 <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
40002f00:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40002f04:	e3530001 	cmp	r3, #1
40002f08:	13530018 	cmpne	r3, #24
40002f0c:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
40002f10:	13a00d5b 	movne	r0, #5824	; 0x16c0
40002f14:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40002f18:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002f1c:	e0802282 	add	r2, r0, r2, lsl #5
40002f20:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40002f24:	e0811101 	add	r1, r1, r1, lsl #2
40002f28:	e1a0c005 	mov	ip, r5
40002f2c:	e0882002 	add	r2, r8, r2
40002f30:	e0874381 	add	r4, r7, r1, lsl #7
40002f34:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40002f38:	e0844283 	add	r4, r4, r3, lsl #5
40002f3c:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40002f40:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
40002f44:	e5941004 	ldr	r1, [r4, #4]
40002f48:	e5942008 	ldr	r2, [r4, #8]
40002f4c:	e594300c 	ldr	r3, [r4, #12]
40002f50:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002f54:	e5940010 	ldr	r0, [r4, #16]
40002f58:	e5941014 	ldr	r1, [r4, #20]
40002f5c:	e5942018 	ldr	r2, [r4, #24]
40002f60:	e594301c 	ldr	r3, [r4, #28]
40002f64:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002f68:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
40002f6c:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40002f70:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40002f74:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40002f78:	f26221f6 	vorr	q9, q9, q11
40002f7c:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40002f80:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40002f84:	f26001f4 	vorr	q8, q8, q10
40002f88:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40002f8c:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40002f90:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
40002f94:	e3a01002 	mov	r1, #2
40002f98:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
40002f9c:	e3a07001 	mov	r7, #1
40002fa0:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
40002fa4:	e3a09000 	mov	r9, #0
40002fa8:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002fac:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
40002fb0:	e2888018 	add	r8, r8, #24
40002fb4:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002fb8:	e28cc019 	add	ip, ip, #25
40002fbc:	e280001a 	add	r0, r0, #26
40002fc0:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
40002fc4:	e0844007 	add	r4, r4, r7
40002fc8:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
40002fcc:	e0855001 	add	r5, r5, r1
40002fd0:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
40002fd4:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
40002fd8:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
40002fdc:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
40002fe0:	e24b2f55 	sub	r2, fp, #340	; 0x154
40002fe4:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
40002fe8:	e2422001 	sub	r2, r2, #1
40002fec:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
40002ff0:	e5d00000 	ldrb	r0, [r0]
40002ff4:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
40002ff8:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
40002ffc:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40003000:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
40003004:	e5d33001 	ldrb	r3, [r3, #1]
40003008:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
4000300c:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
40003010:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
40003014:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
40003018:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
4000301c:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003020:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003024:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
40003028:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
4000302c:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003030:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003034:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
40003038:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000303c:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003040:	03a02000 	moveq	r2, #0
40003044:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003048:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
4000304c:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003050:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003054:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003058:	03a03000 	moveq	r3, #0
4000305c:	13e03000 	mvnne	r3, #0
40003060:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003064:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
40003068:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
4000306c:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
40003070:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003074:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
40003078:	e0258995 	mla	r5, r5, r9, r8
4000307c:	e59a8000 	ldr	r8, [sl]
40003080:	e1a05085 	lsl	r5, r5, #1
40003084:	e18820b5 	strh	r2, [r8, r5]
40003088:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000308c:	e08a8285 	add	r8, sl, r5, lsl #5
40003090:	e59a5000 	ldr	r5, [sl]
40003094:	e5988014 	ldr	r8, [r8, #20]
40003098:	e0280998 	mla	r8, r8, r9, r0
4000309c:	e1a08088 	lsl	r8, r8, #1
400030a0:	e18520b8 	strh	r2, [r5, r8]
400030a4:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400030a8:	e08a8285 	add	r8, sl, r5, lsl #5
400030ac:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
400030b0:	e5988014 	ldr	r8, [r8, #20]
400030b4:	e0285998 	mla	r8, r8, r9, r5
400030b8:	e59a5000 	ldr	r5, [sl]
400030bc:	e1a08088 	lsl	r8, r8, #1
400030c0:	e18520b8 	strh	r2, [r5, r8]
400030c4:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400030c8:	e08a8285 	add	r8, sl, r5, lsl #5
400030cc:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
400030d0:	e5988014 	ldr	r8, [r8, #20]
400030d4:	e0285798 	mla	r8, r8, r7, r5
400030d8:	e59a5000 	ldr	r5, [sl]
400030dc:	e1a08088 	lsl	r8, r8, #1
400030e0:	e18520b8 	strh	r2, [r5, r8]
400030e4:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400030e8:	e08a8285 	add	r8, sl, r5, lsl #5
400030ec:	e59a5000 	ldr	r5, [sl]
400030f0:	e5988014 	ldr	r8, [r8, #20]
400030f4:	e0280798 	mla	r8, r8, r7, r0
400030f8:	e1a08088 	lsl	r8, r8, #1
400030fc:	e18520b8 	strh	r2, [r5, r8]
40003100:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40003104:	e08a8285 	add	r8, sl, r5, lsl #5
40003108:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
4000310c:	e5988014 	ldr	r8, [r8, #20]
40003110:	e0285798 	mla	r8, r8, r7, r5
40003114:	e59a5000 	ldr	r5, [sl]
40003118:	e1a08088 	lsl	r8, r8, #1
4000311c:	e18520b8 	strh	r2, [r5, r8]
40003120:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40003124:	e08a8285 	add	r8, sl, r5, lsl #5
40003128:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
4000312c:	e5988014 	ldr	r8, [r8, #20]
40003130:	e0285198 	mla	r8, r8, r1, r5
40003134:	e2855003 	add	r5, r5, #3
40003138:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
4000313c:	e59a5000 	ldr	r5, [sl]
40003140:	e1a08088 	lsl	r8, r8, #1
40003144:	e18520b8 	strh	r2, [r5, r8]
40003148:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000314c:	e08a8285 	add	r8, sl, r5, lsl #5
40003150:	e59a5000 	ldr	r5, [sl]
40003154:	e5988014 	ldr	r8, [r8, #20]
40003158:	e0280198 	mla	r8, r8, r1, r0
4000315c:	e2800003 	add	r0, r0, #3
40003160:	e1a08088 	lsl	r8, r8, #1
40003164:	e18520b8 	strh	r2, [r5, r8]
40003168:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000316c:	e08a8285 	add	r8, sl, r5, lsl #5
40003170:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40003174:	e5988014 	ldr	r8, [r8, #20]
40003178:	e0285198 	mla	r8, r8, r1, r5
4000317c:	e2855003 	add	r5, r5, #3
40003180:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
40003184:	e59a5000 	ldr	r5, [sl]
40003188:	e1a08088 	lsl	r8, r8, #1
4000318c:	e18520b8 	strh	r2, [r5, r8]
40003190:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003194:	e59a8000 	ldr	r8, [sl]
40003198:	e08a2282 	add	r2, sl, r2, lsl #5
4000319c:	e5922014 	ldr	r2, [r2, #20]
400031a0:	e0226992 	mla	r2, r2, r9, r6
400031a4:	e1a02082 	lsl	r2, r2, #1
400031a8:	e18830b2 	strh	r3, [r8, r2]
400031ac:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400031b0:	e59a8000 	ldr	r8, [sl]
400031b4:	e08a2282 	add	r2, sl, r2, lsl #5
400031b8:	e5922014 	ldr	r2, [r2, #20]
400031bc:	e0224992 	mla	r2, r2, r9, r4
400031c0:	e1a02082 	lsl	r2, r2, #1
400031c4:	e18830b2 	strh	r3, [r8, r2]
400031c8:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400031cc:	e59a8000 	ldr	r8, [sl]
400031d0:	e08a2282 	add	r2, sl, r2, lsl #5
400031d4:	e5922014 	ldr	r2, [r2, #20]
400031d8:	e022c992 	mla	r2, r2, r9, ip
400031dc:	e1a02082 	lsl	r2, r2, #1
400031e0:	e18830b2 	strh	r3, [r8, r2]
400031e4:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400031e8:	e59a8000 	ldr	r8, [sl]
400031ec:	e08a2282 	add	r2, sl, r2, lsl #5
400031f0:	e5922014 	ldr	r2, [r2, #20]
400031f4:	e0226792 	mla	r2, r2, r7, r6
400031f8:	e1a02082 	lsl	r2, r2, #1
400031fc:	e18830b2 	strh	r3, [r8, r2]
40003200:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003204:	e59a8000 	ldr	r8, [sl]
40003208:	e08a2282 	add	r2, sl, r2, lsl #5
4000320c:	e5922014 	ldr	r2, [r2, #20]
40003210:	e0224792 	mla	r2, r2, r7, r4
40003214:	e1a02082 	lsl	r2, r2, #1
40003218:	e18830b2 	strh	r3, [r8, r2]
4000321c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003220:	e59a8000 	ldr	r8, [sl]
40003224:	e08a2282 	add	r2, sl, r2, lsl #5
40003228:	e5922014 	ldr	r2, [r2, #20]
4000322c:	e022c792 	mla	r2, r2, r7, ip
40003230:	e1a02082 	lsl	r2, r2, #1
40003234:	e18830b2 	strh	r3, [r8, r2]
40003238:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000323c:	e59a8000 	ldr	r8, [sl]
40003240:	e08a2282 	add	r2, sl, r2, lsl #5
40003244:	e5922014 	ldr	r2, [r2, #20]
40003248:	e0226192 	mla	r2, r2, r1, r6
4000324c:	e2866003 	add	r6, r6, #3
40003250:	e1a02082 	lsl	r2, r2, #1
40003254:	e18830b2 	strh	r3, [r8, r2]
40003258:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000325c:	e59a8000 	ldr	r8, [sl]
40003260:	e08a2282 	add	r2, sl, r2, lsl #5
40003264:	e5922014 	ldr	r2, [r2, #20]
40003268:	e0224192 	mla	r2, r2, r1, r4
4000326c:	e2844003 	add	r4, r4, #3
40003270:	e1a02082 	lsl	r2, r2, #1
40003274:	e18830b2 	strh	r3, [r8, r2]
40003278:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000327c:	e59a8000 	ldr	r8, [sl]
40003280:	e08a2282 	add	r2, sl, r2, lsl #5
40003284:	e5922014 	ldr	r2, [r2, #20]
40003288:	e022c192 	mla	r2, r2, r1, ip
4000328c:	e28cc003 	add	ip, ip, #3
40003290:	e1a02082 	lsl	r2, r2, #1
40003294:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003298:	1affff60 	bne	40003020 <Lcd_Printf.constprop.0+0x248>
4000329c:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
400032a0:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
400032a4:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
400032a8:	e2877003 	add	r7, r7, #3
400032ac:	e2811003 	add	r1, r1, #3
400032b0:	e2888002 	add	r8, r8, #2
400032b4:	e158000c 	cmp	r8, ip
400032b8:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
400032bc:	1affff46 	bne	40002fdc <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400032c0:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400032c4:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400032c8:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400032cc:	e28cc030 	add	ip, ip, #48	; 0x30
400032d0:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400032d4:	e3550000 	cmp	r5, #0
400032d8:	1afffee3 	bne	40002e6c <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
400032dc:	e24bd028 	sub	sp, fp, #40	; 0x28
400032e0:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400032e4:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
400032e8:	e24b3f55 	sub	r3, fp, #340	; 0x154
400032ec:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
400032f0:	e3a0c001 	mov	ip, #1
400032f4:	e5940000 	ldr	r0, [r4]
400032f8:	e5941004 	ldr	r1, [r4, #4]
400032fc:	e24b4f53 	sub	r4, fp, #332	; 0x14c
40003300:	e0875205 	add	r5, r7, r5, lsl #4
40003304:	e284900f 	add	r9, r4, #15
40003308:	e2448001 	sub	r8, r4, #1
4000330c:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
40003310:	e8a30003 	stmia	r3!, {r0, r1}
40003314:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003318:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
4000331c:	e2877002 	add	r7, r7, #2
40003320:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
40003324:	e5951004 	ldr	r1, [r5, #4]
40003328:	e5952008 	ldr	r2, [r5, #8]
4000332c:	e595300c 	ldr	r3, [r5, #12]
40003330:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
40003334:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
40003338:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
4000333c:	e5950010 	ldr	r0, [r5, #16]
40003340:	e5951014 	ldr	r1, [r5, #20]
40003344:	e5952018 	ldr	r2, [r5, #24]
40003348:	e595301c 	ldr	r3, [r5, #28]
4000334c:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40003350:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003354:	e085500c 	add	r5, r5, ip
40003358:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
4000335c:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
40003360:	e24b0f55 	sub	r0, fp, #340	; 0x154
40003364:	e2406001 	sub	r6, r0, #1
40003368:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
4000336c:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40003370:	e24c5001 	sub	r5, ip, #1
40003374:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
40003378:	e28c4001 	add	r4, ip, #1
4000337c:	e5f78001 	ldrb	r8, [r7, #1]!
40003380:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
40003384:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003388:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000338c:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003390:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003394:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003398:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000339c:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400033a0:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400033a4:	03a03000 	moveq	r3, #0
400033a8:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400033ac:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400033b0:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400033b4:	e0270597 	mla	r7, r7, r5, r0
400033b8:	e1a07087 	lsl	r7, r7, #1
400033bc:	e18830b7 	strh	r3, [r8, r7]
400033c0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400033c4:	e59a8000 	ldr	r8, [sl]
400033c8:	e08a7287 	add	r7, sl, r7, lsl #5
400033cc:	e5977014 	ldr	r7, [r7, #20]
400033d0:	e0271597 	mla	r7, r7, r5, r1
400033d4:	e1a07087 	lsl	r7, r7, #1
400033d8:	e18830b7 	strh	r3, [r8, r7]
400033dc:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400033e0:	e59a8000 	ldr	r8, [sl]
400033e4:	e08a7287 	add	r7, sl, r7, lsl #5
400033e8:	e5977014 	ldr	r7, [r7, #20]
400033ec:	e0272597 	mla	r7, r7, r5, r2
400033f0:	e1a07087 	lsl	r7, r7, #1
400033f4:	e18830b7 	strh	r3, [r8, r7]
400033f8:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400033fc:	e59a8000 	ldr	r8, [sl]
40003400:	e08a7287 	add	r7, sl, r7, lsl #5
40003404:	e5977014 	ldr	r7, [r7, #20]
40003408:	e0270c97 	mla	r7, r7, ip, r0
4000340c:	e1a07087 	lsl	r7, r7, #1
40003410:	e18830b7 	strh	r3, [r8, r7]
40003414:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003418:	e59a8000 	ldr	r8, [sl]
4000341c:	e08a7287 	add	r7, sl, r7, lsl #5
40003420:	e5977014 	ldr	r7, [r7, #20]
40003424:	e0271c97 	mla	r7, r7, ip, r1
40003428:	e1a07087 	lsl	r7, r7, #1
4000342c:	e18830b7 	strh	r3, [r8, r7]
40003430:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003434:	e59a8000 	ldr	r8, [sl]
40003438:	e08a7287 	add	r7, sl, r7, lsl #5
4000343c:	e5977014 	ldr	r7, [r7, #20]
40003440:	e0272c97 	mla	r7, r7, ip, r2
40003444:	e1a07087 	lsl	r7, r7, #1
40003448:	e18830b7 	strh	r3, [r8, r7]
4000344c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003450:	e59a8000 	ldr	r8, [sl]
40003454:	e08a7287 	add	r7, sl, r7, lsl #5
40003458:	e5977014 	ldr	r7, [r7, #20]
4000345c:	e0270497 	mla	r7, r7, r4, r0
40003460:	e2800003 	add	r0, r0, #3
40003464:	e1a07087 	lsl	r7, r7, #1
40003468:	e18830b7 	strh	r3, [r8, r7]
4000346c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003470:	e59a8000 	ldr	r8, [sl]
40003474:	e08a7287 	add	r7, sl, r7, lsl #5
40003478:	e5977014 	ldr	r7, [r7, #20]
4000347c:	e0271497 	mla	r7, r7, r4, r1
40003480:	e2811003 	add	r1, r1, #3
40003484:	e1a07087 	lsl	r7, r7, #1
40003488:	e18830b7 	strh	r3, [r8, r7]
4000348c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003490:	e59a8000 	ldr	r8, [sl]
40003494:	e08a7287 	add	r7, sl, r7, lsl #5
40003498:	e5977014 	ldr	r7, [r7, #20]
4000349c:	e0272497 	mla	r7, r7, r4, r2
400034a0:	e2822003 	add	r2, r2, #3
400034a4:	e1a07087 	lsl	r7, r7, #1
400034a8:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400034ac:	1affffb5 	bne	40003388 <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400034b0:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
400034b4:	e28cc003 	add	ip, ip, #3
400034b8:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
400034bc:	e1540005 	cmp	r4, r5
400034c0:	1affffa5 	bne	4000335c <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400034c4:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400034c8:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400034cc:	e2844018 	add	r4, r4, #24
400034d0:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
400034d4:	eafffe61 	b	40002e60 <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400034d8:	e3530001 	cmp	r3, #1
400034dc:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400034e0:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400034e4:	13a04d71 	movne	r4, #7232	; 0x1c40
400034e8:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
400034ec:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
400034f0:	e0842282 	add	r2, r4, r2, lsl #5
400034f4:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400034f8:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
400034fc:	e1a06286 	lsl	r6, r6, #5
40003500:	e0800100 	add	r0, r0, r0, lsl #2
40003504:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40003508:	e0611181 	rsb	r1, r1, r1, lsl #3
4000350c:	e1a0c005 	mov	ip, r5
40003510:	e0840380 	add	r0, r4, r0, lsl #7
40003514:	e0882002 	add	r2, r8, r2
40003518:	e0861381 	add	r1, r6, r1, lsl #7
4000351c:	e0804283 	add	r4, r0, r3, lsl #5
40003520:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
40003524:	e0887001 	add	r7, r8, r1
40003528:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000352c:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003530:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003534:	e1a07006 	mov	r7, r6
40003538:	e2866010 	add	r6, r6, #16
4000353c:	e5941004 	ldr	r1, [r4, #4]
40003540:	e5942008 	ldr	r2, [r4, #8]
40003544:	e594300c 	ldr	r3, [r4, #12]
40003548:	f4676a0f 	vld1.8	{d22-d23}, [r7]
4000354c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003550:	e5940010 	ldr	r0, [r4, #16]
40003554:	e5941014 	ldr	r1, [r4, #20]
40003558:	e5942018 	ldr	r2, [r4, #24]
4000355c:	e594301c 	ldr	r3, [r4, #28]
40003560:	f4664a0f 	vld1.8	{d20-d21}, [r6]
40003564:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003568:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
4000356c:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40003570:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40003574:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40003578:	f26221fa 	vorr	q9, q9, q13
4000357c:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003580:	f26221f6 	vorr	q9, q9, q11
40003584:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40003588:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
4000358c:	f26001f4 	vorr	q8, q8, q10
40003590:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40003594:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40003598:	eafffe7c 	b	40002f90 <Lcd_Printf.constprop.0+0x1b8>

4000359c <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
4000359c:	e12fff1e 	bx	lr

400035a0 <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400035a0:	e3a03903 	mov	r3, #49152	; 0xc000
400035a4:	e3413003 	movt	r3, #4099	; 0x1003
400035a8:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400035ac:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400035b0:	e3c22001 	bic	r2, r2, #1
400035b4:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400035b8:	e5932234 	ldr	r2, [r3, #564]	; 0x234
400035bc:	e3c2200f 	bic	r2, r2, #15
400035c0:	e3822006 	orr	r2, r2, #6
400035c4:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
400035c8:	e5932334 	ldr	r2, [r3, #820]	; 0x334
400035cc:	e3822001 	orr	r2, r2, #1
400035d0:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
400035d4:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
400035d8:	e3c2200f 	bic	r2, r2, #15
400035dc:	e3822004 	orr	r2, r2, #4
400035e0:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400035e4:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
400035e8:	e3a03903 	mov	r3, #49152	; 0xc000
400035ec:	e3413003 	movt	r3, #4099	; 0x1003
400035f0:	e3120001 	tst	r2, #1
400035f4:	1afffffa 	bne	400035e4 <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400035f8:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
400035fc:	e3822001 	orr	r2, r2, #1
40003600:	e5832934 	str	r2, [r3, #2356]	; 0x934
40003604:	e12fff1e 	bx	lr

40003608 <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003608:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
4000360c:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003610:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003614:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003618:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
4000361c:	e3c22001 	bic	r2, r2, #1
40003620:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
40003624:	e5932234 	ldr	r2, [r3, #564]	; 0x234
40003628:	e3c2200f 	bic	r2, r2, #15
4000362c:	e3822006 	orr	r2, r2, #6
40003630:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
40003634:	e5932334 	ldr	r2, [r3, #820]	; 0x334
40003638:	e3822001 	orr	r2, r2, #1
4000363c:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40003640:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
40003644:	e3c2200f 	bic	r2, r2, #15
40003648:	e3822004 	orr	r2, r2, #4
4000364c:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003650:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
40003654:	e3a02903 	mov	r2, #49152	; 0xc000
40003658:	e3412003 	movt	r2, #4099	; 0x1003
4000365c:	e2133001 	ands	r3, r3, #1
40003660:	1afffffa 	bne	40003650 <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003664:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003668:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
4000366c:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003670:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003674:	e3a01545 	mov	r1, #289406976	; 0x11400000
40003678:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
4000367c:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40003680:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003684:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003688:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
4000368c:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40003690:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003694:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003698:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
4000369c:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
400036a0:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400036a4:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
400036a8:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400036ac:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
400036b0:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400036b4:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
400036b8:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
400036bc:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
400036c0:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
400036c4:	e3a02547 	mov	r2, #297795584	; 0x11c00000
400036c8:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
400036cc:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
400036d0:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
400036d4:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
400036d8:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
400036dc:	e1a04824 	lsr	r4, r4, #16
400036e0:	e1a04804 	lsl	r4, r4, #16
400036e4:	e3844c22 	orr	r4, r4, #8704	; 0x2200
400036e8:	e3844022 	orr	r4, r4, #34	; 0x22
400036ec:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
400036f0:	e5914188 	ldr	r4, [r1, #392]	; 0x188
400036f4:	e1a04824 	lsr	r4, r4, #16
400036f8:	e1a04804 	lsl	r4, r4, #16
400036fc:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
40003700:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
40003704:	e1a04824 	lsr	r4, r4, #16
40003708:	e1a04804 	lsl	r4, r4, #16
4000370c:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
40003710:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
40003714:	e1a04824 	lsr	r4, r4, #16
40003718:	e1a04804 	lsl	r4, r4, #16
4000371c:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
40003720:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
40003724:	e3c440ff 	bic	r4, r4, #255	; 0xff
40003728:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
4000372c:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
40003730:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
40003734:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
40003738:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
4000373c:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
40003740:	e3844080 	orr	r4, r4, #128	; 0x80
40003744:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40003748:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
4000374c:	e3c4400f 	bic	r4, r4, #15
40003750:	e3844002 	orr	r4, r4, #2
40003754:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003758:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
4000375c:	e3844002 	orr	r4, r4, #2
40003760:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40003764:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40003768:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
4000376c:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
40003770:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40003774:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40003778:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
4000377c:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
40003780:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40003784:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
40003788:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
4000378c:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
40003790:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40003794:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
40003798:	e3833080 	orr	r3, r3, #128	; 0x80
4000379c:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
400037a0:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
400037a4:	e3c3300f 	bic	r3, r3, #15
400037a8:	e3833002 	orr	r3, r3, #2
400037ac:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
400037b0:	e5923000 	ldr	r3, [r2]
400037b4:	e3833003 	orr	r3, r3, #3
400037b8:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
400037bc:	e5923034 	ldr	r3, [r2, #52]	; 0x34
400037c0:	e383301f 	orr	r3, r3, #31
400037c4:	e5823034 	str	r3, [r2, #52]	; 0x34
}
400037c8:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
400037cc:	e12fff1e 	bx	lr

400037d0 <Lcd_Win_Init>:

void Lcd_Win_Init(int id,int en)
{
400037d0:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400037d4:	e3082b80 	movw	r2, #35712	; 0x8b80
400037d8:	e1a04280 	lsl	r4, r0, #5
400037dc:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
400037e0:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400037e4:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
400037e8:	e2877004 	add	r7, r7, #4
400037ec:	e593a004 	ldr	sl, [r3, #4]
400037f0:	e1a07207 	lsl	r7, r7, #4
400037f4:	e5935008 	ldr	r5, [r3, #8]
	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}

void Lcd_Win_Init(int id,int en)
{
400037f8:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400037fc:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003800:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003804:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003808:	e7eaa05a 	ubfx	sl, sl, #0, #11
4000380c:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003810:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003814:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003818:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
4000381c:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003820:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003824:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003828:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
4000382c:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003830:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003834:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003838:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
4000383c:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003840:	e5936004 	ldr	r6, [r3, #4]
40003844:	e086700a 	add	r7, r6, sl
40003848:	e5936010 	ldr	r6, [r3, #16]
4000384c:	e2477001 	sub	r7, r7, #1
40003850:	e58d7000 	str	r7, [sp]
40003854:	e5937008 	ldr	r7, [r3, #8]
40003858:	e59d5000 	ldr	r5, [sp]
4000385c:	e087a006 	add	sl, r7, r6
40003860:	e24aa001 	sub	sl, sl, #1
40003864:	e7ea7055 	ubfx	r7, r5, #0, #11
40003868:	e7eaa05a 	ubfx	sl, sl, #0, #11
4000386c:	e18a7587 	orr	r7, sl, r7, lsl #11
40003870:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
40003874:	1a000026 	bne	40003914 <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40003878:	e5923010 	ldr	r3, [r2, #16]
4000387c:	e592500c 	ldr	r5, [r2, #12]
40003880:	e0030395 	mul	r3, r5, r3
40003884:	e1a030a3 	lsr	r3, r3, #1
40003888:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
4000388c:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40003890:	e1a08080 	lsl	r8, r0, #1
40003894:	e3083278 	movw	r3, #33400	; 0x8278
40003898:	e3443001 	movt	r3, #16385	; 0x4001
4000389c:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400038a0:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
400038a4:	e2877014 	add	r7, r7, #20
400038a8:	e7935108 	ldr	r5, [r3, r8, lsl #2]
400038ac:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400038b0:	e280a647 	add	sl, r0, #74448896	; 0x4700000
400038b4:	e7ecc05c 	ubfx	ip, ip, #0, #13
400038b8:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
400038bc:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400038c0:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
400038c4:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
400038c8:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400038cc:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
400038d0:	e089c005 	add	ip, r9, r5
400038d4:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400038d8:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
400038dc:	9a000013 	bls	40003930 <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
400038e0:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
400038e4:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
400038e8:	e5923020 	ldr	r3, [r2, #32]
400038ec:	e1a03103 	lsl	r3, r3, #2
400038f0:	e3833b41 	orr	r3, r3, #66560	; 0x10400
400038f4:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
400038f8:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
400038fc:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40003900:	03c33001 	biceq	r3, r3, #1
40003904:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40003908:	e28dd00c 	add	sp, sp, #12
4000390c:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003910:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
40003914:	e2405001 	sub	r5, r0, #1
40003918:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
4000391c:	95935010 	ldrls	r5, [r3, #16]
40003920:	9593300c 	ldrls	r3, [r3, #12]
40003924:	90030593 	mulls	r3, r3, r5
40003928:	9588304c 	strls	r3, [r8, #76]	; 0x4c
4000392c:	eaffffd6 	b	4000388c <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40003930:	e288c001 	add	ip, r8, #1
40003934:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
40003938:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
4000393c:	e7933108 	ldr	r3, [r3, r8, lsl #2]
40003940:	e0899003 	add	r9, r9, r3
40003944:	e5879034 	str	r9, [r7, #52]	; 0x34
40003948:	eaffffe4 	b	400038e0 <Lcd_Win_Init+0x110>

4000394c <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000394c:	e3083b80 	movw	r3, #35712	; 0x8b80
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
40003950:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003954:	e3443001 	movt	r3, #16385	; 0x4001
40003958:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
4000395c:	e593c000 	ldr	ip, [r3]
40003960:	e0833284 	add	r3, r3, r4, lsl #5
40003964:	e5933014 	ldr	r3, [r3, #20]
40003968:	e0210193 	mla	r1, r3, r1, r0
4000396c:	e1a03081 	lsl	r3, r1, #1
40003970:	e18c20b3 	strh	r2, [ip, r3]
}
40003974:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40003978:	e12fff1e 	bx	lr

4000397c <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
4000397c:	e3083b80 	movw	r3, #35712	; 0x8b80
40003980:	e3443001 	movt	r3, #16385	; 0x4001
40003984:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40003988:	e5932000 	ldr	r2, [r3]
4000398c:	e083328c 	add	r3, r3, ip, lsl #5
40003990:	e5933014 	ldr	r3, [r3, #20]
40003994:	e0210193 	mla	r1, r3, r1, r0
40003998:	e1a03081 	lsl	r3, r1, #1
4000399c:	e19200b3 	ldrh	r0, [r2, r3]
}
400039a0:	e12fff1e 	bx	lr

400039a4 <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
400039a4:	e3083b80 	movw	r3, #35712	; 0x8b80
400039a8:	e3443001 	movt	r3, #16385	; 0x4001
400039ac:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
400039b0:	e5932000 	ldr	r2, [r3]
400039b4:	e083328c 	add	r3, r3, ip, lsl #5
400039b8:	e5933014 	ldr	r3, [r3, #20]
400039bc:	e0200193 	mla	r0, r3, r1, r0
}
400039c0:	e0820080 	add	r0, r2, r0, lsl #1
400039c4:	e12fff1e 	bx	lr

400039c8 <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
400039c8:	e3081b80 	movw	r1, #35712	; 0x8b80
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
400039cc:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
400039d0:	e3441001 	movt	r1, #16385	; 0x4001
400039d4:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
400039d8:	e0812282 	add	r2, r1, r2, lsl #5
400039dc:	e5923018 	ldr	r3, [r2, #24]
400039e0:	e3530000 	cmp	r3, #0
400039e4:	0a000017 	beq	40003a48 <Lcd_Clr_Screen+0x80>
400039e8:	e5922014 	ldr	r2, [r2, #20]
400039ec:	e3a04000 	mov	r4, #0
400039f0:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
400039f4:	e1a05004 	mov	r5, r4
400039f8:	e3520000 	cmp	r2, #0
400039fc:	0a00000d 	beq	40003a38 <Lcd_Clr_Screen+0x70>
40003a00:	e3a00000 	mov	r0, #0
40003a04:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a08:	e0220294 	mla	r2, r4, r2, r0
40003a0c:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003a10:	e2833001 	add	r3, r3, #1
40003a14:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a18:	e1a02082 	lsl	r2, r2, #1
40003a1c:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003a20:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40003a24:	e081c28c 	add	ip, r1, ip, lsl #5
40003a28:	e59c2014 	ldr	r2, [ip, #20]
40003a2c:	e1530002 	cmp	r3, r2
40003a30:	3afffff4 	bcc	40003a08 <Lcd_Clr_Screen+0x40>
40003a34:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40003a38:	e2866001 	add	r6, r6, #1
40003a3c:	e1560003 	cmp	r6, r3
40003a40:	e1a04006 	mov	r4, r6
40003a44:	3affffeb 	bcc	400039f8 <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
40003a48:	e8bd0070 	pop	{r4, r5, r6}
40003a4c:	e12fff1e 	bx	lr

40003a50 <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003a50:	e3081b80 	movw	r1, #35712	; 0x8b80
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
40003a54:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003a58:	e3441001 	movt	r1, #16385	; 0x4001
40003a5c:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40003a60:	e0812282 	add	r2, r1, r2, lsl #5
40003a64:	e5923018 	ldr	r3, [r2, #24]
40003a68:	e3530000 	cmp	r3, #0
40003a6c:	0a000017 	beq	40003ad0 <Lcd_Draw_Back_Color+0x80>
40003a70:	e5922014 	ldr	r2, [r2, #20]
40003a74:	e3a04000 	mov	r4, #0
40003a78:	e6ff5070 	uxth	r5, r0
40003a7c:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003a80:	e3520000 	cmp	r2, #0
40003a84:	0a00000d 	beq	40003ac0 <Lcd_Draw_Back_Color+0x70>
40003a88:	e3a00000 	mov	r0, #0
40003a8c:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a90:	e0220294 	mla	r2, r4, r2, r0
40003a94:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003a98:	e2833001 	add	r3, r3, #1
40003a9c:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003aa0:	e1a02082 	lsl	r2, r2, #1
40003aa4:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003aa8:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40003aac:	e081c28c 	add	ip, r1, ip, lsl #5
40003ab0:	e59c2014 	ldr	r2, [ip, #20]
40003ab4:	e1530002 	cmp	r3, r2
40003ab8:	3afffff4 	bcc	40003a90 <Lcd_Draw_Back_Color+0x40>
40003abc:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003ac0:	e2866001 	add	r6, r6, #1
40003ac4:	e1560003 	cmp	r6, r3
40003ac8:	e1a04006 	mov	r4, r6
40003acc:	3affffeb 	bcc	40003a80 <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
40003ad0:	e8bd0070 	pop	{r4, r5, r6}
40003ad4:	e12fff1e 	bx	lr

40003ad8 <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
40003ad8:	e1d230b0 	ldrh	r3, [r2]
40003adc:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40003ae0:	e1d230b2 	ldrh	r3, [r2, #2]
40003ae4:	e5813000 	str	r3, [r1]
40003ae8:	e12fff1e 	bx	lr

40003aec <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003aec:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003af0:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
40003af4:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003af8:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003afc:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40003b00:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003b04:	0a00001e 	beq	40003b84 <Lcd_Draw_BMP+0x98>
40003b08:	e308cb80 	movw	ip, #35712	; 0x8b80
40003b0c:	e1a03087 	lsl	r3, r7, #1
40003b10:	e344c001 	movt	ip, #16385	; 0x4001
40003b14:	e3a09000 	mov	r9, #0
40003b18:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
40003b1c:	e3570000 	cmp	r7, #0
40003b20:	0a000012 	beq	40003b70 <Lcd_Draw_BMP+0x84>
40003b24:	e59d400c 	ldr	r4, [sp, #12]
40003b28:	e1a01002 	mov	r1, r2
40003b2c:	e3a03000 	mov	r3, #0
40003b30:	e58d2004 	str	r2, [sp, #4]
40003b34:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b38:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
40003b3c:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
40003b40:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003b44:	e2833001 	add	r3, r3, #1
40003b48:	e1570003 	cmp	r7, r3
40003b4c:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b50:	e08c6282 	add	r6, ip, r2, lsl #5
40003b54:	e5966014 	ldr	r6, [r6, #20]
40003b58:	e0255896 	mla	r5, r6, r8, r5
40003b5c:	e59c6000 	ldr	r6, [ip]
40003b60:	e1a05085 	lsl	r5, r5, #1
40003b64:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003b68:	cafffff2 	bgt	40003b38 <Lcd_Draw_BMP+0x4c>
40003b6c:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003b70:	e2899001 	add	r9, r9, #1
40003b74:	e59d3008 	ldr	r3, [sp, #8]
40003b78:	e15a0009 	cmp	sl, r9
40003b7c:	e0822003 	add	r2, r2, r3
40003b80:	caffffe5 	bgt	40003b1c <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
40003b84:	e28dd014 	add	sp, sp, #20
40003b88:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003b8c:	e12fff1e 	bx	lr

40003b90 <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
40003b90:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003b94:	e24dd00c 	sub	sp, sp, #12
40003b98:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003b9c:	e35a0000 	cmp	sl, #0
40003ba0:	da00001a 	ble	40003c10 <Lcd_Draw_Image+0x80>
40003ba4:	e308cb80 	movw	ip, #35712	; 0x8b80
40003ba8:	e1a09083 	lsl	r9, r3, #1
40003bac:	e08aa001 	add	sl, sl, r1
40003bb0:	e2428002 	sub	r8, r2, #2
40003bb4:	e344c001 	movt	ip, #16385	; 0x4001
40003bb8:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
40003bbc:	e3530000 	cmp	r3, #0
40003bc0:	da00000e 	ble	40003c00 <Lcd_Draw_Image+0x70>
40003bc4:	e1a02000 	mov	r2, r0
40003bc8:	e1a04008 	mov	r4, r8
40003bcc:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bd0:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
40003bd4:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bd8:	e08c5283 	add	r5, ip, r3, lsl #5
40003bdc:	e59c3000 	ldr	r3, [ip]
40003be0:	e5955014 	ldr	r5, [r5, #20]
40003be4:	e0252195 	mla	r5, r5, r1, r2
40003be8:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003bec:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bf0:	e1a05085 	lsl	r5, r5, #1
40003bf4:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003bf8:	1afffff4 	bne	40003bd0 <Lcd_Draw_Image+0x40>
40003bfc:	e59d3004 	ldr	r3, [sp, #4]
40003c00:	e2811001 	add	r1, r1, #1
40003c04:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003c08:	e151000a 	cmp	r1, sl
40003c0c:	1affffea 	bne	40003bbc <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
40003c10:	e28dd00c 	add	sp, sp, #12
40003c14:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003c18:	e12fff1e 	bx	lr

40003c1c <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40003c1c:	e0812080 	add	r2, r1, r0, lsl #1
40003c20:	e3083278 	movw	r3, #33400	; 0x8278
40003c24:	e3443001 	movt	r3, #16385	; 0x4001
40003c28:	e7932102 	ldr	r2, [r3, r2, lsl #2]
40003c2c:	e3083b80 	movw	r3, #35712	; 0x8b80
40003c30:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
40003c34:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40003c38:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
40003c3c:	e58310a8 	str	r1, [r3, #168]	; 0xa8
40003c40:	e12fff1e 	bx	lr

40003c44 <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
40003c44:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
40003c48:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
40003c4c:	e2833008 	add	r3, r3, #8
40003c50:	e1a03103 	lsl	r3, r3, #2
40003c54:	e5932000 	ldr	r2, [r3]
40003c58:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
40003c5c:	13822601 	orrne	r2, r2, #1048576	; 0x100000
40003c60:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
40003c64:	e3083b80 	movw	r3, #35712	; 0x8b80
40003c68:	e3443001 	movt	r3, #16385	; 0x4001
40003c6c:	e0833100 	add	r3, r3, r0, lsl #2
40003c70:	e58310b0 	str	r1, [r3, #176]	; 0xb0
40003c74:	e12fff1e 	bx	lr

40003c78 <absf>:
}

__inline double absf(double data)
{
40003c78:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
40003c7c:	eef50bc0 	vcmpe.f64	d16, #0.0
40003c80:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003c84:	bef11b60 	vneglt.f64	d17, d16
40003c88:	bc510b31 	vmovlt	r0, r1, d17
40003c8c:	ac510b30 	vmovge	r0, r1, d16
}
40003c90:	e12fff1e 	bx	lr

40003c94 <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
40003c94:	e3a03545 	mov	r3, #289406976	; 0x11400000
40003c98:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
40003c9c:	e3c2200f 	bic	r2, r2, #15
40003ca0:	e3822001 	orr	r2, r2, #1
40003ca4:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
40003ca8:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
40003cac:	e3822001 	orr	r2, r2, #1
40003cb0:	e58320a4 	str	r2, [r3, #164]	; 0xa4
40003cb4:	e12fff1e 	bx	lr

40003cb8 <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003cb8:	e1a0c00d 	mov	ip, sp
40003cbc:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003cc0:	e24cb004 	sub	fp, ip, #4
40003cc4:	e24dd01c 	sub	sp, sp, #28
40003cc8:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003ccc:	e3070f14 	movw	r0, #32532	; 0x7f14

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cd0:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003cd4:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cd8:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003cdc:	e5d2600b 	ldrb	r6, [r2, #11]
40003ce0:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003ce4:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003ce8:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cec:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cf0:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003cf4:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003cf8:	e0855406 	add	r5, r5, r6, lsl #8
40003cfc:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003d00:	e0877804 	add	r7, r7, r4, lsl #16
40003d04:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003d08:	e5d2e018 	ldrb	lr, [r2, #24]
40003d0c:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003d10:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003d14:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003d18:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003d1c:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003d20:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003d24:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003d28:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003d2c:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003d30:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003d34:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003d38:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
40003d3c:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003d40:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003d44:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003d48:	e1a02009 	mov	r2, r9
40003d4c:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003d50:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003d54:	eb00094f 	bl	40006298 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
40003d58:	e25aa001 	subs	sl, sl, #1
40003d5c:	4a000024 	bmi	40003df4 <Lcd_Draw_BMP_File_24bpp+0x13c>
40003d60:	e3084b80 	movw	r4, #35712	; 0x8b80
40003d64:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
40003d68:	e3570000 	cmp	r7, #0
40003d6c:	0a00001c 	beq	40003de4 <Lcd_Draw_BMP_File_24bpp+0x12c>
40003d70:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
40003d74:	e1a03009 	mov	r3, r9
40003d78:	e3a02000 	mov	r2, #0
40003d7c:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
40003d80:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d84:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003d88:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003d8c:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003d90:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003d94:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003d98:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d9c:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
40003da0:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003da4:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003da8:	e20110fc 	and	r1, r1, #252	; 0xfc
40003dac:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003db0:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003db4:	e08111a0 	add	r1, r1, r0, lsr #3
40003db8:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003dbc:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003dc0:	e20000f8 	and	r0, r0, #248	; 0xf8
40003dc4:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003dc8:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
40003dcc:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003dd0:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003dd4:	1affffea 	bne	40003d84 <Lcd_Draw_BMP_File_24bpp+0xcc>
40003dd8:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
40003ddc:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
40003de0:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003de4:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003de8:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003dec:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003df0:	5affffdc 	bpl	40003d68 <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
40003df4:	e24bd028 	sub	sp, fp, #40	; 0x28
40003df8:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

40003dfc <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003dfc:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003e00:	e24dd05c 	sub	sp, sp, #92	; 0x5c
40003e04:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003e08:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e0c:	e30f47f0 	movw	r4, #63472	; 0xf7f0

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003e10:	e1a09001 	mov	r9, r1
40003e14:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e18:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
40003e1c:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e20:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
40003e24:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003e28:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e2c:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e30:	e30377e0 	movw	r7, #14304	; 0x37e0
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003e34:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003e38:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003e3c:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e40:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003e44:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003e48:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40003e4c:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e50:	e28d5030 	add	r5, sp, #48	; 0x30
40003e54:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40003e58:	e0844082 	add	r4, r4, r2, lsl #1
40003e5c:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
40003e60:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
40003e64:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003e68:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e6c:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003e70:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40003e74:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40003e78:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e7c:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
40003e80:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e84:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
40003e88:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
40003e8c:	e3580000 	cmp	r8, #0
40003e90:	1a000097 	bne	400040f4 <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
40003e94:	e30727d0 	movw	r2, #30672	; 0x77d0
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003e98:	e3530001 	cmp	r3, #1
40003e9c:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003ea0:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003ea4:	13a04d5b 	movne	r4, #5824	; 0x16c0
40003ea8:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003eac:	e0820001 	add	r0, r2, r1
40003eb0:	e0841281 	add	r1, r4, r1, lsl #5
40003eb4:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
40003eb8:	e2872e57 	add	r2, r7, #1392	; 0x570
40003ebc:	e2822008 	add	r2, r2, #8
40003ec0:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003ec4:	e0822001 	add	r2, r2, r1
40003ec8:	e1a0400a 	mov	r4, sl
40003ecc:	e0800100 	add	r0, r0, r0, lsl #2
40003ed0:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40003ed4:	e0875380 	add	r5, r7, r0, lsl #7
40003ed8:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40003edc:	e0855283 	add	r5, r5, r3, lsl #5
40003ee0:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
40003ee4:	e5951004 	ldr	r1, [r5, #4]
40003ee8:	e5952008 	ldr	r2, [r5, #8]
40003eec:	e595300c 	ldr	r3, [r5, #12]
40003ef0:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003ef4:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003ef8:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003efc:	e5950010 	ldr	r0, [r5, #16]
40003f00:	e5951014 	ldr	r1, [r5, #20]
40003f04:	e5952018 	ldr	r2, [r5, #24]
40003f08:	e595301c 	ldr	r3, [r5, #28]
40003f0c:	f26221f6 	vorr	q9, q9, q11
40003f10:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003f14:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
40003f18:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003f1c:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003f20:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40003f24:	f26001f4 	vorr	q8, q8, q10
40003f28:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003f2c:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003f30:	e28d4037 	add	r4, sp, #55	; 0x37
40003f34:	e3083b80 	movw	r3, #35712	; 0x8b80
40003f38:	e1a0218c 	lsl	r2, ip, #3
40003f3c:	e58d4000 	str	r4, [sp]
40003f40:	e3443001 	movt	r3, #16385	; 0x4001
40003f44:	e58da028 	str	sl, [sp, #40]	; 0x28
40003f48:	e1a0400a 	mov	r4, sl
40003f4c:	e28d1058 	add	r1, sp, #88	; 0x58
40003f50:	e58d9010 	str	r9, [sp, #16]
40003f54:	e58d1004 	str	r1, [sp, #4]
40003f58:	e58d201c 	str	r2, [sp, #28]
40003f5c:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
40003f60:	e28d102f 	add	r1, sp, #47	; 0x2f
40003f64:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40003f68:	e5d44000 	ldrb	r4, [r4]
40003f6c:	e5d22001 	ldrb	r2, [r2, #1]
40003f70:	e58d100c 	str	r1, [sp, #12]
40003f74:	e58d4020 	str	r4, [sp, #32]
40003f78:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003f7c:	e5f1a001 	ldrb	sl, [r1, #1]!
40003f80:	e59d2020 	ldr	r2, [sp, #32]
40003f84:	e59d8018 	ldr	r8, [sp, #24]
40003f88:	e59d4014 	ldr	r4, [sp, #20]
40003f8c:	e11a0002 	tst	sl, r2
40003f90:	e58d100c 	str	r1, [sp, #12]
40003f94:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
40003f98:	e3560000 	cmp	r6, #0
40003f9c:	da00001d 	ble	40004018 <Lcd_Han_Putch+0x21c>
40003fa0:	e58da008 	str	sl, [sp, #8]
40003fa4:	e3a07000 	mov	r7, #0
40003fa8:	e59da010 	ldr	sl, [sp, #16]
40003fac:	e6ff8078 	uxth	r8, r8
40003fb0:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
40003fb4:	e35c0000 	cmp	ip, #0
40003fb8:	da00000f 	ble	40003ffc <Lcd_Han_Putch+0x200>
40003fbc:	e3a01000 	mov	r1, #0
40003fc0:	e087700a 	add	r7, r7, sl
40003fc4:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003fc8:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003fcc:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003fd0:	e2822001 	add	r2, r2, #1
40003fd4:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003fd8:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003fdc:	e152000c 	cmp	r2, ip
40003fe0:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003fe4:	e5944014 	ldr	r4, [r4, #20]
40003fe8:	e0200794 	mla	r0, r4, r7, r0
40003fec:	e5934000 	ldr	r4, [r3]
40003ff0:	e1a00080 	lsl	r0, r0, #1
40003ff4:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003ff8:	bafffff2 	blt	40003fc8 <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003ffc:	e2899001 	add	r9, r9, #1
40004000:	e6ef9079 	uxtb	r9, r9
40004004:	e1590006 	cmp	r9, r6
40004008:	e1a07009 	mov	r7, r9
4000400c:	baffffe8 	blt	40003fb4 <Lcd_Han_Putch+0x1b8>
40004010:	e59da008 	ldr	sl, [sp, #8]
40004014:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40004018:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
4000401c:	e59d9018 	ldr	r9, [sp, #24]
40004020:	e11a0001 	tst	sl, r1
40004024:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
40004028:	e3560000 	cmp	r6, #0
4000402c:	da00001f 	ble	400040b0 <Lcd_Han_Putch+0x2b4>
40004030:	e59d101c 	ldr	r1, [sp, #28]
40004034:	e3a07000 	mov	r7, #0
40004038:	e1a0a007 	mov	sl, r7
4000403c:	e58d5008 	str	r5, [sp, #8]
40004040:	e6ff9079 	uxth	r9, r9
40004044:	e0858001 	add	r8, r5, r1
40004048:	e1a05007 	mov	r5, r7
4000404c:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
40004050:	e35c0000 	cmp	ip, #0
40004054:	da00000f 	ble	40004098 <Lcd_Han_Putch+0x29c>
40004058:	e3a01000 	mov	r1, #0
4000405c:	e0855007 	add	r5, r5, r7
40004060:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004064:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
40004068:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000406c:	e2822001 	add	r2, r2, #1
40004070:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004074:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004078:	e15c0002 	cmp	ip, r2
4000407c:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004080:	e5944014 	ldr	r4, [r4, #20]
40004084:	e0200594 	mla	r0, r4, r5, r0
40004088:	e5934000 	ldr	r4, [r3]
4000408c:	e1a00080 	lsl	r0, r0, #1
40004090:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004094:	cafffff2 	bgt	40004064 <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40004098:	e28aa001 	add	sl, sl, #1
4000409c:	e6efa07a 	uxtb	sl, sl
400040a0:	e156000a 	cmp	r6, sl
400040a4:	e1a0500a 	mov	r5, sl
400040a8:	caffffe8 	bgt	40004050 <Lcd_Han_Putch+0x254>
400040ac:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400040b0:	e59d100c 	ldr	r1, [sp, #12]
400040b4:	e085500c 	add	r5, r5, ip
400040b8:	e59d2000 	ldr	r2, [sp]
400040bc:	e1510002 	cmp	r1, r2
400040c0:	1affffad 	bne	40003f7c <Lcd_Han_Putch+0x180>
400040c4:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
400040c8:	e59d2004 	ldr	r2, [sp, #4]
400040cc:	e59d1010 	ldr	r1, [sp, #16]
400040d0:	e2844002 	add	r4, r4, #2
400040d4:	e1540002 	cmp	r4, r2
400040d8:	e58d4028 	str	r4, [sp, #40]	; 0x28
400040dc:	e0811006 	add	r1, r1, r6
400040e0:	e58d1010 	str	r1, [sp, #16]
400040e4:	1affff9c 	bne	40003f5c <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
400040e8:	e28dd05c 	add	sp, sp, #92	; 0x5c
400040ec:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400040f0:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400040f4:	e30707d0 	movw	r0, #30672	; 0x77d0
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400040f8:	e3530001 	cmp	r3, #1
400040fc:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40004100:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40004104:	13a04d71 	movne	r4, #7232	; 0x1c40
40004108:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
4000410c:	e0800001 	add	r0, r0, r1
40004110:	e1a08288 	lsl	r8, r8, #5
40004114:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
40004118:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
4000411c:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
40004120:	e0841281 	add	r1, r4, r1, lsl #5
40004124:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40004128:	e0821001 	add	r1, r2, r1
4000412c:	e28da038 	add	sl, sp, #56	; 0x38
40004130:	e0855105 	add	r5, r5, r5, lsl #2
40004134:	e1a0400a 	mov	r4, sl
40004138:	e0600180 	rsb	r0, r0, r0, lsl #3
4000413c:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
40004140:	e0875385 	add	r5, r7, r5, lsl #7
40004144:	e0880380 	add	r0, r8, r0, lsl #7
40004148:	f4618a0f 	vld1.8	{d24-d25}, [r1]
4000414c:	e0855283 	add	r5, r5, r3, lsl #5
40004150:	e0822000 	add	r2, r2, r0
40004154:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40004158:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
4000415c:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
40004160:	e2877010 	add	r7, r7, #16
40004164:	e5951004 	ldr	r1, [r5, #4]
40004168:	e5952008 	ldr	r2, [r5, #8]
4000416c:	e595300c 	ldr	r3, [r5, #12]
40004170:	f4674a0f 	vld1.8	{d20-d21}, [r7]
40004174:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40004178:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
4000417c:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40004180:	e5950010 	ldr	r0, [r5, #16]
40004184:	e5951014 	ldr	r1, [r5, #20]
40004188:	e5952018 	ldr	r2, [r5, #24]
4000418c:	e595301c 	ldr	r3, [r5, #28]
40004190:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40004194:	f4686a0f 	vld1.8	{d22-d23}, [r8]
40004198:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000419c:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
400041a0:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
400041a4:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400041a8:	f26221f6 	vorr	q9, q9, q11
400041ac:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
400041b0:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
400041b4:	f26001f4 	vorr	q8, q8, q10
400041b8:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
400041bc:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
400041c0:	eaffff5a 	b	40003f30 <Lcd_Han_Putch+0x134>

400041c4 <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400041c4:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
400041c8:	e24dd04c 	sub	sp, sp, #76	; 0x4c
400041cc:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400041d0:	e30f47f0 	movw	r4, #63472	; 0xf7f0
400041d4:	e3444000 	movt	r4, #16384	; 0x4000
400041d8:	e30757d0 	movw	r5, #30672	; 0x77d0
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400041dc:	e1a0c001 	mov	ip, r1
400041e0:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400041e4:	e5941004 	ldr	r1, [r4, #4]
400041e8:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400041ec:	e58d001c 	str	r0, [sp, #28]
400041f0:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400041f4:	e5940000 	ldr	r0, [r4]
400041f8:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400041fc:	e58d2010 	str	r2, [sp, #16]
40004200:	e1a0900c 	mov	r9, ip
40004204:	e58d3014 	str	r3, [sp, #20]
40004208:	e308cb80 	movw	ip, #35712	; 0x8b80
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000420c:	e8a50003 	stmia	r5!, {r0, r1}
40004210:	e28d5028 	add	r5, sp, #40	; 0x28
40004214:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
40004218:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
4000421c:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
40004220:	e59da070 	ldr	sl, [sp, #112]	; 0x70
40004224:	e5961004 	ldr	r1, [r6, #4]
40004228:	e5962008 	ldr	r2, [r6, #8]
4000422c:	e596300c 	ldr	r3, [r6, #12]
40004230:	e58d7000 	str	r7, [sp]
40004234:	e58d7018 	str	r7, [sp, #24]
40004238:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
4000423c:	e5960010 	ldr	r0, [r6, #16]
40004240:	e5961014 	ldr	r1, [r6, #20]
40004244:	e5962018 	ldr	r2, [r6, #24]
40004248:	e596301c 	ldr	r3, [r6, #28]
4000424c:	e28d6037 	add	r6, sp, #55	; 0x37
40004250:	e58d6004 	str	r6, [sp, #4]
40004254:	e1a06007 	mov	r6, r7
40004258:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
4000425c:	e28d701f 	add	r7, sp, #31
40004260:	e5f60001 	ldrb	r0, [r6, #1]!
40004264:	e58d7008 	str	r7, [sp, #8]
40004268:	e58d6018 	str	r6, [sp, #24]
4000426c:	e59d601c 	ldr	r6, [sp, #28]
40004270:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40004274:	e59d7008 	ldr	r7, [sp, #8]
40004278:	e59d000c 	ldr	r0, [sp, #12]
4000427c:	e59d2010 	ldr	r2, [sp, #16]
40004280:	e5f73001 	ldrb	r3, [r7, #1]!
40004284:	e58d7008 	str	r7, [sp, #8]
40004288:	e1100003 	tst	r0, r3
4000428c:	e59d7014 	ldr	r7, [sp, #20]
40004290:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
40004294:	e35a0000 	cmp	sl, #0
40004298:	da000019 	ble	40004304 <Lcd_Eng_Putch+0x140>
4000429c:	e3a05000 	mov	r5, #0
400042a0:	e6ff7077 	uxth	r7, r7
400042a4:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
400042a8:	e3540000 	cmp	r4, #0
400042ac:	da00000f 	ble	400042f0 <Lcd_Eng_Putch+0x12c>
400042b0:	e3a02000 	mov	r2, #0
400042b4:	e0855009 	add	r5, r5, r9
400042b8:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042bc:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
400042c0:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400042c4:	e2833001 	add	r3, r3, #1
400042c8:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042cc:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400042d0:	e1530004 	cmp	r3, r4
400042d4:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042d8:	e5900014 	ldr	r0, [r0, #20]
400042dc:	e0211590 	mla	r1, r0, r5, r1
400042e0:	e59c0000 	ldr	r0, [ip]
400042e4:	e1a01081 	lsl	r1, r1, #1
400042e8:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400042ec:	bafffff2 	blt	400042bc <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400042f0:	e2888001 	add	r8, r8, #1
400042f4:	e6ef8078 	uxtb	r8, r8
400042f8:	e158000a 	cmp	r8, sl
400042fc:	e1a05008 	mov	r5, r8
40004300:	baffffe8 	blt	400042a8 <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40004304:	e59d2008 	ldr	r2, [sp, #8]
40004308:	e0866004 	add	r6, r6, r4
4000430c:	e59d7000 	ldr	r7, [sp]
40004310:	e1520007 	cmp	r2, r7
40004314:	1affffd6 	bne	40004274 <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40004318:	e59d6018 	ldr	r6, [sp, #24]
4000431c:	e089900a 	add	r9, r9, sl
40004320:	e59d7004 	ldr	r7, [sp, #4]
40004324:	e1560007 	cmp	r6, r7
40004328:	1affffcb 	bne	4000425c <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
4000432c:	e28dd04c 	add	sp, sp, #76	; 0x4c
40004330:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40004334:	e12fff1e 	bx	lr

40004338 <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40004338:	e1a0c00d 	mov	ip, sp
4000433c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40004340:	e24cb004 	sub	fp, ip, #4
40004344:	e24dd074 	sub	sp, sp, #116	; 0x74
40004348:	e3084b80 	movw	r4, #35712	; 0x8b80
4000434c:	e3444001 	movt	r4, #16385	; 0x4001
40004350:	e59ba008 	ldr	sl, [fp, #8]
40004354:	e59b600c 	ldr	r6, [fp, #12]
40004358:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
4000435c:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40004360:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004364:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40004368:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
4000436c:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
40004370:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004374:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004378:	e30fc7f0 	movw	ip, #63472	; 0xf7f0
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
4000437c:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004380:	e344c000 	movt	ip, #16384	; 0x4000
40004384:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
40004388:	e307c7d0 	movw	ip, #30672	; 0x77d0
4000438c:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40004390:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
40004394:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
40004398:	e5d53000 	ldrb	r3, [r5]
4000439c:	e3530000 	cmp	r3, #0
400043a0:	0a000015 	beq	400043fc <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
400043a4:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400043a8:	e285c001 	add	ip, r5, #1
400043ac:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
400043b0:	9a000013 	bls	40004404 <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
400043b4:	e5d5c001 	ldrb	ip, [r5, #1]
400043b8:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043bc:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
400043c0:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043c4:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400043c8:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043cc:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
400043d0:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043d4:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
400043d8:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400043dc:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043e0:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
400043e4:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
400043e8:	e58dc000 	str	ip, [sp]
400043ec:	ebfffe82 	bl	40003dfc <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400043f0:	e5d53000 	ldrb	r3, [r5]
400043f4:	e3530000 	cmp	r3, #0
400043f8:	1affffe9 	bne	400043a4 <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
400043fc:	e24bd028 	sub	sp, fp, #40	; 0x28
40004400:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
40004404:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
40004408:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000440c:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
40004410:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
40004414:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
40004418:	e5950000 	ldr	r0, [r5]
4000441c:	e08c5203 	add	r5, ip, r3, lsl #4
40004420:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
40004424:	e24b3054 	sub	r3, fp, #84	; 0x54
40004428:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
4000442c:	e59c1004 	ldr	r1, [ip, #4]
40004430:	e24bc04c 	sub	ip, fp, #76	; 0x4c
40004434:	e8a30003 	stmia	r3!, {r0, r1}
40004438:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
4000443c:	e5951004 	ldr	r1, [r5, #4]
40004440:	e5952008 	ldr	r2, [r5, #8]
40004444:	e595300c 	ldr	r3, [r5, #12]
40004448:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
4000444c:	e5950010 	ldr	r0, [r5, #16]
40004450:	e5951014 	ldr	r1, [r5, #20]
40004454:	e5952018 	ldr	r2, [r5, #24]
40004458:	e595301c 	ldr	r3, [r5, #28]
4000445c:	e24b503d 	sub	r5, fp, #61	; 0x3d
40004460:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
40004464:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40004468:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
4000446c:	e24bc055 	sub	ip, fp, #85	; 0x55
40004470:	e5f50001 	ldrb	r0, [r5, #1]!
40004474:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40004478:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
4000447c:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40004480:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40004484:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
40004488:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
4000448c:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
40004490:	e5fc3001 	ldrb	r3, [ip, #1]!
40004494:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40004498:	e1100003 	tst	r0, r3
4000449c:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
400044a0:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
400044a4:	e3590000 	cmp	r9, #0
400044a8:	da000019 	ble	40004514 <Lcd_Puts+0x1dc>
400044ac:	e3a07000 	mov	r7, #0
400044b0:	e6ff6076 	uxth	r6, r6
400044b4:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
400044b8:	e35a0000 	cmp	sl, #0
400044bc:	da00000f 	ble	40004500 <Lcd_Puts+0x1c8>
400044c0:	e3a03000 	mov	r3, #0
400044c4:	e08cc008 	add	ip, ip, r8
400044c8:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400044cc:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
400044d0:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400044d4:	e2833001 	add	r3, r3, #1
400044d8:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400044dc:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400044e0:	e15a0003 	cmp	sl, r3
400044e4:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400044e8:	e5900014 	ldr	r0, [r0, #20]
400044ec:	e0211c90 	mla	r1, r0, ip, r1
400044f0:	e5940000 	ldr	r0, [r4]
400044f4:	e1a01081 	lsl	r1, r1, #1
400044f8:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400044fc:	cafffff2 	bgt	400044cc <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40004500:	e2877001 	add	r7, r7, #1
40004504:	e6ef7077 	uxtb	r7, r7
40004508:	e1590007 	cmp	r9, r7
4000450c:	e1a0c007 	mov	ip, r7
40004510:	caffffe8 	bgt	400044b8 <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40004514:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
40004518:	e085500a 	add	r5, r5, sl
4000451c:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
40004520:	e152000c 	cmp	r2, ip
40004524:	1affffd6 	bne	40004484 <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40004528:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
4000452c:	e0888009 	add	r8, r8, r9
40004530:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
40004534:	e155000c 	cmp	r5, ip
40004538:	1affffcb 	bne	4000446c <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000453c:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40004540:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
40004544:	e085500c 	add	r5, r5, ip
40004548:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
4000454c:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
40004550:	eaffff90 	b	40004398 <Lcd_Puts+0x60>

40004554 <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
40004554:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
40004558:	e92d01f0 	push	{r4, r5, r6, r7, r8}
4000455c:	a1a0c000 	movge	ip, r0
40004560:	a1a00002 	movge	r0, r2
40004564:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40004568:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
4000456c:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40004570:	a1a0c001 	movge	ip, r1
40004574:	a1a01003 	movge	r1, r3
40004578:	a1a0300c 	movge	r3, ip
4000457c:	e3084b80 	movw	r4, #35712	; 0x8b80
40004580:	e6ff8078 	uxth	r8, r8
40004584:	e3444001 	movt	r4, #16385	; 0x4001
40004588:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
4000458c:	e1500002 	cmp	r0, r2
40004590:	ca00000a 	bgt	400045c0 <Lcd_Draw_Bar+0x6c>
40004594:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004598:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
4000459c:	e5946000 	ldr	r6, [r4]
400045a0:	e0845285 	add	r5, r4, r5, lsl #5
400045a4:	e5955014 	ldr	r5, [r5, #20]
400045a8:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
400045ac:	e28cc001 	add	ip, ip, #1
400045b0:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400045b4:	e1a05085 	lsl	r5, r5, #1
400045b8:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
400045bc:	1afffff5 	bne	40004598 <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
400045c0:	e2811001 	add	r1, r1, #1
400045c4:	e1510003 	cmp	r1, r3
400045c8:	daffffef 	ble	4000458c <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
400045cc:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
400045d0:	e12fff1e 	bx	lr

400045d4 <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
400045d4:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
400045d8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
400045dc:	ee07ca90 	vmov	s15, ip
400045e0:	e060c002 	rsb	ip, r0, r2
400045e4:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
400045e8:	ee071a90 	vmov	s15, r1
400045ec:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
400045f0:	ee07ca90 	vmov	s15, ip
400045f4:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400045f8:	eef54bc0 	vcmpe.f64	d20, #0.0
400045fc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004600:	bef12b64 	vneglt.f64	d18, d20
40004604:	eef55bc0 	vcmpe.f64	d21, #0.0
40004608:	aef02b64 	vmovge.f64	d18, d20
4000460c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40004610:	ee070a90 	vmov	s15, r0
40004614:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004618:	ba000004 	blt	40004630 <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
4000461c:	eef45be2 	vcmpe.f64	d21, d18
40004620:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004624:	da000005 	ble	40004640 <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004628:	eef06b65 	vmov.f64	d22, d21
4000462c:	ea000032 	b	400046fc <Lcd_Draw_Line+0x128>
40004630:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
40004634:	eef42be3 	vcmpe.f64	d18, d19
40004638:	eef1fa10 	vmrs	APSR_nzcv, fpscr
4000463c:	4a00002a 	bmi	400046ec <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40004640:	eef54bc0 	vcmpe.f64	d20, #0.0
40004644:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004648:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
4000464c:	da00004a 	ble	4000477c <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
40004650:	ee073a90 	vmov	s15, r3
40004654:	e3083b80 	movw	r3, #35712	; 0x8b80
40004658:	eef82be7 	vcvt.f64.s32	d18, s15
4000465c:	e3443001 	movt	r3, #16385	; 0x4001
40004660:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
40004664:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
40004668:	eef40b62 	vcmp.f64	d16, d18
4000466c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004670:	e6ff4072 	uxth	r4, r2
40004674:	0a00000f 	beq	400046b8 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004678:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000467c:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40004680:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004684:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004688:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000468c:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004690:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40004694:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004698:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
4000469c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400046a0:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
400046a4:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400046a8:	e0222c90 	mla	r2, r0, ip, r2
400046ac:	e1a02082 	lsl	r2, r2, #1
400046b0:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
400046b4:	1affffef 	bne	40004678 <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400046b8:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
400046bc:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400046c0:	e5932000 	ldr	r2, [r3]
400046c4:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
400046c8:	ee17ca90 	vmov	ip, s15
400046cc:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400046d0:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
400046d4:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400046d8:	e0230c91 	mla	r3, r1, ip, r0
400046dc:	e1a03083 	lsl	r3, r3, #1
400046e0:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
400046e4:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400046e8:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400046ec:	eef55bc0 	vcmpe.f64	d21, #0.0
400046f0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400046f4:	bef06b63 	vmovlt.f64	d22, d19
400046f8:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400046fc:	ee072a90 	vmov	s15, r2
40004700:	e3083b80 	movw	r3, #35712	; 0x8b80
40004704:	eef82be7 	vcvt.f64.s32	d18, s15
40004708:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
4000470c:	eef55bc0 	vcmpe.f64	d21, #0.0
40004710:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40004714:	e59d2004 	ldr	r2, [sp, #4]
40004718:	eef1fa10 	vmrs	APSR_nzcv, fpscr
4000471c:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
40004720:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40004724:	cef03b65 	vmovgt.f64	d19, d21
40004728:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
4000472c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
40004730:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004734:	0affffdf 	beq	400046b8 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004738:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000473c:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
40004740:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40004744:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004748:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000474c:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004750:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
40004754:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004758:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
4000475c:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004760:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004764:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004768:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000476c:	e1a02082 	lsl	r2, r2, #1
40004770:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004774:	1affffef 	bne	40004738 <Lcd_Draw_Line+0x164>
40004778:	eaffffce 	b	400046b8 <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000477c:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40004780:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40004784:	eaffffb1 	b	40004650 <Lcd_Draw_Line+0x7c>

40004788 <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40004788:	e1a0c00d 	mov	ip, sp
4000478c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40004790:	e24cb004 	sub	fp, ip, #4
40004794:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40004798:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
4000479c:	e30767d0 	movw	r6, #30672	; 0x77d0
400047a0:	e59ba004 	ldr	sl, [fp, #4]
400047a4:	e3084b80 	movw	r4, #35712	; 0x8b80
400047a8:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400047ac:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
400047b0:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400047b4:	e30fc7f0 	movw	ip, #63472	; 0xf7f0
400047b8:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
400047bc:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
400047c0:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400047c4:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
400047c8:	e59b100c 	ldr	r1, [fp, #12]
400047cc:	e3444001 	movt	r4, #16385	; 0x4001
400047d0:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400047d4:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400047d8:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
400047dc:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
400047e0:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400047e4:	eb000c4e 	bl	40007924 <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400047e8:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400047ec:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400047f0:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
400047f4:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
400047f8:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
400047fc:	e344c001 	movt	ip, #16385	; 0x4001
40004800:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40004804:	e5d65000 	ldrb	r5, [r6]
40004808:	e3550000 	cmp	r5, #0
4000480c:	0a000014 	beq	40004864 <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
40004810:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40004814:	e286c001 	add	ip, r6, #1
40004818:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
4000481c:	9a000012 	bls	4000486c <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
40004820:	e5d63001 	ldrb	r3, [r6, #1]
40004824:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004828:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
4000482c:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004830:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40004834:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004838:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
4000483c:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004840:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
40004844:	e58d5000 	str	r5, [sp]
40004848:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
4000484c:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
40004850:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004854:	ebfffd68 	bl	40003dfc <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40004858:	e5d65000 	ldrb	r5, [r6]
4000485c:	e3550000 	cmp	r5, #0
40004860:	1affffea 	bne	40004810 <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40004864:	e24bd028 	sub	sp, fp, #40	; 0x28
40004868:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000486c:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40004870:	e24b3f55 	sub	r3, fp, #340	; 0x154
40004874:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40004878:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
4000487c:	e5960000 	ldr	r0, [r6]
40004880:	e5961004 	ldr	r1, [r6, #4]
40004884:	e24b6f55 	sub	r6, fp, #340	; 0x154
40004888:	e08c5205 	add	r5, ip, r5, lsl #4
4000488c:	e24bcf53 	sub	ip, fp, #332	; 0x14c
40004890:	e2866007 	add	r6, r6, #7
40004894:	e8a30003 	stmia	r3!, {r0, r1}
40004898:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
4000489c:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
400048a0:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
400048a4:	e2866010 	add	r6, r6, #16
400048a8:	e5951004 	ldr	r1, [r5, #4]
400048ac:	e5952008 	ldr	r2, [r5, #8]
400048b0:	e595300c 	ldr	r3, [r5, #12]
400048b4:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
400048b8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400048bc:	e5950010 	ldr	r0, [r5, #16]
400048c0:	e5951014 	ldr	r1, [r5, #20]
400048c4:	e5952018 	ldr	r2, [r5, #24]
400048c8:	e595301c 	ldr	r3, [r5, #28]
400048cc:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400048d0:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
400048d4:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
400048d8:	e5f6c001 	ldrb	ip, [r6, #1]!
400048dc:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
400048e0:	e24bcf55 	sub	ip, fp, #340	; 0x154
400048e4:	e24cc001 	sub	ip, ip, #1
400048e8:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
400048ec:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400048f0:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
400048f4:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
400048f8:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
400048fc:	e5fc3001 	ldrb	r3, [ip, #1]!
40004900:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
40004904:	e1100003 	tst	r0, r3
40004908:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
4000490c:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40004910:	e3590000 	cmp	r9, #0
40004914:	da000019 	ble	40004980 <Lcd_Printf+0x1f8>
40004918:	e3a07000 	mov	r7, #0
4000491c:	e6ff6076 	uxth	r6, r6
40004920:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40004924:	e35a0000 	cmp	sl, #0
40004928:	da00000f 	ble	4000496c <Lcd_Printf+0x1e4>
4000492c:	e3a03000 	mov	r3, #0
40004930:	e08cc008 	add	ip, ip, r8
40004934:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004938:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
4000493c:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004940:	e2833001 	add	r3, r3, #1
40004944:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004948:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000494c:	e15a0003 	cmp	sl, r3
40004950:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004954:	e5900014 	ldr	r0, [r0, #20]
40004958:	e0211c90 	mla	r1, r0, ip, r1
4000495c:	e5940000 	ldr	r0, [r4]
40004960:	e1a01081 	lsl	r1, r1, #1
40004964:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004968:	cafffff2 	bgt	40004938 <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
4000496c:	e2877001 	add	r7, r7, #1
40004970:	e6ef7077 	uxtb	r7, r7
40004974:	e1590007 	cmp	r9, r7
40004978:	e1a0c007 	mov	ip, r7
4000497c:	caffffe8 	bgt	40004924 <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40004980:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
40004984:	e085500a 	add	r5, r5, sl
40004988:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
4000498c:	e1520006 	cmp	r2, r6
40004990:	1affffd6 	bne	400048f0 <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40004994:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
40004998:	e0888009 	add	r8, r8, r9
4000499c:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
400049a0:	e15c0006 	cmp	ip, r6
400049a4:	1affffc9 	bne	400048d0 <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400049a8:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
400049ac:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
400049b0:	e086600c 	add	r6, r6, ip
400049b4:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400049b8:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
400049bc:	eaffff90 	b	40004804 <Lcd_Printf+0x7c>

400049c0 <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
400049c0:	e1a0c00d 	mov	ip, sp
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
400049c4:	e3073f04 	movw	r3, #32516	; 0x7f04
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
400049c8:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
400049cc:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
400049d0:	e24dd010 	sub	sp, sp, #16
400049d4:	e24cb004 	sub	fp, ip, #4
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
400049d8:	e3a02003 	mov	r2, #3
400049dc:	e3a0c001 	mov	ip, #1
400049e0:	e3443001 	movt	r3, #16385	; 0x4001
400049e4:	e1a01000 	mov	r1, r0
400049e8:	e58d3008 	str	r3, [sp, #8]
400049ec:	e58d2000 	str	r2, [sp]
400049f0:	e1a03000 	mov	r3, r0
400049f4:	e58d2004 	str	r2, [sp, #4]
400049f8:	e30f2fff 	movw	r2, #65535	; 0xffff
400049fc:	e58dc00c 	str	ip, [sp, #12]
40004a00:	ebfff8f4 	bl	40002dd8 <Lcd_Printf.constprop.0>
}
40004a04:	e24bd00c 	sub	sp, fp, #12
40004a08:	e89da800 	ldm	sp, {fp, sp, pc}

40004a0c <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
40004a0c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004a10:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40004a14:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40004a18:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
40004a1c:	e12fff1e 	bx	lr

40004a20 <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
40004a20:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004a24:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40004a28:	e1e00000 	mvn	r0, r0
}
40004a2c:	e7e101d0 	ubfx	r0, r0, #3, #2
40004a30:	e12fff1e 	bx	lr

40004a34 <Key_Wait_Key_Released>:

void Key_Wait_Key_Released(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
40004a34:	e3a02411 	mov	r2, #285212672	; 0x11000000
40004a38:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
40004a3c:	e1e03003 	mvn	r3, r3
40004a40:	e3130018 	tst	r3, #24
40004a44:	1afffffb 	bne	40004a38 <Key_Wait_Key_Released+0x4>
}
40004a48:	e12fff1e 	bx	lr

40004a4c <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
40004a4c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004a50:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40004a54:	e1e00000 	mvn	r0, r0
40004a58:	e7e101d0 	ubfx	r0, r0, #3, #2
40004a5c:	e3500000 	cmp	r0, #0
40004a60:	0afffffa 	beq	40004a50 <Key_Wait_Key_Pressed+0x4>
	return x;
}
40004a64:	e12fff1e 	bx	lr

40004a68 <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
40004a68:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004a6c:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40004a70:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
40004a74:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40004a78:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
40004a7c:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
40004a80:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
40004a84:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
40004a88:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40004a8c:	e3822a22 	orr	r2, r2, #139264	; 0x22000
40004a90:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
40004a94:	e12fff1e 	bx	lr

40004a98 <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
40004a98:	e1a0c00d 	mov	ip, sp
40004a9c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
40004aa0:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
40004aa4:	e24cb004 	sub	fp, ip, #4
	if(en)
40004aa8:	1a000006 	bne	40004ac8 <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
40004aac:	e3a01033 	mov	r1, #51	; 0x33
40004ab0:	ebfff84c 	bl	40002be8 <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
40004ab4:	e1a00004 	mov	r0, r4
40004ab8:	e3a01034 	mov	r1, #52	; 0x34
	}
}
40004abc:	e24bd014 	sub	sp, fp, #20
40004ac0:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
40004ac4:	eafff847 	b	40002be8 <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
40004ac8:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004acc:	e3a02018 	mov	r2, #24
40004ad0:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
40004ad4:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004ad8:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40004adc:	e1a02000 	mov	r2, r0
40004ae0:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004ae4:	e3ccc018 	bic	ip, ip, #24
40004ae8:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40004aec:	ebfff850 	bl	40002c34 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40004af0:	e3a00000 	mov	r0, #0
40004af4:	e3a01033 	mov	r1, #51	; 0x33
40004af8:	ebfff827 	bl	40002b9c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
40004afc:	e3a00000 	mov	r0, #0
40004b00:	e3a01033 	mov	r1, #51	; 0x33
40004b04:	e3a02001 	mov	r2, #1
40004b08:	ebfff86a 	bl	40002cb8 <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
40004b0c:	e3a00000 	mov	r0, #0
40004b10:	e3a01034 	mov	r1, #52	; 0x34
40004b14:	e1a02000 	mov	r2, r0
40004b18:	ebfff845 	bl	40002c34 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
40004b1c:	e3a00000 	mov	r0, #0
40004b20:	e3a01034 	mov	r1, #52	; 0x34
40004b24:	ebfff81c 	bl	40002b9c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
40004b28:	e3a00000 	mov	r0, #0
40004b2c:	e3a01034 	mov	r1, #52	; 0x34
40004b30:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
40004b34:	e24bd014 	sub	sp, fp, #20
40004b38:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
40004b3c:	eafff85d 	b	40002cb8 <GIC_Set_Processor_Target>

40004b40 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
40004b40:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004b44:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
40004b48:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40004b4c:	e3822811 	orr	r2, r2, #1114112	; 0x110000
40004b50:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
40004b54:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004b58:	e3c22030 	bic	r2, r2, #48	; 0x30
40004b5c:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
40004b60:	e12fff1e 	bx	lr

40004b64 <LED_Display>:
40004b64:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004b68:	e2000003 	and	r0, r0, #3
40004b6c:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004b70:	e3c22030 	bic	r2, r2, #48	; 0x30
40004b74:	e1820200 	orr	r0, r2, r0, lsl #4
40004b78:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
40004b7c:	e12fff1e 	bx	lr

40004b80 <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b80:	e2811f7f 	add	r1, r1, #508	; 0x1fc

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004b84:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b88:	e2811003 	add	r1, r1, #3

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004b8c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b90:	e08064a1 	add	r6, r0, r1, lsr #9

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004b94:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b98:	e1a04000 	mov	r4, r0
40004b9c:	e1500006 	cmp	r0, r6

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004ba0:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004ba4:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004ba8:	e3a01001 	mov	r1, #1
40004bac:	e1a00004 	mov	r0, r4
40004bb0:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004bb4:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004bb8:	eb000475 	bl	40005d94 <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004bbc:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
40004bc0:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004bc4:	8afffff7 	bhi	40004ba8 <App_Read+0x28>
40004bc8:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

40004bcc <Main>:
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40004bcc:	e1a0c00d 	mov	ip, sp
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004bd0:	e3a04000 	mov	r4, #0
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40004bd4:	e92dd800 	push	{fp, ip, lr, pc}
40004bd8:	e24cb004 	sub	fp, ip, #4
	CoInitMmuAndL1L2Cache();
40004bdc:	ebfff554 	bl	40002134 <CoInitMmuAndL1L2Cache>
	Uart_Init(115200);
40004be0:	e3a00cc2 	mov	r0, #49664	; 0xc200
40004be4:	e3400001 	movt	r0, #1
40004be8:	eb000546 	bl	40006108 <Uart1_Init>
	LED_Init();
40004bec:	ebffffd3 	bl	40004b40 <LED_Init>
	Key_Poll_Init();
40004bf0:	ebffff85 	bl	40004a0c <Key_Poll_Init>

	//Uart1_ISR_Enable(1,0,0); // irq exception handler로 분기 --> exception handler에서 Uart1_ISR로 분기
	Uart_Printf("\nOS Template\n");
40004bf4:	e3070f34 	movw	r0, #32564	; 0x7f34
40004bf8:	e3440001 	movt	r0, #16385	; 0x4001
40004bfc:	eb0005a5 	bl	40006298 <Uart1_Printf>

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004c00:	e3083b84 	movw	r3, #35716	; 0x8b84
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40004c04:	e3a02f96 	mov	r2, #600	; 0x258
	Key_Poll_Init();

	//Uart1_ISR_Enable(1,0,0); // irq exception handler로 분기 --> exception handler에서 Uart1_ISR로 분기
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004c08:	e3443001 	movt	r3, #16385	; 0x4001
40004c0c:	e3a0c005 	mov	ip, #5
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
40004c10:	e3a01b01 	mov	r1, #1024	; 0x400

	//Uart1_ISR_Enable(1,0,0); // irq exception handler로 분기 --> exception handler에서 Uart1_ISR로 분기
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
40004c14:	e3a00002 	mov	r0, #2
40004c18:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
40004c1c:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
40004c20:	e5831010 	str	r1, [r3, #16]
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40004c24:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
40004c28:	e5832014 	str	r2, [r3, #20]
	Key_Poll_Init();

	//Uart1_ISR_Enable(1,0,0); // irq exception handler로 분기 --> exception handler에서 Uart1_ISR로 분기
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004c2c:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004c30:	e5834000 	str	r4, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
40004c34:	e5834004 	str	r4, [r3, #4]

	Lcd_Init();
40004c38:	ebfffa72 	bl	40003608 <Lcd_Init>
	Lcd_Win_Init(0, 1);
40004c3c:	e3a01001 	mov	r1, #1
40004c40:	e1a00004 	mov	r0, r4
40004c44:	ebfffae1 	bl	400037d0 <Lcd_Win_Init>
	Lcd_Brightness_Control(8);
40004c48:	e3a00008 	mov	r0, #8
40004c4c:	ebfffc10 	bl	40003c94 <Lcd_Brightness_Control>

	Lcd_Select_Display_Frame_Buffer(0, 0);
40004c50:	e1a00004 	mov	r0, r4
40004c54:	e1a01004 	mov	r1, r4
40004c58:	ebfffbf9 	bl	40003c44 <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
40004c5c:	e1a01004 	mov	r1, r4
40004c60:	e1a00004 	mov	r0, r4
40004c64:	ebfffbec 	bl	40003c1c <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(GREEN);
40004c68:	e3a00e7e 	mov	r0, #2016	; 0x7e0
40004c6c:	ebfffb77 	bl	40003a50 <Lcd_Draw_Back_Color>

	GIC_CPU_Interface_Enable(0,1);
40004c70:	e1a00004 	mov	r0, r4
40004c74:	e3a01001 	mov	r1, #1
40004c78:	ebfff7bc 	bl	40002b70 <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
40004c7c:	e3a010ff 	mov	r1, #255	; 0xff
40004c80:	e1a00004 	mov	r0, r4
40004c84:	ebfff7be 	bl	40002b84 <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
40004c88:	e3a00001 	mov	r0, #1
40004c8c:	ebfff7b1 	bl	40002b58 <GIC_Distributor_Enable>
		App_Read(SECTOR_APP1, SIZE_APP0, RAM_APP1);
	}
#endif

	// PCB 할당, 초기화 그리고 linked list에 넣어주기
	pcb_malloc();
40004c90:	eb00012a 	bl	40005140 <pcb_malloc>
	pcb_init(RAM_APP0, STACK_BASE_APP0, STACK_BASE_APP1);
40004c94:	e1a00004 	mov	r0, r4
40004c98:	e1a01004 	mov	r1, r4
40004c9c:	e1a02004 	mov	r2, r4
40004ca0:	e3440410 	movt	r0, #17424	; 0x4410
40004ca4:	e34414a0 	movt	r1, #17568	; 0x44a0
40004ca8:	e34424b0 	movt	r2, #17584	; 0x44b0
40004cac:	eb00012f 	bl	40005170 <pcb_init>
	pcb_add_to_list();
40004cb0:	eb000151 	bl	400051fc <pcb_add_to_list>

	for(;;)
	{
		Uart_Printf("\nAPP0 RUN\n");
40004cb4:	e3070f44 	movw	r0, #32580	; 0x7f44
40004cb8:	e3440001 	movt	r0, #16385	; 0x4001
40004cbc:	eb000575 	bl	40006298 <Uart1_Printf>
		//SetTransTable(RAM_APP0, (RAM_APP0+SIZE_APP0-1), RAM_APP0, RW_WBWA);
		SetTransTable(STACK_LIMIT_APP0, STACK_BASE_APP1-1, STACK_LIMIT_APP0, RW_WBWA);
40004cc0:	e3a00000 	mov	r0, #0
40004cc4:	e30f1fff 	movw	r1, #65535	; 0xffff
40004cc8:	e3440490 	movt	r0, #17552	; 0x4490
40004ccc:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40004cd0:	e1a02000 	mov	r2, r0
40004cd4:	e34414af 	movt	r1, #17583	; 0x44af
40004cd8:	e3403002 	movt	r3, #2
40004cdc:	ebfff1c0 	bl	400013e4 <SetTransTable>
		set_second_table_address_App0();
40004ce0:	ebfff1e2 	bl	40001470 <set_second_table_address_App0>
		init_second_table_descriptor_App0();
40004ce4:	ebfff1ff 	bl	400014e8 <init_second_table_descriptor_App0>

		CoTTSet_L1L2_app1(); // app1의 VA 영역 초기화
40004ce8:	ebfff587 	bl	4000230c <CoTTSet_L1L2_app1>
		//SetTransTable_app1(RAM_APP0, (RAM_APP0+SIZE_APP1-1), RAM_APP1, RW_WBWA);
		SetTransTable_app1(STACK_LIMIT_APP1, STACK_BASE_APP1-1, STACK_LIMIT_APP1, RW_WBWA);
40004cec:	e3a00000 	mov	r0, #0
40004cf0:	e30f1fff 	movw	r1, #65535	; 0xffff
40004cf4:	e34404a0 	movt	r0, #17568	; 0x44a0
40004cf8:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40004cfc:	e1a02000 	mov	r2, r0
40004d00:	e3403002 	movt	r3, #2
40004d04:	e34414af 	movt	r1, #17583	; 0x44af
40004d08:	ebfff1c6 	bl	40001428 <SetTransTable_app1>
		set_second_table_address_App1();
40004d0c:	ebfff1e6 	bl	400014ac <set_second_table_address_App1>
		init_second_table_descriptor_App1();
40004d10:	ebfff24d 	bl	4000164c <init_second_table_descriptor_App1>
		CoInvalidateMainTlb();
40004d14:	eb00079c 	bl	40006b8c <CoInvalidateMainTlb>

		Timer0_Int_Delay(1, 50); // IRQ Interrupt 실행
40004d18:	e3a01032 	mov	r1, #50	; 0x32
40004d1c:	e3a00001 	mov	r0, #1
40004d20:	eb0004c9 	bl	4000604c <Timer0_Int_Delay>
		Set_ASID(0); //App0의 asid 0으로 설정
40004d24:	e3a00000 	mov	r0, #0
40004d28:	eb0006c2 	bl	40006838 <Set_ASID>
		Run_App(RAM_APP0, STACK_BASE_APP0); //App0부터 실행 시작
40004d2c:	e3a00000 	mov	r0, #0
40004d30:	e1a01000 	mov	r1, r0
40004d34:	e3440410 	movt	r0, #17424	; 0x4410
40004d38:	e34414a0 	movt	r1, #17568	; 0x44a0
40004d3c:	eb00067d 	bl	40006738 <Run_App>
40004d40:	eaffffdb 	b	40004cb4 <Main+0xe8>

40004d44 <demand_paging>:
struct PA_page_info PA_page_info_list[MAX_PA_PAGE]; //main.c 에서 동적 할당해줄 예정
unsigned int page_counter = 0;
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
40004d44:	e1a0c00d 	mov	ip, sp
40004d48:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40004d4c:	e24cb004 	sub	fp, ip, #4
40004d50:	e24dd014 	sub	sp, sp, #20
	unsigned int swapout_asid;
	unsigned int swapout_virtual_address;
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
40004d54:	e3084c38 	movw	r4, #35896	; 0x8c38
40004d58:	e3444001 	movt	r4, #16385	; 0x4001
struct PA_page_info PA_page_info_list[MAX_PA_PAGE]; //main.c 에서 동적 할당해줄 예정
unsigned int page_counter = 0;
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
40004d5c:	e1a05000 	mov	r5, r0
	//CoInvalidateMainTlb();
	unsigned int cur_asid = Get_ASID();
	unsigned int section_id = fault_addr >> 20;
40004d60:	e1a06a20 	lsr	r6, r0, #20
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
	//CoInvalidateMainTlb();
	unsigned int cur_asid = Get_ASID();
40004d64:	eb0006af 	bl	40006828 <Get_ASID>
	unsigned int swapout_asid;
	unsigned int swapout_virtual_address;
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
40004d68:	e5948000 	ldr	r8, [r4]
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
	//CoInvalidateMainTlb();
	unsigned int cur_asid = Get_ASID();
40004d6c:	e1a07000 	mov	r7, r0
	unsigned int swapout_asid;
	unsigned int swapout_virtual_address;
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
40004d70:	e3580000 	cmp	r8, #0
40004d74:	0a000053 	beq	40004ec8 <demand_paging+0x184>
	{
		page_counter %= MAX_PA_PAGE;
40004d78:	e5d43004 	ldrb	r3, [r4, #4]
		swapout_asid = PA_page_info_list[page_counter].asid;
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
40004d7c:	e2838911 	add	r8, r3, #278528	; 0x44000
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
	{
		page_counter %= MAX_PA_PAGE;
40004d80:	e5843004 	str	r3, [r4, #4]
		swapout_asid = PA_page_info_list[page_counter].asid;
40004d84:	e0833083 	add	r3, r3, r3, lsl #1
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
40004d88:	e2888c0b 	add	r8, r8, #2816	; 0xb00
		swapout_physical_address <<= 12;
40004d8c:	e1a08608 	lsl	r8, r8, #12
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
	{
		page_counter %= MAX_PA_PAGE;
		swapout_asid = PA_page_info_list[page_counter].asid;
40004d90:	e0843103 	add	r3, r4, r3, lsl #2
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
		swapout_physical_address <<= 12;
40004d94:	e50b8030 	str	r8, [fp, #-48]	; 0xffffffd0
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
	{
		page_counter %= MAX_PA_PAGE;
		swapout_asid = PA_page_info_list[page_counter].asid;
40004d98:	e593a00c 	ldr	sl, [r3, #12]
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
40004d9c:	e5939010 	ldr	r9, [r3, #16]
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;

		if (swapout_asid == 0) //app0
40004da0:	e35a0000 	cmp	sl, #0
		swapout_asid = PA_page_info_list[page_counter].asid;
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;
40004da4:	e1a08a29 	lsr	r8, r9, #20

		if (swapout_asid == 0) //app0
40004da8:	0a00008a 	beq	40004fd8 <demand_paging+0x294>
			*fst_TT_entry = swapout_virtual_address >> 20 << 20;;
		}
		else
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
40004dac:	e2892501 	add	r2, r9, #4194304	; 0x400000
//		*fst_TT_entry |= WT; // CB bit 1,0 (WT)
//		mask = ~(7u << 12);
//		*fst_TT_entry &= mask; //TEX 000 설정

		//cache 정책 설정: WT_WBWA
		*fst_TT_entry |= WT_WBWA;
40004db0:	e3a01000 	mov	r1, #0
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; //ap bit
40004db4:	e1a02a22 	lsr	r2, r2, #20
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
			*fst_TT_entry = swapout_virtual_address >> 20 << 20;;
		}
		else
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
40004db8:	e1a0c108 	lsl	ip, r8, #2
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; //ap bit
40004dbc:	e1a02a02 	lsl	r2, r2, #20
//		*fst_TT_entry |= WT; // CB bit 1,0 (WT)
//		mask = ~(7u << 12);
//		*fst_TT_entry &= mask; //TEX 000 설정

		//cache 정책 설정: WT_WBWA
		*fst_TT_entry |= WT_WBWA;
40004dc0:	e3441408 	movt	r1, #17416	; 0x4408
40004dc4:	e3822b17 	orr	r2, r2, #23552	; 0x5c00
40004dc8:	e382200a 	orr	r2, r2, #10
40004dcc:	e7812108 	str	r2, [r1, r8, lsl #2]

		CoInvalidateMainTlb();
40004dd0:	e50bc038 	str	ip, [fp, #-56]	; 0xffffffc8
40004dd4:	eb00076c 	bl	40006b8c <CoInvalidateMainTlb>
		call_isb();
40004dd8:	eb00069c 	bl	40006850 <call_isb>

		 //swap_out 하는 페이지의 asid에 따라 ttbr 설정
		//CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(0<<6)|(2<<3)|(0<<1)|(1<<0)); // WT
		CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40004ddc:	e51bc038 	ldr	ip, [fp, #-56]	; 0xffffffc8
40004de0:	e35a0001 	cmp	sl, #1
40004de4:	e3a00009 	mov	r0, #9
40004de8:	13440400 	movtne	r0, #17408	; 0x4400
40004dec:	03440408 	movteq	r0, #17416	; 0x4408
40004df0:	e28cc311 	add	ip, ip, #1140850688	; 0x44000000
40004df4:	e50bc034 	str	ip, [fp, #-52]	; 0xffffffcc
40004df8:	eb000726 	bl	40006a98 <CoSetTTBase>
		call_isb();
40004dfc:	eb000693 	bl	40006850 <call_isb>
		memcpy((void *)(swapout_virtual_address >> 12 << 12), (void *)(swapout_physical_address), 0x1000); // swap file로 swap out
40004e00:	e3c90eff 	bic	r0, r9, #4080	; 0xff0
40004e04:	e3a02a01 	mov	r2, #4096	; 0x1000
40004e08:	e51b1030 	ldr	r1, [fp, #-48]	; 0xffffffd0
40004e0c:	e3c0000f 	bic	r0, r0, #15
40004e10:	eb0009ca 	bl	40007540 <memcpy>
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;

		//section 별 2차 table로 매핑을 위한 offset 설정
		if (swapout_section_id == 0x441)
40004e14:	e3002441 	movw	r2, #1089	; 0x441
40004e18:	e1580002 	cmp	r8, r2
40004e1c:	0a000079 	beq	40005008 <demand_paging+0x2c4>
			snd_table_offset = 0x0;
		else if (swapout_section_id == 0x442)
40004e20:	e2822001 	add	r2, r2, #1
40004e24:	e1580002 	cmp	r8, r2
40004e28:	0a000080 	beq	40005030 <demand_paging+0x2ec>
			snd_table_offset = 0x400;
		else if (swapout_section_id == 0x443)
40004e2c:	e3003443 	movw	r3, #1091	; 0x443
40004e30:	e300ec01 	movw	lr, #3073	; 0xc01
40004e34:	e300c801 	movw	ip, #2049	; 0x801
40004e38:	e1580003 	cmp	r8, r3
40004e3c:	e1a0000e 	mov	r0, lr
40004e40:	e1a0100c 	mov	r1, ip
40004e44:	e3a02b03 	mov	r2, #3072	; 0xc00
40004e48:	e344e404 	movt	lr, #17412	; 0x4404
40004e4c:	e344c404 	movt	ip, #17412	; 0x4404
40004e50:	e1a03002 	mov	r3, r2
40004e54:	e3a08b02 	mov	r8, #2048	; 0x800
40004e58:	11a0c00e 	movne	ip, lr
40004e5c:	e3a0eb02 	mov	lr, #2048	; 0x800
40004e60:	e344840c 	movt	r8, #17420	; 0x440c
40004e64:	e344040c 	movt	r0, #17420	; 0x440c
40004e68:	e344140c 	movt	r1, #17420	; 0x440c
40004e6c:	e344240c 	movt	r2, #17420	; 0x440c
40004e70:	e3443404 	movt	r3, #17412	; 0x4404
40004e74:	e344e404 	movt	lr, #17412	; 0x4404
40004e78:	01a02008 	moveq	r2, r8
40004e7c:	11a01000 	movne	r1, r0
40004e80:	01a0300e 	moveq	r3, lr
40004e84:	13a08b03 	movne	r8, #3072	; 0xc00
40004e88:	03a08b02 	moveq	r8, #2048	; 0x800
			snd_table_offset = 0x800;
		else
			snd_table_offset = 0xc00;

		if (swapout_asid == 0) //swap out 해야할 페이지가 app0의 페이지일 경우
40004e8c:	e35a0000 	cmp	sl, #0
		//cache 정책 설정: WT_WBWA
		*snd_TT_entry|= WT_WBWA_PAGE;

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40004e90:	e3a0e009 	mov	lr, #9
		else if (swapout_section_id == 0x443)
			snd_table_offset = 0x800;
		else
			snd_table_offset = 0xc00;

		if (swapout_asid == 0) //swap out 해야할 페이지가 app0의 페이지일 경우
40004e94:	11a0c001 	movne	ip, r1
		{
			snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
		}
		// mmu 번역 정보 업데이트: 2차 page table로 가도록 수정
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;
40004e98:	e51b1034 	ldr	r1, [fp, #-52]	; 0xffffffcc
		else if (swapout_section_id == 0x443)
			snd_table_offset = 0x800;
		else
			snd_table_offset = 0xc00;

		if (swapout_asid == 0) //swap out 해야할 페이지가 app0의 페이지일 경우
40004e9c:	11a03002 	movne	r3, r2
		//cache 정책 설정: WT_WBWA
		*snd_TT_entry|= WT_WBWA_PAGE;

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40004ea0:	e1a0000e 	mov	r0, lr
		}
		// mmu 번역 정보 업데이트: 2차 page table로 가도록 수정
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;

		snd_page_table_index = (swapout_virtual_address % 0x100000)/0x1000;
40004ea4:	e7e79659 	ubfx	r9, r9, #12, #8
//		*snd_TT_entry |= WT; // WT 설정
//		mask = ~(7u << 6);
//		*snd_TT_entry &= mask; //tex bit 000

		//cache 정책 설정: WT_WBWA
		*snd_TT_entry|= WT_WBWA_PAGE;
40004ea8:	e300214a 	movw	r2, #330	; 0x14a

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40004eac:	e344e400 	movt	lr, #17408	; 0x4400
40004eb0:	e3570001 	cmp	r7, #1
40004eb4:	e3440408 	movt	r0, #17416	; 0x4408
		{
			snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
		}
		// mmu 번역 정보 업데이트: 2차 page table로 가도록 수정
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;
40004eb8:	e581c000 	str	ip, [r1]
		//cache 정책 설정: WT_WBWA
		*snd_TT_entry|= WT_WBWA_PAGE;

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40004ebc:	11a0000e 	movne	r0, lr
//		*snd_TT_entry |= WT; // WT 설정
//		mask = ~(7u << 6);
//		*snd_TT_entry &= mask; //tex bit 000

		//cache 정책 설정: WT_WBWA
		*snd_TT_entry|= WT_WBWA_PAGE;
40004ec0:	e7832109 	str	r2, [r3, r9, lsl #2]

		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(2<<3)|(0<<1)|(1<<0)); //WT
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40004ec4:	eb0006f3 	bl	40006a98 <CoSetTTBase>
		//CoInvalidateMainTlb();
	}

	// 구조체 업데이트
	PA_page_info_list[page_counter].is_allocated = 1;
40004ec8:	e5943004 	ldr	r3, [r4, #4]
	PA_page_info_list[page_counter].asid = cur_asid; // 현재 app0의 pcb로부터 pid 저장;
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보

	if (cur_asid == 0) //app0
40004ecc:	e3570000 	cmp	r7, #0
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
		//CoInvalidateMainTlb();
	}

	// 구조체 업데이트
	PA_page_info_list[page_counter].is_allocated = 1;
40004ed0:	e3a02001 	mov	r2, #1
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
40004ed4:	11a09106 	lslne	r9, r6, #2
	PA_page_info_list[page_counter].asid = cur_asid; // 현재 app0의 pcb로부터 pid 저장;
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보

	if (cur_asid == 0) //app0
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
40004ed8:	01a09106 	lsleq	r9, r6, #2
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
40004edc:	12899311 	addne	r9, r9, #1140850688	; 0x44000000
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
		//CoInvalidateMainTlb();
	}

	// 구조체 업데이트
	PA_page_info_list[page_counter].is_allocated = 1;
40004ee0:	e0833083 	add	r3, r3, r3, lsl #1
	PA_page_info_list[page_counter].asid = cur_asid; // 현재 app0의 pcb로부터 pid 저장;
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보

	if (cur_asid == 0) //app0
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
40004ee4:	02899311 	addeq	r9, r9, #1140850688	; 0x44000000
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
40004ee8:	12899702 	addne	r9, r9, #524288	; 0x80000
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
		//CoInvalidateMainTlb();
	}

	// 구조체 업데이트
	PA_page_info_list[page_counter].is_allocated = 1;
40004eec:	e0843103 	add	r3, r4, r3, lsl #2
40004ef0:	e5832008 	str	r2, [r3, #8]
	PA_page_info_list[page_counter].asid = cur_asid; // 현재 app0의 pcb로부터 pid 저장;
40004ef4:	e583700c 	str	r7, [r3, #12]
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보
40004ef8:	e5835010 	str	r5, [r3, #16]
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
		*fst_TT_entry = (fault_addr + 0x400000) >> 20 << 20;
40004efc:	12853501 	addne	r3, r5, #4194304	; 0x400000
40004f00:	11a03a23 	lsrne	r3, r3, #20
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보

	if (cur_asid == 0) //app0
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
		*fst_TT_entry = fault_addr >> 20 << 20;
40004f04:	01a03a06 	lsleq	r3, r6, #20
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
		*fst_TT_entry = (fault_addr + 0x400000) >> 20 << 20;
40004f08:	11a03a03 	lslne	r3, r3, #20
40004f0c:	e5893000 	str	r3, [r9]
//	*fst_TT_entry |= WT; // WT 설정
//	mask = ~(7u << 12);
//	*fst_TT_entry &= mask; //TEX 000 설정

	//cache 정책 설정: WT_WBWA
	*fst_TT_entry |= WT_WBWA;
40004f10:	e3833b17 	orr	r3, r3, #23552	; 0x5c00
40004f14:	e383300a 	orr	r3, r3, #10
40004f18:	e5893000 	str	r3, [r9]

	//적재할 물리 메모리 공간 찾기
	physical_address = (0x44b00000 + (page_counter*0x1000));
40004f1c:	e594a004 	ldr	sl, [r4, #4]
	physical_address >>= 12;
	physical_address <<= 12;

	CoInvalidateMainTlb();
40004f20:	eb000719 	bl	40006b8c <CoInvalidateMainTlb>
	call_isb();
40004f24:	eb000649 	bl	40006850 <call_isb>

	//cache 정책 설정: WT_WBWA
	*fst_TT_entry |= WT_WBWA;

	//적재할 물리 메모리 공간 찾기
	physical_address = (0x44b00000 + (page_counter*0x1000));
40004f28:	e28aa911 	add	sl, sl, #278528	; 0x44000

	CoInvalidateMainTlb();
	call_isb();

	// swap file에 있는 페이지를 메모리에 적재
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
40004f2c:	e3c51eff 	bic	r1, r5, #4080	; 0xff0

	//cache 정책 설정: WT_WBWA
	*fst_TT_entry |= WT_WBWA;

	//적재할 물리 메모리 공간 찾기
	physical_address = (0x44b00000 + (page_counter*0x1000));
40004f30:	e28aac0b 	add	sl, sl, #2816	; 0xb00

	CoInvalidateMainTlb();
	call_isb();

	// swap file에 있는 페이지를 메모리에 적재
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
40004f34:	e3a02a01 	mov	r2, #4096	; 0x1000
	*fst_TT_entry |= WT_WBWA;

	//적재할 물리 메모리 공간 찾기
	physical_address = (0x44b00000 + (page_counter*0x1000));
	physical_address >>= 12;
	physical_address <<= 12;
40004f38:	e1a0a60a 	lsl	sl, sl, #12

	CoInvalidateMainTlb();
	call_isb();

	// swap file에 있는 페이지를 메모리에 적재
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
40004f3c:	e3c1100f 	bic	r1, r1, #15
40004f40:	e1a0000a 	mov	r0, sl
40004f44:	eb00097d 	bl	40007540 <memcpy>
	//section 별 2차 table로 매핑을 위한 offset 설정
	if (section_id == 0x441)
40004f48:	e3003441 	movw	r3, #1089	; 0x441
40004f4c:	e1560003 	cmp	r6, r3
		snd_table_offset = 0x0;
40004f50:	03a08000 	moveq	r8, #0
	call_isb();

	// swap file에 있는 페이지를 메모리에 적재
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
	//section 별 2차 table로 매핑을 위한 offset 설정
	if (section_id == 0x441)
40004f54:	0a00000a 	beq	40004f84 <demand_paging+0x240>
		snd_table_offset = 0x0;
	else if (section_id == 0x442)
40004f58:	e2833001 	add	r3, r3, #1
40004f5c:	e1560003 	cmp	r6, r3
		snd_table_offset = 0x400;
40004f60:	03a08b01 	moveq	r8, #1024	; 0x400
	// swap file에 있는 페이지를 메모리에 적재
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
	//section 별 2차 table로 매핑을 위한 offset 설정
	if (section_id == 0x441)
		snd_table_offset = 0x0;
	else if (section_id == 0x442)
40004f64:	0a000006 	beq	40004f84 <demand_paging+0x240>
		snd_table_offset = 0x400;
	else if (section_id == 0x443)
40004f68:	e2833001 	add	r3, r3, #1
40004f6c:	e1560003 	cmp	r6, r3
		snd_table_offset = 0x800;
40004f70:	03a08b02 	moveq	r8, #2048	; 0x800
	//section 별 2차 table로 매핑을 위한 offset 설정
	if (section_id == 0x441)
		snd_table_offset = 0x0;
	else if (section_id == 0x442)
		snd_table_offset = 0x400;
	else if (section_id == 0x443)
40004f74:	0a000002 	beq	40004f84 <demand_paging+0x240>
		snd_table_offset = 0x800;
	else if (section_id == 0x444)
40004f78:	e2833001 	add	r3, r3, #1
		snd_table_offset = 0xc00;
40004f7c:	e1560003 	cmp	r6, r3
40004f80:	03a08b03 	moveq	r8, #3072	; 0xc00

	if (cur_asid == 0) //app0
	{
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP0 + snd_table_offset;
40004f84:	e2888311 	add	r8, r8, #1140850688	; 0x44000000
	else if (section_id == 0x443)
		snd_table_offset = 0x800;
	else if (section_id == 0x444)
		snd_table_offset = 0xc00;

	if (cur_asid == 0) //app0
40004f88:	e3570000 	cmp	r7, #0
	{
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP0 + snd_table_offset;
40004f8c:	02888701 	addeq	r8, r8, #262144	; 0x40000
	}
	else
	{
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
40004f90:	12888703 	addne	r8, r8, #786432	; 0xc0000
//	*snd_tt_descriptor |= WT; // WT 설정
//	mask = ~(7u << 6);
//	*snd_tt_descriptor &= mask; //tex bit 000

	//cache 정책 설정: WT_WBWA
	*snd_tt_descriptor |= WT_WBWA_PAGE;
40004f94:	e38a0f5e 	orr	r0, sl, #376	; 0x178
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
	}

	// mmu 번역 정보 업데이트: 2차 page table까지 가서 메모리 접근하도록 수정
	*fst_TT_entry = snd_page_table_base;
	*fst_TT_entry |= 0x1;
40004f98:	e3883001 	orr	r3, r8, #1
//	*snd_tt_descriptor |= WT; // WT 설정
//	mask = ~(7u << 6);
//	*snd_tt_descriptor &= mask; //tex bit 000

	//cache 정책 설정: WT_WBWA
	*snd_tt_descriptor |= WT_WBWA_PAGE;
40004f9c:	e3800002 	orr	r0, r0, #2
	// mmu 번역 정보 업데이트: 2차 page table까지 가서 메모리 접근하도록 수정
	*fst_TT_entry = snd_page_table_base;
	*fst_TT_entry |= 0x1;

	//2차 page table access permission bit와 매핑할 주소 수정
	snd_page_table_index = (fault_addr >> 12) % 0x100;
40004fa0:	e7e75655 	ubfx	r5, r5, #12, #8
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
	}

	// mmu 번역 정보 업데이트: 2차 page table까지 가서 메모리 접근하도록 수정
	*fst_TT_entry = snd_page_table_base;
	*fst_TT_entry |= 0x1;
40004fa4:	e5893000 	str	r3, [r9]
//	*snd_tt_descriptor |= WT; // WT 설정
//	mask = ~(7u << 6);
//	*snd_tt_descriptor &= mask; //tex bit 000

	//cache 정책 설정: WT_WBWA
	*snd_tt_descriptor |= WT_WBWA_PAGE;
40004fa8:	e7880105 	str	r0, [r8, r5, lsl #2]

	//CoInvalidateMainTlb();
	call_isb();
40004fac:	eb000627 	bl	40006850 <call_isb>
	page_counter++;
40004fb0:	e5942004 	ldr	r2, [r4, #4]
40004fb4:	e3083c38 	movw	r3, #35896	; 0x8c38
40004fb8:	e3443001 	movt	r3, #16385	; 0x4001
40004fbc:	e2822001 	add	r2, r2, #1
	if (page_counter >= MAX_PA_PAGE)
40004fc0:	e35200ff 	cmp	r2, #255	; 0xff
	//cache 정책 설정: WT_WBWA
	*snd_tt_descriptor |= WT_WBWA_PAGE;

	//CoInvalidateMainTlb();
	call_isb();
	page_counter++;
40004fc4:	e5842004 	str	r2, [r4, #4]
	if (page_counter >= MAX_PA_PAGE)
		swap_flag = 1;
40004fc8:	83a02001 	movhi	r2, #1
40004fcc:	85832000 	strhi	r2, [r3]
}
40004fd0:	e24bd028 	sub	sp, fp, #40	; 0x28
40004fd4:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; //ap bit
40004fd8:	e1a02a08 	lsl	r2, r8, #20
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;

		if (swapout_asid == 0) //app0
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
40004fdc:	e1a01108 	lsl	r1, r8, #2
//		*fst_TT_entry |= WT; // CB bit 1,0 (WT)
//		mask = ~(7u << 12);
//		*fst_TT_entry &= mask; //TEX 000 설정

		//cache 정책 설정: WT_WBWA
		*fst_TT_entry |= WT_WBWA;
40004fe0:	e3822b17 	orr	r2, r2, #23552	; 0x5c00
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;

		if (swapout_asid == 0) //app0
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
40004fe4:	e2811311 	add	r1, r1, #1140850688	; 0x44000000
//		*fst_TT_entry |= WT; // CB bit 1,0 (WT)
//		mask = ~(7u << 12);
//		*fst_TT_entry &= mask; //TEX 000 설정

		//cache 정책 설정: WT_WBWA
		*fst_TT_entry |= WT_WBWA;
40004fe8:	e382200a 	orr	r2, r2, #10

		CoInvalidateMainTlb();
		call_isb();
40004fec:	e50b1034 	str	r1, [fp, #-52]	; 0xffffffcc
//		*fst_TT_entry |= WT; // CB bit 1,0 (WT)
//		mask = ~(7u << 12);
//		*fst_TT_entry &= mask; //TEX 000 설정

		//cache 정책 설정: WT_WBWA
		*fst_TT_entry |= WT_WBWA;
40004ff0:	e5812000 	str	r2, [r1]

		CoInvalidateMainTlb();
40004ff4:	eb0006e4 	bl	40006b8c <CoInvalidateMainTlb>
		call_isb();
40004ff8:	eb000614 	bl	40006850 <call_isb>

		 //swap_out 하는 페이지의 asid에 따라 ttbr 설정
		//CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0)); //WBWA
		//CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(0<<6)|(2<<3)|(0<<1)|(1<<0)); // WT
		CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); // WT_WBWA
40004ffc:	e3a00009 	mov	r0, #9
40005000:	e3440400 	movt	r0, #17408	; 0x4400
40005004:	eaffff7b 	b	40004df8 <demand_paging+0xb4>
40005008:	e3a0c001 	mov	ip, #1
4000500c:	e3a02000 	mov	r2, #0
40005010:	e1a0100c 	mov	r1, ip
40005014:	e1a03002 	mov	r3, r2
40005018:	e344c404 	movt	ip, #17412	; 0x4404
4000501c:	e344140c 	movt	r1, #17420	; 0x440c
40005020:	e344240c 	movt	r2, #17420	; 0x440c
40005024:	e3443404 	movt	r3, #17412	; 0x4404
		memcpy((void *)(swapout_virtual_address >> 12 << 12), (void *)(swapout_physical_address), 0x1000); // swap file로 swap out
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;

		//section 별 2차 table로 매핑을 위한 offset 설정
		if (swapout_section_id == 0x441)
			snd_table_offset = 0x0;
40005028:	e3a08000 	mov	r8, #0
4000502c:	eaffff96 	b	40004e8c <demand_paging+0x148>
40005030:	e300c401 	movw	ip, #1025	; 0x401
40005034:	e3a02b01 	mov	r2, #1024	; 0x400
40005038:	e1a0100c 	mov	r1, ip
4000503c:	e1a03002 	mov	r3, r2
40005040:	e344c404 	movt	ip, #17412	; 0x4404
40005044:	e344140c 	movt	r1, #17420	; 0x440c
40005048:	e344240c 	movt	r2, #17420	; 0x440c
4000504c:	e3443404 	movt	r3, #17412	; 0x4404
		else if (swapout_section_id == 0x442)
			snd_table_offset = 0x400;
40005050:	e3a08b01 	mov	r8, #1024	; 0x400
40005054:	eaffff8c 	b	40004e8c <demand_paging+0x148>

40005058 <allocate_pcb>:

PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
40005058:	e1a0c00d 	mov	ip, sp
4000505c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40005060:	e1a04000 	mov	r4, r0
40005064:	e24cb004 	sub	fp, ip, #4
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
40005068:	e3a0000c 	mov	r0, #12
4000506c:	eb000758 	bl	40006dd4 <malloc>
		// error
	}

	node->pcb_addr = pcb_addr;

	node->before = NULL;
40005070:	e3a02000 	mov	r2, #0
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
	if (node == NULL) {
		// error
	}

	node->pcb_addr = pcb_addr;
40005074:	e5804000 	str	r4, [r0]

	node->before = NULL;
40005078:	e5802004 	str	r2, [r0, #4]
	node->after = NULL;
4000507c:	e5802008 	str	r2, [r0, #8]

	return node;
}
40005080:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40005084 <add_pcb>:

void add_pcb(PCB_ADR pcb_addr) {
40005084:	e1a0c00d 	mov	ip, sp
40005088:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000508c:	e1a04000 	mov	r4, r0
40005090:	e24cb004 	sub	fp, ip, #4
PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
40005094:	e3a0000c 	mov	r0, #12
40005098:	eb00074d 	bl	40006dd4 <malloc>
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
4000509c:	e3091840 	movw	r1, #38976	; 0x9840
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
	if (node == NULL) {
		// error
	}

	node->pcb_addr = pcb_addr;
400050a0:	e5804000 	str	r4, [r0]
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
400050a4:	e3441001 	movt	r1, #16385	; 0x4001
PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
400050a8:	e1a03000 	mov	r3, r0
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
400050ac:	e5912000 	ldr	r2, [r1]
		// error
	}

	node->pcb_addr = pcb_addr;

	node->before = NULL;
400050b0:	e3a00000 	mov	r0, #0
400050b4:	e5830004 	str	r0, [r3, #4]
	node->after = NULL;
400050b8:	e5830008 	str	r0, [r3, #8]
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
400050bc:	e1520000 	cmp	r2, r0
400050c0:	0a000007 	beq	400050e4 <add_pcb+0x60>

		node->after = ptr_PCB_Creator;
		node->before = ptr_PCB_Creator;
	}
	else {
		node->before = ptr_PCB_Creator;
400050c4:	e5832004 	str	r2, [r3, #4]
		node->after = ptr_PCB_Creator->after;
400050c8:	e5920008 	ldr	r0, [r2, #8]
		ptr_PCB_Creator->after->before = node;
		ptr_PCB_Creator->after = node;
		ptr_PCB_Creator = node;
400050cc:	e5813000 	str	r3, [r1]
		node->after = ptr_PCB_Creator;
		node->before = ptr_PCB_Creator;
	}
	else {
		node->before = ptr_PCB_Creator;
		node->after = ptr_PCB_Creator->after;
400050d0:	e5830008 	str	r0, [r3, #8]
		ptr_PCB_Creator->after->before = node;
400050d4:	e5921008 	ldr	r1, [r2, #8]
400050d8:	e5813004 	str	r3, [r1, #4]
		ptr_PCB_Creator->after = node;
400050dc:	e5823008 	str	r3, [r2, #8]
400050e0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
		ptr_PCB_Creator = node;
400050e4:	e5813000 	str	r3, [r1]
		ptr_PCB_Current = node;
400050e8:	e5813004 	str	r3, [r1, #4]
		ptr_PCB_Head = node;
400050ec:	e5813008 	str	r3, [r1, #8]

		node->after = ptr_PCB_Creator;
400050f0:	e5833008 	str	r3, [r3, #8]
		node->before = ptr_PCB_Creator;
400050f4:	e5833004 	str	r3, [r3, #4]
400050f8:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

400050fc <get_current_pcb_adr>:
		ptr_PCB_Creator = node;
	}
}

PCB_ADR get_current_pcb_adr() {
	return ptr_PCB_Current->pcb_addr;
400050fc:	e3093840 	movw	r3, #38976	; 0x9840
40005100:	e3443001 	movt	r3, #16385	; 0x4001
40005104:	e5933004 	ldr	r3, [r3, #4]
}
40005108:	e5930000 	ldr	r0, [r3]
4000510c:	e12fff1e 	bx	lr

40005110 <set_current_pcb_adr>:

void set_current_pcb_adr(PCB_ADR pcb_addr) {
	ptr_PCB_Current->pcb_addr = pcb_addr;
40005110:	e3093840 	movw	r3, #38976	; 0x9840
40005114:	e3443001 	movt	r3, #16385	; 0x4001
40005118:	e5933004 	ldr	r3, [r3, #4]
4000511c:	e5830000 	str	r0, [r3]
40005120:	e12fff1e 	bx	lr

40005124 <get_next_pcb_adr>:
}

PCB_ADR get_next_pcb_adr() {
	ptr_PCB_Current = ptr_PCB_Current->after;
40005124:	e3093840 	movw	r3, #38976	; 0x9840
40005128:	e3443001 	movt	r3, #16385	; 0x4001
4000512c:	e5932004 	ldr	r2, [r3, #4]
40005130:	e5922008 	ldr	r2, [r2, #8]
40005134:	e5832004 	str	r2, [r3, #4]
	return ptr_PCB_Current->pcb_addr;
}
40005138:	e5920000 	ldr	r0, [r2]
4000513c:	e12fff1e 	bx	lr

40005140 <pcb_malloc>:

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

// app 마다 pcb 동적 할당
void pcb_malloc(void) {
40005140:	e1a0c00d 	mov	ip, sp
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
40005144:	e3a0004c 	mov	r0, #76	; 0x4c

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

// app 마다 pcb 동적 할당
void pcb_malloc(void) {
40005148:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
4000514c:	e309484c 	movw	r4, #38988	; 0x984c

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

// app 마다 pcb 동적 할당
void pcb_malloc(void) {
40005150:	e24cb004 	sub	fp, ip, #4
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
40005154:	e3444001 	movt	r4, #16385	; 0x4001
40005158:	eb00071d 	bl	40006dd4 <malloc>
4000515c:	e5840000 	str	r0, [r4]
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
40005160:	e3a0004c 	mov	r0, #76	; 0x4c
40005164:	eb00071a 	bl	40006dd4 <malloc>
40005168:	e5840004 	str	r0, [r4, #4]
4000516c:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40005170 <pcb_init>:
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40005170:	e1a0c00d 	mov	ip, sp
40005174:	e92dd9f8 	push	{r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40005178:	e309484c 	movw	r4, #38988	; 0x984c
4000517c:	e3444001 	movt	r4, #16385	; 0x4001
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40005180:	e1a05000 	mov	r5, r0
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40005184:	e3a03000 	mov	r3, #0
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40005188:	e1a07002 	mov	r7, r2
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
4000518c:	e5940000 	ldr	r0, [r4]
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40005190:	e24cb004 	sub	fp, ip, #4
40005194:	e1a06001 	mov	r6, r1
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40005198:	e5803000 	str	r3, [r0]
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
4000519c:	e8940104 	ldm	r4, {r2, r8}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
400051a0:	e5823004 	str	r3, [r2, #4]
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
400051a4:	eb000581 	bl	400067b0 <Get_CPSR>
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051a8:	e5943000 	ldr	r3, [r4]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
400051ac:	e3a0c001 	mov	ip, #1
// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
400051b0:	e588000c 	str	r0, [r8, #12]
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
400051b4:	e5942004 	ldr	r2, [r4, #4]
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051b8:	e593100c 	ldr	r1, [r3, #12]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
400051bc:	e5836044 	str	r6, [r3, #68]	; 0x44
	pcb_app0_addr->PC = RAM_APP0; //VA 영역
400051c0:	e5835008 	str	r5, [r3, #8]
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051c4:	e381101f 	orr	r1, r1, #31
400051c8:	e583100c 	str	r1, [r3, #12]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
400051cc:	e582c000 	str	ip, [r2]
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
400051d0:	e8940048 	ldm	r4, {r3, r6}
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
400051d4:	e583c004 	str	ip, [r3, #4]
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
400051d8:	eb000574 	bl	400067b0 <Get_CPSR>
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051dc:	e5943004 	ldr	r3, [r4, #4]
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
400051e0:	e586000c 	str	r0, [r6, #12]
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051e4:	e593200c 	ldr	r2, [r3, #12]
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
400051e8:	e5837044 	str	r7, [r3, #68]	; 0x44
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
400051ec:	e5835008 	str	r5, [r3, #8]

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051f0:	e382201f 	orr	r2, r2, #31
400051f4:	e583200c 	str	r2, [r3, #12]
400051f8:	e89da9f8 	ldm	sp, {r3, r4, r5, r6, r7, r8, fp, sp, pc}

400051fc <pcb_add_to_list>:
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
}

// pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기
void pcb_add_to_list(void) {
400051fc:	e1a0c00d 	mov	ip, sp
40005200:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	add_pcb((PCB_ADR) pcb_app0_addr);
40005204:	e309484c 	movw	r4, #38988	; 0x984c
40005208:	e3444001 	movt	r4, #16385	; 0x4001
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
}

// pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기
void pcb_add_to_list(void) {
4000520c:	e24cb004 	sub	fp, ip, #4
	add_pcb((PCB_ADR) pcb_app0_addr);
40005210:	e5940000 	ldr	r0, [r4]
40005214:	ebffff9a 	bl	40005084 <add_pcb>
	add_pcb((PCB_ADR) pcb_app1_addr);
40005218:	e5940004 	ldr	r0, [r4, #4]
}
4000521c:	e24bd014 	sub	sp, fp, #20
40005220:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

// pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기
void pcb_add_to_list(void) {
	add_pcb((PCB_ADR) pcb_app0_addr);
	add_pcb((PCB_ADR) pcb_app1_addr);
40005224:	eaffff96 	b	40005084 <add_pcb>

40005228 <pcb_free>:
}

// pcb 공간 free
void pcb_free(void) {
40005228:	e1a0c00d 	mov	ip, sp
4000522c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	free(pcb_app0_addr);
40005230:	e309484c 	movw	r4, #38988	; 0x984c
40005234:	e3444001 	movt	r4, #16385	; 0x4001
	add_pcb((PCB_ADR) pcb_app0_addr);
	add_pcb((PCB_ADR) pcb_app1_addr);
}

// pcb 공간 free
void pcb_free(void) {
40005238:	e24cb004 	sub	fp, ip, #4
	free(pcb_app0_addr);
4000523c:	e5940000 	ldr	r0, [r4]
40005240:	eb0006eb 	bl	40006df4 <free>
	free(pcb_app1_addr);
40005244:	e5940004 	ldr	r0, [r4, #4]
}
40005248:	e24bd014 	sub	sp, fp, #20
4000524c:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

// pcb 공간 free
void pcb_free(void) {
	free(pcb_app0_addr);
	free(pcb_app1_addr);
40005250:	ea0006e7 	b	40006df4 <free>

40005254 <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40005254:	e3093854 	movw	r3, #38996	; 0x9854

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
40005258:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
4000525c:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40005260:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40005264:	e5932000 	ldr	r2, [r3]
40005268:	e3520000 	cmp	r2, #0
4000526c:	059f0028 	ldreq	r0, [pc, #40]	; 4000529c <_sbrk+0x48>
40005270:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40005274:	e30f2ff7 	movw	r2, #65527	; 0xfff7
40005278:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
4000527c:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40005280:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40005284:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40005288:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
4000528c:	e1510002 	cmp	r1, r2

	heap = nextHeap;
40005290:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40005294:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
40005298:	e12fff1e 	bx	lr
4000529c:	400198a3 	andmi	r9, r1, r3, lsr #17

400052a0 <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
400052a0:	e3a00311 	mov	r0, #1140850688	; 0x44000000
400052a4:	e12fff1e 	bx	lr

400052a8 <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
400052a8:	e3a00000 	mov	r0, #0
400052ac:	e3440380 	movt	r0, #17280	; 0x4380
400052b0:	e12fff1e 	bx	lr

400052b4 <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
400052b4:	e59f0004 	ldr	r0, [pc, #4]	; 400052c0 <Get_Heap_Base+0xc>
}
400052b8:	e3c00007 	bic	r0, r0, #7
400052bc:	e12fff1e 	bx	lr
400052c0:	400198a3 	andmi	r9, r1, r3, lsr #17

400052c4 <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
400052c4:	e30f0ff8 	movw	r0, #65528	; 0xfff8
400052c8:	e344037f 	movt	r0, #17279	; 0x437f
400052cc:	e12fff1e 	bx	lr

400052d0 <Delay>:

void Delay(unsigned int v)
{
400052d0:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
400052d4:	e3a03000 	mov	r3, #0
400052d8:	e58d3004 	str	r3, [sp, #4]
400052dc:	e59d3004 	ldr	r3, [sp, #4]
400052e0:	e1500003 	cmp	r0, r3
400052e4:	9a000005 	bls	40005300 <Delay+0x30>
400052e8:	e59d3004 	ldr	r3, [sp, #4]
400052ec:	e2833001 	add	r3, r3, #1
400052f0:	e58d3004 	str	r3, [sp, #4]
400052f4:	e59d3004 	ldr	r3, [sp, #4]
400052f8:	e1530000 	cmp	r3, r0
400052fc:	3afffff9 	bcc	400052e8 <Delay+0x18>
}
40005300:	e28dd008 	add	sp, sp, #8
40005304:	e12fff1e 	bx	lr

40005308 <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005308:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
4000530c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005310:	e5924080 	ldr	r4, [r2, #128]	; 0x80
40005314:	e3020222 	movw	r0, #8738	; 0x2222
40005318:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
4000531c:	e3a03903 	mov	r3, #49152	; 0xc000
40005320:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40005324:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005328:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
4000532c:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005330:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40005334:	e308cb68 	movw	ip, #35688	; 0x8b68
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005338:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
4000533c:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
40005340:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
40005344:	e1e00720 	mvn	r0, r0, lsr #14
40005348:	e1e00700 	mvn	r0, r0, lsl #14
4000534c:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
40005350:	e5920088 	ldr	r0, [r2, #136]	; 0x88
40005354:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
40005358:	e3c0003f 	bic	r0, r0, #63	; 0x3f
4000535c:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40005360:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40005364:	e3c2200f 	bic	r2, r2, #15
40005368:	e3822007 	orr	r2, r2, #7
4000536c:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
40005370:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40005374:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
40005378:	e3822c01 	orr	r2, r2, #256	; 0x100
4000537c:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
40005380:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
40005384:	e3822080 	orr	r2, r2, #128	; 0x80
40005388:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
4000538c:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
40005390:	e1e03523 	mvn	r3, r3, lsr #10
40005394:	e1e03503 	mvn	r3, r3, lsl #10
40005398:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
4000539c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
400053a0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400053a4:	e7e03853 	ubfx	r3, r3, #16, #1
400053a8:	e58c3000 	str	r3, [ip]
}
400053ac:	e12fff1e 	bx	lr

400053b0 <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400053b0:	e3a03000 	mov	r3, #0
400053b4:	e3a0200e 	mov	r2, #14
400053b8:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
400053bc:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400053c0:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400053c4:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
400053c8:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
400053cc:	e3822001 	orr	r2, r2, #1
400053d0:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400053d4:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
400053d8:	e3a03000 	mov	r3, #0
400053dc:	e3413253 	movt	r3, #4691	; 0x1253
400053e0:	e3120002 	tst	r2, #2
400053e4:	0afffffa 	beq	400053d4 <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
400053e8:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400053ec:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
400053f0:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
400053f4:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
400053f8:	e38cc004 	orr	ip, ip, #4
400053fc:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
40005400:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
40005404:	e38cc001 	orr	ip, ip, #1
40005408:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
4000540c:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
40005410:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005414:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40005418:	e3a02000 	mov	r2, #0
4000541c:	e3412253 	movt	r2, #4691	; 0x1253
40005420:	e2131001 	ands	r1, r3, #1
40005424:	1afffffa 	bne	40005414 <SDHC_Card_Init+0x64>
40005428:	e3083b78 	movw	r3, #35704	; 0x8b78
	rARGUMENT2 = 0x0;
4000542c:	e5821008 	str	r1, [r2, #8]
40005430:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005434:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40005438:	e5932000 	ldr	r2, [r3]
4000543c:	e308cb78 	movw	ip, #35704	; 0x8b78
40005440:	e344c001 	movt	ip, #16385	; 0x4001
40005444:	e3520000 	cmp	r2, #0
40005448:	0afffffa 	beq	40005438 <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000544c:	e3a01000 	mov	r1, #0
40005450:	e3095858 	movw	r5, #39000	; 0x9858

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005454:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005458:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000545c:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40005460:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005464:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005468:	e1a02001 	mov	r2, r1
4000546c:	e1a00001 	mov	r0, r1
40005470:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40005474:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005478:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000547c:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005480:	e6ff9079 	uxth	r9, r9
40005484:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005488:	e5921024 	ldr	r1, [r2, #36]	; 0x24
4000548c:	e3110001 	tst	r1, #1
40005490:	1afffffc 	bne	40005488 <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
40005494:	e1d510b0 	ldrh	r1, [r5]
40005498:	e1a01801 	lsl	r1, r1, #16
4000549c:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400054a0:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
400054a4:	e5931000 	ldr	r1, [r3]
400054a8:	e3510000 	cmp	r1, #0
400054ac:	0afffffc 	beq	400054a4 <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
400054b0:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400054b4:	e5921024 	ldr	r1, [r2, #36]	; 0x24
400054b8:	e3110001 	tst	r1, #1
400054bc:	1afffffc 	bne	400054b4 <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
400054c0:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400054c4:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
400054c8:	e5931000 	ldr	r1, [r3]
400054cc:	e3510000 	cmp	r1, #0
400054d0:	0afffffc 	beq	400054c8 <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
400054d4:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400054d8:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
400054dc:	e3510000 	cmp	r1, #0
400054e0:	aaffffe8 	bge	40005488 <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400054e4:	e3a00000 	mov	r0, #0
400054e8:	e3410253 	movt	r0, #4691	; 0x1253
400054ec:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400054f0:	e3a01000 	mov	r1, #0
400054f4:	e3411253 	movt	r1, #4691	; 0x1253
400054f8:	e2122001 	ands	r2, r2, #1
400054fc:	1afffffa 	bne	400054ec <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005500:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005504:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40005508:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
4000550c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005510:	e5931000 	ldr	r1, [r3]
40005514:	e3082b78 	movw	r2, #35704	; 0x8b78
40005518:	e3442001 	movt	r2, #16385	; 0x4001
4000551c:	e3510000 	cmp	r1, #0
40005520:	0afffffa 	beq	40005510 <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005524:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005528:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000552c:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005530:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005534:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005538:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
4000553c:	e6ff2072 	uxth	r2, r2
40005540:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005544:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40005548:	e3a01000 	mov	r1, #0
4000554c:	e3411253 	movt	r1, #4691	; 0x1253
40005550:	e2122001 	ands	r2, r2, #1
40005554:	1afffffa 	bne	40005544 <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005558:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
4000555c:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40005560:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005564:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005568:	e5931000 	ldr	r1, [r3]
4000556c:	e3082b78 	movw	r2, #35704	; 0x8b78
40005570:	e3442001 	movt	r2, #16385	; 0x4001
40005574:	e3510000 	cmp	r1, #0
40005578:	0afffffa 	beq	40005568 <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000557c:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005580:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005584:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005588:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
4000558c:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005590:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40005594:	e6ff2072 	uxth	r2, r2
40005598:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
4000559c:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
400055a0:	e1a02822 	lsr	r2, r2, #16
400055a4:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
400055a8:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400055ac:	e3a01000 	mov	r1, #0
400055b0:	e3411253 	movt	r1, #4691	; 0x1253
400055b4:	e2122003 	ands	r2, r2, #3
400055b8:	1afffffa 	bne	400055a8 <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
400055bc:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400055c0:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
400055c4:	e1d500b0 	ldrh	r0, [r5]
400055c8:	e1a00800 	lsl	r0, r0, #16
400055cc:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400055d0:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
400055d4:	e5931000 	ldr	r1, [r3]
400055d8:	e3082b78 	movw	r2, #35704	; 0x8b78
400055dc:	e3442001 	movt	r2, #16385	; 0x4001
400055e0:	e3510000 	cmp	r1, #0
400055e4:	0afffffa 	beq	400055d4 <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055e8:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400055ec:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055f0:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400055f4:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400055f8:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055fc:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40005600:	e6ff2072 	uxth	r2, r2
40005604:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005608:	e5901024 	ldr	r1, [r0, #36]	; 0x24
4000560c:	e3a02000 	mov	r2, #0
40005610:	e3412253 	movt	r2, #4691	; 0x1253
40005614:	e3110001 	tst	r1, #1
40005618:	1afffffa 	bne	40005608 <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
4000561c:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005620:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005624:	e1a00800 	lsl	r0, r0, #16
40005628:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000562c:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40005630:	e5931000 	ldr	r1, [r3]
40005634:	e3082b78 	movw	r2, #35704	; 0x8b78
40005638:	e3442001 	movt	r2, #16385	; 0x4001
4000563c:	e3510000 	cmp	r1, #0
40005640:	0afffffa 	beq	40005630 <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005644:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005648:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000564c:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005650:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005654:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40005658:	e3a01000 	mov	r1, #0
4000565c:	e3411253 	movt	r1, #4691	; 0x1253
40005660:	e2122001 	ands	r2, r2, #1
40005664:	1afffffa 	bne	40005654 <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40005668:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000566c:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005670:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
40005674:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005678:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
4000567c:	e5931000 	ldr	r1, [r3]
40005680:	e3082b78 	movw	r2, #35704	; 0x8b78
40005684:	e3442001 	movt	r2, #16385	; 0x4001
40005688:	e3510000 	cmp	r1, #0
4000568c:	0afffffa 	beq	4000567c <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005690:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005694:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005698:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000569c:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400056a0:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
400056a4:	e6ff2072 	uxth	r2, r2
400056a8:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
400056ac:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
400056b0:	e3822002 	orr	r2, r2, #2
400056b4:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
400056b8:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
400056bc:	e12fff1e 	bx	lr

400056c0 <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400056c0:	e3a03411 	mov	r3, #285212672	; 0x11000000
400056c4:	e3022222 	movw	r2, #8738	; 0x2222
400056c8:	e5931080 	ldr	r1, [r3, #128]	; 0x80
400056cc:	e3402222 	movt	r2, #546	; 0x222
400056d0:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
400056d4:	e1812002 	orr	r2, r1, r2
400056d8:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
400056dc:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
400056e0:	e1e02722 	mvn	r2, r2, lsr #14
400056e4:	e1e02702 	mvn	r2, r2, lsl #14
400056e8:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
400056ec:	e5932088 	ldr	r2, [r3, #136]	; 0x88
400056f0:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
400056f4:	e3c2203f 	bic	r2, r2, #63	; 0x3f
400056f8:	e5832088 	str	r2, [r3, #136]	; 0x88
400056fc:	e12fff1e 	bx	lr

40005700 <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40005700:	e3a03000 	mov	r3, #0
40005704:	e3a0200e 	mov	r2, #14
40005708:	e3413253 	movt	r3, #4691	; 0x1253
4000570c:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40005710:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40005714:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40005718:	e3822001 	orr	r2, r2, #1
4000571c:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40005720:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40005724:	e3a03000 	mov	r3, #0
40005728:	e3413253 	movt	r3, #4691	; 0x1253
4000572c:	e3120002 	tst	r2, #2
40005730:	0afffffa 	beq	40005720 <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
40005734:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40005738:	e3822004 	orr	r2, r2, #4
4000573c:	e583202c 	str	r2, [r3, #44]	; 0x2c
40005740:	e12fff1e 	bx	lr

40005744 <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
40005744:	e3a03000 	mov	r3, #0
40005748:	e3413253 	movt	r3, #4691	; 0x1253
4000574c:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40005750:	e3c22001 	bic	r2, r2, #1
40005754:	e583202c 	str	r2, [r3, #44]	; 0x2c
40005758:	e12fff1e 	bx	lr

4000575c <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000575c:	e3a01000 	mov	r1, #0
40005760:	e3411253 	movt	r1, #4691	; 0x1253
40005764:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005768:	e3a02000 	mov	r2, #0
4000576c:	e3412253 	movt	r2, #4691	; 0x1253
40005770:	e2133001 	ands	r3, r3, #1
40005774:	1afffffa 	bne	40005764 <SDHC_CMD0+0x8>
40005778:	e3081b78 	movw	r1, #35704	; 0x8b78
	rARGUMENT2 = 0x0;
4000577c:	e5823008 	str	r3, [r2, #8]
40005780:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005784:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40005788:	e5912000 	ldr	r2, [r1]
4000578c:	e3083b78 	movw	r3, #35704	; 0x8b78
40005790:	e3443001 	movt	r3, #16385	; 0x4001
40005794:	e3520000 	cmp	r2, #0
40005798:	0afffffa 	beq	40005788 <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000579c:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400057a0:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
400057a4:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400057a8:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
400057ac:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400057b0:	e6ff3073 	uxth	r3, r3
400057b4:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
400057b8:	e12fff1e 	bx	lr

400057bc <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400057bc:	e3a01000 	mov	r1, #0
400057c0:	e3411253 	movt	r1, #4691	; 0x1253
400057c4:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400057c8:	e3a02000 	mov	r2, #0
400057cc:	e3412253 	movt	r2, #4691	; 0x1253
400057d0:	e2133001 	ands	r3, r3, #1
400057d4:	1afffffa 	bne	400057c4 <SDHC_CMD8+0x8>
400057d8:	e3081b78 	movw	r1, #35704	; 0x8b78

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400057dc:	e3a00b02 	mov	r0, #2048	; 0x800
400057e0:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
400057e4:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400057e8:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400057ec:	e5912000 	ldr	r2, [r1]
400057f0:	e3083b78 	movw	r3, #35704	; 0x8b78
400057f4:	e3443001 	movt	r3, #16385	; 0x4001
400057f8:	e3520000 	cmp	r2, #0
400057fc:	0afffffa 	beq	400057ec <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005800:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005804:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005808:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000580c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005810:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005814:	e6ff3073 	uxth	r3, r3
40005818:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
4000581c:	e5920010 	ldr	r0, [r2, #16]
}
40005820:	e12fff1e 	bx	lr

40005824 <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005824:	e3a01000 	mov	r1, #0
40005828:	e3411253 	movt	r1, #4691	; 0x1253
4000582c:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005830:	e3a03000 	mov	r3, #0
40005834:	e3413253 	movt	r3, #4691	; 0x1253
40005838:	e3120001 	tst	r2, #1
4000583c:	1afffffa 	bne	4000582c <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
40005840:	e3092858 	movw	r2, #39000	; 0x9858
40005844:	e3081b78 	movw	r1, #35704	; 0x8b78
40005848:	e3442001 	movt	r2, #16385	; 0x4001
4000584c:	e3441001 	movt	r1, #16385	; 0x4001
40005850:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005854:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005858:	e1a00800 	lsl	r0, r0, #16
4000585c:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005860:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
40005864:	e5912000 	ldr	r2, [r1]
40005868:	e3083b78 	movw	r3, #35704	; 0x8b78
4000586c:	e3443001 	movt	r3, #16385	; 0x4001
40005870:	e3520000 	cmp	r2, #0
40005874:	0afffffa 	beq	40005864 <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40005878:	e3a02000 	mov	r2, #0
4000587c:	e5832000 	str	r2, [r3]
40005880:	e12fff1e 	bx	lr

40005884 <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005884:	e3a01000 	mov	r1, #0
40005888:	e3411253 	movt	r1, #4691	; 0x1253
4000588c:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005890:	e3a03000 	mov	r3, #0
40005894:	e3413253 	movt	r3, #4691	; 0x1253
40005898:	e3120001 	tst	r2, #1
4000589c:	1afffffa 	bne	4000588c <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
400058a0:	e3091858 	movw	r1, #39000	; 0x9858
400058a4:	e3082b78 	movw	r2, #35704	; 0x8b78
400058a8:	e3441001 	movt	r1, #16385	; 0x4001
400058ac:	e3442001 	movt	r2, #16385	; 0x4001
400058b0:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400058b4:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400058b8:	e1a00800 	lsl	r0, r0, #16
400058bc:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400058c0:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400058c4:	e5921000 	ldr	r1, [r2]
400058c8:	e3083b78 	movw	r3, #35704	; 0x8b78
400058cc:	e3443001 	movt	r3, #16385	; 0x4001
400058d0:	e3510000 	cmp	r1, #0
400058d4:	0afffffa 	beq	400058c4 <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400058d8:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400058dc:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400058e0:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400058e4:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400058e8:	e5901024 	ldr	r1, [r0, #36]	; 0x24
400058ec:	e3a03000 	mov	r3, #0
400058f0:	e3413253 	movt	r3, #4691	; 0x1253
400058f4:	e3110001 	tst	r1, #1
400058f8:	1afffffa 	bne	400058e8 <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
400058fc:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005900:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40005904:	e34010ff 	movt	r1, #255	; 0xff
40005908:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000590c:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
40005910:	e5921000 	ldr	r1, [r2]
40005914:	e3083b78 	movw	r3, #35704	; 0x8b78
40005918:	e3443001 	movt	r3, #16385	; 0x4001
4000591c:	e3510000 	cmp	r1, #0
40005920:	0afffffa 	beq	40005910 <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40005924:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005928:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
4000592c:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005930:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40005934:	e5920010 	ldr	r0, [r2, #16]
}
40005938:	e1a00fa0 	lsr	r0, r0, #31
4000593c:	e12fff1e 	bx	lr

40005940 <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005940:	e3a01000 	mov	r1, #0
40005944:	e3411253 	movt	r1, #4691	; 0x1253
40005948:	e5913024 	ldr	r3, [r1, #36]	; 0x24
4000594c:	e3a02000 	mov	r2, #0
40005950:	e3412253 	movt	r2, #4691	; 0x1253
40005954:	e2133001 	ands	r3, r3, #1
40005958:	1afffffa 	bne	40005948 <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
4000595c:	e3081b78 	movw	r1, #35704	; 0x8b78
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005960:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005964:	e3441001 	movt	r1, #16385	; 0x4001
40005968:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
4000596c:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005970:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40005974:	e5912000 	ldr	r2, [r1]
40005978:	e3083b78 	movw	r3, #35704	; 0x8b78
4000597c:	e3443001 	movt	r3, #16385	; 0x4001
40005980:	e3520000 	cmp	r2, #0
40005984:	0afffffa 	beq	40005974 <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005988:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000598c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005990:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005994:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005998:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000599c:	e6ff3073 	uxth	r3, r3
400059a0:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
400059a4:	e12fff1e 	bx	lr

400059a8 <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400059a8:	e3a01000 	mov	r1, #0
400059ac:	e3411253 	movt	r1, #4691	; 0x1253
400059b0:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400059b4:	e3a02000 	mov	r2, #0
400059b8:	e3412253 	movt	r2, #4691	; 0x1253
400059bc:	e2133001 	ands	r3, r3, #1
400059c0:	1afffffa 	bne	400059b0 <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
400059c4:	e3081b78 	movw	r1, #35704	; 0x8b78
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400059c8:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
400059cc:	e3441001 	movt	r1, #16385	; 0x4001
400059d0:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
400059d4:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400059d8:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400059dc:	e5912000 	ldr	r2, [r1]
400059e0:	e3083b78 	movw	r3, #35704	; 0x8b78
400059e4:	e3443001 	movt	r3, #16385	; 0x4001
400059e8:	e3520000 	cmp	r2, #0
400059ec:	0afffffa 	beq	400059dc <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400059f0:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400059f4:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400059f8:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400059fc:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a00:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005a04:	e6ff3073 	uxth	r3, r3
40005a08:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40005a0c:	e5920010 	ldr	r0, [r2, #16]
}
40005a10:	e12fff1e 	bx	lr

40005a14 <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40005a14:	e3a01000 	mov	r1, #0
40005a18:	e3411253 	movt	r1, #4691	; 0x1253
40005a1c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005a20:	e3a02000 	mov	r2, #0
40005a24:	e3412253 	movt	r2, #4691	; 0x1253
40005a28:	e2133003 	ands	r3, r3, #3
40005a2c:	1afffffa 	bne	40005a1c <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
40005a30:	e3081b78 	movw	r1, #35704	; 0x8b78

	if (en)
40005a34:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40005a38:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40005a3c:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40005a40:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005a44:	13093858 	movwne	r3, #39000	; 0x9858
40005a48:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005a4c:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005a50:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
40005a54:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005a58:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005a5c:	11a03803 	lslne	r3, r3, #16
40005a60:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40005a64:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40005a68:	e5912000 	ldr	r2, [r1]
40005a6c:	e3083b78 	movw	r3, #35704	; 0x8b78
40005a70:	e3443001 	movt	r3, #16385	; 0x4001
40005a74:	e3520000 	cmp	r2, #0
40005a78:	0afffffa 	beq	40005a68 <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a7c:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005a80:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a84:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005a88:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a8c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005a90:	e6ff3073 	uxth	r3, r3
40005a94:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005a98:	e12fff1e 	bx	lr

40005a9c <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005a9c:	e3a01000 	mov	r1, #0
40005aa0:	e3411253 	movt	r1, #4691	; 0x1253
40005aa4:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005aa8:	e3a03000 	mov	r3, #0
40005aac:	e3413253 	movt	r3, #4691	; 0x1253
40005ab0:	e3120001 	tst	r2, #1
40005ab4:	1afffffa 	bne	40005aa4 <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40005ab8:	e3091858 	movw	r1, #39000	; 0x9858
40005abc:	e3082b78 	movw	r2, #35704	; 0x8b78
40005ac0:	e3441001 	movt	r1, #16385	; 0x4001
40005ac4:	e3442001 	movt	r2, #16385	; 0x4001
40005ac8:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005acc:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005ad0:	e1a00800 	lsl	r0, r0, #16
40005ad4:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005ad8:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40005adc:	e5921000 	ldr	r1, [r2]
40005ae0:	e3083b78 	movw	r3, #35704	; 0x8b78
40005ae4:	e3443001 	movt	r3, #16385	; 0x4001
40005ae8:	e3510000 	cmp	r1, #0
40005aec:	0afffffa 	beq	40005adc <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005af0:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005af4:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005af8:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005afc:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005b00:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40005b04:	e3a01000 	mov	r1, #0
40005b08:	e3411253 	movt	r1, #4691	; 0x1253
40005b0c:	e2133001 	ands	r3, r3, #1
40005b10:	1afffffa 	bne	40005b00 <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40005b14:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005b18:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005b1c:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40005b20:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005b24:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005b28:	e5921000 	ldr	r1, [r2]
40005b2c:	e3083b78 	movw	r3, #35704	; 0x8b78
40005b30:	e3443001 	movt	r3, #16385	; 0x4001
40005b34:	e3510000 	cmp	r1, #0
40005b38:	0afffffa 	beq	40005b28 <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005b3c:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005b40:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005b44:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005b48:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005b4c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005b50:	e6ff3073 	uxth	r3, r3
40005b54:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005b58:	e12fff1e 	bx	lr

40005b5c <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005b5c:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
40005b60:	e1a0c00d 	mov	ip, sp
40005b64:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40005b68:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005b6c:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005b70:	1a000014 	bne	40005bc8 <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40005b74:	e3413253 	movt	r3, #4691	; 0x1253
40005b78:	e30f5ffc 	movw	r5, #65532	; 0xfffc
40005b7c:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40005b80:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40005b84:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40005b88:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005b8c:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40005b90:	e0065005 	and	r5, r6, r5
40005b94:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40005b98:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
40005b9c:	e0054004 	and	r4, r5, r4
40005ba0:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40005ba4:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
40005ba8:	e004c00c 	and	ip, r4, ip
40005bac:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005bb0:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
40005bb4:	e00c2002 	and	r2, ip, r2
40005bb8:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
40005bbc:	e24bd01c 	sub	sp, fp, #28
40005bc0:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40005bc4:	eafff407 	b	40002be8 <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40005bc8:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005bcc:	e3413253 	movt	r3, #4691	; 0x1253
40005bd0:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40005bd4:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005bd8:	e3822003 	orr	r2, r2, #3
40005bdc:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
40005be0:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40005be4:	e3822003 	orr	r2, r2, #3
40005be8:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
40005bec:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
40005bf0:	e38220f0 	orr	r2, r2, #240	; 0xf0
40005bf4:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
40005bf8:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40005bfc:	e38220f0 	orr	r2, r2, #240	; 0xf0
40005c00:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
40005c04:	ebfff44e 	bl	40002d44 <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
40005c08:	e3a00000 	mov	r0, #0
40005c0c:	e3a0106b 	mov	r1, #107	; 0x6b
40005c10:	e1a02000 	mov	r2, r0
40005c14:	ebfff406 	bl	40002c34 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
40005c18:	e3a00000 	mov	r0, #0
40005c1c:	e3a0106b 	mov	r1, #107	; 0x6b
40005c20:	ebfff3dd 	bl	40002b9c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
40005c24:	e3a00000 	mov	r0, #0
40005c28:	e3a0106b 	mov	r1, #107	; 0x6b
40005c2c:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
40005c30:	e24bd01c 	sub	sp, fp, #28
40005c34:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
40005c38:	eafff41e 	b	40002cb8 <GIC_Set_Processor_Target>

40005c3c <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
40005c3c:	e3a03000 	mov	r3, #0
40005c40:	e3413253 	movt	r3, #4691	; 0x1253
40005c44:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
40005c48:	e7e22c52 	ubfx	r2, r2, #24, #3
40005c4c:	e2422001 	sub	r2, r2, #1
40005c50:	e3520006 	cmp	r2, #6
40005c54:	8a000007 	bhi	40005c78 <SDHC_BusPower_Control+0x3c>
40005c58:	e3a01001 	mov	r1, #1
40005c5c:	e1a02211 	lsl	r2, r1, r2
40005c60:	e3120055 	tst	r2, #85	; 0x55
40005c64:	1a000009 	bne	40005c90 <SDHC_BusPower_Control+0x54>
40005c68:	e3120022 	tst	r2, #34	; 0x22
40005c6c:	1a000010 	bne	40005cb4 <SDHC_BusPower_Control+0x78>
40005c70:	e3120008 	tst	r2, #8
40005c74:	1a000009 	bne	40005ca0 <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
40005c78:	e3a03000 	mov	r3, #0
40005c7c:	e3413253 	movt	r3, #4691	; 0x1253
40005c80:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005c84:	e3822001 	orr	r2, r2, #1
40005c88:	e5c32029 	strb	r2, [r3, #41]	; 0x29
40005c8c:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
40005c90:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005c94:	e382200e 	orr	r2, r2, #14
40005c98:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005c9c:	eafffff5 	b	40005c78 <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
40005ca0:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005ca4:	e20220f1 	and	r2, r2, #241	; 0xf1
40005ca8:	e382200a 	orr	r2, r2, #10
40005cac:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005cb0:	eafffff0 	b	40005c78 <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
40005cb4:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005cb8:	e20220f1 	and	r2, r2, #241	; 0xf1
40005cbc:	e382200c 	orr	r2, r2, #12
40005cc0:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005cc4:	eaffffeb 	b	40005c78 <SDHC_BusPower_Control+0x3c>

40005cc8 <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005cc8:	e3a01000 	mov	r1, #0
40005ccc:	e3411253 	movt	r1, #4691	; 0x1253
40005cd0:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005cd4:	e3a03000 	mov	r3, #0
40005cd8:	e3413253 	movt	r3, #4691	; 0x1253
40005cdc:	e3120001 	tst	r2, #1
40005ce0:	1afffffa 	bne	40005cd0 <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40005ce4:	e3091858 	movw	r1, #39000	; 0x9858
40005ce8:	e3082b78 	movw	r2, #35704	; 0x8b78
40005cec:	e3441001 	movt	r1, #16385	; 0x4001
40005cf0:	e3442001 	movt	r2, #16385	; 0x4001
40005cf4:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005cf8:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005cfc:	e1a00800 	lsl	r0, r0, #16
40005d00:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005d04:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40005d08:	e5921000 	ldr	r1, [r2]
40005d0c:	e3083b78 	movw	r3, #35704	; 0x8b78
40005d10:	e3443001 	movt	r3, #16385	; 0x4001
40005d14:	e3510000 	cmp	r1, #0
40005d18:	0afffffa 	beq	40005d08 <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005d1c:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d20:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005d24:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d28:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005d2c:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40005d30:	e3a01000 	mov	r1, #0
40005d34:	e3411253 	movt	r1, #4691	; 0x1253
40005d38:	e2133001 	ands	r3, r3, #1
40005d3c:	1afffffa 	bne	40005d2c <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40005d40:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005d44:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005d48:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40005d4c:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005d50:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005d54:	e5921000 	ldr	r1, [r2]
40005d58:	e3083b78 	movw	r3, #35704	; 0x8b78
40005d5c:	e3443001 	movt	r3, #16385	; 0x4001
40005d60:	e3510000 	cmp	r1, #0
40005d64:	0afffffa 	beq	40005d54 <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d68:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d6c:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d70:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d74:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d78:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005d7c:	e6ff3073 	uxth	r3, r3
40005d80:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40005d84:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
40005d88:	e3833002 	orr	r3, r3, #2
40005d8c:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40005d90:	e12fff1e 	bx	lr

40005d94 <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005d94:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40005d98:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005d9c:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40005da0:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005da4:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005da8:	e6ff2071 	uxth	r2, r1
40005dac:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005db0:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40005db4:	e3a02000 	mov	r2, #0
40005db8:	e3412253 	movt	r2, #4691	; 0x1253
40005dbc:	e21cc002 	ands	ip, ip, #2
40005dc0:	1afffffa 	bne	40005db0 <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005dc4:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40005dc8:	e3084b78 	movw	r4, #35704	; 0x8b78

	if (n == 1)
40005dcc:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40005dd0:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005dd4:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40005dd8:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005ddc:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40005de0:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40005de4:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005de8:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40005dec:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005df0:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40005df4:	e5942000 	ldr	r2, [r4]
40005df8:	e3080b78 	movw	r0, #35704	; 0x8b78
40005dfc:	e3440001 	movt	r0, #16385	; 0x4001
40005e00:	e3520000 	cmp	r2, #0
40005e04:	0afffffa 	beq	40005df4 <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005e08:	e3a02000 	mov	r2, #0

	while (n--)
40005e0c:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005e10:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005e14:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005e18:	e5806000 	str	r6, [r0]
40005e1c:	e3085b6c 	movw	r5, #35692	; 0x8b6c
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005e20:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40005e24:	e1a00002 	mov	r0, r2
40005e28:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005e2c:	e6ffc07c 	uxth	ip, ip
40005e30:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40005e34:	3a00000f 	bcc	40005e78 <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
40005e38:	e5954000 	ldr	r4, [r5]
40005e3c:	e308cb6c 	movw	ip, #35692	; 0x8b6c
40005e40:	e344c001 	movt	ip, #16385	; 0x4001
40005e44:	e3540000 	cmp	r4, #0
40005e48:	0afffffa 	beq	40005e38 <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
40005e4c:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40005e50:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40005e54:	e31c0b02 	tst	ip, #2048	; 0x800
40005e58:	0afffffc 	beq	40005e50 <SD_Read_Sector+0xbc>
40005e5c:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
40005e60:	e5902020 	ldr	r2, [r0, #32]
40005e64:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005e68:	e153000c 	cmp	r3, ip
40005e6c:	1afffffb 	bne	40005e60 <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40005e70:	e2511001 	subs	r1, r1, #1
40005e74:	2affffef 	bcs	40005e38 <SD_Read_Sector+0xa4>
40005e78:	e3081b74 	movw	r1, #35700	; 0x8b74
40005e7c:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
40005e80:	e5912000 	ldr	r2, [r1]
40005e84:	e3083b74 	movw	r3, #35700	; 0x8b74
40005e88:	e3443001 	movt	r3, #16385	; 0x4001
40005e8c:	e3520000 	cmp	r2, #0
40005e90:	0afffffa 	beq	40005e80 <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
40005e94:	e3a02000 	mov	r2, #0
40005e98:	e5832000 	str	r2, [r3]
}
40005e9c:	e8bd0070 	pop	{r4, r5, r6}
40005ea0:	e12fff1e 	bx	lr

40005ea4 <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005ea4:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40005ea8:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005eac:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40005eb0:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005eb4:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005eb8:	e6ff2071 	uxth	r2, r1
40005ebc:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005ec0:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40005ec4:	e3a02000 	mov	r2, #0
40005ec8:	e3412253 	movt	r2, #4691	; 0x1253
40005ecc:	e21cc002 	ands	ip, ip, #2
40005ed0:	1afffffa 	bne	40005ec0 <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005ed4:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40005ed8:	e3084b78 	movw	r4, #35704	; 0x8b78

	if (n == 0)
40005edc:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40005ee0:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005ee4:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40005ee8:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005eec:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40005ef0:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40005ef4:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005ef8:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40005efc:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005f00:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40005f04:	e5942000 	ldr	r2, [r4]
40005f08:	e3080b78 	movw	r0, #35704	; 0x8b78
40005f0c:	e3440001 	movt	r0, #16385	; 0x4001
40005f10:	e3520000 	cmp	r2, #0
40005f14:	0afffffa 	beq	40005f04 <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f18:	e3a02000 	mov	r2, #0

	while (n--)
40005f1c:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005f20:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f24:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005f28:	e5806000 	str	r6, [r0]
40005f2c:	e3085b70 	movw	r5, #35696	; 0x8b70
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f30:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40005f34:	e1a00002 	mov	r0, r2
40005f38:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f3c:	e6ffc07c 	uxth	ip, ip
40005f40:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40005f44:	3a00000f 	bcc	40005f88 <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
40005f48:	e5954000 	ldr	r4, [r5]
40005f4c:	e308cb70 	movw	ip, #35696	; 0x8b70
40005f50:	e344c001 	movt	ip, #16385	; 0x4001
40005f54:	e3540000 	cmp	r4, #0
40005f58:	0afffffa 	beq	40005f48 <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
40005f5c:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40005f60:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40005f64:	e31c0b01 	tst	ip, #1024	; 0x400
40005f68:	0afffffc 	beq	40005f60 <SD_Write_Sector+0xbc>
40005f6c:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
40005f70:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005f74:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
40005f78:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005f7c:	1afffffb 	bne	40005f70 <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40005f80:	e2511001 	subs	r1, r1, #1
40005f84:	2affffef 	bcs	40005f48 <SD_Write_Sector+0xa4>
40005f88:	e3081b74 	movw	r1, #35700	; 0x8b74
40005f8c:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
40005f90:	e5912000 	ldr	r2, [r1]
40005f94:	e3083b74 	movw	r3, #35700	; 0x8b74
40005f98:	e3443001 	movt	r3, #16385	; 0x4001
40005f9c:	e3520000 	cmp	r2, #0
40005fa0:	0afffffa 	beq	40005f90 <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005fa4:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40005fa8:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005fac:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40005fb0:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005fb4:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005fb8:	e6ff3073 	uxth	r3, r3
40005fbc:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
40005fc0:	e8bd0070 	pop	{r4, r5, r6}
40005fc4:	e12fff1e 	bx	lr

40005fc8 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005fc8:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40005fcc:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005fd0:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40005fd4:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005fd8:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40005fdc:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005fe0:	e3c000ff 	bic	r0, r0, #255	; 0xff
40005fe4:	e380007c 	orr	r0, r0, #124	; 0x7c
40005fe8:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
40005fec:	e5930004 	ldr	r0, [r3, #4]
40005ff0:	e3c0000f 	bic	r0, r0, #15
40005ff4:	e3800004 	orr	r0, r0, #4
40005ff8:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
40005ffc:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
40006000:	e5932008 	ldr	r2, [r3, #8]
40006004:	e3c2201f 	bic	r2, r2, #31
40006008:	e3822002 	orr	r2, r2, #2
4000600c:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
40006010:	e5932008 	ldr	r2, [r3, #8]
40006014:	e3c2201f 	bic	r2, r2, #31
40006018:	e3822001 	orr	r2, r2, #1
4000601c:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40006020:	e5912044 	ldr	r2, [r1, #68]	; 0x44
40006024:	e3a03000 	mov	r3, #0
40006028:	e341339d 	movt	r3, #5021	; 0x139d
4000602c:	e3120020 	tst	r2, #32
40006030:	0afffffa 	beq	40006020 <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
40006034:	e3a02020 	mov	r2, #32
40006038:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
4000603c:	e5932008 	ldr	r2, [r3, #8]
40006040:	e3c2201f 	bic	r2, r2, #31
40006044:	e5832008 	str	r2, [r3, #8]
40006048:	e12fff1e 	bx	lr

4000604c <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
4000604c:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
40006050:	e1a0c00d 	mov	ip, sp
40006054:	e92dd800 	push	{fp, ip, lr, pc}
40006058:	e24cb004 	sub	fp, ip, #4
	if(en)
4000605c:	1a000003 	bne	40006070 <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40006060:	e3a01045 	mov	r1, #69	; 0x45
	}
}
40006064:	e24bd00c 	sub	sp, fp, #12
40006068:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
4000606c:	eafff2dd 	b	40002be8 <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40006070:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40006074:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40006078:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
4000607c:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40006080:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
40006084:	e3a00000 	mov	r0, #0
40006088:	e1a02000 	mov	r2, r0
4000608c:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40006090:	e3cee0ff 	bic	lr, lr, #255	; 0xff
40006094:	e38ee07c 	orr	lr, lr, #124	; 0x7c
40006098:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
4000609c:	e593e004 	ldr	lr, [r3, #4]
400060a0:	e3cee00f 	bic	lr, lr, #15
400060a4:	e38ee004 	orr	lr, lr, #4
400060a8:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
400060ac:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
400060b0:	e593c044 	ldr	ip, [r3, #68]	; 0x44
400060b4:	e38cc001 	orr	ip, ip, #1
400060b8:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
400060bc:	e593c008 	ldr	ip, [r3, #8]
400060c0:	e3ccc01f 	bic	ip, ip, #31
400060c4:	e38cc00a 	orr	ip, ip, #10
400060c8:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
400060cc:	e593c008 	ldr	ip, [r3, #8]
400060d0:	e3ccc01f 	bic	ip, ip, #31
400060d4:	e38cc009 	orr	ip, ip, #9
400060d8:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
400060dc:	ebfff2d4 	bl	40002c34 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
400060e0:	e3a00000 	mov	r0, #0
400060e4:	e3a01045 	mov	r1, #69	; 0x45
400060e8:	ebfff2ab 	bl	40002b9c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
400060ec:	e3a00000 	mov	r0, #0
400060f0:	e3a01045 	mov	r1, #69	; 0x45
400060f4:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
400060f8:	e24bd00c 	sub	sp, fp, #12
400060fc:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
40006100:	eafff2ec 	b	40002cb8 <GIC_Set_Processor_Target>
40006104:	00000000 	andeq	r0, r0, r0

40006108 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006108:	e1a00200 	lsl	r0, r0, #4
4000610c:	eddf3b2f 	vldr	d19, [pc, #188]	; 400061d0 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40006110:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006114:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40006118:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
4000611c:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006120:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40006124:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006128:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
4000612c:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006130:	eef82be6 	vcvt.f64.s32	d18, s13
40006134:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40006138:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
4000613c:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40006140:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40006144:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40006148:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
4000614c:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40006150:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
40006154:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
40006158:	e5925250 	ldr	r5, [r2, #592]	; 0x250
4000615c:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40006160:	e3855060 	orr	r5, r5, #96	; 0x60
40006164:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
40006168:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
4000616c:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40006170:	e3855070 	orr	r5, r5, #112	; 0x70
40006174:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40006178:	e59c2000 	ldr	r2, [ip]
4000617c:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40006180:	e3822822 	orr	r2, r2, #2228224	; 0x220000
40006184:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006188:	ee377b61 	vsub.f64	d7, d7, d17
4000618c:	eefc6bc7 	vcvt.u32.f64	s13, d7
40006190:	edcd6a01 	vstr	s13, [sp, #4]
40006194:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40006198:	e59d2004 	ldr	r2, [sp, #4]
4000619c:	ee062a90 	vmov	s13, r2
400061a0:	eef81b66 	vcvt.f64.u32	d17, s13
400061a4:	ee377b61 	vsub.f64	d7, d7, d17
400061a8:	ee277b20 	vmul.f64	d7, d7, d16
400061ac:	eebc7bc7 	vcvt.u32.f64	s14, d7
400061b0:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
400061b4:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
400061b8:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
400061bc:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
400061c0:	e583100c 	str	r1, [r3, #12]
}
400061c4:	e28dd008 	add	sp, sp, #8
400061c8:	e8bd0030 	pop	{r4, r5}
400061cc:	e12fff1e 	bx	lr
400061d0:	00000000 	andeq	r0, r0, r0
400061d4:	4197d784 	orrsmi	sp, r7, r4, lsl #15

400061d8 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400061d8:	e350000a 	cmp	r0, #10
400061dc:	0a000008 	beq	40006204 <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400061e0:	e3a01000 	mov	r1, #0
400061e4:	e3411381 	movt	r1, #4993	; 0x1381
400061e8:	e5912010 	ldr	r2, [r1, #16]
400061ec:	e3a03000 	mov	r3, #0
400061f0:	e3413381 	movt	r3, #4993	; 0x1381
400061f4:	e3120002 	tst	r2, #2
400061f8:	0afffffa 	beq	400061e8 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
400061fc:	e5830020 	str	r0, [r3, #32]
40006200:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006204:	e3a01000 	mov	r1, #0
40006208:	e3411381 	movt	r1, #4993	; 0x1381
4000620c:	e5912010 	ldr	r2, [r1, #16]
40006210:	e3a03000 	mov	r3, #0
40006214:	e3413381 	movt	r3, #4993	; 0x1381
40006218:	e3120002 	tst	r2, #2
4000621c:	0afffffa 	beq	4000620c <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
40006220:	e3a0200d 	mov	r2, #13
40006224:	e5832020 	str	r2, [r3, #32]
40006228:	eaffffec 	b	400061e0 <Uart1_Send_Byte+0x8>

4000622c <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
4000622c:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
40006230:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
40006234:	e35c0000 	cmp	ip, #0
40006238:	0a00000d 	beq	40006274 <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000623c:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
40006240:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006244:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006248:	e35c000a 	cmp	ip, #10
4000624c:	0a00000a 	beq	4000627c <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006250:	e5912010 	ldr	r2, [r1, #16]
40006254:	e3a03000 	mov	r3, #0
40006258:	e3413381 	movt	r3, #4993	; 0x1381
4000625c:	e3120002 	tst	r2, #2
40006260:	0afffffa 	beq	40006250 <Uart1_Send_String+0x24>
	rUTXH1 = data;
40006264:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40006268:	e5f0c001 	ldrb	ip, [r0, #1]!
4000626c:	e35c0000 	cmp	ip, #0
40006270:	1afffff4 	bne	40006248 <Uart1_Send_String+0x1c>
}
40006274:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40006278:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000627c:	e5912010 	ldr	r2, [r1, #16]
40006280:	e3a03000 	mov	r3, #0
40006284:	e3413381 	movt	r3, #4993	; 0x1381
40006288:	e3120002 	tst	r2, #2
4000628c:	0afffffa 	beq	4000627c <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
40006290:	e5834020 	str	r4, [r3, #32]
40006294:	eaffffed 	b	40006250 <Uart1_Send_String+0x24>

40006298 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
40006298:	e1a0c00d 	mov	ip, sp
4000629c:	e92d000f 	push	{r0, r1, r2, r3}
400062a0:	e92dd810 	push	{r4, fp, ip, lr, pc}
400062a4:	e24cb014 	sub	fp, ip, #20
400062a8:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400062ac:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
400062b0:	e1a02003 	mov	r2, r3
400062b4:	e24b0f45 	sub	r0, fp, #276	; 0x114
400062b8:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400062bc:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
400062c0:	eb000597 	bl	40007924 <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400062c4:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
400062c8:	e3500000 	cmp	r0, #0
400062cc:	0a00000e 	beq	4000630c <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400062d0:	e3a01000 	mov	r1, #0
400062d4:	e24bcf45 	sub	ip, fp, #276	; 0x114
400062d8:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
400062dc:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400062e0:	e350000a 	cmp	r0, #10
400062e4:	0a00000a 	beq	40006314 <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400062e8:	e5912010 	ldr	r2, [r1, #16]
400062ec:	e3a03000 	mov	r3, #0
400062f0:	e3413381 	movt	r3, #4993	; 0x1381
400062f4:	e3120002 	tst	r2, #2
400062f8:	0afffffa 	beq	400062e8 <Uart1_Printf+0x50>
	rUTXH1 = data;
400062fc:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40006300:	e5fc0001 	ldrb	r0, [ip, #1]!
40006304:	e3500000 	cmp	r0, #0
40006308:	1afffff4 	bne	400062e0 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
4000630c:	e24bd010 	sub	sp, fp, #16
40006310:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006314:	e5912010 	ldr	r2, [r1, #16]
40006318:	e3a03000 	mov	r3, #0
4000631c:	e3413381 	movt	r3, #4993	; 0x1381
40006320:	e3120002 	tst	r2, #2
40006324:	0afffffa 	beq	40006314 <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
40006328:	e5834020 	str	r4, [r3, #32]
4000632c:	eaffffed 	b	400062e8 <Uart1_Printf+0x50>

40006330 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006330:	e3a01000 	mov	r1, #0
40006334:	e3411381 	movt	r1, #4993	; 0x1381
40006338:	e5912010 	ldr	r2, [r1, #16]
4000633c:	e3a03000 	mov	r3, #0
40006340:	e3413381 	movt	r3, #4993	; 0x1381
40006344:	e3120001 	tst	r2, #1
40006348:	0afffffa 	beq	40006338 <Uart1_Get_Char+0x8>
	return rURXH1;
4000634c:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
40006350:	e6ef0070 	uxtb	r0, r0
40006354:	e12fff1e 	bx	lr

40006358 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
40006358:	e3a03000 	mov	r3, #0
4000635c:	e3413381 	movt	r3, #4993	; 0x1381
40006360:	e5930010 	ldr	r0, [r3, #16]
40006364:	e2100001 	ands	r0, r0, #1
	return rURXH1;
40006368:	15930024 	ldrne	r0, [r3, #36]	; 0x24
4000636c:	16ef0070 	uxtbne	r0, r0
}
40006370:	e12fff1e 	bx	lr

40006374 <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40006374:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
40006378:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
4000637c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40006380:	e3a04000 	mov	r4, #0
40006384:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40006388:	e24cb004 	sub	fp, ip, #4
4000638c:	e1a06000 	mov	r6, r0
40006390:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40006394:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
40006398:	e3a00000 	mov	r0, #0
4000639c:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
400063a0:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
400063a4:	e18cc003 	orr	ip, ip, r3
400063a8:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
400063ac:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
400063b0:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
400063b4:	ebfff262 	bl	40002d44 <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400063b8:	e5942038 	ldr	r2, [r4, #56]	; 0x38
400063bc:	e3550000 	cmp	r5, #0
400063c0:	13a03008 	movne	r3, #8
400063c4:	03a0300c 	moveq	r3, #12
400063c8:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
400063cc:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400063d0:	e3c2200f 	bic	r2, r2, #15
400063d4:	03a07002 	moveq	r7, #2
400063d8:	13a07000 	movne	r7, #0
400063dc:	e3560000 	cmp	r6, #0
400063e0:	11a06002 	movne	r6, r2
400063e4:	03826001 	orreq	r6, r2, #1
400063e8:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
400063ec:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400063f0:	e1867007 	orr	r7, r6, r7
400063f4:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
400063f8:	1a000003 	bne	4000640c <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
400063fc:	e3a01055 	mov	r1, #85	; 0x55
	}
}
40006400:	e24bd01c 	sub	sp, fp, #28
40006404:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40006408:	eafff1f6 	b	40002be8 <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
4000640c:	e3a00000 	mov	r0, #0
40006410:	e3a01055 	mov	r1, #85	; 0x55
40006414:	e1a02000 	mov	r2, r0
40006418:	ebfff205 	bl	40002c34 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
4000641c:	e3a00000 	mov	r0, #0
40006420:	e3a01055 	mov	r1, #85	; 0x55
40006424:	ebfff1dc 	bl	40002b9c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
40006428:	e3a00000 	mov	r0, #0
4000642c:	e3a01055 	mov	r1, #85	; 0x55
40006430:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
40006434:	e24bd01c 	sub	sp, fp, #28
40006438:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
4000643c:	eafff21d 	b	40002cb8 <GIC_Set_Processor_Target>

40006440 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40006440:	e1a0c00d 	mov	ip, sp
40006444:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006448:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
4000644c:	e24cb004 	sub	fp, ip, #4
40006450:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40006454:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006458:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
4000645c:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006460:	e5942010 	ldr	r2, [r4, #16]
40006464:	e3a03000 	mov	r3, #0
40006468:	e3413381 	movt	r3, #4993	; 0x1381
4000646c:	e3120001 	tst	r2, #1
40006470:	0afffffa 	beq	40006460 <Uart1_GetString+0x20>
	return rURXH1;
40006474:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40006478:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
4000647c:	e351000d 	cmp	r1, #13
40006480:	0a00001a 	beq	400064f0 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
40006484:	e3510008 	cmp	r1, #8
40006488:	0a000011 	beq	400064d4 <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
4000648c:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40006490:	e5c51000 	strb	r1, [r5]
40006494:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006498:	0a000006 	beq	400064b8 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000649c:	e5942010 	ldr	r2, [r4, #16]
400064a0:	e3a03000 	mov	r3, #0
400064a4:	e3413381 	movt	r3, #4993	; 0x1381
400064a8:	e3120002 	tst	r2, #2
400064ac:	0afffffa 	beq	4000649c <Uart1_GetString+0x5c>
	rUTXH1 = data;
400064b0:	e5831020 	str	r1, [r3, #32]
400064b4:	eaffffe9 	b	40006460 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400064b8:	e5942010 	ldr	r2, [r4, #16]
400064bc:	e3a03000 	mov	r3, #0
400064c0:	e3413381 	movt	r3, #4993	; 0x1381
400064c4:	e3120002 	tst	r2, #2
400064c8:	0afffffa 	beq	400064b8 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
400064cc:	e5837020 	str	r7, [r3, #32]
400064d0:	eafffff1 	b	4000649c <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400064d4:	e1560005 	cmp	r6, r5
400064d8:	aaffffe0 	bge	40006460 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
400064dc:	e3070f50 	movw	r0, #32592	; 0x7f50
                string--;
400064e0:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400064e4:	e3440001 	movt	r0, #16385	; 0x4001
400064e8:	ebffff6a 	bl	40006298 <Uart1_Printf>
400064ec:	eaffffdb 	b	40006460 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400064f0:	e3a02000 	mov	r2, #0
400064f4:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400064f8:	e5931010 	ldr	r1, [r3, #16]
400064fc:	e3a02000 	mov	r2, #0
40006500:	e3412381 	movt	r2, #4993	; 0x1381
40006504:	e3110002 	tst	r1, #2
40006508:	0afffffa 	beq	400064f8 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000650c:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40006510:	e3a0300d 	mov	r3, #13
40006514:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006518:	e5912010 	ldr	r2, [r1, #16]
4000651c:	e3a03000 	mov	r3, #0
40006520:	e3413381 	movt	r3, #4993	; 0x1381
40006524:	e3120002 	tst	r2, #2
40006528:	0afffffa 	beq	40006518 <Uart1_GetString+0xd8>
	rUTXH1 = data;
4000652c:	e3a0200a 	mov	r2, #10
40006530:	e5832020 	str	r2, [r3, #32]
40006534:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

40006538 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
40006538:	e1a0c00d 	mov	ip, sp
4000653c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40006540:	e24cb004 	sub	fp, ip, #4
40006544:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
40006548:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
4000654c:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
40006550:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006554:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40006558:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
4000655c:	e5942010 	ldr	r2, [r4, #16]
40006560:	e3a03000 	mov	r3, #0
40006564:	e3413381 	movt	r3, #4993	; 0x1381
40006568:	e3120001 	tst	r2, #1
4000656c:	0afffffa 	beq	4000655c <Uart1_GetIntNum+0x24>
	return rURXH1;
40006570:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40006574:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40006578:	e351000d 	cmp	r1, #13
4000657c:	0a00001a 	beq	400065ec <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40006580:	e3510008 	cmp	r1, #8
40006584:	0a000011 	beq	400065d0 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006588:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
4000658c:	e5c51000 	strb	r1, [r5]
40006590:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006594:	0a000006 	beq	400065b4 <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006598:	e5942010 	ldr	r2, [r4, #16]
4000659c:	e3a03000 	mov	r3, #0
400065a0:	e3413381 	movt	r3, #4993	; 0x1381
400065a4:	e3120002 	tst	r2, #2
400065a8:	0afffffa 	beq	40006598 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
400065ac:	e5831020 	str	r1, [r3, #32]
400065b0:	eaffffe9 	b	4000655c <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400065b4:	e5942010 	ldr	r2, [r4, #16]
400065b8:	e3a03000 	mov	r3, #0
400065bc:	e3413381 	movt	r3, #4993	; 0x1381
400065c0:	e3120002 	tst	r2, #2
400065c4:	0afffffa 	beq	400065b4 <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
400065c8:	e5837020 	str	r7, [r3, #32]
400065cc:	eafffff1 	b	40006598 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400065d0:	e1550006 	cmp	r5, r6
400065d4:	daffffe0 	ble	4000655c <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
400065d8:	e3070f50 	movw	r0, #32592	; 0x7f50
                string--;
400065dc:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400065e0:	e3440001 	movt	r0, #16385	; 0x4001
400065e4:	ebffff2b 	bl	40006298 <Uart1_Printf>
400065e8:	eaffffdb 	b	4000655c <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400065ec:	e3a02000 	mov	r2, #0
400065f0:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400065f4:	e5931010 	ldr	r1, [r3, #16]
400065f8:	e3a02000 	mov	r2, #0
400065fc:	e3412381 	movt	r2, #4993	; 0x1381
40006600:	e3110002 	tst	r1, #2
40006604:	0afffffa 	beq	400065f4 <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006608:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
4000660c:	e3a0300d 	mov	r3, #13
40006610:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006614:	e5912010 	ldr	r2, [r1, #16]
40006618:	e3a03000 	mov	r3, #0
4000661c:	e3413381 	movt	r3, #4993	; 0x1381
40006620:	e3120002 	tst	r2, #2
40006624:	0afffffa 	beq	40006614 <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
40006628:	e3a0200a 	mov	r2, #10
4000662c:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
40006630:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
40006634:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
40006638:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
4000663c:	03a04001 	moveq	r4, #1
        string++;
40006640:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
40006644:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40006648:	e3530030 	cmp	r3, #48	; 0x30
4000664c:	0a00002f 	beq	40006710 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
40006650:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
40006654:	e1a00006 	mov	r0, r6
40006658:	eb000407 	bl	4000767c <strlen>
4000665c:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
40006660:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
40006664:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
40006668:	ba00002f 	blt	4000672c <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
4000666c:	e7d63000 	ldrb	r3, [r6, r0]
40006670:	e20330df 	and	r3, r3, #223	; 0xdf
40006674:	e3530048 	cmp	r3, #72	; 0x48
40006678:	1a00001c 	bne	400066f0 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
4000667c:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40006680:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40006684:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40006688:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
4000668c:	0a000012 	beq	400066dc <Uart1_GetIntNum+0x1a4>
40006690:	e30822a0 	movw	r2, #33440	; 0x82a0
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40006694:	e3a03000 	mov	r3, #0
40006698:	e3442001 	movt	r2, #16385	; 0x4001
4000669c:	e1a0c003 	mov	ip, r3
400066a0:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400066a4:	e7d62003 	ldrb	r2, [r6, r3]
400066a8:	e0871002 	add	r1, r7, r2
400066ac:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400066b0:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400066b4:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400066b8:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400066bc:	0a000003 	beq	400066d0 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
400066c0:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
400066c4:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
400066c8:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
400066cc:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
400066d0:	e2833001 	add	r3, r3, #1
400066d4:	e1550003 	cmp	r5, r3
400066d8:	aafffff1 	bge	400066a4 <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
400066dc:	e3540000 	cmp	r4, #0
400066e0:	126c0000 	rsbne	r0, ip, #0
400066e4:	01a0000c 	moveq	r0, ip
    }
    return result;
}
400066e8:	e24bd01c 	sub	sp, fp, #28
400066ec:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
400066f0:	e357000a 	cmp	r7, #10
400066f4:	1affffe5 	bne	40006690 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
400066f8:	e1a00006 	mov	r0, r6
400066fc:	eb0001a8 	bl	40006da4 <atoi>
        result = minus ? (-1*result):result;
40006700:	e3540000 	cmp	r4, #0
40006704:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
40006708:	e24bd01c 	sub	sp, fp, #28
4000670c:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40006710:	e5d63001 	ldrb	r3, [r6, #1]
40006714:	e20330df 	and	r3, r3, #223	; 0xdf
40006718:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
4000671c:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40006720:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40006724:	0affffca 	beq	40006654 <Uart1_GetIntNum+0x11c>
40006728:	eaffffc8 	b	40006650 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
4000672c:	e3e00000 	mvn	r0, #0
40006730:	eaffffec 	b	400066e8 <Uart1_GetIntNum+0x1b0>
40006734:	e320f000 	nop	{0}

40006738 <Run_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Run_App
Run_App:

	push	{r4, lr}
40006738:	e92d4010 	push	{r4, lr}
	mrs		r4, cpsr
4000673c:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
40006740:	f102001f 	cps	#31
	mov 	sp, r1
40006744:	e1a0d001 	mov	sp, r1
	blx		r0
40006748:	e12fff30 	blx	r0
	msr		cpsr_cxsf, r4
4000674c:	e12ff004 	msr	CPSR_fsxc, r4
	pop		{r4, pc}
40006750:	e8bd8010 	pop	{r4, pc}

40006754 <Get_User_SP>:

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
40006754:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40006758:	f102001f 	cps	#31
	mov 	r0, sp
4000675c:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40006760:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
40006764:	e12fff1e 	bx	lr

40006768 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40006768:	e59f00e8 	ldr	r0, [pc, #232]	; 40006858 <call_isb+0x8>
	bx 		lr
4000676c:	e12fff1e 	bx	lr

40006770 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40006770:	e59f00e4 	ldr	r0, [pc, #228]	; 4000685c <call_isb+0xc>
	bx 		lr
40006774:	e12fff1e 	bx	lr

40006778 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
40006778:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
4000677c:	e12fff1e 	bx	lr

40006780 <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
40006780:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
40006784:	e12fff1e 	bx	lr

40006788 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
40006788:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
4000678c:	e12fff1e 	bx	lr

40006790 <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
40006790:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
40006794:	e12fff1e 	bx	lr

40006798 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
40006798:	e1a0000d 	mov	r0, sp
	bx 		lr
4000679c:	e12fff1e 	bx	lr

400067a0 <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
400067a0:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
400067a4:	e12fff1e 	bx	lr

400067a8 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
400067a8:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
400067ac:	e12fff1e 	bx	lr

400067b0 <Get_CPSR>:
@ unsigned int Get_CPSR(void);
@ CPSR 값을 리턴
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Get_CPSR
Get_CPSR:
	mrs		r0, cpsr
400067b0:	e10f0000 	mrs	r0, CPSR
	bx 		lr
400067b4:	e12fff1e 	bx	lr

400067b8 <Save_Context>:
	.extern Timer0_ISR_context_switch
	.global Save_Context
Save_Context:

	@IRQ mode의  백업
	push	{r0, r14}
400067b8:	e92d4001 	push	{r0, lr}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기, r13 : pcb의 시작 주소
	ldr		r14, =ptr_PCB_Current
400067bc:	e59fe09c 	ldr	lr, [pc, #156]	; 40006860 <call_isb+0x10>
	ldr		r14, [r14]
400067c0:	e59ee000 	ldr	lr, [lr]
	ldr 	r14, [r14, #0]
400067c4:	e59ee000 	ldr	lr, [lr]

	@r0-r14까지 백업하기
	add		r14, r14, #16
400067c8:	e28ee010 	add	lr, lr, #16
	stmia	r14, {r0-r14}^ @user/sys 모드의 register 복원, stmeqia를 안했다
400067cc:	e8ce7fff 	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	sub		r14, r14, #16
400067d0:	e24ee010 	sub	lr, lr, #16

	mov		r1, r14 //pcb node의 주소를 r1으로 변경, 이제 r1을 마음것 사용해도 됨
400067d4:	e1a0100e 	mov	r1, lr

	@IRQ mode의  복원
	pop		{r0, r14} //이제 r14는 복귀할 주소 가르킴
400067d8:	e8bd4001 	pop	{r0, lr}

	@현재까지 실행되던 app에서 다음 실행할 명령어의 주소를 pc에 저장
	sub		r0, r14, #4
400067dc:	e24e0004 	sub	r0, lr, #4
	str		r0, [r1, #8]
400067e0:	e5810008 	str	r0, [r1, #8]

	@현재까지 실행되던 app의 cpsr 상태 저장하기
	mrs		r0, spsr
400067e4:	e14f0000 	mrs	r0, SPSR
	str		r0, [r1, #12]
400067e8:	e581000c 	str	r0, [r1, #12]


	b		Timer0_ISR_context_switch
400067ec:	eaffe7af 	b	400006b0 <Timer0_ISR_context_switch>

400067f0 <Get_Context_And_Switch>:
	.extern ptr_PCB_Current
	.global Get_Context_And_Switch
Get_Context_And_Switch:

	@현재까지 실행되던 app의 pcb 주소 가지고 오기
	ldr		r14, =ptr_PCB_Current
400067f0:	e59fe068 	ldr	lr, [pc, #104]	; 40006860 <call_isb+0x10>
	ldr		r14, [r14]
400067f4:	e59ee000 	ldr	lr, [lr]
	ldr 	r14, [r14, #0]
400067f8:	e59ee000 	ldr	lr, [lr]

	@r0-r14까지 복원
	add		r14, r14, #16
400067fc:	e28ee010 	add	lr, lr, #16
	ldmia	r14, {r0-r14}^ //user,sys 모든 register 저장
40006800:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	sub		r14, r14, #16
40006804:	e24ee010 	sub	lr, lr, #16

	@r0를 사용하기 전에 미리 백업
	push	{r0-r1}
40006808:	e92d0003 	push	{r0, r1}

	@spsr 복원
	add		r0, r14, #12
4000680c:	e28e000c 	add	r0, lr, #12
	ldr		r0, [r0]
40006810:	e5900000 	ldr	r0, [r0]
	msr		spsr, r0
40006814:	e169f000 	msr	SPSR_fc, r0

	@r0를 복원
	pop		{r0-r1}
40006818:	e8bd0003 	pop	{r0, r1}

	@ 다음 실행할 명령를 pc로 전달
	add 	r14, r14, #8
4000681c:	e28ee008 	add	lr, lr, #8
	ldr		r14,[r14]
40006820:	e59ee000 	ldr	lr, [lr]
	movs	pc, r14
40006824:	e1b0f00e 	movs	pc, lr

40006828 <Get_ASID>:
@ unsigned int Get_ASID(void);
@ 현재 process의 ASID 반환
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Get_ASID
Get_ASID:
	mrc		p15, 0, r0, c13, c0, 1
40006828:	ee1d0f30 	mrc	15, 0, r0, cr13, cr0, {1}
	and		r0, r0, #0xff
4000682c:	e20000ff 	and	r0, r0, #255	; 0xff
	isb
40006830:	f57ff06f 	isb	sy
	bx		lr
40006834:	e12fff1e 	bx	lr

40006838 <Set_ASID>:
@ void Set_ASID(unsigned int);
@ 현재 process의 ASID set
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Set_ASID
Set_ASID:
	mrc		p15, 0, r1, c13, c0, 1
40006838:	ee1d1f30 	mrc	15, 0, r1, cr13, cr0, {1}
	bic		r1, r1, #0xff
4000683c:	e3c110ff 	bic	r1, r1, #255	; 0xff
	orr		r1, r1, r0
40006840:	e1811000 	orr	r1, r1, r0
	mcr		p15, 0, r1, c13, c0, 1
40006844:	ee0d1f30 	mcr	15, 0, r1, cr13, cr0, {1}
	isb
40006848:	f57ff06f 	isb	sy
	bx		lr
4000684c:	e12fff1e 	bx	lr

40006850 <call_isb>:

	.global call_isb
call_isb:
	isb
40006850:	f57ff06f 	isb	sy
	bx		lr
40006854:	e12fff1e 	bx	lr
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40006858:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
4000685c:	43800000 	orrmi	r0, r0, #0

	@IRQ mode의  백업
	push	{r0, r14}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기, r13 : pcb의 시작 주소
	ldr		r14, =ptr_PCB_Current
40006860:	40019844 	andmi	r9, r1, r4, asr #16

40006864 <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
40006864:	f57ff04f 	dsb	sy
		        smc     #0
40006868:	e1600070 	smc	0
		        isb
4000686c:	f57ff06f 	isb	sy
		        bx		lr
40006870:	e12fff1e 	bx	lr

40006874 <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
40006874:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
40006878:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
4000687c:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006880:	e12fff1e 	bx	lr

40006884 <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
40006884:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
40006888:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
4000688c:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006890:	e12fff1e 	bx	lr

40006894 <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
40006894:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
40006898:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
4000689c:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400068a0:	e12fff1e 	bx	lr

400068a4 <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
400068a4:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
400068a8:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400068ac:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400068b0:	e12fff1e 	bx	lr

400068b4 <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
400068b4:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
400068b8:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
400068bc:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400068c0:	e12fff1e 	bx	lr

400068c4 <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
400068c4:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
400068c8:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
400068cc:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400068d0:	e12fff1e 	bx	lr

400068d4 <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
400068d4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
400068d8:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
400068dc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
400068e0:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
400068e4:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
400068e8:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400068ec:	e12fff1e 	bx	lr

400068f0 <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
400068f0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
400068f4:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
400068f8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
400068fc:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
40006900:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40006904:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006908:	e12fff1e 	bx	lr

4000690c <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
4000690c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
40006910:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40006914:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006918:	e12fff1e 	bx	lr

4000691c <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
4000691c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
40006920:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40006924:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006928:	e12fff1e 	bx	lr

4000692c <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
4000692c:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
40006930:	e12fff1e 	bx	lr

40006934 <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
40006934:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
40006938:	e12fff1e 	bx	lr

4000693c <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
4000693c:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
40006940:	e12fff1e 	bx	lr

40006944 <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
40006944:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
40006948:	e12fff1e 	bx	lr

4000694c <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
4000694c:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
40006950:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
40006954:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006958:	e12fff1e 	bx	lr

4000695c <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
4000695c:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
40006960:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
40006964:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006968:	e12fff1e 	bx	lr

4000696c <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
4000696c:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
40006970:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
40006974:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006978:	e12fff1e 	bx	lr

4000697c <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
4000697c:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
40006980:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
40006984:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006988:	e12fff1e 	bx	lr

4000698c <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
4000698c:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
40006990:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
40006994:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
40006998:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
4000699c:	e12fff1e 	bx	lr

400069a0 <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
400069a0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400069a4:	e12fff1e 	bx	lr

400069a8 <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
400069a8:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
400069ac:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
400069b0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400069b4:	e12fff1e 	bx	lr

400069b8 <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
400069b8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
400069bc:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
400069c0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069c4:	e12fff1e 	bx	lr

400069c8 <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
400069c8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
400069cc:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
400069d0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069d4:	e12fff1e 	bx	lr

400069d8 <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
400069d8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
400069dc:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
400069e0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069e4:	e12fff1e 	bx	lr

400069e8 <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
400069e8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
400069ec:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
400069f0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069f4:	e12fff1e 	bx	lr

400069f8 <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
400069f8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
400069fc:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40006a00:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a04:	e12fff1e 	bx	lr

40006a08 <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40006a08:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
40006a0c:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40006a10:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a14:	e12fff1e 	bx	lr

40006a18 <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
40006a18:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
40006a1c:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40006a20:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a24:	e12fff1e 	bx	lr

40006a28 <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
40006a28:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
40006a2c:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40006a30:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a34:	e12fff1e 	bx	lr

40006a38 <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
40006a38:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
40006a3c:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40006a40:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a44:	e12fff1e 	bx	lr

40006a48 <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
40006a48:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
40006a4c:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40006a50:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a54:	e12fff1e 	bx	lr

40006a58 <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40006a58:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
40006a5c:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40006a60:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a64:	e12fff1e 	bx	lr

40006a68 <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40006a68:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
40006a6c:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40006a70:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a74:	e12fff1e 	bx	lr

40006a78 <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
40006a78:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
40006a7c:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
40006a80:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
40006a84:	e12fff1e 	bx	lr

40006a88 <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
40006a88:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
40006a8c:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
40006a90:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
40006a94:	e12fff1e 	bx	lr

40006a98 <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
40006a98:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                isb
40006a9c:	f57ff06f 	isb	sy
                BX     lr
40006aa0:	e12fff1e 	bx	lr

40006aa4 <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
40006aa4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
40006aa8:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
40006aac:	e12fff1e 	bx	lr

40006ab0 <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
40006ab0:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
40006ab4:	e12fff1e 	bx	lr

40006ab8 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
40006ab8:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
40006abc:	e12fff1e 	bx	lr

40006ac0 <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
40006ac0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
40006ac4:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
40006ac8:	e12fff1e 	bx	lr

40006acc <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
40006acc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
40006ad0:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
40006ad4:	f57ff04f 	dsb	sy
                BX     lr
40006ad8:	e12fff1e 	bx	lr

40006adc <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
40006adc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
40006ae0:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
40006ae4:	f57ff04f 	dsb	sy
                BX     lr
40006ae8:	e12fff1e 	bx	lr

40006aec <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
40006aec:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
40006af0:	f57ff04f 	dsb	sy
                BX     lr
40006af4:	e12fff1e 	bx	lr

40006af8 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40006af8:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
40006afc:	f57ff04f 	dsb	sy
                BX     lr
40006b00:	e12fff1e 	bx	lr

40006b04 <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
40006b04:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
40006b08:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
40006b0c:	f57ff04f 	dsb	sy
                BX     lr
40006b10:	e12fff1e 	bx	lr

40006b14 <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
40006b14:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
40006b18:	f57ff04f 	dsb	sy
                BX     lr
40006b1c:	e12fff1e 	bx	lr

40006b20 <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
40006b20:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
40006b24:	f57ff04f 	dsb	sy
                BX     lr
40006b28:	e12fff1e 	bx	lr

40006b2c <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
40006b2c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
40006b30:	e12fff1e 	bx	lr

40006b34 <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
40006b34:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
40006b38:	e12fff1e 	bx	lr

40006b3c <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
40006b3c:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
40006b40:	f57ff04f 	dsb	sy
                BX     lr
40006b44:	e12fff1e 	bx	lr

40006b48 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
40006b48:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
40006b4c:	f57ff04f 	dsb	sy
                BX     lr
40006b50:	e12fff1e 	bx	lr

40006b54 <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
40006b54:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
40006b58:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
40006b5c:	e12fff1e 	bx	lr

40006b60 <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
40006b60:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
40006b64:	e12fff1e 	bx	lr

40006b68 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
40006b68:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
40006b6c:	e12fff1e 	bx	lr

40006b70 <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
40006b70:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
40006b74:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
40006b78:	e12fff1e 	bx	lr

40006b7c <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
40006b7c:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
40006b80:	e12fff1e 	bx	lr

40006b84 <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
40006b84:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
40006b88:	e12fff1e 	bx	lr

40006b8c <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
40006b8c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
40006b90:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
40006b94:	e12fff1e 	bx	lr

40006b98 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
40006b98:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
40006b9c:	e12fff1e 	bx	lr

40006ba0 <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
40006ba0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
40006ba4:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
40006ba8:	e12fff1e 	bx	lr

40006bac <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
40006bac:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
40006bb0:	e12fff1e 	bx	lr

40006bb4 <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
40006bb4:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
40006bb8:	e12fff1e 	bx	lr

40006bbc <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006bbc:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006bc0:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40006bc4:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006bc8:	e12fff1e 	bx	lr

40006bcc <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006bcc:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006bd0:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40006bd4:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006bd8:	e12fff1e 	bx	lr

40006bdc <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
40006bdc:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
40006be0:	e12fff1e 	bx	lr

40006be4 <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
40006be4:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
40006be8:	e12fff1e 	bx	lr

40006bec <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
40006bec:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
40006bf0:	e12fff1e 	bx	lr

40006bf4 <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
40006bf4:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40006bf8:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40006bfc:	e12fff1e 	bx	lr

40006c00 <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40006c00:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40006c04:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
40006c08:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
40006c0c:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
40006c10:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
40006c14:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
40006c18:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
40006c1c:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
40006c20:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
40006c24:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006c28:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006c2c:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
40006c30:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40006c34:	e3500003 	cmp	r0, #3
                BNE     1b
40006c38:	1afffffc 	bne	40006c30 <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006c3c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40006c40:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006c44:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40006c48:	e3500000 	cmp	r0, #0
                BNE     2b
40006c4c:	1afffffc 	bne	40006c44 <CoCopyToL2Cache+0x44>

                BX     lr
40006c50:	e12fff1e 	bx	lr

40006c54 <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40006c54:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40006c58:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
40006c5c:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
40006c60:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
40006c64:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
40006c68:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
40006c6c:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
40006c70:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006c74:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006c78:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006c7c:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40006c80:	e3500003 	cmp	r0, #3
                BNE     1b
40006c84:	1afffffc 	bne	40006c7c <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006c88:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40006c8c:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006c90:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40006c94:	e3500000 	cmp	r0, #0
                BNE     2b
40006c98:	1afffffc 	bne	40006c90 <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
40006c9c:	e12fff1e 	bx	lr

40006ca0 <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006ca0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006ca4:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
40006ca8:	e12fff1e 	bx	lr

40006cac <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
40006cac:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
40006cb0:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
40006cb4:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
40006cb8:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
40006cbc:	e12fff1e 	bx	lr

40006cc0 <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
40006cc0:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
40006cc4:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40006cc8:	e12fff1e 	bx	lr

40006ccc <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
40006ccc:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40006cd0:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
40006cd4:	e12fff1e 	bx	lr

40006cd8 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40006cd8:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
40006cdc:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40006ce0:	e12fff1e 	bx	lr

40006ce4 <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
40006ce4:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40006ce8:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
40006cec:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40006cf0:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
40006cf4:	0a00001b 	beq	40006d68 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40006cf8:	e3a0a000 	mov	sl, #0

40006cfc <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
40006cfc:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40006d00:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
40006d04:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
40006d08:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
40006d0c:	ba000012 	blt	40006d5c <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
40006d10:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
40006d14:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
40006d18:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
40006d1c:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
40006d20:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
40006d24:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
40006d28:	e59f403c 	ldr	r4, [pc, #60]	; 40006d6c <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
40006d2c:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
40006d30:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
40006d34:	e59f7034 	ldr	r7, [pc, #52]	; 40006d70 <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
40006d38:	e01776a1 	ands	r7, r7, r1, lsr #13

40006d3c <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
40006d3c:	e1a09004 	mov	r9, r4

40006d40 <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
40006d40:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
40006d44:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
40006d48:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
40006d4c:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
40006d50:	aafffffa 	bge	40006d40 <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
40006d54:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
40006d58:	aafffff7 	bge	40006d3c <Loop2>

40006d5c <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
40006d5c:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
40006d60:	e153000a 	cmp	r3, sl
                BGT     Loop1
40006d64:	caffffe4 	bgt	40006cfc <Loop1>

40006d68 <Finished>:
Finished:
                POP     {r4-r10,pc}
40006d68:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
40006d6c:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
40006d70:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

40006d74 <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
40006d74:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
40006d78:	e12fff1e 	bx	lr

40006d7c <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
40006d7c:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
40006d80:	e12fff1e 	bx	lr

40006d84 <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
40006d84:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
40006d88:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
40006d8c:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
40006d90:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
40006d94:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
40006d98:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
40006d9c:	0afffffc 	beq	40006d94 <CoSetMpll+0x10>
                BX     lr
40006da0:	e12fff1e 	bx	lr

40006da4 <atoi>:
40006da4:	e92d4008 	push	{r3, lr}
40006da8:	e3a01000 	mov	r1, #0
40006dac:	e3a0200a 	mov	r2, #10
40006db0:	eb0002bd 	bl	400078ac <strtol>
40006db4:	e8bd4008 	pop	{r3, lr}
40006db8:	e12fff1e 	bx	lr

40006dbc <_atoi_r>:
40006dbc:	e92d4008 	push	{r3, lr}
40006dc0:	e3a02000 	mov	r2, #0
40006dc4:	e3a0300a 	mov	r3, #10
40006dc8:	eb000243 	bl	400076dc <_strtol_r>
40006dcc:	e8bd4008 	pop	{r3, lr}
40006dd0:	e12fff1e 	bx	lr

40006dd4 <malloc>:
40006dd4:	e92d4008 	push	{r3, lr}
40006dd8:	e59f3010 	ldr	r3, [pc, #16]	; 40006df0 <malloc+0x1c>
40006ddc:	e1a01000 	mov	r1, r0
40006de0:	e5930000 	ldr	r0, [r3]
40006de4:	eb00000a 	bl	40006e14 <_malloc_r>
40006de8:	e8bd4008 	pop	{r3, lr}
40006dec:	e12fff1e 	bx	lr
40006df0:	400186b8 			; <UNDEFINED> instruction: 0x400186b8

40006df4 <free>:
40006df4:	e92d4008 	push	{r3, lr}
40006df8:	e59f3010 	ldr	r3, [pc, #16]	; 40006e10 <free+0x1c>
40006dfc:	e1a01000 	mov	r1, r0
40006e00:	e5930000 	ldr	r0, [r3]
40006e04:	eb000310 	bl	40007a4c <_free_r>
40006e08:	e8bd4008 	pop	{r3, lr}
40006e0c:	e12fff1e 	bx	lr
40006e10:	400186b8 			; <UNDEFINED> instruction: 0x400186b8

40006e14 <_malloc_r>:
40006e14:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006e18:	e281500b 	add	r5, r1, #11
40006e1c:	e3550016 	cmp	r5, #22
40006e20:	83c55007 	bichi	r5, r5, #7
40006e24:	81a03fa5 	lsrhi	r3, r5, #31
40006e28:	93a03000 	movls	r3, #0
40006e2c:	93a05010 	movls	r5, #16
40006e30:	e1550001 	cmp	r5, r1
40006e34:	21a01003 	movcs	r1, r3
40006e38:	33831001 	orrcc	r1, r3, #1
40006e3c:	e3510000 	cmp	r1, #0
40006e40:	13a0300c 	movne	r3, #12
40006e44:	e24dd00c 	sub	sp, sp, #12
40006e48:	e1a06000 	mov	r6, r0
40006e4c:	15803000 	strne	r3, [r0]
40006e50:	13a04000 	movne	r4, #0
40006e54:	1a000015 	bne	40006eb0 <_malloc_r+0x9c>
40006e58:	eb0001f4 	bl	40007630 <__malloc_lock>
40006e5c:	e3550f7e 	cmp	r5, #504	; 0x1f8
40006e60:	2a000016 	bcs	40006ec0 <_malloc_r+0xac>
40006e64:	e59f76c8 	ldr	r7, [pc, #1736]	; 40007534 <_malloc_r+0x720>
40006e68:	e1a0e1a5 	lsr	lr, r5, #3
40006e6c:	e087318e 	add	r3, r7, lr, lsl #3
40006e70:	e593400c 	ldr	r4, [r3, #12]
40006e74:	e1540003 	cmp	r4, r3
40006e78:	0a000145 	beq	40007394 <_malloc_r+0x580>
40006e7c:	e5943004 	ldr	r3, [r4, #4]
40006e80:	e3c33003 	bic	r3, r3, #3
40006e84:	e0843003 	add	r3, r4, r3
40006e88:	e593c004 	ldr	ip, [r3, #4]
40006e8c:	e2841008 	add	r1, r4, #8
40006e90:	e8910006 	ldm	r1, {r1, r2}
40006e94:	e38cc001 	orr	ip, ip, #1
40006e98:	e581200c 	str	r2, [r1, #12]
40006e9c:	e1a00006 	mov	r0, r6
40006ea0:	e5821008 	str	r1, [r2, #8]
40006ea4:	e583c004 	str	ip, [r3, #4]
40006ea8:	eb0001e1 	bl	40007634 <__malloc_unlock>
40006eac:	e2844008 	add	r4, r4, #8
40006eb0:	e1a00004 	mov	r0, r4
40006eb4:	e28dd00c 	add	sp, sp, #12
40006eb8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006ebc:	e12fff1e 	bx	lr
40006ec0:	e1b0e4a5 	lsrs	lr, r5, #9
40006ec4:	03a0107e 	moveq	r1, #126	; 0x7e
40006ec8:	03a0e03f 	moveq	lr, #63	; 0x3f
40006ecc:	1a000061 	bne	40007058 <_malloc_r+0x244>
40006ed0:	e59f765c 	ldr	r7, [pc, #1628]	; 40007534 <_malloc_r+0x720>
40006ed4:	e0871101 	add	r1, r7, r1, lsl #2
40006ed8:	e591400c 	ldr	r4, [r1, #12]
40006edc:	e1510004 	cmp	r1, r4
40006ee0:	1a000005 	bne	40006efc <_malloc_r+0xe8>
40006ee4:	ea00000a 	b	40006f14 <_malloc_r+0x100>
40006ee8:	e3530000 	cmp	r3, #0
40006eec:	aa0000de 	bge	4000726c <_malloc_r+0x458>
40006ef0:	e594400c 	ldr	r4, [r4, #12]
40006ef4:	e1510004 	cmp	r1, r4
40006ef8:	0a000005 	beq	40006f14 <_malloc_r+0x100>
40006efc:	e5942004 	ldr	r2, [r4, #4]
40006f00:	e3c22003 	bic	r2, r2, #3
40006f04:	e0653002 	rsb	r3, r5, r2
40006f08:	e353000f 	cmp	r3, #15
40006f0c:	dafffff5 	ble	40006ee8 <_malloc_r+0xd4>
40006f10:	e24ee001 	sub	lr, lr, #1
40006f14:	e28ee001 	add	lr, lr, #1
40006f18:	e59f3614 	ldr	r3, [pc, #1556]	; 40007534 <_malloc_r+0x720>
40006f1c:	e5974010 	ldr	r4, [r7, #16]
40006f20:	e2838008 	add	r8, r3, #8
40006f24:	e1540008 	cmp	r4, r8
40006f28:	05931004 	ldreq	r1, [r3, #4]
40006f2c:	0a000016 	beq	40006f8c <_malloc_r+0x178>
40006f30:	e5942004 	ldr	r2, [r4, #4]
40006f34:	e3c22003 	bic	r2, r2, #3
40006f38:	e0651002 	rsb	r1, r5, r2
40006f3c:	e351000f 	cmp	r1, #15
40006f40:	ca000101 	bgt	4000734c <_malloc_r+0x538>
40006f44:	e3510000 	cmp	r1, #0
40006f48:	e5838014 	str	r8, [r3, #20]
40006f4c:	e5838010 	str	r8, [r3, #16]
40006f50:	aa000046 	bge	40007070 <_malloc_r+0x25c>
40006f54:	e3520c02 	cmp	r2, #512	; 0x200
40006f58:	2a0000dc 	bcs	400072d0 <_malloc_r+0x4bc>
40006f5c:	e5930004 	ldr	r0, [r3, #4]
40006f60:	e1a021a2 	lsr	r2, r2, #3
40006f64:	e1a01142 	asr	r1, r2, #2
40006f68:	e3a0c001 	mov	ip, #1
40006f6c:	e180111c 	orr	r1, r0, ip, lsl r1
40006f70:	e0832182 	add	r2, r3, r2, lsl #3
40006f74:	e5920008 	ldr	r0, [r2, #8]
40006f78:	e5831004 	str	r1, [r3, #4]
40006f7c:	e5840008 	str	r0, [r4, #8]
40006f80:	e584200c 	str	r2, [r4, #12]
40006f84:	e5824008 	str	r4, [r2, #8]
40006f88:	e580400c 	str	r4, [r0, #12]
40006f8c:	e1a0314e 	asr	r3, lr, #2
40006f90:	e3a00001 	mov	r0, #1
40006f94:	e1a00310 	lsl	r0, r0, r3
40006f98:	e1500001 	cmp	r0, r1
40006f9c:	8a00003e 	bhi	4000709c <_malloc_r+0x288>
40006fa0:	e1110000 	tst	r1, r0
40006fa4:	1a000008 	bne	40006fcc <_malloc_r+0x1b8>
40006fa8:	e1a00080 	lsl	r0, r0, #1
40006fac:	e3cee003 	bic	lr, lr, #3
40006fb0:	e1110000 	tst	r1, r0
40006fb4:	e28ee004 	add	lr, lr, #4
40006fb8:	1a000003 	bne	40006fcc <_malloc_r+0x1b8>
40006fbc:	e1a00080 	lsl	r0, r0, #1
40006fc0:	e1110000 	tst	r1, r0
40006fc4:	e28ee004 	add	lr, lr, #4
40006fc8:	0afffffb 	beq	40006fbc <_malloc_r+0x1a8>
40006fcc:	e087418e 	add	r4, r7, lr, lsl #3
40006fd0:	e1a0c004 	mov	ip, r4
40006fd4:	e1a0900e 	mov	r9, lr
40006fd8:	e59c300c 	ldr	r3, [ip, #12]
40006fdc:	e15c0003 	cmp	ip, r3
40006fe0:	1a000005 	bne	40006ffc <_malloc_r+0x1e8>
40006fe4:	ea0000e5 	b	40007380 <_malloc_r+0x56c>
40006fe8:	e3520000 	cmp	r2, #0
40006fec:	aa0000ee 	bge	400073ac <_malloc_r+0x598>
40006ff0:	e593300c 	ldr	r3, [r3, #12]
40006ff4:	e15c0003 	cmp	ip, r3
40006ff8:	0a0000e0 	beq	40007380 <_malloc_r+0x56c>
40006ffc:	e5931004 	ldr	r1, [r3, #4]
40007000:	e3c11003 	bic	r1, r1, #3
40007004:	e0652001 	rsb	r2, r5, r1
40007008:	e352000f 	cmp	r2, #15
4000700c:	dafffff5 	ble	40006fe8 <_malloc_r+0x1d4>
40007010:	e1a04003 	mov	r4, r3
40007014:	e5b4c008 	ldr	ip, [r4, #8]!
40007018:	e593100c 	ldr	r1, [r3, #12]
4000701c:	e3859001 	orr	r9, r5, #1
40007020:	e382e001 	orr	lr, r2, #1
40007024:	e0835005 	add	r5, r3, r5
40007028:	e5839004 	str	r9, [r3, #4]
4000702c:	e1a00006 	mov	r0, r6
40007030:	e58c100c 	str	r1, [ip, #12]
40007034:	e581c008 	str	ip, [r1, #8]
40007038:	e5875014 	str	r5, [r7, #20]
4000703c:	e5875010 	str	r5, [r7, #16]
40007040:	e585800c 	str	r8, [r5, #12]
40007044:	e5858008 	str	r8, [r5, #8]
40007048:	e585e004 	str	lr, [r5, #4]
4000704c:	e7852002 	str	r2, [r5, r2]
40007050:	eb000177 	bl	40007634 <__malloc_unlock>
40007054:	eaffff95 	b	40006eb0 <_malloc_r+0x9c>
40007058:	e35e0004 	cmp	lr, #4
4000705c:	8a000091 	bhi	400072a8 <_malloc_r+0x494>
40007060:	e1a0e325 	lsr	lr, r5, #6
40007064:	e28ee038 	add	lr, lr, #56	; 0x38
40007068:	e1a0108e 	lsl	r1, lr, #1
4000706c:	eaffff97 	b	40006ed0 <_malloc_r+0xbc>
40007070:	e0842002 	add	r2, r4, r2
40007074:	e5923004 	ldr	r3, [r2, #4]
40007078:	e3833001 	orr	r3, r3, #1
4000707c:	e1a00006 	mov	r0, r6
40007080:	e5823004 	str	r3, [r2, #4]
40007084:	eb00016a 	bl	40007634 <__malloc_unlock>
40007088:	e2844008 	add	r4, r4, #8
4000708c:	e1a00004 	mov	r0, r4
40007090:	e28dd00c 	add	sp, sp, #12
40007094:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007098:	e12fff1e 	bx	lr
4000709c:	e5974008 	ldr	r4, [r7, #8]
400070a0:	e5949004 	ldr	r9, [r4, #4]
400070a4:	e3c99003 	bic	r9, r9, #3
400070a8:	e1550009 	cmp	r5, r9
400070ac:	8a000002 	bhi	400070bc <_malloc_r+0x2a8>
400070b0:	e0653009 	rsb	r3, r5, r9
400070b4:	e353000f 	cmp	r3, #15
400070b8:	ca00005e 	bgt	40007238 <_malloc_r+0x424>
400070bc:	e59fa474 	ldr	sl, [pc, #1140]	; 40007538 <_malloc_r+0x724>
400070c0:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
400070c4:	e59ab000 	ldr	fp, [sl]
400070c8:	e3730001 	cmn	r3, #1
400070cc:	e085b00b 	add	fp, r5, fp
400070d0:	128bba01 	addne	fp, fp, #4096	; 0x1000
400070d4:	128bb00f 	addne	fp, fp, #15
400070d8:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
400070dc:	028bb010 	addeq	fp, fp, #16
400070e0:	13cbb00f 	bicne	fp, fp, #15
400070e4:	e0842009 	add	r2, r4, r9
400070e8:	e1a00006 	mov	r0, r6
400070ec:	e1a0100b 	mov	r1, fp
400070f0:	e58d2004 	str	r2, [sp, #4]
400070f4:	eb00014f 	bl	40007638 <_sbrk_r>
400070f8:	e3700001 	cmn	r0, #1
400070fc:	e1a08000 	mov	r8, r0
40007100:	e59d2004 	ldr	r2, [sp, #4]
40007104:	0a0000ba 	beq	400073f4 <_malloc_r+0x5e0>
40007108:	e1520000 	cmp	r2, r0
4000710c:	8a0000b6 	bhi	400073ec <_malloc_r+0x5d8>
40007110:	e59a3004 	ldr	r3, [sl, #4]
40007114:	e1520008 	cmp	r2, r8
40007118:	e08b3003 	add	r3, fp, r3
4000711c:	e58a3004 	str	r3, [sl, #4]
40007120:	0a0000e8 	beq	400074c8 <_malloc_r+0x6b4>
40007124:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
40007128:	e3710001 	cmn	r1, #1
4000712c:	10622008 	rsbne	r2, r2, r8
40007130:	e59f13fc 	ldr	r1, [pc, #1020]	; 40007534 <_malloc_r+0x720>
40007134:	10833002 	addne	r3, r3, r2
40007138:	05818408 	streq	r8, [r1, #1032]	; 0x408
4000713c:	158a3004 	strne	r3, [sl, #4]
40007140:	e2183007 	ands	r3, r8, #7
40007144:	12632008 	rsbne	r2, r3, #8
40007148:	10888002 	addne	r8, r8, r2
4000714c:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
40007150:	12832008 	addne	r2, r3, #8
40007154:	e088300b 	add	r3, r8, fp
40007158:	03a02a01 	moveq	r2, #4096	; 0x1000
4000715c:	e1a03a03 	lsl	r3, r3, #20
40007160:	e042ba23 	sub	fp, r2, r3, lsr #20
40007164:	e1a0100b 	mov	r1, fp
40007168:	e1a00006 	mov	r0, r6
4000716c:	eb000131 	bl	40007638 <_sbrk_r>
40007170:	e3700001 	cmn	r0, #1
40007174:	10682000 	rsbne	r2, r8, r0
40007178:	e59a3004 	ldr	r3, [sl, #4]
4000717c:	108b2002 	addne	r2, fp, r2
40007180:	03a0b000 	moveq	fp, #0
40007184:	13822001 	orrne	r2, r2, #1
40007188:	03a02001 	moveq	r2, #1
4000718c:	e08b3003 	add	r3, fp, r3
40007190:	e1540007 	cmp	r4, r7
40007194:	e5878008 	str	r8, [r7, #8]
40007198:	e58a3004 	str	r3, [sl, #4]
4000719c:	e5882004 	str	r2, [r8, #4]
400071a0:	e59fb390 	ldr	fp, [pc, #912]	; 40007538 <_malloc_r+0x724>
400071a4:	0a00000d 	beq	400071e0 <_malloc_r+0x3cc>
400071a8:	e359000f 	cmp	r9, #15
400071ac:	9a0000b1 	bls	40007478 <_malloc_r+0x664>
400071b0:	e5940004 	ldr	r0, [r4, #4]
400071b4:	e249200c 	sub	r2, r9, #12
400071b8:	e3c22007 	bic	r2, r2, #7
400071bc:	e2000001 	and	r0, r0, #1
400071c0:	e1820000 	orr	r0, r2, r0
400071c4:	e3a01005 	mov	r1, #5
400071c8:	e352000f 	cmp	r2, #15
400071cc:	e0842002 	add	r2, r4, r2
400071d0:	e5840004 	str	r0, [r4, #4]
400071d4:	e5821004 	str	r1, [r2, #4]
400071d8:	e5821008 	str	r1, [r2, #8]
400071dc:	8a0000c0 	bhi	400074e4 <_malloc_r+0x6d0>
400071e0:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
400071e4:	e1530002 	cmp	r3, r2
400071e8:	e59f2348 	ldr	r2, [pc, #840]	; 40007538 <_malloc_r+0x724>
400071ec:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
400071f0:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
400071f4:	e5974008 	ldr	r4, [r7, #8]
400071f8:	e1530002 	cmp	r3, r2
400071fc:	95943004 	ldrls	r3, [r4, #4]
40007200:	e59f2330 	ldr	r2, [pc, #816]	; 40007538 <_malloc_r+0x724>
40007204:	85941004 	ldrhi	r1, [r4, #4]
40007208:	85823030 	strhi	r3, [r2, #48]	; 0x30
4000720c:	93c33003 	bicls	r3, r3, #3
40007210:	83c13003 	bichi	r3, r1, #3
40007214:	e1550003 	cmp	r5, r3
40007218:	e0653003 	rsb	r3, r5, r3
4000721c:	8a000001 	bhi	40007228 <_malloc_r+0x414>
40007220:	e353000f 	cmp	r3, #15
40007224:	ca000003 	bgt	40007238 <_malloc_r+0x424>
40007228:	e1a00006 	mov	r0, r6
4000722c:	eb000100 	bl	40007634 <__malloc_unlock>
40007230:	e3a04000 	mov	r4, #0
40007234:	eaffff1d 	b	40006eb0 <_malloc_r+0x9c>
40007238:	e3852001 	orr	r2, r5, #1
4000723c:	e3833001 	orr	r3, r3, #1
40007240:	e0845005 	add	r5, r4, r5
40007244:	e5842004 	str	r2, [r4, #4]
40007248:	e1a00006 	mov	r0, r6
4000724c:	e5875008 	str	r5, [r7, #8]
40007250:	e5853004 	str	r3, [r5, #4]
40007254:	eb0000f6 	bl	40007634 <__malloc_unlock>
40007258:	e2844008 	add	r4, r4, #8
4000725c:	e1a00004 	mov	r0, r4
40007260:	e28dd00c 	add	sp, sp, #12
40007264:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007268:	e12fff1e 	bx	lr
4000726c:	e0842002 	add	r2, r4, r2
40007270:	e592c004 	ldr	ip, [r2, #4]
40007274:	e2841008 	add	r1, r4, #8
40007278:	e891000a 	ldm	r1, {r1, r3}
4000727c:	e38cc001 	orr	ip, ip, #1
40007280:	e581300c 	str	r3, [r1, #12]
40007284:	e1a00006 	mov	r0, r6
40007288:	e5831008 	str	r1, [r3, #8]
4000728c:	e582c004 	str	ip, [r2, #4]
40007290:	eb0000e7 	bl	40007634 <__malloc_unlock>
40007294:	e2844008 	add	r4, r4, #8
40007298:	e1a00004 	mov	r0, r4
4000729c:	e28dd00c 	add	sp, sp, #12
400072a0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400072a4:	e12fff1e 	bx	lr
400072a8:	e35e0014 	cmp	lr, #20
400072ac:	928ee05b 	addls	lr, lr, #91	; 0x5b
400072b0:	91a0108e 	lslls	r1, lr, #1
400072b4:	9affff05 	bls	40006ed0 <_malloc_r+0xbc>
400072b8:	e35e0054 	cmp	lr, #84	; 0x54
400072bc:	8a000067 	bhi	40007460 <_malloc_r+0x64c>
400072c0:	e1a0e625 	lsr	lr, r5, #12
400072c4:	e28ee06e 	add	lr, lr, #110	; 0x6e
400072c8:	e1a0108e 	lsl	r1, lr, #1
400072cc:	eafffeff 	b	40006ed0 <_malloc_r+0xbc>
400072d0:	e1a034a2 	lsr	r3, r2, #9
400072d4:	e3530004 	cmp	r3, #4
400072d8:	9a00003f 	bls	400073dc <_malloc_r+0x5c8>
400072dc:	e3530014 	cmp	r3, #20
400072e0:	9283105b 	addls	r1, r3, #91	; 0x5b
400072e4:	91a00081 	lslls	r0, r1, #1
400072e8:	9a000004 	bls	40007300 <_malloc_r+0x4ec>
400072ec:	e3530054 	cmp	r3, #84	; 0x54
400072f0:	8a000080 	bhi	400074f8 <_malloc_r+0x6e4>
400072f4:	e1a01622 	lsr	r1, r2, #12
400072f8:	e281106e 	add	r1, r1, #110	; 0x6e
400072fc:	e1a00081 	lsl	r0, r1, #1
40007300:	e0870100 	add	r0, r7, r0, lsl #2
40007304:	e5903008 	ldr	r3, [r0, #8]
40007308:	e1530000 	cmp	r3, r0
4000730c:	e59fc220 	ldr	ip, [pc, #544]	; 40007534 <_malloc_r+0x720>
40007310:	0a00005d 	beq	4000748c <_malloc_r+0x678>
40007314:	e5931004 	ldr	r1, [r3, #4]
40007318:	e3c11003 	bic	r1, r1, #3
4000731c:	e1520001 	cmp	r2, r1
40007320:	2a000002 	bcs	40007330 <_malloc_r+0x51c>
40007324:	e5933008 	ldr	r3, [r3, #8]
40007328:	e1500003 	cmp	r0, r3
4000732c:	1afffff8 	bne	40007314 <_malloc_r+0x500>
40007330:	e593200c 	ldr	r2, [r3, #12]
40007334:	e5971004 	ldr	r1, [r7, #4]
40007338:	e584200c 	str	r2, [r4, #12]
4000733c:	e5843008 	str	r3, [r4, #8]
40007340:	e5824008 	str	r4, [r2, #8]
40007344:	e583400c 	str	r4, [r3, #12]
40007348:	eaffff0f 	b	40006f8c <_malloc_r+0x178>
4000734c:	e385c001 	orr	ip, r5, #1
40007350:	e3812001 	orr	r2, r1, #1
40007354:	e0845005 	add	r5, r4, r5
40007358:	e584c004 	str	ip, [r4, #4]
4000735c:	e1a00006 	mov	r0, r6
40007360:	e5835014 	str	r5, [r3, #20]
40007364:	e5835010 	str	r5, [r3, #16]
40007368:	e585800c 	str	r8, [r5, #12]
4000736c:	e9850104 	stmib	r5, {r2, r8}
40007370:	e7851001 	str	r1, [r5, r1]
40007374:	e2844008 	add	r4, r4, #8
40007378:	eb0000ad 	bl	40007634 <__malloc_unlock>
4000737c:	eafffecb 	b	40006eb0 <_malloc_r+0x9c>
40007380:	e2899001 	add	r9, r9, #1
40007384:	e3190003 	tst	r9, #3
40007388:	e28cc008 	add	ip, ip, #8
4000738c:	1affff11 	bne	40006fd8 <_malloc_r+0x1c4>
40007390:	ea00001f 	b	40007414 <_malloc_r+0x600>
40007394:	e2843008 	add	r3, r4, #8
40007398:	e5944014 	ldr	r4, [r4, #20]
4000739c:	e1530004 	cmp	r3, r4
400073a0:	028ee002 	addeq	lr, lr, #2
400073a4:	0afffedb 	beq	40006f18 <_malloc_r+0x104>
400073a8:	eafffeb3 	b	40006e7c <_malloc_r+0x68>
400073ac:	e0831001 	add	r1, r3, r1
400073b0:	e591c004 	ldr	ip, [r1, #4]
400073b4:	e1a04003 	mov	r4, r3
400073b8:	e5b42008 	ldr	r2, [r4, #8]!
400073bc:	e593300c 	ldr	r3, [r3, #12]
400073c0:	e38cc001 	orr	ip, ip, #1
400073c4:	e581c004 	str	ip, [r1, #4]
400073c8:	e1a00006 	mov	r0, r6
400073cc:	e582300c 	str	r3, [r2, #12]
400073d0:	e5832008 	str	r2, [r3, #8]
400073d4:	eb000096 	bl	40007634 <__malloc_unlock>
400073d8:	eafffeb4 	b	40006eb0 <_malloc_r+0x9c>
400073dc:	e1a01322 	lsr	r1, r2, #6
400073e0:	e2811038 	add	r1, r1, #56	; 0x38
400073e4:	e1a00081 	lsl	r0, r1, #1
400073e8:	eaffffc4 	b	40007300 <_malloc_r+0x4ec>
400073ec:	e1540007 	cmp	r4, r7
400073f0:	0affff46 	beq	40007110 <_malloc_r+0x2fc>
400073f4:	e5974008 	ldr	r4, [r7, #8]
400073f8:	e5943004 	ldr	r3, [r4, #4]
400073fc:	e3c33003 	bic	r3, r3, #3
40007400:	eaffff83 	b	40007214 <_malloc_r+0x400>
40007404:	e5944000 	ldr	r4, [r4]
40007408:	e1540003 	cmp	r4, r3
4000740c:	e24ee001 	sub	lr, lr, #1
40007410:	1a000045 	bne	4000752c <_malloc_r+0x718>
40007414:	e31e0003 	tst	lr, #3
40007418:	e2443008 	sub	r3, r4, #8
4000741c:	1afffff8 	bne	40007404 <_malloc_r+0x5f0>
40007420:	e5973004 	ldr	r3, [r7, #4]
40007424:	e1c33000 	bic	r3, r3, r0
40007428:	e5873004 	str	r3, [r7, #4]
4000742c:	e1a00080 	lsl	r0, r0, #1
40007430:	e1500003 	cmp	r0, r3
40007434:	8affff18 	bhi	4000709c <_malloc_r+0x288>
40007438:	e3500000 	cmp	r0, #0
4000743c:	0affff16 	beq	4000709c <_malloc_r+0x288>
40007440:	e1130000 	tst	r3, r0
40007444:	e1a0e009 	mov	lr, r9
40007448:	1afffedf 	bne	40006fcc <_malloc_r+0x1b8>
4000744c:	e1a00080 	lsl	r0, r0, #1
40007450:	e1130000 	tst	r3, r0
40007454:	e28ee004 	add	lr, lr, #4
40007458:	0afffffb 	beq	4000744c <_malloc_r+0x638>
4000745c:	eafffeda 	b	40006fcc <_malloc_r+0x1b8>
40007460:	e35e0f55 	cmp	lr, #340	; 0x154
40007464:	8a00000f 	bhi	400074a8 <_malloc_r+0x694>
40007468:	e1a0e7a5 	lsr	lr, r5, #15
4000746c:	e28ee077 	add	lr, lr, #119	; 0x77
40007470:	e1a0108e 	lsl	r1, lr, #1
40007474:	eafffe95 	b	40006ed0 <_malloc_r+0xbc>
40007478:	e3a03001 	mov	r3, #1
4000747c:	e5883004 	str	r3, [r8, #4]
40007480:	e1a04008 	mov	r4, r8
40007484:	e3a03000 	mov	r3, #0
40007488:	eaffff61 	b	40007214 <_malloc_r+0x400>
4000748c:	e59c2004 	ldr	r2, [ip, #4]
40007490:	e1a01141 	asr	r1, r1, #2
40007494:	e3a00001 	mov	r0, #1
40007498:	e1821110 	orr	r1, r2, r0, lsl r1
4000749c:	e1a02003 	mov	r2, r3
400074a0:	e58c1004 	str	r1, [ip, #4]
400074a4:	eaffffa3 	b	40007338 <_malloc_r+0x524>
400074a8:	e59f308c 	ldr	r3, [pc, #140]	; 4000753c <_malloc_r+0x728>
400074ac:	e15e0003 	cmp	lr, r3
400074b0:	91a0e925 	lsrls	lr, r5, #18
400074b4:	928ee07c 	addls	lr, lr, #124	; 0x7c
400074b8:	91a0108e 	lslls	r1, lr, #1
400074bc:	83a010fc 	movhi	r1, #252	; 0xfc
400074c0:	83a0e07e 	movhi	lr, #126	; 0x7e
400074c4:	eafffe81 	b	40006ed0 <_malloc_r+0xbc>
400074c8:	e1b01a02 	lsls	r1, r2, #20
400074cc:	1affff14 	bne	40007124 <_malloc_r+0x310>
400074d0:	e08b1009 	add	r1, fp, r9
400074d4:	e5972008 	ldr	r2, [r7, #8]
400074d8:	e3811001 	orr	r1, r1, #1
400074dc:	e5821004 	str	r1, [r2, #4]
400074e0:	eaffff3e 	b	400071e0 <_malloc_r+0x3cc>
400074e4:	e2841008 	add	r1, r4, #8
400074e8:	e1a00006 	mov	r0, r6
400074ec:	eb000156 	bl	40007a4c <_free_r>
400074f0:	e59b3004 	ldr	r3, [fp, #4]
400074f4:	eaffff39 	b	400071e0 <_malloc_r+0x3cc>
400074f8:	e3530f55 	cmp	r3, #340	; 0x154
400074fc:	91a017a2 	lsrls	r1, r2, #15
40007500:	92811077 	addls	r1, r1, #119	; 0x77
40007504:	91a00081 	lslls	r0, r1, #1
40007508:	9affff7c 	bls	40007300 <_malloc_r+0x4ec>
4000750c:	e59f1028 	ldr	r1, [pc, #40]	; 4000753c <_malloc_r+0x728>
40007510:	e1530001 	cmp	r3, r1
40007514:	91a01922 	lsrls	r1, r2, #18
40007518:	9281107c 	addls	r1, r1, #124	; 0x7c
4000751c:	91a00081 	lslls	r0, r1, #1
40007520:	83a000fc 	movhi	r0, #252	; 0xfc
40007524:	83a0107e 	movhi	r1, #126	; 0x7e
40007528:	eaffff74 	b	40007300 <_malloc_r+0x4ec>
4000752c:	e5973004 	ldr	r3, [r7, #4]
40007530:	eaffffbd 	b	4000742c <_malloc_r+0x618>
40007534:	400182a4 	andmi	r8, r1, r4, lsr #5
40007538:	4001985c 	andmi	r9, r1, ip, asr r8
4000753c:	00000554 	andeq	r0, r0, r4, asr r5

40007540 <memcpy>:
40007540:	e352000f 	cmp	r2, #15
40007544:	e92d00f0 	push	{r4, r5, r6, r7}
40007548:	9a00002a 	bls	400075f8 <memcpy+0xb8>
4000754c:	e1803001 	orr	r3, r0, r1
40007550:	e3130003 	tst	r3, #3
40007554:	1a000031 	bne	40007620 <memcpy+0xe0>
40007558:	e2426010 	sub	r6, r2, #16
4000755c:	e1a06226 	lsr	r6, r6, #4
40007560:	e0805206 	add	r5, r0, r6, lsl #4
40007564:	e2855010 	add	r5, r5, #16
40007568:	e1a0c001 	mov	ip, r1
4000756c:	e1a03000 	mov	r3, r0
40007570:	e59c4000 	ldr	r4, [ip]
40007574:	e5834000 	str	r4, [r3]
40007578:	e59c4004 	ldr	r4, [ip, #4]
4000757c:	e5834004 	str	r4, [r3, #4]
40007580:	e59c4008 	ldr	r4, [ip, #8]
40007584:	e5834008 	str	r4, [r3, #8]
40007588:	e59c400c 	ldr	r4, [ip, #12]
4000758c:	e2833010 	add	r3, r3, #16
40007590:	e5034004 	str	r4, [r3, #-4]
40007594:	e1530005 	cmp	r3, r5
40007598:	e28cc010 	add	ip, ip, #16
4000759c:	1afffff3 	bne	40007570 <memcpy+0x30>
400075a0:	e2863001 	add	r3, r6, #1
400075a4:	e202700f 	and	r7, r2, #15
400075a8:	e1a03203 	lsl	r3, r3, #4
400075ac:	e3570003 	cmp	r7, #3
400075b0:	e0811003 	add	r1, r1, r3
400075b4:	e0803003 	add	r3, r0, r3
400075b8:	9a00001a 	bls	40007628 <memcpy+0xe8>
400075bc:	e1a05001 	mov	r5, r1
400075c0:	e1a04003 	mov	r4, r3
400075c4:	e1a0c007 	mov	ip, r7
400075c8:	e24cc004 	sub	ip, ip, #4
400075cc:	e4956004 	ldr	r6, [r5], #4
400075d0:	e35c0003 	cmp	ip, #3
400075d4:	e4846004 	str	r6, [r4], #4
400075d8:	8afffffa 	bhi	400075c8 <memcpy+0x88>
400075dc:	e247c004 	sub	ip, r7, #4
400075e0:	e3ccc003 	bic	ip, ip, #3
400075e4:	e28cc004 	add	ip, ip, #4
400075e8:	e083300c 	add	r3, r3, ip
400075ec:	e081100c 	add	r1, r1, ip
400075f0:	e2022003 	and	r2, r2, #3
400075f4:	ea000000 	b	400075fc <memcpy+0xbc>
400075f8:	e1a03000 	mov	r3, r0
400075fc:	e3520000 	cmp	r2, #0
40007600:	0a000004 	beq	40007618 <memcpy+0xd8>
40007604:	e0812002 	add	r2, r1, r2
40007608:	e4d1c001 	ldrb	ip, [r1], #1
4000760c:	e1510002 	cmp	r1, r2
40007610:	e4c3c001 	strb	ip, [r3], #1
40007614:	1afffffb 	bne	40007608 <memcpy+0xc8>
40007618:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000761c:	e12fff1e 	bx	lr
40007620:	e1a03000 	mov	r3, r0
40007624:	eafffff6 	b	40007604 <memcpy+0xc4>
40007628:	e1a02007 	mov	r2, r7
4000762c:	eafffff2 	b	400075fc <memcpy+0xbc>

40007630 <__malloc_lock>:
40007630:	e12fff1e 	bx	lr

40007634 <__malloc_unlock>:
40007634:	e12fff1e 	bx	lr

40007638 <_sbrk_r>:
40007638:	e92d4038 	push	{r3, r4, r5, lr}
4000763c:	e59f4034 	ldr	r4, [pc, #52]	; 40007678 <_sbrk_r+0x40>
40007640:	e3a03000 	mov	r3, #0
40007644:	e1a05000 	mov	r5, r0
40007648:	e1a00001 	mov	r0, r1
4000764c:	e5843000 	str	r3, [r4]
40007650:	ebfff6ff 	bl	40005254 <_sbrk>
40007654:	e3700001 	cmn	r0, #1
40007658:	0a000001 	beq	40007664 <_sbrk_r+0x2c>
4000765c:	e8bd4038 	pop	{r3, r4, r5, lr}
40007660:	e12fff1e 	bx	lr
40007664:	e5943000 	ldr	r3, [r4]
40007668:	e3530000 	cmp	r3, #0
4000766c:	15853000 	strne	r3, [r5]
40007670:	e8bd4038 	pop	{r3, r4, r5, lr}
40007674:	e12fff1e 	bx	lr
40007678:	4001989c 	mulmi	r1, ip, r8

4000767c <strlen>:
4000767c:	e3c01003 	bic	r1, r0, #3
40007680:	e2100003 	ands	r0, r0, #3
40007684:	e2600000 	rsb	r0, r0, #0
40007688:	e4913004 	ldr	r3, [r1], #4
4000768c:	e280c004 	add	ip, r0, #4
40007690:	e1a0c18c 	lsl	ip, ip, #3
40007694:	e3e02000 	mvn	r2, #0
40007698:	11833c32 	orrne	r3, r3, r2, lsr ip
4000769c:	e3a0c001 	mov	ip, #1
400076a0:	e18cc40c 	orr	ip, ip, ip, lsl #8
400076a4:	e18cc80c 	orr	ip, ip, ip, lsl #16
400076a8:	e043200c 	sub	r2, r3, ip
400076ac:	e1c22003 	bic	r2, r2, r3
400076b0:	e012238c 	ands	r2, r2, ip, lsl #7
400076b4:	04913004 	ldreq	r3, [r1], #4
400076b8:	02800004 	addeq	r0, r0, #4
400076bc:	0afffff9 	beq	400076a8 <strlen+0x2c>
400076c0:	e31300ff 	tst	r3, #255	; 0xff
400076c4:	12800001 	addne	r0, r0, #1
400076c8:	13130cff 	tstne	r3, #65280	; 0xff00
400076cc:	12800001 	addne	r0, r0, #1
400076d0:	131308ff 	tstne	r3, #16711680	; 0xff0000
400076d4:	12800001 	addne	r0, r0, #1
400076d8:	e12fff1e 	bx	lr

400076dc <_strtol_r>:
400076dc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400076e0:	e59fc1c0 	ldr	ip, [pc, #448]	; 400078a8 <_strtol_r+0x1cc>
400076e4:	e24dd014 	sub	sp, sp, #20
400076e8:	e1a0b001 	mov	fp, r1
400076ec:	e59c7000 	ldr	r7, [ip]
400076f0:	e58d000c 	str	r0, [sp, #12]
400076f4:	e1a08003 	mov	r8, r3
400076f8:	ea000000 	b	40007700 <_strtol_r+0x24>
400076fc:	e1a01004 	mov	r1, r4
40007700:	e1a04001 	mov	r4, r1
40007704:	e4d45001 	ldrb	r5, [r4], #1
40007708:	e0873005 	add	r3, r7, r5
4000770c:	e5d33001 	ldrb	r3, [r3, #1]
40007710:	e2133008 	ands	r3, r3, #8
40007714:	1afffff8 	bne	400076fc <_strtol_r+0x20>
40007718:	e355002d 	cmp	r5, #45	; 0x2d
4000771c:	0a000051 	beq	40007868 <_strtol_r+0x18c>
40007720:	e355002b 	cmp	r5, #43	; 0x2b
40007724:	05d15001 	ldrbeq	r5, [r1, #1]
40007728:	02814002 	addeq	r4, r1, #2
4000772c:	e3d81010 	bics	r1, r8, #16
40007730:	1a000007 	bne	40007754 <_strtol_r+0x78>
40007734:	e2781001 	rsbs	r1, r8, #1
40007738:	33a01000 	movcc	r1, #0
4000773c:	e3550030 	cmp	r5, #48	; 0x30
40007740:	0a00004c 	beq	40007878 <_strtol_r+0x19c>
40007744:	e3510000 	cmp	r1, #0
40007748:	13a0800a 	movne	r8, #10
4000774c:	11a0a008 	movne	sl, r8
40007750:	1a000000 	bne	40007758 <_strtol_r+0x7c>
40007754:	e1a0a008 	mov	sl, r8
40007758:	e3530000 	cmp	r3, #0
4000775c:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40007760:	13a06102 	movne	r6, #-2147483648	; 0x80000000
40007764:	e1a00006 	mov	r0, r6
40007768:	e1a0100a 	mov	r1, sl
4000776c:	e98d000c 	stmib	sp, {r2, r3}
40007770:	eb001aed 	bl	4000e32c <__aeabi_uidivmod>
40007774:	e1a00006 	mov	r0, r6
40007778:	e1a09001 	mov	r9, r1
4000777c:	e3a06000 	mov	r6, #0
40007780:	e1a0100a 	mov	r1, sl
40007784:	eb001aab 	bl	4000e238 <__aeabi_uidiv>
40007788:	e1a01006 	mov	r1, r6
4000778c:	e99d000c 	ldmib	sp, {r2, r3}
40007790:	ea000009 	b	400077bc <_strtol_r+0xe0>
40007794:	e1550009 	cmp	r5, r9
40007798:	d3a0c000 	movle	ip, #0
4000779c:	c3a0c001 	movgt	ip, #1
400077a0:	e1510000 	cmp	r1, r0
400077a4:	13a0c000 	movne	ip, #0
400077a8:	e35c0000 	cmp	ip, #0
400077ac:	1a000014 	bne	40007804 <_strtol_r+0x128>
400077b0:	e021519a 	mla	r1, sl, r1, r5
400077b4:	e3a06001 	mov	r6, #1
400077b8:	e4d45001 	ldrb	r5, [r4], #1
400077bc:	e087c005 	add	ip, r7, r5
400077c0:	e5dcc001 	ldrb	ip, [ip, #1]
400077c4:	e31c0004 	tst	ip, #4
400077c8:	12455030 	subne	r5, r5, #48	; 0x30
400077cc:	1a000005 	bne	400077e8 <_strtol_r+0x10c>
400077d0:	e21cc003 	ands	ip, ip, #3
400077d4:	0a00000c 	beq	4000780c <_strtol_r+0x130>
400077d8:	e35c0001 	cmp	ip, #1
400077dc:	13a0c057 	movne	ip, #87	; 0x57
400077e0:	03a0c037 	moveq	ip, #55	; 0x37
400077e4:	e06c5005 	rsb	r5, ip, r5
400077e8:	e1580005 	cmp	r8, r5
400077ec:	da000006 	ble	4000780c <_strtol_r+0x130>
400077f0:	e1510000 	cmp	r1, r0
400077f4:	93a0c000 	movls	ip, #0
400077f8:	83a0c001 	movhi	ip, #1
400077fc:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
40007800:	0affffe3 	beq	40007794 <_strtol_r+0xb8>
40007804:	e3e06000 	mvn	r6, #0
40007808:	eaffffea 	b	400077b8 <_strtol_r+0xdc>
4000780c:	e3760001 	cmn	r6, #1
40007810:	0a00000a 	beq	40007840 <_strtol_r+0x164>
40007814:	e3530000 	cmp	r3, #0
40007818:	12611000 	rsbne	r1, r1, #0
4000781c:	e3520000 	cmp	r2, #0
40007820:	e1a00001 	mov	r0, r1
40007824:	0a000002 	beq	40007834 <_strtol_r+0x158>
40007828:	e3560000 	cmp	r6, #0
4000782c:	1a00000b 	bne	40007860 <_strtol_r+0x184>
40007830:	e582b000 	str	fp, [r2]
40007834:	e28dd014 	add	sp, sp, #20
40007838:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000783c:	e12fff1e 	bx	lr
40007840:	e3530000 	cmp	r3, #0
40007844:	e59d100c 	ldr	r1, [sp, #12]
40007848:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000784c:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40007850:	e3a03022 	mov	r3, #34	; 0x22
40007854:	e3520000 	cmp	r2, #0
40007858:	e5813000 	str	r3, [r1]
4000785c:	0afffff4 	beq	40007834 <_strtol_r+0x158>
40007860:	e244b001 	sub	fp, r4, #1
40007864:	eafffff1 	b	40007830 <_strtol_r+0x154>
40007868:	e2814002 	add	r4, r1, #2
4000786c:	e5d15001 	ldrb	r5, [r1, #1]
40007870:	e3a03001 	mov	r3, #1
40007874:	eaffffac 	b	4000772c <_strtol_r+0x50>
40007878:	e5d40000 	ldrb	r0, [r4]
4000787c:	e20000df 	and	r0, r0, #223	; 0xdf
40007880:	e3500058 	cmp	r0, #88	; 0x58
40007884:	0a000002 	beq	40007894 <_strtol_r+0x1b8>
40007888:	e3510000 	cmp	r1, #0
4000788c:	13a08008 	movne	r8, #8
40007890:	eaffffaf 	b	40007754 <_strtol_r+0x78>
40007894:	e3a08010 	mov	r8, #16
40007898:	e5d45001 	ldrb	r5, [r4, #1]
4000789c:	e1a0a008 	mov	sl, r8
400078a0:	e2844002 	add	r4, r4, #2
400078a4:	eaffffab 	b	40007758 <_strtol_r+0x7c>
400078a8:	400182a0 	andmi	r8, r1, r0, lsr #5

400078ac <strtol>:
400078ac:	e59fc01c 	ldr	ip, [pc, #28]	; 400078d0 <strtol+0x24>
400078b0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
400078b4:	e1a04001 	mov	r4, r1
400078b8:	e1a03002 	mov	r3, r2
400078bc:	e1a01000 	mov	r1, r0
400078c0:	e1a02004 	mov	r2, r4
400078c4:	e59c0000 	ldr	r0, [ip]
400078c8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400078cc:	eaffff82 	b	400076dc <_strtol_r>
400078d0:	400186b8 			; <UNDEFINED> instruction: 0x400186b8

400078d4 <_vsprintf_r>:
400078d4:	e92d4030 	push	{r4, r5, lr}
400078d8:	e24dd06c 	sub	sp, sp, #108	; 0x6c
400078dc:	e1a0e001 	mov	lr, r1
400078e0:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
400078e4:	e3a05f82 	mov	r5, #520	; 0x208
400078e8:	e3e04000 	mvn	r4, #0
400078ec:	e1a0100d 	mov	r1, sp
400078f0:	e58de000 	str	lr, [sp]
400078f4:	e58de010 	str	lr, [sp, #16]
400078f8:	e1cd50bc 	strh	r5, [sp, #12]
400078fc:	e58dc008 	str	ip, [sp, #8]
40007900:	e58dc014 	str	ip, [sp, #20]
40007904:	e1cd40be 	strh	r4, [sp, #14]
40007908:	eb000137 	bl	40007dec <_svfprintf_r>
4000790c:	e59d3000 	ldr	r3, [sp]
40007910:	e3a02000 	mov	r2, #0
40007914:	e5c32000 	strb	r2, [r3]
40007918:	e28dd06c 	add	sp, sp, #108	; 0x6c
4000791c:	e8bd4030 	pop	{r4, r5, lr}
40007920:	e12fff1e 	bx	lr

40007924 <vsprintf>:
40007924:	e59fc01c 	ldr	ip, [pc, #28]	; 40007948 <vsprintf+0x24>
40007928:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000792c:	e1a04001 	mov	r4, r1
40007930:	e1a03002 	mov	r3, r2
40007934:	e1a01000 	mov	r1, r0
40007938:	e1a02004 	mov	r2, r4
4000793c:	e59c0000 	ldr	r0, [ip]
40007940:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40007944:	eaffffe2 	b	400078d4 <_vsprintf_r>
40007948:	400186b8 			; <UNDEFINED> instruction: 0x400186b8

4000794c <_malloc_trim_r>:
4000794c:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
40007950:	e59f50e8 	ldr	r5, [pc, #232]	; 40007a40 <_malloc_trim_r+0xf4>
40007954:	e1a07001 	mov	r7, r1
40007958:	e1a04000 	mov	r4, r0
4000795c:	ebffff33 	bl	40007630 <__malloc_lock>
40007960:	e5953008 	ldr	r3, [r5, #8]
40007964:	e5936004 	ldr	r6, [r3, #4]
40007968:	e3c66003 	bic	r6, r6, #3
4000796c:	e0677006 	rsb	r7, r7, r6
40007970:	e2877efe 	add	r7, r7, #4064	; 0xfe0
40007974:	e287700f 	add	r7, r7, #15
40007978:	e1a07627 	lsr	r7, r7, #12
4000797c:	e2477001 	sub	r7, r7, #1
40007980:	e1a07607 	lsl	r7, r7, #12
40007984:	e3570a01 	cmp	r7, #4096	; 0x1000
40007988:	ba000006 	blt	400079a8 <_malloc_trim_r+0x5c>
4000798c:	e1a00004 	mov	r0, r4
40007990:	e3a01000 	mov	r1, #0
40007994:	ebffff27 	bl	40007638 <_sbrk_r>
40007998:	e5953008 	ldr	r3, [r5, #8]
4000799c:	e0833006 	add	r3, r3, r6
400079a0:	e1500003 	cmp	r0, r3
400079a4:	0a000004 	beq	400079bc <_malloc_trim_r+0x70>
400079a8:	e1a00004 	mov	r0, r4
400079ac:	ebffff20 	bl	40007634 <__malloc_unlock>
400079b0:	e3a00000 	mov	r0, #0
400079b4:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
400079b8:	e12fff1e 	bx	lr
400079bc:	e1a00004 	mov	r0, r4
400079c0:	e2671000 	rsb	r1, r7, #0
400079c4:	ebffff1b 	bl	40007638 <_sbrk_r>
400079c8:	e3700001 	cmn	r0, #1
400079cc:	0a00000c 	beq	40007a04 <_malloc_trim_r+0xb8>
400079d0:	e59f306c 	ldr	r3, [pc, #108]	; 40007a44 <_malloc_trim_r+0xf8>
400079d4:	e5951008 	ldr	r1, [r5, #8]
400079d8:	e5932000 	ldr	r2, [r3]
400079dc:	e0676006 	rsb	r6, r7, r6
400079e0:	e3866001 	orr	r6, r6, #1
400079e4:	e1a00004 	mov	r0, r4
400079e8:	e0677002 	rsb	r7, r7, r2
400079ec:	e5816004 	str	r6, [r1, #4]
400079f0:	e5837000 	str	r7, [r3]
400079f4:	ebffff0e 	bl	40007634 <__malloc_unlock>
400079f8:	e3a00001 	mov	r0, #1
400079fc:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
40007a00:	e12fff1e 	bx	lr
40007a04:	e1a00004 	mov	r0, r4
40007a08:	e3a01000 	mov	r1, #0
40007a0c:	ebffff09 	bl	40007638 <_sbrk_r>
40007a10:	e5953008 	ldr	r3, [r5, #8]
40007a14:	e0632000 	rsb	r2, r3, r0
40007a18:	e352000f 	cmp	r2, #15
40007a1c:	daffffe1 	ble	400079a8 <_malloc_trim_r+0x5c>
40007a20:	e59f1020 	ldr	r1, [pc, #32]	; 40007a48 <_malloc_trim_r+0xfc>
40007a24:	e591c000 	ldr	ip, [r1]
40007a28:	e59f1014 	ldr	r1, [pc, #20]	; 40007a44 <_malloc_trim_r+0xf8>
40007a2c:	e3822001 	orr	r2, r2, #1
40007a30:	e06c0000 	rsb	r0, ip, r0
40007a34:	e5832004 	str	r2, [r3, #4]
40007a38:	e5810000 	str	r0, [r1]
40007a3c:	eaffffd9 	b	400079a8 <_malloc_trim_r+0x5c>
40007a40:	400182a4 	andmi	r8, r1, r4, lsr #5
40007a44:	40019860 	andmi	r9, r1, r0, ror #16
40007a48:	400186ac 	andmi	r8, r1, ip, lsr #13

40007a4c <_free_r>:
40007a4c:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
40007a50:	e2514000 	subs	r4, r1, #0
40007a54:	e1a06000 	mov	r6, r0
40007a58:	0a000046 	beq	40007b78 <_free_r+0x12c>
40007a5c:	ebfffef3 	bl	40007630 <__malloc_lock>
40007a60:	e514e004 	ldr	lr, [r4, #-4]
40007a64:	e59f1238 	ldr	r1, [pc, #568]	; 40007ca4 <_free_r+0x258>
40007a68:	e3ce3001 	bic	r3, lr, #1
40007a6c:	e244c008 	sub	ip, r4, #8
40007a70:	e08c2003 	add	r2, ip, r3
40007a74:	e5910008 	ldr	r0, [r1, #8]
40007a78:	e5925004 	ldr	r5, [r2, #4]
40007a7c:	e1500002 	cmp	r0, r2
40007a80:	e3c55003 	bic	r5, r5, #3
40007a84:	0a00004a 	beq	40007bb4 <_free_r+0x168>
40007a88:	e21ee001 	ands	lr, lr, #1
40007a8c:	e5825004 	str	r5, [r2, #4]
40007a90:	13a0e000 	movne	lr, #0
40007a94:	1a000009 	bne	40007ac0 <_free_r+0x74>
40007a98:	e5144008 	ldr	r4, [r4, #-8]
40007a9c:	e064c00c 	rsb	ip, r4, ip
40007aa0:	e59c0008 	ldr	r0, [ip, #8]
40007aa4:	e2817008 	add	r7, r1, #8
40007aa8:	e1500007 	cmp	r0, r7
40007aac:	e0833004 	add	r3, r3, r4
40007ab0:	159c400c 	ldrne	r4, [ip, #12]
40007ab4:	1580400c 	strne	r4, [r0, #12]
40007ab8:	15840008 	strne	r0, [r4, #8]
40007abc:	03a0e001 	moveq	lr, #1
40007ac0:	e0820005 	add	r0, r2, r5
40007ac4:	e5900004 	ldr	r0, [r0, #4]
40007ac8:	e3100001 	tst	r0, #1
40007acc:	1a000009 	bne	40007af8 <_free_r+0xac>
40007ad0:	e35e0000 	cmp	lr, #0
40007ad4:	e5920008 	ldr	r0, [r2, #8]
40007ad8:	e0833005 	add	r3, r3, r5
40007adc:	1a000002 	bne	40007aec <_free_r+0xa0>
40007ae0:	e59f41c0 	ldr	r4, [pc, #448]	; 40007ca8 <_free_r+0x25c>
40007ae4:	e1500004 	cmp	r0, r4
40007ae8:	0a000047 	beq	40007c0c <_free_r+0x1c0>
40007aec:	e592200c 	ldr	r2, [r2, #12]
40007af0:	e580200c 	str	r2, [r0, #12]
40007af4:	e5820008 	str	r0, [r2, #8]
40007af8:	e3832001 	orr	r2, r3, #1
40007afc:	e35e0000 	cmp	lr, #0
40007b00:	e58c2004 	str	r2, [ip, #4]
40007b04:	e78c3003 	str	r3, [ip, r3]
40007b08:	1a000018 	bne	40007b70 <_free_r+0x124>
40007b0c:	e3530c02 	cmp	r3, #512	; 0x200
40007b10:	3a00001a 	bcc	40007b80 <_free_r+0x134>
40007b14:	e1a024a3 	lsr	r2, r3, #9
40007b18:	e3520004 	cmp	r2, #4
40007b1c:	8a000042 	bhi	40007c2c <_free_r+0x1e0>
40007b20:	e1a0e323 	lsr	lr, r3, #6
40007b24:	e28ee038 	add	lr, lr, #56	; 0x38
40007b28:	e1a0008e 	lsl	r0, lr, #1
40007b2c:	e0810100 	add	r0, r1, r0, lsl #2
40007b30:	e5902008 	ldr	r2, [r0, #8]
40007b34:	e1520000 	cmp	r2, r0
40007b38:	e59f1164 	ldr	r1, [pc, #356]	; 40007ca4 <_free_r+0x258>
40007b3c:	0a000044 	beq	40007c54 <_free_r+0x208>
40007b40:	e5921004 	ldr	r1, [r2, #4]
40007b44:	e3c11003 	bic	r1, r1, #3
40007b48:	e1530001 	cmp	r3, r1
40007b4c:	2a000002 	bcs	40007b5c <_free_r+0x110>
40007b50:	e5922008 	ldr	r2, [r2, #8]
40007b54:	e1500002 	cmp	r0, r2
40007b58:	1afffff8 	bne	40007b40 <_free_r+0xf4>
40007b5c:	e592300c 	ldr	r3, [r2, #12]
40007b60:	e58c300c 	str	r3, [ip, #12]
40007b64:	e58c2008 	str	r2, [ip, #8]
40007b68:	e583c008 	str	ip, [r3, #8]
40007b6c:	e582c00c 	str	ip, [r2, #12]
40007b70:	e1a00006 	mov	r0, r6
40007b74:	ebfffeae 	bl	40007634 <__malloc_unlock>
40007b78:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
40007b7c:	e12fff1e 	bx	lr
40007b80:	e5912004 	ldr	r2, [r1, #4]
40007b84:	e1a031a3 	lsr	r3, r3, #3
40007b88:	e1a00143 	asr	r0, r3, #2
40007b8c:	e3a0e001 	mov	lr, #1
40007b90:	e182001e 	orr	r0, r2, lr, lsl r0
40007b94:	e0813183 	add	r3, r1, r3, lsl #3
40007b98:	e5932008 	ldr	r2, [r3, #8]
40007b9c:	e5810004 	str	r0, [r1, #4]
40007ba0:	e58c2008 	str	r2, [ip, #8]
40007ba4:	e58c300c 	str	r3, [ip, #12]
40007ba8:	e583c008 	str	ip, [r3, #8]
40007bac:	e582c00c 	str	ip, [r2, #12]
40007bb0:	eaffffee 	b	40007b70 <_free_r+0x124>
40007bb4:	e31e0001 	tst	lr, #1
40007bb8:	e0853003 	add	r3, r5, r3
40007bbc:	1a000006 	bne	40007bdc <_free_r+0x190>
40007bc0:	e5142008 	ldr	r2, [r4, #-8]
40007bc4:	e062c00c 	rsb	ip, r2, ip
40007bc8:	e59c000c 	ldr	r0, [ip, #12]
40007bcc:	e59ce008 	ldr	lr, [ip, #8]
40007bd0:	e58e000c 	str	r0, [lr, #12]
40007bd4:	e580e008 	str	lr, [r0, #8]
40007bd8:	e0833002 	add	r3, r3, r2
40007bdc:	e59f20c8 	ldr	r2, [pc, #200]	; 40007cac <_free_r+0x260>
40007be0:	e5920000 	ldr	r0, [r2]
40007be4:	e3832001 	orr	r2, r3, #1
40007be8:	e1530000 	cmp	r3, r0
40007bec:	e58c2004 	str	r2, [ip, #4]
40007bf0:	e581c008 	str	ip, [r1, #8]
40007bf4:	3affffdd 	bcc	40007b70 <_free_r+0x124>
40007bf8:	e59f30b0 	ldr	r3, [pc, #176]	; 40007cb0 <_free_r+0x264>
40007bfc:	e1a00006 	mov	r0, r6
40007c00:	e5931000 	ldr	r1, [r3]
40007c04:	ebffff50 	bl	4000794c <_malloc_trim_r>
40007c08:	eaffffd8 	b	40007b70 <_free_r+0x124>
40007c0c:	e3832001 	orr	r2, r3, #1
40007c10:	e581c014 	str	ip, [r1, #20]
40007c14:	e581c010 	str	ip, [r1, #16]
40007c18:	e58c000c 	str	r0, [ip, #12]
40007c1c:	e58c0008 	str	r0, [ip, #8]
40007c20:	e58c2004 	str	r2, [ip, #4]
40007c24:	e78c3003 	str	r3, [ip, r3]
40007c28:	eaffffd0 	b	40007b70 <_free_r+0x124>
40007c2c:	e3520014 	cmp	r2, #20
40007c30:	9282e05b 	addls	lr, r2, #91	; 0x5b
40007c34:	91a0008e 	lslls	r0, lr, #1
40007c38:	9affffbb 	bls	40007b2c <_free_r+0xe0>
40007c3c:	e3520054 	cmp	r2, #84	; 0x54
40007c40:	8a00000a 	bhi	40007c70 <_free_r+0x224>
40007c44:	e1a0e623 	lsr	lr, r3, #12
40007c48:	e28ee06e 	add	lr, lr, #110	; 0x6e
40007c4c:	e1a0008e 	lsl	r0, lr, #1
40007c50:	eaffffb5 	b	40007b2c <_free_r+0xe0>
40007c54:	e5913004 	ldr	r3, [r1, #4]
40007c58:	e1a0e14e 	asr	lr, lr, #2
40007c5c:	e3a00001 	mov	r0, #1
40007c60:	e1830e10 	orr	r0, r3, r0, lsl lr
40007c64:	e1a03002 	mov	r3, r2
40007c68:	e5810004 	str	r0, [r1, #4]
40007c6c:	eaffffbb 	b	40007b60 <_free_r+0x114>
40007c70:	e3520f55 	cmp	r2, #340	; 0x154
40007c74:	91a0e7a3 	lsrls	lr, r3, #15
40007c78:	928ee077 	addls	lr, lr, #119	; 0x77
40007c7c:	91a0008e 	lslls	r0, lr, #1
40007c80:	9affffa9 	bls	40007b2c <_free_r+0xe0>
40007c84:	e59f0028 	ldr	r0, [pc, #40]	; 40007cb4 <_free_r+0x268>
40007c88:	e1520000 	cmp	r2, r0
40007c8c:	91a0e923 	lsrls	lr, r3, #18
40007c90:	928ee07c 	addls	lr, lr, #124	; 0x7c
40007c94:	91a0008e 	lslls	r0, lr, #1
40007c98:	83a000fc 	movhi	r0, #252	; 0xfc
40007c9c:	83a0e07e 	movhi	lr, #126	; 0x7e
40007ca0:	eaffffa1 	b	40007b2c <_free_r+0xe0>
40007ca4:	400182a4 	andmi	r8, r1, r4, lsr #5
40007ca8:	400182ac 	andmi	r8, r1, ip, lsr #5
40007cac:	400186b0 			; <UNDEFINED> instruction: 0x400186b0
40007cb0:	4001985c 	andmi	r9, r1, ip, asr r8
40007cb4:	00000554 	andeq	r0, r0, r4, asr r5

40007cb8 <cleanup_glue>:
40007cb8:	e92d4038 	push	{r3, r4, r5, lr}
40007cbc:	e1a04001 	mov	r4, r1
40007cc0:	e5911000 	ldr	r1, [r1]
40007cc4:	e3510000 	cmp	r1, #0
40007cc8:	e1a05000 	mov	r5, r0
40007ccc:	1bfffff9 	blne	40007cb8 <cleanup_glue>
40007cd0:	e1a00005 	mov	r0, r5
40007cd4:	e1a01004 	mov	r1, r4
40007cd8:	ebffff5b 	bl	40007a4c <_free_r>
40007cdc:	e8bd4038 	pop	{r3, r4, r5, lr}
40007ce0:	e12fff1e 	bx	lr

40007ce4 <_reclaim_reent>:
40007ce4:	e59f30fc 	ldr	r3, [pc, #252]	; 40007de8 <_reclaim_reent+0x104>
40007ce8:	e5933000 	ldr	r3, [r3]
40007cec:	e1500003 	cmp	r0, r3
40007cf0:	e92d4070 	push	{r4, r5, r6, lr}
40007cf4:	e1a05000 	mov	r5, r0
40007cf8:	0a00002e 	beq	40007db8 <_reclaim_reent+0xd4>
40007cfc:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
40007d00:	e3520000 	cmp	r2, #0
40007d04:	0a000013 	beq	40007d58 <_reclaim_reent+0x74>
40007d08:	e3a03000 	mov	r3, #0
40007d0c:	e1a06003 	mov	r6, r3
40007d10:	e7921103 	ldr	r1, [r2, r3, lsl #2]
40007d14:	e3510000 	cmp	r1, #0
40007d18:	1a000001 	bne	40007d24 <_reclaim_reent+0x40>
40007d1c:	ea000006 	b	40007d3c <_reclaim_reent+0x58>
40007d20:	e1a01004 	mov	r1, r4
40007d24:	e5914000 	ldr	r4, [r1]
40007d28:	e1a00005 	mov	r0, r5
40007d2c:	ebffff46 	bl	40007a4c <_free_r>
40007d30:	e3540000 	cmp	r4, #0
40007d34:	1afffff9 	bne	40007d20 <_reclaim_reent+0x3c>
40007d38:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
40007d3c:	e2866001 	add	r6, r6, #1
40007d40:	e3560020 	cmp	r6, #32
40007d44:	e1a03006 	mov	r3, r6
40007d48:	1afffff0 	bne	40007d10 <_reclaim_reent+0x2c>
40007d4c:	e1a01002 	mov	r1, r2
40007d50:	e1a00005 	mov	r0, r5
40007d54:	ebffff3c 	bl	40007a4c <_free_r>
40007d58:	e5951040 	ldr	r1, [r5, #64]	; 0x40
40007d5c:	e3510000 	cmp	r1, #0
40007d60:	11a00005 	movne	r0, r5
40007d64:	1bffff38 	blne	40007a4c <_free_r>
40007d68:	e5951148 	ldr	r1, [r5, #328]	; 0x148
40007d6c:	e3510000 	cmp	r1, #0
40007d70:	0a000009 	beq	40007d9c <_reclaim_reent+0xb8>
40007d74:	e2856f53 	add	r6, r5, #332	; 0x14c
40007d78:	e1510006 	cmp	r1, r6
40007d7c:	1a000001 	bne	40007d88 <_reclaim_reent+0xa4>
40007d80:	ea000005 	b	40007d9c <_reclaim_reent+0xb8>
40007d84:	e1a01004 	mov	r1, r4
40007d88:	e5914000 	ldr	r4, [r1]
40007d8c:	e1a00005 	mov	r0, r5
40007d90:	ebffff2d 	bl	40007a4c <_free_r>
40007d94:	e1560004 	cmp	r6, r4
40007d98:	1afffff9 	bne	40007d84 <_reclaim_reent+0xa0>
40007d9c:	e5951054 	ldr	r1, [r5, #84]	; 0x54
40007da0:	e3510000 	cmp	r1, #0
40007da4:	11a00005 	movne	r0, r5
40007da8:	1bffff27 	blne	40007a4c <_free_r>
40007dac:	e5953038 	ldr	r3, [r5, #56]	; 0x38
40007db0:	e3530000 	cmp	r3, #0
40007db4:	1a000001 	bne	40007dc0 <_reclaim_reent+0xdc>
40007db8:	e8bd4070 	pop	{r4, r5, r6, lr}
40007dbc:	e12fff1e 	bx	lr
40007dc0:	e1a00005 	mov	r0, r5
40007dc4:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
40007dc8:	e1a0e00f 	mov	lr, pc
40007dcc:	e12fff1c 	bx	ip
40007dd0:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
40007dd4:	e3510000 	cmp	r1, #0
40007dd8:	0afffff6 	beq	40007db8 <_reclaim_reent+0xd4>
40007ddc:	e1a00005 	mov	r0, r5
40007de0:	e8bd4070 	pop	{r4, r5, r6, lr}
40007de4:	eaffffb3 	b	40007cb8 <cleanup_glue>
40007de8:	400186b8 			; <UNDEFINED> instruction: 0x400186b8

40007dec <_svfprintf_r>:
40007dec:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007df0:	e24ddf43 	sub	sp, sp, #268	; 0x10c
40007df4:	e58d3048 	str	r3, [sp, #72]	; 0x48
40007df8:	e58d1030 	str	r1, [sp, #48]	; 0x30
40007dfc:	e58d2024 	str	r2, [sp, #36]	; 0x24
40007e00:	e58d0038 	str	r0, [sp, #56]	; 0x38
40007e04:	eb000e19 	bl	4000b670 <_localeconv_r>
40007e08:	e5900000 	ldr	r0, [r0]
40007e0c:	e58d0054 	str	r0, [sp, #84]	; 0x54
40007e10:	ebfffe19 	bl	4000767c <strlen>
40007e14:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40007e18:	e1d430bc 	ldrh	r3, [r4, #12]
40007e1c:	e3130080 	tst	r3, #128	; 0x80
40007e20:	e58d0060 	str	r0, [sp, #96]	; 0x60
40007e24:	0a000002 	beq	40007e34 <_svfprintf_r+0x48>
40007e28:	e5943010 	ldr	r3, [r4, #16]
40007e2c:	e3530000 	cmp	r3, #0
40007e30:	0a000651 	beq	4000977c <_svfprintf_r+0x1990>
40007e34:	e3a03000 	mov	r3, #0
40007e38:	e28d40c8 	add	r4, sp, #200	; 0xc8
40007e3c:	e59fcf94 	ldr	ip, [pc, #3988]	; 40008dd8 <_svfprintf_r+0xfec>
40007e40:	e58d401c 	str	r4, [sp, #28]
40007e44:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40007e48:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007e4c:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007e50:	e58d4094 	str	r4, [sp, #148]	; 0x94
40007e54:	e58d3058 	str	r3, [sp, #88]	; 0x58
40007e58:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40007e5c:	e58d3068 	str	r3, [sp, #104]	; 0x68
40007e60:	e58d3064 	str	r3, [sp, #100]	; 0x64
40007e64:	e58d3040 	str	r3, [sp, #64]	; 0x40
40007e68:	e1a07004 	mov	r7, r4
40007e6c:	e28c9010 	add	r9, ip, #16
40007e70:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40007e74:	e5d43000 	ldrb	r3, [r4]
40007e78:	e3530025 	cmp	r3, #37	; 0x25
40007e7c:	13530000 	cmpne	r3, #0
40007e80:	0a0000a2 	beq	40008110 <_svfprintf_r+0x324>
40007e84:	e2843001 	add	r3, r4, #1
40007e88:	e1a04003 	mov	r4, r3
40007e8c:	e5d33000 	ldrb	r3, [r3]
40007e90:	e3530025 	cmp	r3, #37	; 0x25
40007e94:	13530000 	cmpne	r3, #0
40007e98:	e2843001 	add	r3, r4, #1
40007e9c:	1afffff9 	bne	40007e88 <_svfprintf_r+0x9c>
40007ea0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40007ea4:	e054500c 	subs	r5, r4, ip
40007ea8:	0a00000d 	beq	40007ee4 <_svfprintf_r+0xf8>
40007eac:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007eb0:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40007eb4:	e2833001 	add	r3, r3, #1
40007eb8:	e3530007 	cmp	r3, #7
40007ebc:	e0822005 	add	r2, r2, r5
40007ec0:	e587c000 	str	ip, [r7]
40007ec4:	e5875004 	str	r5, [r7, #4]
40007ec8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007ecc:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40007ed0:	d2877008 	addle	r7, r7, #8
40007ed4:	ca000077 	bgt	400080b8 <_svfprintf_r+0x2cc>
40007ed8:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40007edc:	e08cc005 	add	ip, ip, r5
40007ee0:	e58dc040 	str	ip, [sp, #64]	; 0x40
40007ee4:	e5d43000 	ldrb	r3, [r4]
40007ee8:	e3530000 	cmp	r3, #0
40007eec:	0a000079 	beq	400080d8 <_svfprintf_r+0x2ec>
40007ef0:	e2845001 	add	r5, r4, #1
40007ef4:	e3e0c000 	mvn	ip, #0
40007ef8:	e3a03000 	mov	r3, #0
40007efc:	e58d5024 	str	r5, [sp, #36]	; 0x24
40007f00:	e5d48001 	ldrb	r8, [r4, #1]
40007f04:	e58dc028 	str	ip, [sp, #40]	; 0x28
40007f08:	e1a02003 	mov	r2, r3
40007f0c:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40007f10:	e58d3044 	str	r3, [sp, #68]	; 0x44
40007f14:	e58d3020 	str	r3, [sp, #32]
40007f18:	e1a03005 	mov	r3, r5
40007f1c:	e2833001 	add	r3, r3, #1
40007f20:	e2481020 	sub	r1, r8, #32
40007f24:	e3510058 	cmp	r1, #88	; 0x58
40007f28:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40007f2c:	ea000262 	b	400088bc <_svfprintf_r+0xad0>
40007f30:	4000875c 	andmi	r8, r0, ip, asr r7
40007f34:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f38:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f3c:	4000876c 	andmi	r8, r0, ip, ror #14
40007f40:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f44:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f48:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f4c:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f50:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f54:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f58:	40008780 	andmi	r8, r0, r0, lsl #15
40007f5c:	40008684 	andmi	r8, r0, r4, lsl #13
40007f60:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f64:	400080a4 	andmi	r8, r0, r4, lsr #1
40007f68:	400083a0 	andmi	r8, r0, r0, lsr #7
40007f6c:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f70:	40008878 	andmi	r8, r0, r8, ror r8
40007f74:	4000888c 	andmi	r8, r0, ip, lsl #17
40007f78:	4000888c 	andmi	r8, r0, ip, lsl #17
40007f7c:	4000888c 	andmi	r8, r0, ip, lsl #17
40007f80:	4000888c 	andmi	r8, r0, ip, lsl #17
40007f84:	4000888c 	andmi	r8, r0, ip, lsl #17
40007f88:	4000888c 	andmi	r8, r0, ip, lsl #17
40007f8c:	4000888c 	andmi	r8, r0, ip, lsl #17
40007f90:	4000888c 	andmi	r8, r0, ip, lsl #17
40007f94:	4000888c 	andmi	r8, r0, ip, lsl #17
40007f98:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007f9c:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fa0:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fa4:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fa8:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fac:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fb0:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fb4:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fb8:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fbc:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fc0:	40008444 	andmi	r8, r0, r4, asr #8
40007fc4:	4000849c 	mulmi	r0, ip, r4
40007fc8:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fcc:	4000849c 	mulmi	r0, ip, r4
40007fd0:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fd4:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fd8:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fdc:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fe0:	40008544 	andmi	r8, r0, r4, asr #10
40007fe4:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fe8:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007fec:	40008558 	andmi	r8, r0, r8, asr r5
40007ff0:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007ff4:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007ff8:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40007ffc:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008000:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008004:	400083f4 	strdmi	r8, [r0], -r4
40008008:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
4000800c:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008010:	400087ec 	andmi	r8, r0, ip, ror #15
40008014:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008018:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
4000801c:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008020:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008024:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008028:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
4000802c:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008030:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008034:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008038:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
4000803c:	400087a8 	andmi	r8, r0, r8, lsr #15
40008040:	40008838 	andmi	r8, r0, r8, lsr r8
40008044:	4000849c 	mulmi	r0, ip, r4
40008048:	4000849c 	mulmi	r0, ip, r4
4000804c:	4000849c 	mulmi	r0, ip, r4
40008050:	40008748 	andmi	r8, r0, r8, asr #14
40008054:	40008838 	andmi	r8, r0, r8, lsr r8
40008058:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
4000805c:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008060:	40008690 	mulmi	r0, r0, r6
40008064:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008068:	400086c0 	andmi	r8, r0, r0, asr #13
4000806c:	40008370 	andmi	r8, r0, r0, ror r3
40008070:	40008700 	andmi	r8, r0, r0, lsl #14
40008074:	40008598 	mulmi	r0, r8, r5
40008078:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
4000807c:	400085ac 	andmi	r8, r0, ip, lsr #11
40008080:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008084:	40008118 	andmi	r8, r0, r8, lsl r1
40008088:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
4000808c:	400088bc 			; <UNDEFINED> instruction: 0x400088bc
40008090:	40008620 	andmi	r8, r0, r0, lsr #12
40008094:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
40008098:	e2655000 	rsb	r5, r5, #0
4000809c:	e58d5044 	str	r5, [sp, #68]	; 0x44
400080a0:	e58d1048 	str	r1, [sp, #72]	; 0x48
400080a4:	e59dc020 	ldr	ip, [sp, #32]
400080a8:	e38cc004 	orr	ip, ip, #4
400080ac:	e58dc020 	str	ip, [sp, #32]
400080b0:	e5d38000 	ldrb	r8, [r3]
400080b4:	eaffff98 	b	40007f1c <_svfprintf_r+0x130>
400080b8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400080bc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400080c0:	e28d2094 	add	r2, sp, #148	; 0x94
400080c4:	eb0011ac 	bl	4000c77c <__ssprint_r>
400080c8:	e3500000 	cmp	r0, #0
400080cc:	1a000007 	bne	400080f0 <_svfprintf_r+0x304>
400080d0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400080d4:	eaffff7f 	b	40007ed8 <_svfprintf_r+0xec>
400080d8:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
400080dc:	e3530000 	cmp	r3, #0
400080e0:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
400080e4:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
400080e8:	128d2094 	addne	r2, sp, #148	; 0x94
400080ec:	1b0011a2 	blne	4000c77c <__ssprint_r>
400080f0:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400080f4:	e1d430bc 	ldrh	r3, [r4, #12]
400080f8:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
400080fc:	e3130040 	tst	r3, #64	; 0x40
40008100:	13e00000 	mvnne	r0, #0
40008104:	e28ddf43 	add	sp, sp, #268	; 0x10c
40008108:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000810c:	e12fff1e 	bx	lr
40008110:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40008114:	eaffff72 	b	40007ee4 <_svfprintf_r+0xf8>
40008118:	e59d5020 	ldr	r5, [sp, #32]
4000811c:	e3150020 	tst	r5, #32
40008120:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008124:	0a0000b9 	beq	40008410 <_svfprintf_r+0x624>
40008128:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000812c:	e28c3007 	add	r3, ip, #7
40008130:	e3c33007 	bic	r3, r3, #7
40008134:	e2834008 	add	r4, r3, #8
40008138:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000813c:	e8930030 	ldm	r3, {r4, r5}
40008140:	e3a03001 	mov	r3, #1
40008144:	e3a0a000 	mov	sl, #0
40008148:	e5cda077 	strb	sl, [sp, #119]	; 0x77
4000814c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008150:	e35c0000 	cmp	ip, #0
40008154:	a59dc020 	ldrge	ip, [sp, #32]
40008158:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000815c:	a58dc020 	strge	ip, [sp, #32]
40008160:	e1940005 	orrs	r0, r4, r5
40008164:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008168:	03a02000 	moveq	r2, #0
4000816c:	13a02001 	movne	r2, #1
40008170:	e35c0000 	cmp	ip, #0
40008174:	13822001 	orrne	r2, r2, #1
40008178:	e3520000 	cmp	r2, #0
4000817c:	0a0002cb 	beq	40008cb0 <_svfprintf_r+0xec4>
40008180:	e3530001 	cmp	r3, #1
40008184:	0a0003b1 	beq	40009050 <_svfprintf_r+0x1264>
40008188:	e3530002 	cmp	r3, #2
4000818c:	e28d20c7 	add	r2, sp, #199	; 0xc7
40008190:	1a00005b 	bne	40008304 <_svfprintf_r+0x518>
40008194:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
40008198:	e1a03224 	lsr	r3, r4, #4
4000819c:	e204000f 	and	r0, r4, #15
400081a0:	e1833e05 	orr	r3, r3, r5, lsl #28
400081a4:	e1a01225 	lsr	r1, r5, #4
400081a8:	e1a04003 	mov	r4, r3
400081ac:	e1a05001 	mov	r5, r1
400081b0:	e7dc3000 	ldrb	r3, [ip, r0]
400081b4:	e1940005 	orrs	r0, r4, r5
400081b8:	e1a06002 	mov	r6, r2
400081bc:	e5c23000 	strb	r3, [r2]
400081c0:	e2422001 	sub	r2, r2, #1
400081c4:	1afffff3 	bne	40008198 <_svfprintf_r+0x3ac>
400081c8:	e59d301c 	ldr	r3, [sp, #28]
400081cc:	e0663003 	rsb	r3, r6, r3
400081d0:	e58d3034 	str	r3, [sp, #52]	; 0x34
400081d4:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400081d8:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400081dc:	e3a05000 	mov	r5, #0
400081e0:	e15c0004 	cmp	ip, r4
400081e4:	b1a0c004 	movlt	ip, r4
400081e8:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400081ec:	e58d5050 	str	r5, [sp, #80]	; 0x50
400081f0:	e35a0000 	cmp	sl, #0
400081f4:	0a000002 	beq	40008204 <_svfprintf_r+0x418>
400081f8:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
400081fc:	e2844001 	add	r4, r4, #1
40008200:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40008204:	e59d5020 	ldr	r5, [sp, #32]
40008208:	e215b002 	ands	fp, r5, #2
4000820c:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
40008210:	e59d3020 	ldr	r3, [sp, #32]
40008214:	128cc002 	addne	ip, ip, #2
40008218:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
4000821c:	e2133084 	ands	r3, r3, #132	; 0x84
40008220:	e58d304c 	str	r3, [sp, #76]	; 0x4c
40008224:	1a0001ae 	bne	400088e4 <_svfprintf_r+0xaf8>
40008228:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
4000822c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008230:	e06c5004 	rsb	r5, ip, r4
40008234:	e3550000 	cmp	r5, #0
40008238:	da0001a9 	ble	400088e4 <_svfprintf_r+0xaf8>
4000823c:	e3550010 	cmp	r5, #16
40008240:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008244:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40008248:	e59fab88 	ldr	sl, [pc, #2952]	; 40008dd8 <_svfprintf_r+0xfec>
4000824c:	da000021 	ble	400082d8 <_svfprintf_r+0x4ec>
40008250:	e58d606c 	str	r6, [sp, #108]	; 0x6c
40008254:	e1a00007 	mov	r0, r7
40008258:	e3a04010 	mov	r4, #16
4000825c:	e1a07005 	mov	r7, r5
40008260:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
40008264:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40008268:	ea000002 	b	40008278 <_svfprintf_r+0x48c>
4000826c:	e2477010 	sub	r7, r7, #16
40008270:	e3570010 	cmp	r7, #16
40008274:	da000014 	ble	400082cc <_svfprintf_r+0x4e0>
40008278:	e2822001 	add	r2, r2, #1
4000827c:	e59f3b54 	ldr	r3, [pc, #2900]	; 40008dd8 <_svfprintf_r+0xfec>
40008280:	e3520007 	cmp	r2, #7
40008284:	e2811010 	add	r1, r1, #16
40008288:	e8800018 	stm	r0, {r3, r4}
4000828c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40008290:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40008294:	d2800008 	addle	r0, r0, #8
40008298:	dafffff3 	ble	4000826c <_svfprintf_r+0x480>
4000829c:	e1a00005 	mov	r0, r5
400082a0:	e1a01006 	mov	r1, r6
400082a4:	e28d2094 	add	r2, sp, #148	; 0x94
400082a8:	eb001133 	bl	4000c77c <__ssprint_r>
400082ac:	e3500000 	cmp	r0, #0
400082b0:	1affff8e 	bne	400080f0 <_svfprintf_r+0x304>
400082b4:	e2477010 	sub	r7, r7, #16
400082b8:	e3570010 	cmp	r7, #16
400082bc:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400082c0:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400082c4:	e28d00c8 	add	r0, sp, #200	; 0xc8
400082c8:	caffffea 	bgt	40008278 <_svfprintf_r+0x48c>
400082cc:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
400082d0:	e1a05007 	mov	r5, r7
400082d4:	e1a07000 	mov	r7, r0
400082d8:	e2822001 	add	r2, r2, #1
400082dc:	e0854001 	add	r4, r5, r1
400082e0:	e3520007 	cmp	r2, #7
400082e4:	e58d2098 	str	r2, [sp, #152]	; 0x98
400082e8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400082ec:	e587a000 	str	sl, [r7]
400082f0:	e5875004 	str	r5, [r7, #4]
400082f4:	ca00035f 	bgt	40009078 <_svfprintf_r+0x128c>
400082f8:	e2877008 	add	r7, r7, #8
400082fc:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40008300:	ea000178 	b	400088e8 <_svfprintf_r+0xafc>
40008304:	e1a031a4 	lsr	r3, r4, #3
40008308:	e1833e85 	orr	r3, r3, r5, lsl #29
4000830c:	e1a001a5 	lsr	r0, r5, #3
40008310:	e2041007 	and	r1, r4, #7
40008314:	e1a05000 	mov	r5, r0
40008318:	e1a04003 	mov	r4, r3
4000831c:	e1940005 	orrs	r0, r4, r5
40008320:	e2813030 	add	r3, r1, #48	; 0x30
40008324:	e1a06002 	mov	r6, r2
40008328:	e5c23000 	strb	r3, [r2]
4000832c:	e2422001 	sub	r2, r2, #1
40008330:	1afffff3 	bne	40008304 <_svfprintf_r+0x518>
40008334:	e59d4020 	ldr	r4, [sp, #32]
40008338:	e3140001 	tst	r4, #1
4000833c:	e1a01006 	mov	r1, r6
40008340:	0a000348 	beq	40009068 <_svfprintf_r+0x127c>
40008344:	e3530030 	cmp	r3, #48	; 0x30
40008348:	059dc01c 	ldreq	ip, [sp, #28]
4000834c:	159d401c 	ldrne	r4, [sp, #28]
40008350:	11a06002 	movne	r6, r2
40008354:	0066c00c 	rsbeq	ip, r6, ip
40008358:	13a03030 	movne	r3, #48	; 0x30
4000835c:	10664004 	rsbne	r4, r6, r4
40008360:	058dc034 	streq	ip, [sp, #52]	; 0x34
40008364:	158d4034 	strne	r4, [sp, #52]	; 0x34
40008368:	15413001 	strbne	r3, [r1, #-1]
4000836c:	eaffff98 	b	400081d4 <_svfprintf_r+0x3e8>
40008370:	e59dc020 	ldr	ip, [sp, #32]
40008374:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008378:	e21c3020 	ands	r3, ip, #32
4000837c:	0a00007c 	beq	40008574 <_svfprintf_r+0x788>
40008380:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008384:	e2843007 	add	r3, r4, #7
40008388:	e3c33007 	bic	r3, r3, #7
4000838c:	e2835008 	add	r5, r3, #8
40008390:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008394:	e8930030 	ldm	r3, {r4, r5}
40008398:	e3a03000 	mov	r3, #0
4000839c:	eaffff68 	b	40008144 <_svfprintf_r+0x358>
400083a0:	e5d38000 	ldrb	r8, [r3]
400083a4:	e358002a 	cmp	r8, #42	; 0x2a
400083a8:	e2830001 	add	r0, r3, #1
400083ac:	0a00063c 	beq	40009ca4 <_svfprintf_r+0x1eb8>
400083b0:	e2481030 	sub	r1, r8, #48	; 0x30
400083b4:	e3510009 	cmp	r1, #9
400083b8:	83a04000 	movhi	r4, #0
400083bc:	81a03000 	movhi	r3, r0
400083c0:	858d4028 	strhi	r4, [sp, #40]	; 0x28
400083c4:	8afffed5 	bhi	40007f20 <_svfprintf_r+0x134>
400083c8:	e3a03000 	mov	r3, #0
400083cc:	e4d08001 	ldrb	r8, [r0], #1
400083d0:	e0833103 	add	r3, r3, r3, lsl #2
400083d4:	e0813083 	add	r3, r1, r3, lsl #1
400083d8:	e2481030 	sub	r1, r8, #48	; 0x30
400083dc:	e3510009 	cmp	r1, #9
400083e0:	9afffff9 	bls	400083cc <_svfprintf_r+0x5e0>
400083e4:	e1833fc3 	orr	r3, r3, r3, asr #31
400083e8:	e58d3028 	str	r3, [sp, #40]	; 0x28
400083ec:	e1a03000 	mov	r3, r0
400083f0:	eafffeca 	b	40007f20 <_svfprintf_r+0x134>
400083f4:	e59d4020 	ldr	r4, [sp, #32]
400083f8:	e3844010 	orr	r4, r4, #16
400083fc:	e58d4020 	str	r4, [sp, #32]
40008400:	e59d5020 	ldr	r5, [sp, #32]
40008404:	e3150020 	tst	r5, #32
40008408:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000840c:	1affff45 	bne	40008128 <_svfprintf_r+0x33c>
40008410:	e59d5020 	ldr	r5, [sp, #32]
40008414:	e3150010 	tst	r5, #16
40008418:	1a00035d 	bne	40009194 <_svfprintf_r+0x13a8>
4000841c:	e59d4020 	ldr	r4, [sp, #32]
40008420:	e3140040 	tst	r4, #64	; 0x40
40008424:	0a00035a 	beq	40009194 <_svfprintf_r+0x13a8>
40008428:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000842c:	e1d540b0 	ldrh	r4, [r5]
40008430:	e2855004 	add	r5, r5, #4
40008434:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008438:	e3a03001 	mov	r3, #1
4000843c:	e3a05000 	mov	r5, #0
40008440:	eaffff3f 	b	40008144 <_svfprintf_r+0x358>
40008444:	e59d5020 	ldr	r5, [sp, #32]
40008448:	e3855010 	orr	r5, r5, #16
4000844c:	e58d5020 	str	r5, [sp, #32]
40008450:	e59dc020 	ldr	ip, [sp, #32]
40008454:	e31c0020 	tst	ip, #32
40008458:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000845c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008460:	0a0000f9 	beq	4000884c <_svfprintf_r+0xa60>
40008464:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008468:	e2841007 	add	r1, r4, #7
4000846c:	e3c11007 	bic	r1, r1, #7
40008470:	e891000c 	ldm	r1, {r2, r3}
40008474:	e2811008 	add	r1, r1, #8
40008478:	e58d1048 	str	r1, [sp, #72]	; 0x48
4000847c:	e1a04002 	mov	r4, r2
40008480:	e1a05003 	mov	r5, r3
40008484:	e3520000 	cmp	r2, #0
40008488:	e2d30000 	sbcs	r0, r3, #0
4000848c:	ba0003e4 	blt	40009424 <_svfprintf_r+0x1638>
40008490:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40008494:	e3a03001 	mov	r3, #1
40008498:	eaffff2b 	b	4000814c <_svfprintf_r+0x360>
4000849c:	e59d4020 	ldr	r4, [sp, #32]
400084a0:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400084a4:	e58d3024 	str	r3, [sp, #36]	; 0x24
400084a8:	e3140008 	tst	r4, #8
400084ac:	e2853007 	add	r3, r5, #7
400084b0:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400084b4:	e3c33007 	bic	r3, r3, #7
400084b8:	0a0003f0 	beq	40009480 <_svfprintf_r+0x1694>
400084bc:	e283c008 	add	ip, r3, #8
400084c0:	e5934000 	ldr	r4, [r3]
400084c4:	e5933004 	ldr	r3, [r3, #4]
400084c8:	e58dc048 	str	ip, [sp, #72]	; 0x48
400084cc:	e58d4058 	str	r4, [sp, #88]	; 0x58
400084d0:	e58d305c 	str	r3, [sp, #92]	; 0x5c
400084d4:	e28d0058 	add	r0, sp, #88	; 0x58
400084d8:	e8900003 	ldm	r0, {r0, r1}
400084dc:	eb000fff 	bl	4000c4e0 <__fpclassifyd>
400084e0:	e3500001 	cmp	r0, #1
400084e4:	e28d0058 	add	r0, sp, #88	; 0x58
400084e8:	e8900003 	ldm	r0, {r0, r1}
400084ec:	1a0003d2 	bne	4000943c <_svfprintf_r+0x1650>
400084f0:	e3a03000 	mov	r3, #0
400084f4:	e3a02000 	mov	r2, #0
400084f8:	eb0019fb 	bl	4000ecec <__aeabi_dcmplt>
400084fc:	e59d4020 	ldr	r4, [sp, #32]
40008500:	e3500000 	cmp	r0, #0
40008504:	13a0a02d 	movne	sl, #45	; 0x2d
40008508:	e59f38cc 	ldr	r3, [pc, #2252]	; 40008ddc <_svfprintf_r+0xff0>
4000850c:	e3a05003 	mov	r5, #3
40008510:	e3a0c000 	mov	ip, #0
40008514:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
40008518:	15cda077 	strbne	sl, [sp, #119]	; 0x77
4000851c:	e3c44080 	bic	r4, r4, #128	; 0x80
40008520:	e3580047 	cmp	r8, #71	; 0x47
40008524:	e59f68b4 	ldr	r6, [pc, #2228]	; 40008de0 <_svfprintf_r+0xff4>
40008528:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000852c:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008530:	e58d4020 	str	r4, [sp, #32]
40008534:	d1a06003 	movle	r6, r3
40008538:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000853c:	e58dc050 	str	ip, [sp, #80]	; 0x50
40008540:	eaffff2a 	b	400081f0 <_svfprintf_r+0x404>
40008544:	e59d4020 	ldr	r4, [sp, #32]
40008548:	e3844008 	orr	r4, r4, #8
4000854c:	e58d4020 	str	r4, [sp, #32]
40008550:	e5d38000 	ldrb	r8, [r3]
40008554:	eafffe70 	b	40007f1c <_svfprintf_r+0x130>
40008558:	e59d5020 	ldr	r5, [sp, #32]
4000855c:	e3855010 	orr	r5, r5, #16
40008560:	e58d5020 	str	r5, [sp, #32]
40008564:	e59dc020 	ldr	ip, [sp, #32]
40008568:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000856c:	e21c3020 	ands	r3, ip, #32
40008570:	1affff82 	bne	40008380 <_svfprintf_r+0x594>
40008574:	e59dc020 	ldr	ip, [sp, #32]
40008578:	e21c2010 	ands	r2, ip, #16
4000857c:	0a0003d0 	beq	400094c4 <_svfprintf_r+0x16d8>
40008580:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40008584:	e5954000 	ldr	r4, [r5]
40008588:	e2855004 	add	r5, r5, #4
4000858c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008590:	e3a05000 	mov	r5, #0
40008594:	eafffeea 	b	40008144 <_svfprintf_r+0x358>
40008598:	e59d5020 	ldr	r5, [sp, #32]
4000859c:	e3855020 	orr	r5, r5, #32
400085a0:	e58d5020 	str	r5, [sp, #32]
400085a4:	e5d38000 	ldrb	r8, [r3]
400085a8:	eafffe5b 	b	40007f1c <_svfprintf_r+0x130>
400085ac:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400085b0:	e5946000 	ldr	r6, [r4]
400085b4:	e3a05000 	mov	r5, #0
400085b8:	e1560005 	cmp	r6, r5
400085bc:	e58d3024 	str	r3, [sp, #36]	; 0x24
400085c0:	e2844004 	add	r4, r4, #4
400085c4:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
400085c8:	0a000505 	beq	400099e4 <_svfprintf_r+0x1bf8>
400085cc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400085d0:	e35c0000 	cmp	ip, #0
400085d4:	e1a00006 	mov	r0, r6
400085d8:	ba0004e2 	blt	40009968 <_svfprintf_r+0x1b7c>
400085dc:	e1a01005 	mov	r1, r5
400085e0:	e1a0200c 	mov	r2, ip
400085e4:	eb000c2d 	bl	4000b6a0 <memchr>
400085e8:	e3500000 	cmp	r0, #0
400085ec:	0a00051b 	beq	40009a60 <_svfprintf_r+0x1c74>
400085f0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400085f4:	e0660000 	rsb	r0, r6, r0
400085f8:	e15c0000 	cmp	ip, r0
400085fc:	a1a0c000 	movge	ip, r0
40008600:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008604:	e1cc4fcc 	bic	r4, ip, ip, asr #31
40008608:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000860c:	e58d5028 	str	r5, [sp, #40]	; 0x28
40008610:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40008614:	e58d5050 	str	r5, [sp, #80]	; 0x50
40008618:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000861c:	eafffef3 	b	400081f0 <_svfprintf_r+0x404>
40008620:	e59d5020 	ldr	r5, [sp, #32]
40008624:	e59f47b8 	ldr	r4, [pc, #1976]	; 40008de4 <_svfprintf_r+0xff8>
40008628:	e3150020 	tst	r5, #32
4000862c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008630:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008634:	e58d4068 	str	r4, [sp, #104]	; 0x68
40008638:	0a000072 	beq	40008808 <_svfprintf_r+0xa1c>
4000863c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008640:	e28c3007 	add	r3, ip, #7
40008644:	e3c33007 	bic	r3, r3, #7
40008648:	e2834008 	add	r4, r3, #8
4000864c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008650:	e8930030 	ldm	r3, {r4, r5}
40008654:	e59dc020 	ldr	ip, [sp, #32]
40008658:	e31c0001 	tst	ip, #1
4000865c:	0a00023f 	beq	40008f60 <_svfprintf_r+0x1174>
40008660:	e1940005 	orrs	r0, r4, r5
40008664:	0a00023d 	beq	40008f60 <_svfprintf_r+0x1174>
40008668:	e3a03030 	mov	r3, #48	; 0x30
4000866c:	e38cc002 	orr	ip, ip, #2
40008670:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40008674:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40008678:	e58dc020 	str	ip, [sp, #32]
4000867c:	e3a03002 	mov	r3, #2
40008680:	eafffeaf 	b	40008144 <_svfprintf_r+0x358>
40008684:	e5d38000 	ldrb	r8, [r3]
40008688:	e3a0202b 	mov	r2, #43	; 0x2b
4000868c:	eafffe22 	b	40007f1c <_svfprintf_r+0x130>
40008690:	e5d38000 	ldrb	r8, [r3]
40008694:	e358006c 	cmp	r8, #108	; 0x6c
40008698:	059dc020 	ldreq	ip, [sp, #32]
4000869c:	159d4020 	ldrne	r4, [sp, #32]
400086a0:	e1a01003 	mov	r1, r3
400086a4:	038cc020 	orreq	ip, ip, #32
400086a8:	13844010 	orrne	r4, r4, #16
400086ac:	02833001 	addeq	r3, r3, #1
400086b0:	058dc020 	streq	ip, [sp, #32]
400086b4:	05d18001 	ldrbeq	r8, [r1, #1]
400086b8:	158d4020 	strne	r4, [sp, #32]
400086bc:	eafffe16 	b	40007f1c <_svfprintf_r+0x130>
400086c0:	e59dc020 	ldr	ip, [sp, #32]
400086c4:	e31c0020 	tst	ip, #32
400086c8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400086cc:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400086d0:	0a000371 	beq	4000949c <_svfprintf_r+0x16b0>
400086d4:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400086d8:	e5941000 	ldr	r1, [r4]
400086dc:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400086e0:	e1a05fc4 	asr	r5, r4, #31
400086e4:	e1a03005 	mov	r3, r5
400086e8:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400086ec:	e1a02004 	mov	r2, r4
400086f0:	e2855004 	add	r5, r5, #4
400086f4:	e58d5048 	str	r5, [sp, #72]	; 0x48
400086f8:	e881000c 	stm	r1, {r2, r3}
400086fc:	eafffddb 	b	40007e70 <_svfprintf_r+0x84>
40008700:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008704:	e59d5020 	ldr	r5, [sp, #32]
40008708:	e28cc004 	add	ip, ip, #4
4000870c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008710:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40008714:	e58dc048 	str	ip, [sp, #72]	; 0x48
40008718:	e59fc6c4 	ldr	ip, [pc, #1732]	; 40008de4 <_svfprintf_r+0xff8>
4000871c:	e3855002 	orr	r5, r5, #2
40008720:	e5934000 	ldr	r4, [r3]
40008724:	e3a08078 	mov	r8, #120	; 0x78
40008728:	e3a03030 	mov	r3, #48	; 0x30
4000872c:	e58d5020 	str	r5, [sp, #32]
40008730:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40008734:	e3a05000 	mov	r5, #0
40008738:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
4000873c:	e58dc068 	str	ip, [sp, #104]	; 0x68
40008740:	e3a03002 	mov	r3, #2
40008744:	eafffe7e 	b	40008144 <_svfprintf_r+0x358>
40008748:	e59d5020 	ldr	r5, [sp, #32]
4000874c:	e3855040 	orr	r5, r5, #64	; 0x40
40008750:	e58d5020 	str	r5, [sp, #32]
40008754:	e5d38000 	ldrb	r8, [r3]
40008758:	eafffdef 	b	40007f1c <_svfprintf_r+0x130>
4000875c:	e3520000 	cmp	r2, #0
40008760:	e5d38000 	ldrb	r8, [r3]
40008764:	03a02020 	moveq	r2, #32
40008768:	eafffdeb 	b	40007f1c <_svfprintf_r+0x130>
4000876c:	e59d5020 	ldr	r5, [sp, #32]
40008770:	e3855001 	orr	r5, r5, #1
40008774:	e58d5020 	str	r5, [sp, #32]
40008778:	e5d38000 	ldrb	r8, [r3]
4000877c:	eafffde6 	b	40007f1c <_svfprintf_r+0x130>
40008780:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008784:	e59cc000 	ldr	ip, [ip]
40008788:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000878c:	e35c0000 	cmp	ip, #0
40008790:	e58dc044 	str	ip, [sp, #68]	; 0x44
40008794:	e2841004 	add	r1, r4, #4
40008798:	bafffe3d 	blt	40008094 <_svfprintf_r+0x2a8>
4000879c:	e58d1048 	str	r1, [sp, #72]	; 0x48
400087a0:	e5d38000 	ldrb	r8, [r3]
400087a4:	eafffddc 	b	40007f1c <_svfprintf_r+0x130>
400087a8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400087ac:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
400087b0:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400087b4:	e5932000 	ldr	r2, [r3]
400087b8:	e3a0c001 	mov	ip, #1
400087bc:	e2844004 	add	r4, r4, #4
400087c0:	e3a03000 	mov	r3, #0
400087c4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400087c8:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
400087cc:	e58d4048 	str	r4, [sp, #72]	; 0x48
400087d0:	e1a0a003 	mov	sl, r3
400087d4:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
400087d8:	e58da028 	str	sl, [sp, #40]	; 0x28
400087dc:	e58da050 	str	sl, [sp, #80]	; 0x50
400087e0:	e58dc034 	str	ip, [sp, #52]	; 0x34
400087e4:	e28d60a0 	add	r6, sp, #160	; 0xa0
400087e8:	eafffe85 	b	40008204 <_svfprintf_r+0x418>
400087ec:	e59d5020 	ldr	r5, [sp, #32]
400087f0:	e59f45f0 	ldr	r4, [pc, #1520]	; 40008de8 <_svfprintf_r+0xffc>
400087f4:	e3150020 	tst	r5, #32
400087f8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400087fc:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008800:	e58d4068 	str	r4, [sp, #104]	; 0x68
40008804:	1affff8c 	bne	4000863c <_svfprintf_r+0x850>
40008808:	e59d5020 	ldr	r5, [sp, #32]
4000880c:	e3150010 	tst	r5, #16
40008810:	1a000266 	bne	400091b0 <_svfprintf_r+0x13c4>
40008814:	e59d4020 	ldr	r4, [sp, #32]
40008818:	e3140040 	tst	r4, #64	; 0x40
4000881c:	0a000263 	beq	400091b0 <_svfprintf_r+0x13c4>
40008820:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40008824:	e1d540b0 	ldrh	r4, [r5]
40008828:	e2855004 	add	r5, r5, #4
4000882c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008830:	e3a05000 	mov	r5, #0
40008834:	eaffff86 	b	40008654 <_svfprintf_r+0x868>
40008838:	e59dc020 	ldr	ip, [sp, #32]
4000883c:	e31c0020 	tst	ip, #32
40008840:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008844:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008848:	1affff05 	bne	40008464 <_svfprintf_r+0x678>
4000884c:	e59d5020 	ldr	r5, [sp, #32]
40008850:	e3150010 	tst	r5, #16
40008854:	0a000327 	beq	400094f8 <_svfprintf_r+0x170c>
40008858:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000885c:	e59c4000 	ldr	r4, [ip]
40008860:	e28cc004 	add	ip, ip, #4
40008864:	e1a05fc4 	asr	r5, r4, #31
40008868:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000886c:	e1a02004 	mov	r2, r4
40008870:	e1a03005 	mov	r3, r5
40008874:	eaffff02 	b	40008484 <_svfprintf_r+0x698>
40008878:	e59d5020 	ldr	r5, [sp, #32]
4000887c:	e3855080 	orr	r5, r5, #128	; 0x80
40008880:	e58d5020 	str	r5, [sp, #32]
40008884:	e5d38000 	ldrb	r8, [r3]
40008888:	eafffda3 	b	40007f1c <_svfprintf_r+0x130>
4000888c:	e3a0c000 	mov	ip, #0
40008890:	e58dc044 	str	ip, [sp, #68]	; 0x44
40008894:	e2481030 	sub	r1, r8, #48	; 0x30
40008898:	e1a0000c 	mov	r0, ip
4000889c:	e4d38001 	ldrb	r8, [r3], #1
400088a0:	e0800100 	add	r0, r0, r0, lsl #2
400088a4:	e0810080 	add	r0, r1, r0, lsl #1
400088a8:	e2481030 	sub	r1, r8, #48	; 0x30
400088ac:	e3510009 	cmp	r1, #9
400088b0:	9afffff9 	bls	4000889c <_svfprintf_r+0xab0>
400088b4:	e58d0044 	str	r0, [sp, #68]	; 0x44
400088b8:	eafffd98 	b	40007f20 <_svfprintf_r+0x134>
400088bc:	e3580000 	cmp	r8, #0
400088c0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400088c4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400088c8:	0afffe02 	beq	400080d8 <_svfprintf_r+0x2ec>
400088cc:	e3a03000 	mov	r3, #0
400088d0:	e3a0c001 	mov	ip, #1
400088d4:	e1a0a003 	mov	sl, r3
400088d8:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400088dc:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
400088e0:	eaffffbb 	b	400087d4 <_svfprintf_r+0x9e8>
400088e4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400088e8:	e35a0000 	cmp	sl, #0
400088ec:	0a00000a 	beq	4000891c <_svfprintf_r+0xb30>
400088f0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400088f4:	e2833001 	add	r3, r3, #1
400088f8:	e3530007 	cmp	r3, #7
400088fc:	e2844001 	add	r4, r4, #1
40008900:	e28d2077 	add	r2, sp, #119	; 0x77
40008904:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008908:	e3a03001 	mov	r3, #1
4000890c:	e887000c 	stm	r7, {r2, r3}
40008910:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008914:	d2877008 	addle	r7, r7, #8
40008918:	ca00017e 	bgt	40008f18 <_svfprintf_r+0x112c>
4000891c:	e35b0000 	cmp	fp, #0
40008920:	0a00000a 	beq	40008950 <_svfprintf_r+0xb64>
40008924:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008928:	e2833001 	add	r3, r3, #1
4000892c:	e3530007 	cmp	r3, #7
40008930:	e2844002 	add	r4, r4, #2
40008934:	e28d2078 	add	r2, sp, #120	; 0x78
40008938:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000893c:	e3a03002 	mov	r3, #2
40008940:	e887000c 	stm	r7, {r2, r3}
40008944:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008948:	d2877008 	addle	r7, r7, #8
4000894c:	ca00017a 	bgt	40008f3c <_svfprintf_r+0x1150>
40008950:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
40008954:	e3550080 	cmp	r5, #128	; 0x80
40008958:	0a0000e3 	beq	40008cec <_svfprintf_r+0xf00>
4000895c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008960:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40008964:	e063a00c 	rsb	sl, r3, ip
40008968:	e35a0000 	cmp	sl, #0
4000896c:	da000034 	ble	40008a44 <_svfprintf_r+0xc58>
40008970:	e35a0010 	cmp	sl, #16
40008974:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008978:	e59f5478 	ldr	r5, [pc, #1144]	; 40008df8 <_svfprintf_r+0x100c>
4000897c:	da000020 	ble	40008a04 <_svfprintf_r+0xc18>
40008980:	e1a02007 	mov	r2, r7
40008984:	e1a01004 	mov	r1, r4
40008988:	e1a07005 	mov	r7, r5
4000898c:	e3a0b010 	mov	fp, #16
40008990:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40008994:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40008998:	ea000002 	b	400089a8 <_svfprintf_r+0xbbc>
4000899c:	e24aa010 	sub	sl, sl, #16
400089a0:	e35a0010 	cmp	sl, #16
400089a4:	da000013 	ble	400089f8 <_svfprintf_r+0xc0c>
400089a8:	e2833001 	add	r3, r3, #1
400089ac:	e3530007 	cmp	r3, #7
400089b0:	e2811010 	add	r1, r1, #16
400089b4:	e8820a00 	stm	r2, {r9, fp}
400089b8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400089bc:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400089c0:	d2822008 	addle	r2, r2, #8
400089c4:	dafffff4 	ble	4000899c <_svfprintf_r+0xbb0>
400089c8:	e1a00004 	mov	r0, r4
400089cc:	e1a01005 	mov	r1, r5
400089d0:	e28d2094 	add	r2, sp, #148	; 0x94
400089d4:	eb000f68 	bl	4000c77c <__ssprint_r>
400089d8:	e3500000 	cmp	r0, #0
400089dc:	1afffdc3 	bne	400080f0 <_svfprintf_r+0x304>
400089e0:	e24aa010 	sub	sl, sl, #16
400089e4:	e35a0010 	cmp	sl, #16
400089e8:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400089ec:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400089f0:	e28d20c8 	add	r2, sp, #200	; 0xc8
400089f4:	caffffeb 	bgt	400089a8 <_svfprintf_r+0xbbc>
400089f8:	e1a05007 	mov	r5, r7
400089fc:	e1a04001 	mov	r4, r1
40008a00:	e1a07002 	mov	r7, r2
40008a04:	e2833001 	add	r3, r3, #1
40008a08:	e3530007 	cmp	r3, #7
40008a0c:	e084400a 	add	r4, r4, sl
40008a10:	e8870420 	stm	r7, {r5, sl}
40008a14:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008a18:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008a1c:	d2877008 	addle	r7, r7, #8
40008a20:	da000007 	ble	40008a44 <_svfprintf_r+0xc58>
40008a24:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008a28:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008a2c:	e28d2094 	add	r2, sp, #148	; 0x94
40008a30:	eb000f51 	bl	4000c77c <__ssprint_r>
40008a34:	e3500000 	cmp	r0, #0
40008a38:	1afffdac 	bne	400080f0 <_svfprintf_r+0x304>
40008a3c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008a40:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008a44:	e59d5020 	ldr	r5, [sp, #32]
40008a48:	e3150c01 	tst	r5, #256	; 0x100
40008a4c:	1a00004d 	bne	40008b88 <_svfprintf_r+0xd9c>
40008a50:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008a54:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008a58:	e2833001 	add	r3, r3, #1
40008a5c:	e084400c 	add	r4, r4, ip
40008a60:	e3530007 	cmp	r3, #7
40008a64:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008a68:	e8871040 	stm	r7, {r6, ip}
40008a6c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008a70:	ca000118 	bgt	40008ed8 <_svfprintf_r+0x10ec>
40008a74:	e2877008 	add	r7, r7, #8
40008a78:	e59dc020 	ldr	ip, [sp, #32]
40008a7c:	e31c0004 	tst	ip, #4
40008a80:	0a000033 	beq	40008b54 <_svfprintf_r+0xd68>
40008a84:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008a88:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
40008a8c:	e060500c 	rsb	r5, r0, ip
40008a90:	e3550000 	cmp	r5, #0
40008a94:	da00002e 	ble	40008b54 <_svfprintf_r+0xd68>
40008a98:	e3550010 	cmp	r5, #16
40008a9c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008aa0:	e59fa330 	ldr	sl, [pc, #816]	; 40008dd8 <_svfprintf_r+0xfec>
40008aa4:	da00001b 	ble	40008b18 <_svfprintf_r+0xd2c>
40008aa8:	e3a06010 	mov	r6, #16
40008aac:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40008ab0:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40008ab4:	ea000002 	b	40008ac4 <_svfprintf_r+0xcd8>
40008ab8:	e2455010 	sub	r5, r5, #16
40008abc:	e3550010 	cmp	r5, #16
40008ac0:	da000014 	ble	40008b18 <_svfprintf_r+0xd2c>
40008ac4:	e2833001 	add	r3, r3, #1
40008ac8:	e59f1308 	ldr	r1, [pc, #776]	; 40008dd8 <_svfprintf_r+0xfec>
40008acc:	e3530007 	cmp	r3, #7
40008ad0:	e2844010 	add	r4, r4, #16
40008ad4:	e8870042 	stm	r7, {r1, r6}
40008ad8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008adc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008ae0:	d2877008 	addle	r7, r7, #8
40008ae4:	dafffff3 	ble	40008ab8 <_svfprintf_r+0xccc>
40008ae8:	e1a00008 	mov	r0, r8
40008aec:	e1a0100b 	mov	r1, fp
40008af0:	e28d2094 	add	r2, sp, #148	; 0x94
40008af4:	eb000f20 	bl	4000c77c <__ssprint_r>
40008af8:	e3500000 	cmp	r0, #0
40008afc:	1afffd7b 	bne	400080f0 <_svfprintf_r+0x304>
40008b00:	e2455010 	sub	r5, r5, #16
40008b04:	e28d3098 	add	r3, sp, #152	; 0x98
40008b08:	e3550010 	cmp	r5, #16
40008b0c:	e8930018 	ldm	r3, {r3, r4}
40008b10:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008b14:	caffffea 	bgt	40008ac4 <_svfprintf_r+0xcd8>
40008b18:	e2833001 	add	r3, r3, #1
40008b1c:	e0844005 	add	r4, r4, r5
40008b20:	e3530007 	cmp	r3, #7
40008b24:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008b28:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008b2c:	e587a000 	str	sl, [r7]
40008b30:	e5875004 	str	r5, [r7, #4]
40008b34:	da000006 	ble	40008b54 <_svfprintf_r+0xd68>
40008b38:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008b3c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008b40:	e28d2094 	add	r2, sp, #148	; 0x94
40008b44:	eb000f0c 	bl	4000c77c <__ssprint_r>
40008b48:	e3500000 	cmp	r0, #0
40008b4c:	1afffd67 	bne	400080f0 <_svfprintf_r+0x304>
40008b50:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008b54:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40008b58:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008b5c:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40008b60:	e15c0000 	cmp	ip, r0
40008b64:	a085500c 	addge	r5, r5, ip
40008b68:	b0855000 	addlt	r5, r5, r0
40008b6c:	e3540000 	cmp	r4, #0
40008b70:	e58d5040 	str	r5, [sp, #64]	; 0x40
40008b74:	1a0000e0 	bne	40008efc <_svfprintf_r+0x1110>
40008b78:	e3a03000 	mov	r3, #0
40008b7c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008b80:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008b84:	eafffcb9 	b	40007e70 <_svfprintf_r+0x84>
40008b88:	e3580065 	cmp	r8, #101	; 0x65
40008b8c:	da00009c 	ble	40008e04 <_svfprintf_r+0x1018>
40008b90:	e28d0058 	add	r0, sp, #88	; 0x58
40008b94:	e8900003 	ldm	r0, {r0, r1}
40008b98:	e3a02000 	mov	r2, #0
40008b9c:	e3a03000 	mov	r3, #0
40008ba0:	eb00184b 	bl	4000ecd4 <__aeabi_dcmpeq>
40008ba4:	e3500000 	cmp	r0, #0
40008ba8:	0a0000ee 	beq	40008f68 <_svfprintf_r+0x117c>
40008bac:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008bb0:	e59f023c 	ldr	r0, [pc, #572]	; 40008df4 <_svfprintf_r+0x1008>
40008bb4:	e2833001 	add	r3, r3, #1
40008bb8:	e2844001 	add	r4, r4, #1
40008bbc:	e3530007 	cmp	r3, #7
40008bc0:	e3a02001 	mov	r2, #1
40008bc4:	e5870000 	str	r0, [r7]
40008bc8:	e5872004 	str	r2, [r7, #4]
40008bcc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008bd0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008bd4:	d2877008 	addle	r7, r7, #8
40008bd8:	ca000252 	bgt	40009528 <_svfprintf_r+0x173c>
40008bdc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008be0:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008be4:	e1530005 	cmp	r3, r5
40008be8:	ba000002 	blt	40008bf8 <_svfprintf_r+0xe0c>
40008bec:	e59dc020 	ldr	ip, [sp, #32]
40008bf0:	e31c0001 	tst	ip, #1
40008bf4:	0affff9f 	beq	40008a78 <_svfprintf_r+0xc8c>
40008bf8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008bfc:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40008c00:	e2833001 	add	r3, r3, #1
40008c04:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40008c08:	e0844005 	add	r4, r4, r5
40008c0c:	e3530007 	cmp	r3, #7
40008c10:	e587c000 	str	ip, [r7]
40008c14:	e5875004 	str	r5, [r7, #4]
40008c18:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008c1c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008c20:	d2877008 	addle	r7, r7, #8
40008c24:	ca000289 	bgt	40009650 <_svfprintf_r+0x1864>
40008c28:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008c2c:	e2456001 	sub	r6, r5, #1
40008c30:	e3560000 	cmp	r6, #0
40008c34:	daffff8f 	ble	40008a78 <_svfprintf_r+0xc8c>
40008c38:	e3560010 	cmp	r6, #16
40008c3c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008c40:	e59f51b0 	ldr	r5, [pc, #432]	; 40008df8 <_svfprintf_r+0x100c>
40008c44:	da00014a 	ble	40009174 <_svfprintf_r+0x1388>
40008c48:	e3a08010 	mov	r8, #16
40008c4c:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40008c50:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40008c54:	ea000002 	b	40008c64 <_svfprintf_r+0xe78>
40008c58:	e2466010 	sub	r6, r6, #16
40008c5c:	e3560010 	cmp	r6, #16
40008c60:	da000143 	ble	40009174 <_svfprintf_r+0x1388>
40008c64:	e2833001 	add	r3, r3, #1
40008c68:	e3530007 	cmp	r3, #7
40008c6c:	e2844010 	add	r4, r4, #16
40008c70:	e5879000 	str	r9, [r7]
40008c74:	e5878004 	str	r8, [r7, #4]
40008c78:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008c7c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008c80:	d2877008 	addle	r7, r7, #8
40008c84:	dafffff3 	ble	40008c58 <_svfprintf_r+0xe6c>
40008c88:	e1a0000a 	mov	r0, sl
40008c8c:	e1a0100b 	mov	r1, fp
40008c90:	e28d2094 	add	r2, sp, #148	; 0x94
40008c94:	eb000eb8 	bl	4000c77c <__ssprint_r>
40008c98:	e3500000 	cmp	r0, #0
40008c9c:	1afffd13 	bne	400080f0 <_svfprintf_r+0x304>
40008ca0:	e28d3098 	add	r3, sp, #152	; 0x98
40008ca4:	e8930018 	ldm	r3, {r3, r4}
40008ca8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008cac:	eaffffe9 	b	40008c58 <_svfprintf_r+0xe6c>
40008cb0:	e3530000 	cmp	r3, #0
40008cb4:	158d2034 	strne	r2, [sp, #52]	; 0x34
40008cb8:	128d60c8 	addne	r6, sp, #200	; 0xc8
40008cbc:	1afffd44 	bne	400081d4 <_svfprintf_r+0x3e8>
40008cc0:	e59d4020 	ldr	r4, [sp, #32]
40008cc4:	e3140001 	tst	r4, #1
40008cc8:	128d6f42 	addne	r6, sp, #264	; 0x108
40008ccc:	13a03030 	movne	r3, #48	; 0x30
40008cd0:	159d501c 	ldrne	r5, [sp, #28]
40008cd4:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
40008cd8:	10665005 	rsbne	r5, r6, r5
40008cdc:	158d5034 	strne	r5, [sp, #52]	; 0x34
40008ce0:	058d3034 	streq	r3, [sp, #52]	; 0x34
40008ce4:	028d60c8 	addeq	r6, sp, #200	; 0xc8
40008ce8:	eafffd39 	b	400081d4 <_svfprintf_r+0x3e8>
40008cec:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008cf0:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40008cf4:	e065a00c 	rsb	sl, r5, ip
40008cf8:	e35a0000 	cmp	sl, #0
40008cfc:	daffff16 	ble	4000895c <_svfprintf_r+0xb70>
40008d00:	e35a0010 	cmp	sl, #16
40008d04:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008d08:	e59f50e8 	ldr	r5, [pc, #232]	; 40008df8 <_svfprintf_r+0x100c>
40008d0c:	da000020 	ble	40008d94 <_svfprintf_r+0xfa8>
40008d10:	e1a02007 	mov	r2, r7
40008d14:	e1a01004 	mov	r1, r4
40008d18:	e1a07005 	mov	r7, r5
40008d1c:	e3a0b010 	mov	fp, #16
40008d20:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40008d24:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40008d28:	ea000002 	b	40008d38 <_svfprintf_r+0xf4c>
40008d2c:	e24aa010 	sub	sl, sl, #16
40008d30:	e35a0010 	cmp	sl, #16
40008d34:	da000013 	ble	40008d88 <_svfprintf_r+0xf9c>
40008d38:	e2833001 	add	r3, r3, #1
40008d3c:	e3530007 	cmp	r3, #7
40008d40:	e2811010 	add	r1, r1, #16
40008d44:	e8820a00 	stm	r2, {r9, fp}
40008d48:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008d4c:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40008d50:	d2822008 	addle	r2, r2, #8
40008d54:	dafffff4 	ble	40008d2c <_svfprintf_r+0xf40>
40008d58:	e1a00004 	mov	r0, r4
40008d5c:	e1a01005 	mov	r1, r5
40008d60:	e28d2094 	add	r2, sp, #148	; 0x94
40008d64:	eb000e84 	bl	4000c77c <__ssprint_r>
40008d68:	e3500000 	cmp	r0, #0
40008d6c:	1afffcdf 	bne	400080f0 <_svfprintf_r+0x304>
40008d70:	e24aa010 	sub	sl, sl, #16
40008d74:	e35a0010 	cmp	sl, #16
40008d78:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008d7c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008d80:	e28d20c8 	add	r2, sp, #200	; 0xc8
40008d84:	caffffeb 	bgt	40008d38 <_svfprintf_r+0xf4c>
40008d88:	e1a05007 	mov	r5, r7
40008d8c:	e1a04001 	mov	r4, r1
40008d90:	e1a07002 	mov	r7, r2
40008d94:	e2833001 	add	r3, r3, #1
40008d98:	e3530007 	cmp	r3, #7
40008d9c:	e084400a 	add	r4, r4, sl
40008da0:	e8870420 	stm	r7, {r5, sl}
40008da4:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008da8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008dac:	d2877008 	addle	r7, r7, #8
40008db0:	dafffee9 	ble	4000895c <_svfprintf_r+0xb70>
40008db4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008db8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008dbc:	e28d2094 	add	r2, sp, #148	; 0x94
40008dc0:	eb000e6d 	bl	4000c77c <__ssprint_r>
40008dc4:	e3500000 	cmp	r0, #0
40008dc8:	1afffcc8 	bne	400080f0 <_svfprintf_r+0x304>
40008dcc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008dd0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008dd4:	eafffee0 	b	4000895c <_svfprintf_r+0xb70>
40008dd8:	40017bb0 			; <UNDEFINED> instruction: 0x40017bb0
40008ddc:	40017f58 	andmi	r7, r1, r8, asr pc
40008de0:	40017f5c 	andmi	r7, r1, ip, asr pc
40008de4:	40017f7c 	andmi	r7, r1, ip, ror pc
40008de8:	40017f68 	andmi	r7, r1, r8, ror #30
40008dec:	40017f60 	andmi	r7, r1, r0, ror #30
40008df0:	40017f64 	andmi	r7, r1, r4, ror #30
40008df4:	40017f98 	mulmi	r1, r8, pc	; <UNPREDICTABLE>
40008df8:	40017bc0 	andmi	r7, r1, r0, asr #23
40008dfc:	40017f90 	mulmi	r1, r0, pc	; <UNPREDICTABLE>
40008e00:	66666667 	strbtvs	r6, [r6], -r7, ror #12
40008e04:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008e08:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40008e0c:	e3550001 	cmp	r5, #1
40008e10:	e2888001 	add	r8, r8, #1
40008e14:	e2844001 	add	r4, r4, #1
40008e18:	da00014e 	ble	40009358 <_svfprintf_r+0x156c>
40008e1c:	e3580007 	cmp	r8, #7
40008e20:	e3a03001 	mov	r3, #1
40008e24:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008e28:	e5876000 	str	r6, [r7]
40008e2c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008e30:	e5873004 	str	r3, [r7, #4]
40008e34:	d2877008 	addle	r7, r7, #8
40008e38:	ca000151 	bgt	40009384 <_svfprintf_r+0x1598>
40008e3c:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40008e40:	e2888001 	add	r8, r8, #1
40008e44:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40008e48:	e3580007 	cmp	r8, #7
40008e4c:	e0844005 	add	r4, r4, r5
40008e50:	e587c000 	str	ip, [r7]
40008e54:	e5875004 	str	r5, [r7, #4]
40008e58:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008e5c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008e60:	d2877008 	addle	r7, r7, #8
40008e64:	ca000150 	bgt	400093ac <_svfprintf_r+0x15c0>
40008e68:	e28d0058 	add	r0, sp, #88	; 0x58
40008e6c:	e8900003 	ldm	r0, {r0, r1}
40008e70:	e3a02000 	mov	r2, #0
40008e74:	e3a03000 	mov	r3, #0
40008e78:	eb001795 	bl	4000ecd4 <__aeabi_dcmpeq>
40008e7c:	e3500000 	cmp	r0, #0
40008e80:	1a000086 	bne	400090a0 <_svfprintf_r+0x12b4>
40008e84:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008e88:	e2888001 	add	r8, r8, #1
40008e8c:	e2453001 	sub	r3, r5, #1
40008e90:	e2866001 	add	r6, r6, #1
40008e94:	e0844003 	add	r4, r4, r3
40008e98:	e3580007 	cmp	r8, #7
40008e9c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008ea0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008ea4:	e5876000 	str	r6, [r7]
40008ea8:	e5873004 	str	r3, [r7, #4]
40008eac:	ca0000a6 	bgt	4000914c <_svfprintf_r+0x1360>
40008eb0:	e2877008 	add	r7, r7, #8
40008eb4:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
40008eb8:	e2888001 	add	r8, r8, #1
40008ebc:	e0854004 	add	r4, r5, r4
40008ec0:	e28d3084 	add	r3, sp, #132	; 0x84
40008ec4:	e3580007 	cmp	r8, #7
40008ec8:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008ecc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008ed0:	e8870028 	stm	r7, {r3, r5}
40008ed4:	dafffee6 	ble	40008a74 <_svfprintf_r+0xc88>
40008ed8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008edc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008ee0:	e28d2094 	add	r2, sp, #148	; 0x94
40008ee4:	eb000e24 	bl	4000c77c <__ssprint_r>
40008ee8:	e3500000 	cmp	r0, #0
40008eec:	1afffc7f 	bne	400080f0 <_svfprintf_r+0x304>
40008ef0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008ef4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008ef8:	eafffede 	b	40008a78 <_svfprintf_r+0xc8c>
40008efc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008f00:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008f04:	e28d2094 	add	r2, sp, #148	; 0x94
40008f08:	eb000e1b 	bl	4000c77c <__ssprint_r>
40008f0c:	e3500000 	cmp	r0, #0
40008f10:	0affff18 	beq	40008b78 <_svfprintf_r+0xd8c>
40008f14:	eafffc75 	b	400080f0 <_svfprintf_r+0x304>
40008f18:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008f1c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008f20:	e28d2094 	add	r2, sp, #148	; 0x94
40008f24:	eb000e14 	bl	4000c77c <__ssprint_r>
40008f28:	e3500000 	cmp	r0, #0
40008f2c:	1afffc6f 	bne	400080f0 <_svfprintf_r+0x304>
40008f30:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008f34:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008f38:	eafffe77 	b	4000891c <_svfprintf_r+0xb30>
40008f3c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008f40:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008f44:	e28d2094 	add	r2, sp, #148	; 0x94
40008f48:	eb000e0b 	bl	4000c77c <__ssprint_r>
40008f4c:	e3500000 	cmp	r0, #0
40008f50:	1afffc66 	bne	400080f0 <_svfprintf_r+0x304>
40008f54:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008f58:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008f5c:	eafffe7b 	b	40008950 <_svfprintf_r+0xb64>
40008f60:	e3a03002 	mov	r3, #2
40008f64:	eafffc76 	b	40008144 <_svfprintf_r+0x358>
40008f68:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008f6c:	e3530000 	cmp	r3, #0
40008f70:	da000175 	ble	4000954c <_svfprintf_r+0x1760>
40008f74:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40008f78:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008f7c:	e155000c 	cmp	r5, ip
40008f80:	a1a0500c 	movge	r5, ip
40008f84:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40008f88:	e3550000 	cmp	r5, #0
40008f8c:	e086b00c 	add	fp, r6, ip
40008f90:	da000009 	ble	40008fbc <_svfprintf_r+0x11d0>
40008f94:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008f98:	e2833001 	add	r3, r3, #1
40008f9c:	e0844005 	add	r4, r4, r5
40008fa0:	e3530007 	cmp	r3, #7
40008fa4:	e5876000 	str	r6, [r7]
40008fa8:	e5875004 	str	r5, [r7, #4]
40008fac:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008fb0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008fb4:	d2877008 	addle	r7, r7, #8
40008fb8:	ca000274 	bgt	40009990 <_svfprintf_r+0x1ba4>
40008fbc:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40008fc0:	e1c55fc5 	bic	r5, r5, r5, asr #31
40008fc4:	e065800c 	rsb	r8, r5, ip
40008fc8:	e3580000 	cmp	r8, #0
40008fcc:	da000090 	ble	40009214 <_svfprintf_r+0x1428>
40008fd0:	e3580010 	cmp	r8, #16
40008fd4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008fd8:	e51f51e8 	ldr	r5, [pc, #-488]	; 40008df8 <_svfprintf_r+0x100c>
40008fdc:	da00007c 	ble	400091d4 <_svfprintf_r+0x13e8>
40008fe0:	e1a02007 	mov	r2, r7
40008fe4:	e1a01004 	mov	r1, r4
40008fe8:	e1a07005 	mov	r7, r5
40008fec:	e3a0a010 	mov	sl, #16
40008ff0:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40008ff4:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40008ff8:	ea000002 	b	40009008 <_svfprintf_r+0x121c>
40008ffc:	e2488010 	sub	r8, r8, #16
40009000:	e3580010 	cmp	r8, #16
40009004:	da00006f 	ble	400091c8 <_svfprintf_r+0x13dc>
40009008:	e2833001 	add	r3, r3, #1
4000900c:	e3530007 	cmp	r3, #7
40009010:	e2811010 	add	r1, r1, #16
40009014:	e8820600 	stm	r2, {r9, sl}
40009018:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000901c:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40009020:	d2822008 	addle	r2, r2, #8
40009024:	dafffff4 	ble	40008ffc <_svfprintf_r+0x1210>
40009028:	e1a00004 	mov	r0, r4
4000902c:	e1a01005 	mov	r1, r5
40009030:	e28d2094 	add	r2, sp, #148	; 0x94
40009034:	eb000dd0 	bl	4000c77c <__ssprint_r>
40009038:	e3500000 	cmp	r0, #0
4000903c:	1afffc2b 	bne	400080f0 <_svfprintf_r+0x304>
40009040:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40009044:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009048:	e28d20c8 	add	r2, sp, #200	; 0xc8
4000904c:	eaffffea 	b	40008ffc <_svfprintf_r+0x1210>
40009050:	e3550000 	cmp	r5, #0
40009054:	03540009 	cmpeq	r4, #9
40009058:	8a0000dd 	bhi	400093d4 <_svfprintf_r+0x15e8>
4000905c:	e2844030 	add	r4, r4, #48	; 0x30
40009060:	e28d6f42 	add	r6, sp, #264	; 0x108
40009064:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
40009068:	e59d501c 	ldr	r5, [sp, #28]
4000906c:	e0665005 	rsb	r5, r6, r5
40009070:	e58d5034 	str	r5, [sp, #52]	; 0x34
40009074:	eafffc56 	b	400081d4 <_svfprintf_r+0x3e8>
40009078:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000907c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009080:	e28d2094 	add	r2, sp, #148	; 0x94
40009084:	eb000dbc 	bl	4000c77c <__ssprint_r>
40009088:	e3500000 	cmp	r0, #0
4000908c:	1afffc17 	bne	400080f0 <_svfprintf_r+0x304>
40009090:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009094:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009098:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000909c:	eafffe11 	b	400088e8 <_svfprintf_r+0xafc>
400090a0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400090a4:	e24c6001 	sub	r6, ip, #1
400090a8:	e3560000 	cmp	r6, #0
400090ac:	daffff80 	ble	40008eb4 <_svfprintf_r+0x10c8>
400090b0:	e3560010 	cmp	r6, #16
400090b4:	e51f52c4 	ldr	r5, [pc, #-708]	; 40008df8 <_svfprintf_r+0x100c>
400090b8:	da00001c 	ble	40009130 <_svfprintf_r+0x1344>
400090bc:	e58d5028 	str	r5, [sp, #40]	; 0x28
400090c0:	e3a0a010 	mov	sl, #16
400090c4:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400090c8:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
400090cc:	ea000002 	b	400090dc <_svfprintf_r+0x12f0>
400090d0:	e2466010 	sub	r6, r6, #16
400090d4:	e3560010 	cmp	r6, #16
400090d8:	da000013 	ble	4000912c <_svfprintf_r+0x1340>
400090dc:	e2888001 	add	r8, r8, #1
400090e0:	e3580007 	cmp	r8, #7
400090e4:	e2844010 	add	r4, r4, #16
400090e8:	e8870600 	stm	r7, {r9, sl}
400090ec:	e58d8098 	str	r8, [sp, #152]	; 0x98
400090f0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400090f4:	d2877008 	addle	r7, r7, #8
400090f8:	dafffff4 	ble	400090d0 <_svfprintf_r+0x12e4>
400090fc:	e1a0000b 	mov	r0, fp
40009100:	e1a01005 	mov	r1, r5
40009104:	e28d2094 	add	r2, sp, #148	; 0x94
40009108:	eb000d9b 	bl	4000c77c <__ssprint_r>
4000910c:	e3500000 	cmp	r0, #0
40009110:	1afffbf6 	bne	400080f0 <_svfprintf_r+0x304>
40009114:	e2466010 	sub	r6, r6, #16
40009118:	e3560010 	cmp	r6, #16
4000911c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009120:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40009124:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009128:	caffffeb 	bgt	400090dc <_svfprintf_r+0x12f0>
4000912c:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009130:	e2888001 	add	r8, r8, #1
40009134:	e0844006 	add	r4, r4, r6
40009138:	e3580007 	cmp	r8, #7
4000913c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40009140:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009144:	e8870060 	stm	r7, {r5, r6}
40009148:	daffff58 	ble	40008eb0 <_svfprintf_r+0x10c4>
4000914c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009150:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009154:	e28d2094 	add	r2, sp, #148	; 0x94
40009158:	eb000d87 	bl	4000c77c <__ssprint_r>
4000915c:	e3500000 	cmp	r0, #0
40009160:	1afffbe2 	bne	400080f0 <_svfprintf_r+0x304>
40009164:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009168:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
4000916c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009170:	eaffff4f 	b	40008eb4 <_svfprintf_r+0x10c8>
40009174:	e2833001 	add	r3, r3, #1
40009178:	e0844006 	add	r4, r4, r6
4000917c:	e3530007 	cmp	r3, #7
40009180:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009184:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009188:	e8870060 	stm	r7, {r5, r6}
4000918c:	dafffe38 	ble	40008a74 <_svfprintf_r+0xc88>
40009190:	eaffff50 	b	40008ed8 <_svfprintf_r+0x10ec>
40009194:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009198:	e59c4000 	ldr	r4, [ip]
4000919c:	e28cc004 	add	ip, ip, #4
400091a0:	e3a03001 	mov	r3, #1
400091a4:	e58dc048 	str	ip, [sp, #72]	; 0x48
400091a8:	e3a05000 	mov	r5, #0
400091ac:	eafffbe4 	b	40008144 <_svfprintf_r+0x358>
400091b0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400091b4:	e59c4000 	ldr	r4, [ip]
400091b8:	e28cc004 	add	ip, ip, #4
400091bc:	e58dc048 	str	ip, [sp, #72]	; 0x48
400091c0:	e3a05000 	mov	r5, #0
400091c4:	eafffd22 	b	40008654 <_svfprintf_r+0x868>
400091c8:	e1a05007 	mov	r5, r7
400091cc:	e1a04001 	mov	r4, r1
400091d0:	e1a07002 	mov	r7, r2
400091d4:	e2833001 	add	r3, r3, #1
400091d8:	e3530007 	cmp	r3, #7
400091dc:	e0844008 	add	r4, r4, r8
400091e0:	e8870120 	stm	r7, {r5, r8}
400091e4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400091e8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400091ec:	d2877008 	addle	r7, r7, #8
400091f0:	da000007 	ble	40009214 <_svfprintf_r+0x1428>
400091f4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400091f8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400091fc:	e28d2094 	add	r2, sp, #148	; 0x94
40009200:	eb000d5d 	bl	4000c77c <__ssprint_r>
40009204:	e3500000 	cmp	r0, #0
40009208:	1afffbb8 	bne	400080f0 <_svfprintf_r+0x304>
4000920c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009210:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009214:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009218:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000921c:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40009220:	e1530005 	cmp	r3, r5
40009224:	e086600c 	add	r6, r6, ip
40009228:	ba000035 	blt	40009304 <_svfprintf_r+0x1518>
4000922c:	e59d5020 	ldr	r5, [sp, #32]
40009230:	e3150001 	tst	r5, #1
40009234:	1a000032 	bne	40009304 <_svfprintf_r+0x1518>
40009238:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000923c:	e066500b 	rsb	r5, r6, fp
40009240:	e063300c 	rsb	r3, r3, ip
40009244:	e1550003 	cmp	r5, r3
40009248:	a1a05003 	movge	r5, r3
4000924c:	e3550000 	cmp	r5, #0
40009250:	da000009 	ble	4000927c <_svfprintf_r+0x1490>
40009254:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40009258:	e2822001 	add	r2, r2, #1
4000925c:	e0844005 	add	r4, r4, r5
40009260:	e3520007 	cmp	r2, #7
40009264:	e5876000 	str	r6, [r7]
40009268:	e5875004 	str	r5, [r7, #4]
4000926c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009270:	e58d2098 	str	r2, [sp, #152]	; 0x98
40009274:	d2877008 	addle	r7, r7, #8
40009278:	ca0001cd 	bgt	400099b4 <_svfprintf_r+0x1bc8>
4000927c:	e1c55fc5 	bic	r5, r5, r5, asr #31
40009280:	e0656003 	rsb	r6, r5, r3
40009284:	e3560000 	cmp	r6, #0
40009288:	dafffdfa 	ble	40008a78 <_svfprintf_r+0xc8c>
4000928c:	e3560010 	cmp	r6, #16
40009290:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009294:	e51f54a4 	ldr	r5, [pc, #-1188]	; 40008df8 <_svfprintf_r+0x100c>
40009298:	daffffb5 	ble	40009174 <_svfprintf_r+0x1388>
4000929c:	e3a08010 	mov	r8, #16
400092a0:	e59da038 	ldr	sl, [sp, #56]	; 0x38
400092a4:	e59db030 	ldr	fp, [sp, #48]	; 0x30
400092a8:	ea000002 	b	400092b8 <_svfprintf_r+0x14cc>
400092ac:	e2466010 	sub	r6, r6, #16
400092b0:	e3560010 	cmp	r6, #16
400092b4:	daffffae 	ble	40009174 <_svfprintf_r+0x1388>
400092b8:	e2833001 	add	r3, r3, #1
400092bc:	e3530007 	cmp	r3, #7
400092c0:	e2844010 	add	r4, r4, #16
400092c4:	e5879000 	str	r9, [r7]
400092c8:	e5878004 	str	r8, [r7, #4]
400092cc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400092d0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400092d4:	d2877008 	addle	r7, r7, #8
400092d8:	dafffff3 	ble	400092ac <_svfprintf_r+0x14c0>
400092dc:	e1a0000a 	mov	r0, sl
400092e0:	e1a0100b 	mov	r1, fp
400092e4:	e28d2094 	add	r2, sp, #148	; 0x94
400092e8:	eb000d23 	bl	4000c77c <__ssprint_r>
400092ec:	e3500000 	cmp	r0, #0
400092f0:	1afffb7e 	bne	400080f0 <_svfprintf_r+0x304>
400092f4:	e28d3098 	add	r3, sp, #152	; 0x98
400092f8:	e8930018 	ldm	r3, {r3, r4}
400092fc:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009300:	eaffffe9 	b	400092ac <_svfprintf_r+0x14c0>
40009304:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40009308:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000930c:	e2822001 	add	r2, r2, #1
40009310:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
40009314:	e084400c 	add	r4, r4, ip
40009318:	e3520007 	cmp	r2, #7
4000931c:	e8871020 	stm	r7, {r5, ip}
40009320:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009324:	e58d2098 	str	r2, [sp, #152]	; 0x98
40009328:	d2877008 	addle	r7, r7, #8
4000932c:	daffffc1 	ble	40009238 <_svfprintf_r+0x144c>
40009330:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009334:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009338:	e28d2094 	add	r2, sp, #148	; 0x94
4000933c:	eb000d0e 	bl	4000c77c <__ssprint_r>
40009340:	e3500000 	cmp	r0, #0
40009344:	1afffb69 	bne	400080f0 <_svfprintf_r+0x304>
40009348:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
4000934c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009350:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009354:	eaffffb7 	b	40009238 <_svfprintf_r+0x144c>
40009358:	e59dc020 	ldr	ip, [sp, #32]
4000935c:	e31c0001 	tst	ip, #1
40009360:	1afffead 	bne	40008e1c <_svfprintf_r+0x1030>
40009364:	e3a03001 	mov	r3, #1
40009368:	e3580007 	cmp	r8, #7
4000936c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009370:	e58d8098 	str	r8, [sp, #152]	; 0x98
40009374:	e5876000 	str	r6, [r7]
40009378:	e5873004 	str	r3, [r7, #4]
4000937c:	dafffecb 	ble	40008eb0 <_svfprintf_r+0x10c4>
40009380:	eaffff71 	b	4000914c <_svfprintf_r+0x1360>
40009384:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009388:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000938c:	e28d2094 	add	r2, sp, #148	; 0x94
40009390:	eb000cf9 	bl	4000c77c <__ssprint_r>
40009394:	e3500000 	cmp	r0, #0
40009398:	1afffb54 	bne	400080f0 <_svfprintf_r+0x304>
4000939c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400093a0:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400093a4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400093a8:	eafffea3 	b	40008e3c <_svfprintf_r+0x1050>
400093ac:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400093b0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400093b4:	e28d2094 	add	r2, sp, #148	; 0x94
400093b8:	eb000cef 	bl	4000c77c <__ssprint_r>
400093bc:	e3500000 	cmp	r0, #0
400093c0:	1afffb4a 	bne	400080f0 <_svfprintf_r+0x304>
400093c4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400093c8:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400093cc:	e28d70c8 	add	r7, sp, #200	; 0xc8
400093d0:	eafffea4 	b	40008e68 <_svfprintf_r+0x107c>
400093d4:	e28db0c7 	add	fp, sp, #199	; 0xc7
400093d8:	e1a00004 	mov	r0, r4
400093dc:	e1a01005 	mov	r1, r5
400093e0:	e3a0200a 	mov	r2, #10
400093e4:	e3a03000 	mov	r3, #0
400093e8:	eb00166e 	bl	4000eda8 <__aeabi_uldivmod>
400093ec:	e2822030 	add	r2, r2, #48	; 0x30
400093f0:	e5cb2000 	strb	r2, [fp]
400093f4:	e1a00004 	mov	r0, r4
400093f8:	e1a01005 	mov	r1, r5
400093fc:	e3a0200a 	mov	r2, #10
40009400:	e3a03000 	mov	r3, #0
40009404:	eb001667 	bl	4000eda8 <__aeabi_uldivmod>
40009408:	e1a04000 	mov	r4, r0
4000940c:	e1a05001 	mov	r5, r1
40009410:	e194c005 	orrs	ip, r4, r5
40009414:	e1a0600b 	mov	r6, fp
40009418:	e24bb001 	sub	fp, fp, #1
4000941c:	1affffed 	bne	400093d8 <_svfprintf_r+0x15ec>
40009420:	eafffb68 	b	400081c8 <_svfprintf_r+0x3dc>
40009424:	e3a0a02d 	mov	sl, #45	; 0x2d
40009428:	e2744000 	rsbs	r4, r4, #0
4000942c:	e2e55000 	rsc	r5, r5, #0
40009430:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40009434:	e3a03001 	mov	r3, #1
40009438:	eafffb43 	b	4000814c <_svfprintf_r+0x360>
4000943c:	eb000c27 	bl	4000c4e0 <__fpclassifyd>
40009440:	e3500000 	cmp	r0, #0
40009444:	1a00008a 	bne	40009674 <_svfprintf_r+0x1888>
40009448:	e59dc020 	ldr	ip, [sp, #32]
4000944c:	e51f3668 	ldr	r3, [pc, #-1640]	; 40008dec <_svfprintf_r+0x1000>
40009450:	e3a05003 	mov	r5, #3
40009454:	e3ccc080 	bic	ip, ip, #128	; 0x80
40009458:	e3580047 	cmp	r8, #71	; 0x47
4000945c:	e51f6674 	ldr	r6, [pc, #-1652]	; 40008df0 <_svfprintf_r+0x1004>
40009460:	e58d0028 	str	r0, [sp, #40]	; 0x28
40009464:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40009468:	e58dc020 	str	ip, [sp, #32]
4000946c:	e58d0050 	str	r0, [sp, #80]	; 0x50
40009470:	d1a06003 	movle	r6, r3
40009474:	e58d5034 	str	r5, [sp, #52]	; 0x34
40009478:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000947c:	eafffb5b 	b	400081f0 <_svfprintf_r+0x404>
40009480:	e593c000 	ldr	ip, [r3]
40009484:	e5934004 	ldr	r4, [r3, #4]
40009488:	e2833008 	add	r3, r3, #8
4000948c:	e58dc058 	str	ip, [sp, #88]	; 0x58
40009490:	e58d405c 	str	r4, [sp, #92]	; 0x5c
40009494:	e58d3048 	str	r3, [sp, #72]	; 0x48
40009498:	eafffc0d 	b	400084d4 <_svfprintf_r+0x6e8>
4000949c:	e59dc020 	ldr	ip, [sp, #32]
400094a0:	e31c0010 	tst	ip, #16
400094a4:	0a0000aa 	beq	40009754 <_svfprintf_r+0x1968>
400094a8:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400094ac:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
400094b0:	e5943000 	ldr	r3, [r4]
400094b4:	e2844004 	add	r4, r4, #4
400094b8:	e58d4048 	str	r4, [sp, #72]	; 0x48
400094bc:	e5835000 	str	r5, [r3]
400094c0:	eafffa6a 	b	40007e70 <_svfprintf_r+0x84>
400094c4:	e59dc020 	ldr	ip, [sp, #32]
400094c8:	e21c3040 	ands	r3, ip, #64	; 0x40
400094cc:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
400094d0:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
400094d4:	11d540b0 	ldrhne	r4, [r5]
400094d8:	059c4000 	ldreq	r4, [ip]
400094dc:	12855004 	addne	r5, r5, #4
400094e0:	028cc004 	addeq	ip, ip, #4
400094e4:	158d5048 	strne	r5, [sp, #72]	; 0x48
400094e8:	11a03002 	movne	r3, r2
400094ec:	058dc048 	streq	ip, [sp, #72]	; 0x48
400094f0:	e3a05000 	mov	r5, #0
400094f4:	eafffb12 	b	40008144 <_svfprintf_r+0x358>
400094f8:	e59d4020 	ldr	r4, [sp, #32]
400094fc:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40009500:	e3140040 	tst	r4, #64	; 0x40
40009504:	11d540f0 	ldrshne	r4, [r5]
40009508:	05954000 	ldreq	r4, [r5]
4000950c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009510:	e1a05fc4 	asr	r5, r4, #31
40009514:	e28cc004 	add	ip, ip, #4
40009518:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000951c:	e1a02004 	mov	r2, r4
40009520:	e1a03005 	mov	r3, r5
40009524:	eafffbd6 	b	40008484 <_svfprintf_r+0x698>
40009528:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000952c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009530:	e28d2094 	add	r2, sp, #148	; 0x94
40009534:	eb000c90 	bl	4000c77c <__ssprint_r>
40009538:	e3500000 	cmp	r0, #0
4000953c:	1afffaeb 	bne	400080f0 <_svfprintf_r+0x304>
40009540:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009544:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009548:	eafffda3 	b	40008bdc <_svfprintf_r+0xdf0>
4000954c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40009550:	e51fc764 	ldr	ip, [pc, #-1892]	; 40008df4 <_svfprintf_r+0x1008>
40009554:	e2822001 	add	r2, r2, #1
40009558:	e2844001 	add	r4, r4, #1
4000955c:	e3a01001 	mov	r1, #1
40009560:	e3520007 	cmp	r2, #7
40009564:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009568:	e587c000 	str	ip, [r7]
4000956c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40009570:	e5871004 	str	r1, [r7, #4]
40009574:	ca0000d5 	bgt	400098d0 <_svfprintf_r+0x1ae4>
40009578:	e2877008 	add	r7, r7, #8
4000957c:	e1a08003 	mov	r8, r3
40009580:	e3580000 	cmp	r8, #0
40009584:	1a000005 	bne	400095a0 <_svfprintf_r+0x17b4>
40009588:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000958c:	e3550000 	cmp	r5, #0
40009590:	1a000002 	bne	400095a0 <_svfprintf_r+0x17b4>
40009594:	e59dc020 	ldr	ip, [sp, #32]
40009598:	e31c0001 	tst	ip, #1
4000959c:	0afffd35 	beq	40008a78 <_svfprintf_r+0xc8c>
400095a0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400095a4:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
400095a8:	e2833001 	add	r3, r3, #1
400095ac:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
400095b0:	e0844005 	add	r4, r4, r5
400095b4:	e3530007 	cmp	r3, #7
400095b8:	e587c000 	str	ip, [r7]
400095bc:	e5875004 	str	r5, [r7, #4]
400095c0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400095c4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400095c8:	d2877008 	addle	r7, r7, #8
400095cc:	ca00014c 	bgt	40009b04 <_svfprintf_r+0x1d18>
400095d0:	e2688000 	rsb	r8, r8, #0
400095d4:	e3580000 	cmp	r8, #0
400095d8:	da0000d8 	ble	40009940 <_svfprintf_r+0x1b54>
400095dc:	e3580010 	cmp	r8, #16
400095e0:	e51f57f0 	ldr	r5, [pc, #-2032]	; 40008df8 <_svfprintf_r+0x100c>
400095e4:	da0000c4 	ble	400098fc <_svfprintf_r+0x1b10>
400095e8:	e1a02004 	mov	r2, r4
400095ec:	e3a0a010 	mov	sl, #16
400095f0:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400095f4:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400095f8:	ea000002 	b	40009608 <_svfprintf_r+0x181c>
400095fc:	e2488010 	sub	r8, r8, #16
40009600:	e3580010 	cmp	r8, #16
40009604:	da0000bb 	ble	400098f8 <_svfprintf_r+0x1b0c>
40009608:	e2833001 	add	r3, r3, #1
4000960c:	e3530007 	cmp	r3, #7
40009610:	e2822010 	add	r2, r2, #16
40009614:	e8870600 	stm	r7, {r9, sl}
40009618:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000961c:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40009620:	d2877008 	addle	r7, r7, #8
40009624:	dafffff4 	ble	400095fc <_svfprintf_r+0x1810>
40009628:	e1a0000b 	mov	r0, fp
4000962c:	e1a01004 	mov	r1, r4
40009630:	e28d2094 	add	r2, sp, #148	; 0x94
40009634:	eb000c50 	bl	4000c77c <__ssprint_r>
40009638:	e3500000 	cmp	r0, #0
4000963c:	1afffaab 	bne	400080f0 <_svfprintf_r+0x304>
40009640:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40009644:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009648:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000964c:	eaffffea 	b	400095fc <_svfprintf_r+0x1810>
40009650:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009654:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009658:	e28d2094 	add	r2, sp, #148	; 0x94
4000965c:	eb000c46 	bl	4000c77c <__ssprint_r>
40009660:	e3500000 	cmp	r0, #0
40009664:	1afffaa1 	bne	400080f0 <_svfprintf_r+0x304>
40009668:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000966c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009670:	eafffd6c 	b	40008c28 <_svfprintf_r+0xe3c>
40009674:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009678:	e3740001 	cmn	r4, #1
4000967c:	03a0c006 	moveq	ip, #6
40009680:	e3c85020 	bic	r5, r8, #32
40009684:	058dc028 	streq	ip, [sp, #40]	; 0x28
40009688:	0a000005 	beq	400096a4 <_svfprintf_r+0x18b8>
4000968c:	e3550047 	cmp	r5, #71	; 0x47
40009690:	1a000003 	bne	400096a4 <_svfprintf_r+0x18b8>
40009694:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009698:	e3540000 	cmp	r4, #0
4000969c:	03a04001 	moveq	r4, #1
400096a0:	e58d4028 	str	r4, [sp, #40]	; 0x28
400096a4:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
400096a8:	e59d4020 	ldr	r4, [sp, #32]
400096ac:	e3530000 	cmp	r3, #0
400096b0:	e3844c01 	orr	r4, r4, #256	; 0x100
400096b4:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
400096b8:	b3a0b02d 	movlt	fp, #45	; 0x2d
400096bc:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
400096c0:	a3a0b000 	movge	fp, #0
400096c4:	e2553046 	subs	r3, r5, #70	; 0x46
400096c8:	e58d404c 	str	r4, [sp, #76]	; 0x4c
400096cc:	e2734000 	rsbs	r4, r3, #0
400096d0:	e0b44003 	adcs	r4, r4, r3
400096d4:	e3540000 	cmp	r4, #0
400096d8:	0a000032 	beq	400097a8 <_svfprintf_r+0x19bc>
400096dc:	e3a01003 	mov	r1, #3
400096e0:	e28d007c 	add	r0, sp, #124	; 0x7c
400096e4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400096e8:	e58d1000 	str	r1, [sp]
400096ec:	e58d0008 	str	r0, [sp, #8]
400096f0:	e28d1080 	add	r1, sp, #128	; 0x80
400096f4:	e28d008c 	add	r0, sp, #140	; 0x8c
400096f8:	e58d0010 	str	r0, [sp, #16]
400096fc:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40009700:	e1a0300a 	mov	r3, sl
40009704:	e58dc004 	str	ip, [sp, #4]
40009708:	e58d100c 	str	r1, [sp, #12]
4000970c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009710:	eb0001f0 	bl	40009ed8 <_dtoa_r>
40009714:	e3550047 	cmp	r5, #71	; 0x47
40009718:	e1a06000 	mov	r6, r0
4000971c:	1a000002 	bne	4000972c <_svfprintf_r+0x1940>
40009720:	e59dc020 	ldr	ip, [sp, #32]
40009724:	e31c0001 	tst	ip, #1
40009728:	0a0000b9 	beq	40009a14 <_svfprintf_r+0x1c28>
4000972c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009730:	e3540000 	cmp	r4, #0
40009734:	e086400c 	add	r4, r6, ip
40009738:	0a00002c 	beq	400097f0 <_svfprintf_r+0x1a04>
4000973c:	e5d63000 	ldrb	r3, [r6]
40009740:	e3530030 	cmp	r3, #48	; 0x30
40009744:	0a000138 	beq	40009c2c <_svfprintf_r+0x1e40>
40009748:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
4000974c:	e0844003 	add	r4, r4, r3
40009750:	ea000026 	b	400097f0 <_svfprintf_r+0x1a04>
40009754:	e59dc020 	ldr	ip, [sp, #32]
40009758:	e31c0040 	tst	ip, #64	; 0x40
4000975c:	0a000054 	beq	400098b4 <_svfprintf_r+0x1ac8>
40009760:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40009764:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40009768:	e5943000 	ldr	r3, [r4]
4000976c:	e2844004 	add	r4, r4, #4
40009770:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009774:	e1c350b0 	strh	r5, [r3]
40009778:	eafff9bc 	b	40007e70 <_svfprintf_r+0x84>
4000977c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009780:	e3a01040 	mov	r1, #64	; 0x40
40009784:	ebfff5a2 	bl	40006e14 <_malloc_r>
40009788:	e3500000 	cmp	r0, #0
4000978c:	e5840000 	str	r0, [r4]
40009790:	e5840010 	str	r0, [r4, #16]
40009794:	0a00014e 	beq	40009cd4 <_svfprintf_r+0x1ee8>
40009798:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000979c:	e3a03040 	mov	r3, #64	; 0x40
400097a0:	e58c3014 	str	r3, [ip, #20]
400097a4:	eafff9a2 	b	40007e34 <_svfprintf_r+0x48>
400097a8:	e3550045 	cmp	r5, #69	; 0x45
400097ac:	1a0000e9 	bne	40009b58 <_svfprintf_r+0x1d6c>
400097b0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400097b4:	e3a00002 	mov	r0, #2
400097b8:	e28c4001 	add	r4, ip, #1
400097bc:	e28d107c 	add	r1, sp, #124	; 0x7c
400097c0:	e88d0011 	stm	sp, {r0, r4}
400097c4:	e58d1008 	str	r1, [sp, #8]
400097c8:	e28d0080 	add	r0, sp, #128	; 0x80
400097cc:	e28d108c 	add	r1, sp, #140	; 0x8c
400097d0:	e58d000c 	str	r0, [sp, #12]
400097d4:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
400097d8:	e1a0300a 	mov	r3, sl
400097dc:	e58d1010 	str	r1, [sp, #16]
400097e0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400097e4:	eb0001bb 	bl	40009ed8 <_dtoa_r>
400097e8:	e1a06000 	mov	r6, r0
400097ec:	e0804004 	add	r4, r0, r4
400097f0:	e3a03000 	mov	r3, #0
400097f4:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
400097f8:	e1a0100a 	mov	r1, sl
400097fc:	e3a02000 	mov	r2, #0
40009800:	eb001533 	bl	4000ecd4 <__aeabi_dcmpeq>
40009804:	e3500000 	cmp	r0, #0
40009808:	11a03004 	movne	r3, r4
4000980c:	1a000009 	bne	40009838 <_svfprintf_r+0x1a4c>
40009810:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40009814:	e1540003 	cmp	r4, r3
40009818:	9a000006 	bls	40009838 <_svfprintf_r+0x1a4c>
4000981c:	e3a01030 	mov	r1, #48	; 0x30
40009820:	e2832001 	add	r2, r3, #1
40009824:	e58d208c 	str	r2, [sp, #140]	; 0x8c
40009828:	e5c31000 	strb	r1, [r3]
4000982c:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40009830:	e1540003 	cmp	r4, r3
40009834:	8afffff9 	bhi	40009820 <_svfprintf_r+0x1a34>
40009838:	e0663003 	rsb	r3, r6, r3
4000983c:	e3550047 	cmp	r5, #71	; 0x47
40009840:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40009844:	0a000075 	beq	40009a20 <_svfprintf_r+0x1c34>
40009848:	e3580065 	cmp	r8, #101	; 0x65
4000984c:	da000127 	ble	40009cf0 <_svfprintf_r+0x1f04>
40009850:	e3580066 	cmp	r8, #102	; 0x66
40009854:	0a0000c1 	beq	40009b60 <_svfprintf_r+0x1d74>
40009858:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
4000985c:	e58d5050 	str	r5, [sp, #80]	; 0x50
40009860:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40009864:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009868:	e1540005 	cmp	r4, r5
4000986c:	ba0000af 	blt	40009b30 <_svfprintf_r+0x1d44>
40009870:	e59dc020 	ldr	ip, [sp, #32]
40009874:	e31c0001 	tst	ip, #1
40009878:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
4000987c:	058d4034 	streq	r4, [sp, #52]	; 0x34
40009880:	12833001 	addne	r3, r3, #1
40009884:	158d3034 	strne	r3, [sp, #52]	; 0x34
40009888:	01c43fc4 	biceq	r3, r4, r4, asr #31
4000988c:	11c33fc3 	bicne	r3, r3, r3, asr #31
40009890:	e3a08067 	mov	r8, #103	; 0x67
40009894:	e35b0000 	cmp	fp, #0
40009898:	1a000068 	bne	40009a40 <_svfprintf_r+0x1c54>
4000989c:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
400098a0:	e58d302c 	str	r3, [sp, #44]	; 0x2c
400098a4:	e58dc020 	str	ip, [sp, #32]
400098a8:	e58db028 	str	fp, [sp, #40]	; 0x28
400098ac:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400098b0:	eafffa4e 	b	400081f0 <_svfprintf_r+0x404>
400098b4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400098b8:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400098bc:	e59c3000 	ldr	r3, [ip]
400098c0:	e28cc004 	add	ip, ip, #4
400098c4:	e58dc048 	str	ip, [sp, #72]	; 0x48
400098c8:	e5834000 	str	r4, [r3]
400098cc:	eafff967 	b	40007e70 <_svfprintf_r+0x84>
400098d0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400098d4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400098d8:	e28d2094 	add	r2, sp, #148	; 0x94
400098dc:	eb000ba6 	bl	4000c77c <__ssprint_r>
400098e0:	e3500000 	cmp	r0, #0
400098e4:	1afffa01 	bne	400080f0 <_svfprintf_r+0x304>
400098e8:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
400098ec:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400098f0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400098f4:	eaffff21 	b	40009580 <_svfprintf_r+0x1794>
400098f8:	e1a04002 	mov	r4, r2
400098fc:	e2833001 	add	r3, r3, #1
40009900:	e3530007 	cmp	r3, #7
40009904:	e0844008 	add	r4, r4, r8
40009908:	e8870120 	stm	r7, {r5, r8}
4000990c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009910:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009914:	d2877008 	addle	r7, r7, #8
40009918:	da000008 	ble	40009940 <_svfprintf_r+0x1b54>
4000991c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009920:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009924:	e28d2094 	add	r2, sp, #148	; 0x94
40009928:	eb000b93 	bl	4000c77c <__ssprint_r>
4000992c:	e3500000 	cmp	r0, #0
40009930:	1afff9ee 	bne	400080f0 <_svfprintf_r+0x304>
40009934:	e28d3098 	add	r3, sp, #152	; 0x98
40009938:	e8930018 	ldm	r3, {r3, r4}
4000993c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009940:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009944:	e2833001 	add	r3, r3, #1
40009948:	e0854004 	add	r4, r5, r4
4000994c:	e3530007 	cmp	r3, #7
40009950:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009954:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009958:	e5876000 	str	r6, [r7]
4000995c:	e5875004 	str	r5, [r7, #4]
40009960:	dafffc43 	ble	40008a74 <_svfprintf_r+0xc88>
40009964:	eafffd5b 	b	40008ed8 <_svfprintf_r+0x10ec>
40009968:	e58d5028 	str	r5, [sp, #40]	; 0x28
4000996c:	ebfff742 	bl	4000767c <strlen>
40009970:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009974:	e1c05fc0 	bic	r5, r0, r0, asr #31
40009978:	e58d0034 	str	r0, [sp, #52]	; 0x34
4000997c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009980:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40009984:	e58dc050 	str	ip, [sp, #80]	; 0x50
40009988:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000998c:	eafffa17 	b	400081f0 <_svfprintf_r+0x404>
40009990:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009994:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009998:	e28d2094 	add	r2, sp, #148	; 0x94
4000999c:	eb000b76 	bl	4000c77c <__ssprint_r>
400099a0:	e3500000 	cmp	r0, #0
400099a4:	1afff9d1 	bne	400080f0 <_svfprintf_r+0x304>
400099a8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400099ac:	e28d70c8 	add	r7, sp, #200	; 0xc8
400099b0:	eafffd81 	b	40008fbc <_svfprintf_r+0x11d0>
400099b4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400099b8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400099bc:	e28d2094 	add	r2, sp, #148	; 0x94
400099c0:	eb000b6d 	bl	4000c77c <__ssprint_r>
400099c4:	e3500000 	cmp	r0, #0
400099c8:	1afff9c8 	bne	400080f0 <_svfprintf_r+0x304>
400099cc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400099d0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400099d4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400099d8:	e063300c 	rsb	r3, r3, ip
400099dc:	e28d70c8 	add	r7, sp, #200	; 0xc8
400099e0:	eafffe25 	b	4000927c <_svfprintf_r+0x1490>
400099e4:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
400099e8:	e3550006 	cmp	r5, #6
400099ec:	23a05006 	movcs	r5, #6
400099f0:	e1c5cfc5 	bic	ip, r5, r5, asr #31
400099f4:	e1a0a006 	mov	sl, r6
400099f8:	e58d6028 	str	r6, [sp, #40]	; 0x28
400099fc:	e58d6050 	str	r6, [sp, #80]	; 0x50
40009a00:	e58d5034 	str	r5, [sp, #52]	; 0x34
40009a04:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009a08:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009a0c:	e51f6c18 	ldr	r6, [pc, #-3096]	; 40008dfc <_svfprintf_r+0x1010>
40009a10:	eafff9f6 	b	400081f0 <_svfprintf_r+0x404>
40009a14:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40009a18:	e0603003 	rsb	r3, r0, r3
40009a1c:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40009a20:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009a24:	e3730003 	cmn	r3, #3
40009a28:	ba000016 	blt	40009a88 <_svfprintf_r+0x1c9c>
40009a2c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009a30:	e1540003 	cmp	r4, r3
40009a34:	ba000013 	blt	40009a88 <_svfprintf_r+0x1c9c>
40009a38:	e58d3050 	str	r3, [sp, #80]	; 0x50
40009a3c:	eaffff87 	b	40009860 <_svfprintf_r+0x1a74>
40009a40:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
40009a44:	e3a0a02d 	mov	sl, #45	; 0x2d
40009a48:	e3a05000 	mov	r5, #0
40009a4c:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40009a50:	e58d4020 	str	r4, [sp, #32]
40009a54:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40009a58:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009a5c:	eafff9e5 	b	400081f8 <_svfprintf_r+0x40c>
40009a60:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009a64:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009a68:	e1c55fc5 	bic	r5, r5, r5, asr #31
40009a6c:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40009a70:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009a74:	e58d0028 	str	r0, [sp, #40]	; 0x28
40009a78:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009a7c:	e58d0050 	str	r0, [sp, #80]	; 0x50
40009a80:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009a84:	eafff9d9 	b	400081f0 <_svfprintf_r+0x404>
40009a88:	e2488002 	sub	r8, r8, #2
40009a8c:	e2431001 	sub	r1, r3, #1
40009a90:	e3510000 	cmp	r1, #0
40009a94:	e58d107c 	str	r1, [sp, #124]	; 0x7c
40009a98:	b2611000 	rsblt	r1, r1, #0
40009a9c:	b3a0302d 	movlt	r3, #45	; 0x2d
40009aa0:	a3a0302b 	movge	r3, #43	; 0x2b
40009aa4:	e3510009 	cmp	r1, #9
40009aa8:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
40009aac:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
40009ab0:	ca000037 	bgt	40009b94 <_svfprintf_r+0x1da8>
40009ab4:	e2811030 	add	r1, r1, #48	; 0x30
40009ab8:	e3a03030 	mov	r3, #48	; 0x30
40009abc:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
40009ac0:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
40009ac4:	e28d3088 	add	r3, sp, #136	; 0x88
40009ac8:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
40009acc:	e28d2084 	add	r2, sp, #132	; 0x84
40009ad0:	e0622003 	rsb	r2, r2, r3
40009ad4:	e0845002 	add	r5, r4, r2
40009ad8:	e3540001 	cmp	r4, #1
40009adc:	e58d2064 	str	r2, [sp, #100]	; 0x64
40009ae0:	e58d5034 	str	r5, [sp, #52]	; 0x34
40009ae4:	da00005b 	ble	40009c58 <_svfprintf_r+0x1e6c>
40009ae8:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40009aec:	e3a04000 	mov	r4, #0
40009af0:	e2833001 	add	r3, r3, #1
40009af4:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009af8:	e58d4050 	str	r4, [sp, #80]	; 0x50
40009afc:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009b00:	eaffff63 	b	40009894 <_svfprintf_r+0x1aa8>
40009b04:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009b08:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009b0c:	e28d2094 	add	r2, sp, #148	; 0x94
40009b10:	eb000b19 	bl	4000c77c <__ssprint_r>
40009b14:	e3500000 	cmp	r0, #0
40009b18:	1afff974 	bne	400080f0 <_svfprintf_r+0x304>
40009b1c:	e28d3098 	add	r3, sp, #152	; 0x98
40009b20:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40009b24:	e8930018 	ldm	r3, {r3, r4}
40009b28:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009b2c:	eafffea7 	b	400095d0 <_svfprintf_r+0x17e4>
40009b30:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40009b34:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009b38:	e3540000 	cmp	r4, #0
40009b3c:	d2643002 	rsble	r3, r4, #2
40009b40:	c3a03001 	movgt	r3, #1
40009b44:	e0833005 	add	r3, r3, r5
40009b48:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009b4c:	e3a08067 	mov	r8, #103	; 0x67
40009b50:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009b54:	eaffff4e 	b	40009894 <_svfprintf_r+0x1aa8>
40009b58:	e3a01002 	mov	r1, #2
40009b5c:	eafffedf 	b	400096e0 <_svfprintf_r+0x18f4>
40009b60:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40009b64:	e35c0000 	cmp	ip, #0
40009b68:	e58dc050 	str	ip, [sp, #80]	; 0x50
40009b6c:	da00003f 	ble	40009c70 <_svfprintf_r+0x1e84>
40009b70:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009b74:	e3540000 	cmp	r4, #0
40009b78:	1a000024 	bne	40009c10 <_svfprintf_r+0x1e24>
40009b7c:	e59d5020 	ldr	r5, [sp, #32]
40009b80:	e3150001 	tst	r5, #1
40009b84:	1a000021 	bne	40009c10 <_svfprintf_r+0x1e24>
40009b88:	e1cc3fcc 	bic	r3, ip, ip, asr #31
40009b8c:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009b90:	eaffff3f 	b	40009894 <_svfprintf_r+0x1aa8>
40009b94:	e28d2092 	add	r2, sp, #146	; 0x92
40009b98:	e51f0da0 	ldr	r0, [pc, #-3488]	; 40008e00 <_svfprintf_r+0x1014>
40009b9c:	e0c05091 	smull	r5, r0, r1, r0
40009ba0:	e1a03fc1 	asr	r3, r1, #31
40009ba4:	e0633140 	rsb	r3, r3, r0, asr #2
40009ba8:	e0830103 	add	r0, r3, r3, lsl #2
40009bac:	e0410080 	sub	r0, r1, r0, lsl #1
40009bb0:	e1a01003 	mov	r1, r3
40009bb4:	e3510009 	cmp	r1, #9
40009bb8:	e1a03002 	mov	r3, r2
40009bbc:	e2802030 	add	r2, r0, #48	; 0x30
40009bc0:	e5c32000 	strb	r2, [r3]
40009bc4:	e2432001 	sub	r2, r3, #1
40009bc8:	cafffff2 	bgt	40009b98 <_svfprintf_r+0x1dac>
40009bcc:	e2811030 	add	r1, r1, #48	; 0x30
40009bd0:	e28dc093 	add	ip, sp, #147	; 0x93
40009bd4:	e20110ff 	and	r1, r1, #255	; 0xff
40009bd8:	e15c0002 	cmp	ip, r2
40009bdc:	e5431001 	strb	r1, [r3, #-1]
40009be0:	9a000040 	bls	40009ce8 <_svfprintf_r+0x1efc>
40009be4:	e28d0085 	add	r0, sp, #133	; 0x85
40009be8:	e1a02003 	mov	r2, r3
40009bec:	ea000000 	b	40009bf4 <_svfprintf_r+0x1e08>
40009bf0:	e4d21001 	ldrb	r1, [r2], #1
40009bf4:	e152000c 	cmp	r2, ip
40009bf8:	e5e01001 	strb	r1, [r0, #1]!
40009bfc:	1afffffb 	bne	40009bf0 <_svfprintf_r+0x1e04>
40009c00:	e28dcf42 	add	ip, sp, #264	; 0x108
40009c04:	e063308c 	rsb	r3, r3, ip, lsl #1
40009c08:	e24330f6 	sub	r3, r3, #246	; 0xf6
40009c0c:	eaffffad 	b	40009ac8 <_svfprintf_r+0x1cdc>
40009c10:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009c14:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40009c18:	e28c3001 	add	r3, ip, #1
40009c1c:	e0843003 	add	r3, r4, r3
40009c20:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009c24:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009c28:	eaffff19 	b	40009894 <_svfprintf_r+0x1aa8>
40009c2c:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40009c30:	e1a0100a 	mov	r1, sl
40009c34:	e3a02000 	mov	r2, #0
40009c38:	e3a03000 	mov	r3, #0
40009c3c:	eb001424 	bl	4000ecd4 <__aeabi_dcmpeq>
40009c40:	e3500000 	cmp	r0, #0
40009c44:	1afffebf 	bne	40009748 <_svfprintf_r+0x195c>
40009c48:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009c4c:	e26c3001 	rsb	r3, ip, #1
40009c50:	e58d307c 	str	r3, [sp, #124]	; 0x7c
40009c54:	eafffebc 	b	4000974c <_svfprintf_r+0x1960>
40009c58:	e59dc020 	ldr	ip, [sp, #32]
40009c5c:	e21c3001 	ands	r3, ip, #1
40009c60:	1affffa0 	bne	40009ae8 <_svfprintf_r+0x1cfc>
40009c64:	e58d3050 	str	r3, [sp, #80]	; 0x50
40009c68:	e1c53fc5 	bic	r3, r5, r5, asr #31
40009c6c:	eaffff08 	b	40009894 <_svfprintf_r+0x1aa8>
40009c70:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009c74:	e3550000 	cmp	r5, #0
40009c78:	1a000004 	bne	40009c90 <_svfprintf_r+0x1ea4>
40009c7c:	e59dc020 	ldr	ip, [sp, #32]
40009c80:	e31c0001 	tst	ip, #1
40009c84:	03a03001 	moveq	r3, #1
40009c88:	058d3034 	streq	r3, [sp, #52]	; 0x34
40009c8c:	0affff00 	beq	40009894 <_svfprintf_r+0x1aa8>
40009c90:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
40009c94:	e2833002 	add	r3, r3, #2
40009c98:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009c9c:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009ca0:	eafffefb 	b	40009894 <_svfprintf_r+0x1aa8>
40009ca4:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40009ca8:	e5955000 	ldr	r5, [r5]
40009cac:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009cb0:	e3550000 	cmp	r5, #0
40009cb4:	e28c1004 	add	r1, ip, #4
40009cb8:	b3e04000 	mvnlt	r4, #0
40009cbc:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009cc0:	e5d38001 	ldrb	r8, [r3, #1]
40009cc4:	e58d1048 	str	r1, [sp, #72]	; 0x48
40009cc8:	e1a03000 	mov	r3, r0
40009ccc:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
40009cd0:	eafff891 	b	40007f1c <_svfprintf_r+0x130>
40009cd4:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40009cd8:	e3a0300c 	mov	r3, #12
40009cdc:	e5853000 	str	r3, [r5]
40009ce0:	e3e00000 	mvn	r0, #0
40009ce4:	eafff906 	b	40008104 <_svfprintf_r+0x318>
40009ce8:	e28d3086 	add	r3, sp, #134	; 0x86
40009cec:	eaffff75 	b	40009ac8 <_svfprintf_r+0x1cdc>
40009cf0:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009cf4:	eaffff64 	b	40009a8c <_svfprintf_r+0x1ca0>

40009cf8 <quorem>:
40009cf8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009cfc:	e5903010 	ldr	r3, [r0, #16]
40009d00:	e5915010 	ldr	r5, [r1, #16]
40009d04:	e1550003 	cmp	r5, r3
40009d08:	e1a09000 	mov	r9, r0
40009d0c:	e24dd00c 	sub	sp, sp, #12
40009d10:	e1a0a001 	mov	sl, r1
40009d14:	c3a00000 	movgt	r0, #0
40009d18:	ca00006b 	bgt	40009ecc <quorem+0x1d4>
40009d1c:	e2455001 	sub	r5, r5, #1
40009d20:	e2814014 	add	r4, r1, #20
40009d24:	e7941105 	ldr	r1, [r4, r5, lsl #2]
40009d28:	e2898014 	add	r8, r9, #20
40009d2c:	e2811001 	add	r1, r1, #1
40009d30:	e7980105 	ldr	r0, [r8, r5, lsl #2]
40009d34:	eb00113f 	bl	4000e238 <__aeabi_uidiv>
40009d38:	e1a02105 	lsl	r2, r5, #2
40009d3c:	e0883002 	add	r3, r8, r2
40009d40:	e2507000 	subs	r7, r0, #0
40009d44:	e58d2000 	str	r2, [sp]
40009d48:	e0846002 	add	r6, r4, r2
40009d4c:	e58d3004 	str	r3, [sp, #4]
40009d50:	0a000030 	beq	40009e18 <quorem+0x120>
40009d54:	e3a0c000 	mov	ip, #0
40009d58:	e1a0000c 	mov	r0, ip
40009d5c:	e1a02004 	mov	r2, r4
40009d60:	e1a03008 	mov	r3, r8
40009d64:	e492e004 	ldr	lr, [r2], #4
40009d68:	e1a0b80e 	lsl	fp, lr, #16
40009d6c:	e1a0182e 	lsr	r1, lr, #16
40009d70:	e1a0b82b 	lsr	fp, fp, #16
40009d74:	e02bcb97 	mla	fp, r7, fp, ip
40009d78:	e0010197 	mul	r1, r7, r1
40009d7c:	e593e000 	ldr	lr, [r3]
40009d80:	e081182b 	add	r1, r1, fp, lsr #16
40009d84:	e1a0b80b 	lsl	fp, fp, #16
40009d88:	e040082b 	sub	r0, r0, fp, lsr #16
40009d8c:	e1a0c80e 	lsl	ip, lr, #16
40009d90:	e1a0b801 	lsl	fp, r1, #16
40009d94:	e080c82c 	add	ip, r0, ip, lsr #16
40009d98:	e1a0082b 	lsr	r0, fp, #16
40009d9c:	e060082e 	rsb	r0, r0, lr, lsr #16
40009da0:	e1a0b80c 	lsl	fp, ip, #16
40009da4:	e080084c 	add	r0, r0, ip, asr #16
40009da8:	e1a0c82b 	lsr	ip, fp, #16
40009dac:	e18cc800 	orr	ip, ip, r0, lsl #16
40009db0:	e1560002 	cmp	r6, r2
40009db4:	e483c004 	str	ip, [r3], #4
40009db8:	e1a00840 	asr	r0, r0, #16
40009dbc:	e1a0c821 	lsr	ip, r1, #16
40009dc0:	2affffe7 	bcs	40009d64 <quorem+0x6c>
40009dc4:	e59d2000 	ldr	r2, [sp]
40009dc8:	e7983002 	ldr	r3, [r8, r2]
40009dcc:	e3530000 	cmp	r3, #0
40009dd0:	1a000010 	bne	40009e18 <quorem+0x120>
40009dd4:	e59d2004 	ldr	r2, [sp, #4]
40009dd8:	e2423004 	sub	r3, r2, #4
40009ddc:	e1580003 	cmp	r8, r3
40009de0:	2a00000b 	bcs	40009e14 <quorem+0x11c>
40009de4:	e5123004 	ldr	r3, [r2, #-4]
40009de8:	e3530000 	cmp	r3, #0
40009dec:	1a000008 	bne	40009e14 <quorem+0x11c>
40009df0:	e2423008 	sub	r3, r2, #8
40009df4:	ea000003 	b	40009e08 <quorem+0x110>
40009df8:	e5932000 	ldr	r2, [r3]
40009dfc:	e3520000 	cmp	r2, #0
40009e00:	e2433004 	sub	r3, r3, #4
40009e04:	1a000002 	bne	40009e14 <quorem+0x11c>
40009e08:	e1580003 	cmp	r8, r3
40009e0c:	e2455001 	sub	r5, r5, #1
40009e10:	3afffff8 	bcc	40009df8 <quorem+0x100>
40009e14:	e5895010 	str	r5, [r9, #16]
40009e18:	e1a0100a 	mov	r1, sl
40009e1c:	e1a00009 	mov	r0, r9
40009e20:	eb000841 	bl	4000bf2c <__mcmp>
40009e24:	e3500000 	cmp	r0, #0
40009e28:	ba000026 	blt	40009ec8 <quorem+0x1d0>
40009e2c:	e2877001 	add	r7, r7, #1
40009e30:	e1a03008 	mov	r3, r8
40009e34:	e3a02000 	mov	r2, #0
40009e38:	e494c004 	ldr	ip, [r4], #4
40009e3c:	e5930000 	ldr	r0, [r3]
40009e40:	e1a0180c 	lsl	r1, ip, #16
40009e44:	e0422821 	sub	r2, r2, r1, lsr #16
40009e48:	e1a01800 	lsl	r1, r0, #16
40009e4c:	e0821821 	add	r1, r2, r1, lsr #16
40009e50:	e1a0c82c 	lsr	ip, ip, #16
40009e54:	e06c2820 	rsb	r2, ip, r0, lsr #16
40009e58:	e1a0a801 	lsl	sl, r1, #16
40009e5c:	e0822841 	add	r2, r2, r1, asr #16
40009e60:	e1a0182a 	lsr	r1, sl, #16
40009e64:	e1811802 	orr	r1, r1, r2, lsl #16
40009e68:	e1560004 	cmp	r6, r4
40009e6c:	e4831004 	str	r1, [r3], #4
40009e70:	e1a02842 	asr	r2, r2, #16
40009e74:	2affffef 	bcs	40009e38 <quorem+0x140>
40009e78:	e7983105 	ldr	r3, [r8, r5, lsl #2]
40009e7c:	e3530000 	cmp	r3, #0
40009e80:	e0883105 	add	r3, r8, r5, lsl #2
40009e84:	1a00000f 	bne	40009ec8 <quorem+0x1d0>
40009e88:	e2432004 	sub	r2, r3, #4
40009e8c:	e1580002 	cmp	r8, r2
40009e90:	2a00000b 	bcs	40009ec4 <quorem+0x1cc>
40009e94:	e5132004 	ldr	r2, [r3, #-4]
40009e98:	e3520000 	cmp	r2, #0
40009e9c:	1a000008 	bne	40009ec4 <quorem+0x1cc>
40009ea0:	e2433008 	sub	r3, r3, #8
40009ea4:	ea000003 	b	40009eb8 <quorem+0x1c0>
40009ea8:	e5932000 	ldr	r2, [r3]
40009eac:	e3520000 	cmp	r2, #0
40009eb0:	e2433004 	sub	r3, r3, #4
40009eb4:	1a000002 	bne	40009ec4 <quorem+0x1cc>
40009eb8:	e1580003 	cmp	r8, r3
40009ebc:	e2455001 	sub	r5, r5, #1
40009ec0:	3afffff8 	bcc	40009ea8 <quorem+0x1b0>
40009ec4:	e5895010 	str	r5, [r9, #16]
40009ec8:	e1a00007 	mov	r0, r7
40009ecc:	e28dd00c 	add	sp, sp, #12
40009ed0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009ed4:	e12fff1e 	bx	lr

40009ed8 <_dtoa_r>:
40009ed8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009edc:	e5901040 	ldr	r1, [r0, #64]	; 0x40
40009ee0:	e24dd074 	sub	sp, sp, #116	; 0x74
40009ee4:	e3510000 	cmp	r1, #0
40009ee8:	e1a04000 	mov	r4, r0
40009eec:	e1a0a002 	mov	sl, r2
40009ef0:	e1a0b003 	mov	fp, r3
40009ef4:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
40009ef8:	0a000007 	beq	40009f1c <_dtoa_r+0x44>
40009efc:	e5903044 	ldr	r3, [r0, #68]	; 0x44
40009f00:	e3a02001 	mov	r2, #1
40009f04:	e1a02312 	lsl	r2, r2, r3
40009f08:	e5813004 	str	r3, [r1, #4]
40009f0c:	e5812008 	str	r2, [r1, #8]
40009f10:	eb00064a 	bl	4000b840 <_Bfree>
40009f14:	e3a03000 	mov	r3, #0
40009f18:	e5843040 	str	r3, [r4, #64]	; 0x40
40009f1c:	e35b0000 	cmp	fp, #0
40009f20:	b3a03001 	movlt	r3, #1
40009f24:	a3a03000 	movge	r3, #0
40009f28:	b5853000 	strlt	r3, [r5]
40009f2c:	a5853000 	strge	r3, [r5]
40009f30:	e59f3508 	ldr	r3, [pc, #1288]	; 4000a440 <_dtoa_r+0x568>
40009f34:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
40009f38:	a1a0900b 	movge	r9, fp
40009f3c:	e1a02003 	mov	r2, r3
40009f40:	e0093003 	and	r3, r9, r3
40009f44:	b1a0b009 	movlt	fp, r9
40009f48:	e1530002 	cmp	r3, r2
40009f4c:	0a000013 	beq	40009fa0 <_dtoa_r+0xc8>
40009f50:	e1a0000a 	mov	r0, sl
40009f54:	e1a0100b 	mov	r1, fp
40009f58:	e3a02000 	mov	r2, #0
40009f5c:	e3a03000 	mov	r3, #0
40009f60:	eb00135b 	bl	4000ecd4 <__aeabi_dcmpeq>
40009f64:	e2508000 	subs	r8, r0, #0
40009f68:	0a00001e 	beq	40009fe8 <_dtoa_r+0x110>
40009f6c:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009f70:	e35c0000 	cmp	ip, #0
40009f74:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40009f78:	e3a03001 	mov	r3, #1
40009f7c:	e58c3000 	str	r3, [ip]
40009f80:	0a00009c 	beq	4000a1f8 <_dtoa_r+0x320>
40009f84:	e59f04b8 	ldr	r0, [pc, #1208]	; 4000a444 <_dtoa_r+0x56c>
40009f88:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009f8c:	e58c0000 	str	r0, [ip]
40009f90:	e2400001 	sub	r0, r0, #1
40009f94:	e28dd074 	add	sp, sp, #116	; 0x74
40009f98:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009f9c:	e12fff1e 	bx	lr
40009fa0:	e59f34a0 	ldr	r3, [pc, #1184]	; 4000a448 <_dtoa_r+0x570>
40009fa4:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40009fa8:	e35a0000 	cmp	sl, #0
40009fac:	e58c3000 	str	r3, [ip]
40009fb0:	0a00007e 	beq	4000a1b0 <_dtoa_r+0x2d8>
40009fb4:	e59f0490 	ldr	r0, [pc, #1168]	; 4000a44c <_dtoa_r+0x574>
40009fb8:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009fbc:	e35c0000 	cmp	ip, #0
40009fc0:	0afffff3 	beq	40009f94 <_dtoa_r+0xbc>
40009fc4:	e5d03003 	ldrb	r3, [r0, #3]
40009fc8:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009fcc:	e3530000 	cmp	r3, #0
40009fd0:	12803008 	addne	r3, r0, #8
40009fd4:	02803003 	addeq	r3, r0, #3
40009fd8:	e58c3000 	str	r3, [ip]
40009fdc:	e28dd074 	add	sp, sp, #116	; 0x74
40009fe0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009fe4:	e12fff1e 	bx	lr
40009fe8:	e28d206c 	add	r2, sp, #108	; 0x6c
40009fec:	e28d3068 	add	r3, sp, #104	; 0x68
40009ff0:	e88d000c 	stm	sp, {r2, r3}
40009ff4:	e1a00004 	mov	r0, r4
40009ff8:	e1a0200a 	mov	r2, sl
40009ffc:	e1a0300b 	mov	r3, fp
4000a000:	eb000880 	bl	4000c208 <__d2b>
4000a004:	e1b05a29 	lsrs	r5, r9, #20
4000a008:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000a00c:	1a00006f 	bne	4000a1d0 <_dtoa_r+0x2f8>
4000a010:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000a014:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
4000a018:	e3e03e41 	mvn	r3, #1040	; 0x410
4000a01c:	e0885005 	add	r5, r8, r5
4000a020:	e1550003 	cmp	r5, r3
4000a024:	a2850e41 	addge	r0, r5, #1040	; 0x410
4000a028:	a2800002 	addge	r0, r0, #2
4000a02c:	a1a0003a 	lsrge	r0, sl, r0
4000a030:	b59f0418 	ldrlt	r0, [pc, #1048]	; 4000a450 <_dtoa_r+0x578>
4000a034:	a283301f 	addge	r3, r3, #31
4000a038:	a0653003 	rsbge	r3, r5, r3
4000a03c:	b0650000 	rsblt	r0, r5, r0
4000a040:	a1800319 	orrge	r0, r0, r9, lsl r3
4000a044:	b1a0001a 	lsllt	r0, sl, r0
4000a048:	eb001187 	bl	4000e66c <__aeabi_ui2d>
4000a04c:	e3a0c001 	mov	ip, #1
4000a050:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
4000a054:	e2455001 	sub	r5, r5, #1
4000a058:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
4000a05c:	e3a02000 	mov	r2, #0
4000a060:	e59f33ec 	ldr	r3, [pc, #1004]	; 4000a454 <_dtoa_r+0x57c>
4000a064:	eb0010bb 	bl	4000e358 <__aeabi_dsub>
4000a068:	e28f3fee 	add	r3, pc, #952	; 0x3b8
4000a06c:	e893000c 	ldm	r3, {r2, r3}
4000a070:	eb0011bd 	bl	4000e76c <__aeabi_dmul>
4000a074:	e28f3fed 	add	r3, pc, #948	; 0x3b4
4000a078:	e893000c 	ldm	r3, {r2, r3}
4000a07c:	eb0010b6 	bl	4000e35c <__adddf3>
4000a080:	e1a06000 	mov	r6, r0
4000a084:	e1a00005 	mov	r0, r5
4000a088:	e1a07001 	mov	r7, r1
4000a08c:	eb00117f 	bl	4000e690 <__aeabi_i2d>
4000a090:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
4000a094:	e893000c 	ldm	r3, {r2, r3}
4000a098:	eb0011b3 	bl	4000e76c <__aeabi_dmul>
4000a09c:	e1a02000 	mov	r2, r0
4000a0a0:	e1a03001 	mov	r3, r1
4000a0a4:	e1a00006 	mov	r0, r6
4000a0a8:	e1a01007 	mov	r1, r7
4000a0ac:	eb0010aa 	bl	4000e35c <__adddf3>
4000a0b0:	e1a06000 	mov	r6, r0
4000a0b4:	e1a07001 	mov	r7, r1
4000a0b8:	eb001323 	bl	4000ed4c <__aeabi_d2iz>
4000a0bc:	e1a01007 	mov	r1, r7
4000a0c0:	e58d0018 	str	r0, [sp, #24]
4000a0c4:	e3a02000 	mov	r2, #0
4000a0c8:	e1a00006 	mov	r0, r6
4000a0cc:	e3a03000 	mov	r3, #0
4000a0d0:	eb001305 	bl	4000ecec <__aeabi_dcmplt>
4000a0d4:	e3500000 	cmp	r0, #0
4000a0d8:	1a00019a 	bne	4000a748 <_dtoa_r+0x870>
4000a0dc:	e59dc018 	ldr	ip, [sp, #24]
4000a0e0:	e35c0016 	cmp	ip, #22
4000a0e4:	83a0c001 	movhi	ip, #1
4000a0e8:	858dc044 	strhi	ip, [sp, #68]	; 0x44
4000a0ec:	8a00000c 	bhi	4000a124 <_dtoa_r+0x24c>
4000a0f0:	e59f3370 	ldr	r3, [pc, #880]	; 4000a468 <_dtoa_r+0x590>
4000a0f4:	e083318c 	add	r3, r3, ip, lsl #3
4000a0f8:	e8930003 	ldm	r3, {r0, r1}
4000a0fc:	e1a0200a 	mov	r2, sl
4000a100:	e1a0300b 	mov	r3, fp
4000a104:	eb00130a 	bl	4000ed34 <__aeabi_dcmpgt>
4000a108:	e3500000 	cmp	r0, #0
4000a10c:	159dc018 	ldrne	ip, [sp, #24]
4000a110:	124cc001 	subne	ip, ip, #1
4000a114:	158dc018 	strne	ip, [sp, #24]
4000a118:	13a0c000 	movne	ip, #0
4000a11c:	158dc044 	strne	ip, [sp, #68]	; 0x44
4000a120:	058d0044 	streq	r0, [sp, #68]	; 0x44
4000a124:	e0655008 	rsb	r5, r5, r8
4000a128:	e2555001 	subs	r5, r5, #1
4000a12c:	4265c000 	rsbmi	ip, r5, #0
4000a130:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
4000a134:	53a0c000 	movpl	ip, #0
4000a138:	43a0c000 	movmi	ip, #0
4000a13c:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
4000a140:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000a144:	458dc024 	strmi	ip, [sp, #36]	; 0x24
4000a148:	e59dc018 	ldr	ip, [sp, #24]
4000a14c:	e35c0000 	cmp	ip, #0
4000a150:	ba000186 	blt	4000a770 <_dtoa_r+0x898>
4000a154:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
4000a158:	e58dc040 	str	ip, [sp, #64]	; 0x40
4000a15c:	e081100c 	add	r1, r1, ip
4000a160:	e3a0c000 	mov	ip, #0
4000a164:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000a168:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000a16c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a170:	e35c0009 	cmp	ip, #9
4000a174:	8a000021 	bhi	4000a200 <_dtoa_r+0x328>
4000a178:	e35c0005 	cmp	ip, #5
4000a17c:	c24cc004 	subgt	ip, ip, #4
4000a180:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
4000a184:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a188:	e24c3002 	sub	r3, ip, #2
4000a18c:	c3a05000 	movgt	r5, #0
4000a190:	d3a05001 	movle	r5, #1
4000a194:	e3530003 	cmp	r3, #3
4000a198:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
4000a19c:	ea000019 	b	4000a208 <_dtoa_r+0x330>
4000a1a0:	4000a818 	andmi	sl, r0, r8, lsl r8
4000a1a4:	4000ab70 	andmi	sl, r0, r0, ror fp
4000a1a8:	4000abac 	andmi	sl, r0, ip, lsr #23
4000a1ac:	4000b204 	andmi	fp, r0, r4, lsl #4
4000a1b0:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
4000a1b4:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
4000a1b8:	e59f2298 	ldr	r2, [pc, #664]	; 4000a458 <_dtoa_r+0x580>
4000a1bc:	e59f3288 	ldr	r3, [pc, #648]	; 4000a44c <_dtoa_r+0x574>
4000a1c0:	e3500000 	cmp	r0, #0
4000a1c4:	01a00002 	moveq	r0, r2
4000a1c8:	11a00003 	movne	r0, r3
4000a1cc:	eaffff79 	b	40009fb8 <_dtoa_r+0xe0>
4000a1d0:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000a1d4:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000a1d8:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
4000a1dc:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
4000a1e0:	e58d805c 	str	r8, [sp, #92]	; 0x5c
4000a1e4:	e1a0000a 	mov	r0, sl
4000a1e8:	e2455003 	sub	r5, r5, #3
4000a1ec:	e3831603 	orr	r1, r3, #3145728	; 0x300000
4000a1f0:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000a1f4:	eaffff98 	b	4000a05c <_dtoa_r+0x184>
4000a1f8:	e59f025c 	ldr	r0, [pc, #604]	; 4000a45c <_dtoa_r+0x584>
4000a1fc:	eaffff64 	b	40009f94 <_dtoa_r+0xbc>
4000a200:	e3a0c000 	mov	ip, #0
4000a204:	e58dc098 	str	ip, [sp, #152]	; 0x98
4000a208:	e3a05000 	mov	r5, #0
4000a20c:	e5845044 	str	r5, [r4, #68]	; 0x44
4000a210:	e1a01005 	mov	r1, r5
4000a214:	e1a00004 	mov	r0, r4
4000a218:	eb000565 	bl	4000b7b4 <_Balloc>
4000a21c:	e3e0c000 	mvn	ip, #0
4000a220:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000a224:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000a228:	e3a0c001 	mov	ip, #1
4000a22c:	e58d0020 	str	r0, [sp, #32]
4000a230:	e58d509c 	str	r5, [sp, #156]	; 0x9c
4000a234:	e5840040 	str	r0, [r4, #64]	; 0x40
4000a238:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000a23c:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
4000a240:	e3530000 	cmp	r3, #0
4000a244:	ba00009b 	blt	4000a4b8 <_dtoa_r+0x5e0>
4000a248:	e59dc018 	ldr	ip, [sp, #24]
4000a24c:	e35c000e 	cmp	ip, #14
4000a250:	ca000098 	bgt	4000a4b8 <_dtoa_r+0x5e0>
4000a254:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000a258:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a25c:	e1a02fa1 	lsr	r2, r1, #31
4000a260:	e35c0000 	cmp	ip, #0
4000a264:	c3a02000 	movgt	r2, #0
4000a268:	d2022001 	andle	r2, r2, #1
4000a26c:	e59f31f4 	ldr	r3, [pc, #500]	; 4000a468 <_dtoa_r+0x590>
4000a270:	e59dc018 	ldr	ip, [sp, #24]
4000a274:	e083318c 	add	r3, r3, ip, lsl #3
4000a278:	e3520000 	cmp	r2, #0
4000a27c:	e8930006 	ldm	r3, {r1, r2}
4000a280:	e58d1010 	str	r1, [sp, #16]
4000a284:	e58d2014 	str	r2, [sp, #20]
4000a288:	1a000341 	bne	4000af94 <_dtoa_r+0x10bc>
4000a28c:	e28d3010 	add	r3, sp, #16
4000a290:	e893000c 	ldm	r3, {r2, r3}
4000a294:	e1a0000a 	mov	r0, sl
4000a298:	e1a0100b 	mov	r1, fp
4000a29c:	eb0011d6 	bl	4000e9fc <__aeabi_ddiv>
4000a2a0:	eb0012a9 	bl	4000ed4c <__aeabi_d2iz>
4000a2a4:	e1a08000 	mov	r8, r0
4000a2a8:	eb0010f8 	bl	4000e690 <__aeabi_i2d>
4000a2ac:	e28d3010 	add	r3, sp, #16
4000a2b0:	e893000c 	ldm	r3, {r2, r3}
4000a2b4:	eb00112c 	bl	4000e76c <__aeabi_dmul>
4000a2b8:	e1a03001 	mov	r3, r1
4000a2bc:	e1a02000 	mov	r2, r0
4000a2c0:	e1a0100b 	mov	r1, fp
4000a2c4:	e1a0000a 	mov	r0, sl
4000a2c8:	eb001022 	bl	4000e358 <__aeabi_dsub>
4000a2cc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a2d0:	e35c0001 	cmp	ip, #1
4000a2d4:	e59dc020 	ldr	ip, [sp, #32]
4000a2d8:	e28cc001 	add	ip, ip, #1
4000a2dc:	e58dc058 	str	ip, [sp, #88]	; 0x58
4000a2e0:	e59dc020 	ldr	ip, [sp, #32]
4000a2e4:	e2883030 	add	r3, r8, #48	; 0x30
4000a2e8:	e1a06000 	mov	r6, r0
4000a2ec:	e1a07001 	mov	r7, r1
4000a2f0:	e5cc3000 	strb	r3, [ip]
4000a2f4:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
4000a2f8:	0a000035 	beq	4000a3d4 <_dtoa_r+0x4fc>
4000a2fc:	e3a02000 	mov	r2, #0
4000a300:	e59f3168 	ldr	r3, [pc, #360]	; 4000a470 <_dtoa_r+0x598>
4000a304:	eb001118 	bl	4000e76c <__aeabi_dmul>
4000a308:	e3a02000 	mov	r2, #0
4000a30c:	e3a03000 	mov	r3, #0
4000a310:	e1a06000 	mov	r6, r0
4000a314:	e1a07001 	mov	r7, r1
4000a318:	eb00126d 	bl	4000ecd4 <__aeabi_dcmpeq>
4000a31c:	e3500000 	cmp	r0, #0
4000a320:	1a00049a 	bne	4000b590 <_dtoa_r+0x16b8>
4000a324:	e59dc020 	ldr	ip, [sp, #32]
4000a328:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
4000a32c:	e58d401c 	str	r4, [sp, #28]
4000a330:	e08c9001 	add	r9, ip, r1
4000a334:	e28ca002 	add	sl, ip, #2
4000a338:	e28d5010 	add	r5, sp, #16
4000a33c:	e8950030 	ldm	r5, {r4, r5}
4000a340:	ea000008 	b	4000a368 <_dtoa_r+0x490>
4000a344:	eb001108 	bl	4000e76c <__aeabi_dmul>
4000a348:	e3a02000 	mov	r2, #0
4000a34c:	e3a03000 	mov	r3, #0
4000a350:	e1a06000 	mov	r6, r0
4000a354:	e1a07001 	mov	r7, r1
4000a358:	eb00125d 	bl	4000ecd4 <__aeabi_dcmpeq>
4000a35c:	e3500000 	cmp	r0, #0
4000a360:	e28aa001 	add	sl, sl, #1
4000a364:	1a000410 	bne	4000b3ac <_dtoa_r+0x14d4>
4000a368:	e1a02004 	mov	r2, r4
4000a36c:	e1a03005 	mov	r3, r5
4000a370:	e1a00006 	mov	r0, r6
4000a374:	e1a01007 	mov	r1, r7
4000a378:	eb00119f 	bl	4000e9fc <__aeabi_ddiv>
4000a37c:	eb001272 	bl	4000ed4c <__aeabi_d2iz>
4000a380:	e1a08000 	mov	r8, r0
4000a384:	eb0010c1 	bl	4000e690 <__aeabi_i2d>
4000a388:	e1a02004 	mov	r2, r4
4000a38c:	e1a03005 	mov	r3, r5
4000a390:	eb0010f5 	bl	4000e76c <__aeabi_dmul>
4000a394:	e1a02000 	mov	r2, r0
4000a398:	e1a03001 	mov	r3, r1
4000a39c:	e1a00006 	mov	r0, r6
4000a3a0:	e1a01007 	mov	r1, r7
4000a3a4:	eb000feb 	bl	4000e358 <__aeabi_dsub>
4000a3a8:	e288c030 	add	ip, r8, #48	; 0x30
4000a3ac:	e15a0009 	cmp	sl, r9
4000a3b0:	e1a06000 	mov	r6, r0
4000a3b4:	e1a07001 	mov	r7, r1
4000a3b8:	e3a02000 	mov	r2, #0
4000a3bc:	e59f30ac 	ldr	r3, [pc, #172]	; 4000a470 <_dtoa_r+0x598>
4000a3c0:	e54ac001 	strb	ip, [sl, #-1]
4000a3c4:	e1a0b00a 	mov	fp, sl
4000a3c8:	1affffdd 	bne	4000a344 <_dtoa_r+0x46c>
4000a3cc:	e59d401c 	ldr	r4, [sp, #28]
4000a3d0:	e1a0500a 	mov	r5, sl
4000a3d4:	e1a02006 	mov	r2, r6
4000a3d8:	e1a03007 	mov	r3, r7
4000a3dc:	e1a00006 	mov	r0, r6
4000a3e0:	e1a01007 	mov	r1, r7
4000a3e4:	eb000fdc 	bl	4000e35c <__adddf3>
4000a3e8:	e1a06000 	mov	r6, r0
4000a3ec:	e1a07001 	mov	r7, r1
4000a3f0:	e1a02006 	mov	r2, r6
4000a3f4:	e28d1010 	add	r1, sp, #16
4000a3f8:	e8910003 	ldm	r1, {r0, r1}
4000a3fc:	e1a03007 	mov	r3, r7
4000a400:	eb001239 	bl	4000ecec <__aeabi_dcmplt>
4000a404:	e3500000 	cmp	r0, #0
4000a408:	0a000429 	beq	4000b4b4 <_dtoa_r+0x15dc>
4000a40c:	e59dc018 	ldr	ip, [sp, #24]
4000a410:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000a414:	e59d9020 	ldr	r9, [sp, #32]
4000a418:	e5558001 	ldrb	r8, [r5, #-1]
4000a41c:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
4000a420:	ea000019 	b	4000a48c <_dtoa_r+0x5b4>
4000a424:	e1a00000 	nop			; (mov r0, r0)
4000a428:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
4000a42c:	3fd287a7 	svccc	0x00d287a7
4000a430:	8b60c8b3 	blhi	4183c704 <__ZI_LIMIT__+0x1822e68>
4000a434:	3fc68a28 	svccc	0x00c68a28
4000a438:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
4000a43c:	3fd34413 	svccc	0x00d34413
4000a440:	7ff00000 	svcvc	0x00f00000	; IMB
4000a444:	40017f99 	mulmi	r1, r9, pc	; <UNPREDICTABLE>
4000a448:	0000270f 	andeq	r2, r0, pc, lsl #14
4000a44c:	40017fa8 	andmi	r7, r1, r8, lsr #31
4000a450:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
4000a454:	3ff80000 	svccc	0x00f80000
4000a458:	40017f9c 	mulmi	r1, ip, pc	; <UNPREDICTABLE>
4000a45c:	40017f98 	mulmi	r1, r8, pc	; <UNPREDICTABLE>
4000a460:	3ff00000 	svccc	0x00f00000	; IMB
4000a464:	40017cd0 	ldrdmi	r7, [r1], -r0
4000a468:	40017be0 	andmi	r7, r1, r0, ror #23
4000a46c:	40140000 	andsmi	r0, r4, r0
4000a470:	40240000 	eormi	r0, r4, r0
4000a474:	401c0000 	andsmi	r0, ip, r0
4000a478:	3fe00000 	svccc	0x00e00000
4000a47c:	e1550001 	cmp	r5, r1
4000a480:	0a000392 	beq	4000b2d0 <_dtoa_r+0x13f8>
4000a484:	e5558002 	ldrb	r8, [r5, #-2]
4000a488:	e1a05003 	mov	r5, r3
4000a48c:	e3580039 	cmp	r8, #57	; 0x39
4000a490:	e1a02005 	mov	r2, r5
4000a494:	e2453001 	sub	r3, r5, #1
4000a498:	0afffff7 	beq	4000a47c <_dtoa_r+0x5a4>
4000a49c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000a4a0:	e2882001 	add	r2, r8, #1
4000a4a4:	e58d5020 	str	r5, [sp, #32]
4000a4a8:	e58dc018 	str	ip, [sp, #24]
4000a4ac:	e20220ff 	and	r2, r2, #255	; 0xff
4000a4b0:	e5c32000 	strb	r2, [r3]
4000a4b4:	ea00008e 	b	4000a6f4 <_dtoa_r+0x81c>
4000a4b8:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000a4bc:	e35c0000 	cmp	ip, #0
4000a4c0:	1a0000b3 	bne	4000a794 <_dtoa_r+0x8bc>
4000a4c4:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
4000a4c8:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000a4cc:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
4000a4d0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a4d4:	e35c0000 	cmp	ip, #0
4000a4d8:	c3550000 	cmpgt	r5, #0
4000a4dc:	da000009 	ble	4000a508 <_dtoa_r+0x630>
4000a4e0:	e1a0300c 	mov	r3, ip
4000a4e4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a4e8:	e1530005 	cmp	r3, r5
4000a4ec:	a1a03005 	movge	r3, r5
4000a4f0:	e063c00c 	rsb	ip, r3, ip
4000a4f4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a4f8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a4fc:	e063c00c 	rsb	ip, r3, ip
4000a500:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a504:	e0635005 	rsb	r5, r3, r5
4000a508:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000a50c:	e35c0000 	cmp	ip, #0
4000a510:	da000015 	ble	4000a56c <_dtoa_r+0x694>
4000a514:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000a518:	e35c0000 	cmp	ip, #0
4000a51c:	0a000347 	beq	4000b240 <_dtoa_r+0x1368>
4000a520:	e3560000 	cmp	r6, #0
4000a524:	da00000d 	ble	4000a560 <_dtoa_r+0x688>
4000a528:	e1a01008 	mov	r1, r8
4000a52c:	e1a02006 	mov	r2, r6
4000a530:	e1a00004 	mov	r0, r4
4000a534:	eb0005f8 	bl	4000bd1c <__pow5mult>
4000a538:	e1a08000 	mov	r8, r0
4000a53c:	e1a01008 	mov	r1, r8
4000a540:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
4000a544:	e1a00004 	mov	r0, r4
4000a548:	eb000579 	bl	4000bb34 <__multiply>
4000a54c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a550:	e1a07000 	mov	r7, r0
4000a554:	e1a00004 	mov	r0, r4
4000a558:	eb0004b8 	bl	4000b840 <_Bfree>
4000a55c:	e58d7030 	str	r7, [sp, #48]	; 0x30
4000a560:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000a564:	e05c2006 	subs	r2, ip, r6
4000a568:	1a000378 	bne	4000b350 <_dtoa_r+0x1478>
4000a56c:	e1a00004 	mov	r0, r4
4000a570:	e3a01001 	mov	r1, #1
4000a574:	eb000565 	bl	4000bb10 <__i2b>
4000a578:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
4000a57c:	e35c0000 	cmp	ip, #0
4000a580:	e1a06000 	mov	r6, r0
4000a584:	da000004 	ble	4000a59c <_dtoa_r+0x6c4>
4000a588:	e1a01000 	mov	r1, r0
4000a58c:	e1a0200c 	mov	r2, ip
4000a590:	e1a00004 	mov	r0, r4
4000a594:	eb0005e0 	bl	4000bd1c <__pow5mult>
4000a598:	e1a06000 	mov	r6, r0
4000a59c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a5a0:	e35c0001 	cmp	ip, #1
4000a5a4:	da00028a 	ble	4000afd4 <_dtoa_r+0x10fc>
4000a5a8:	e3a07000 	mov	r7, #0
4000a5ac:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
4000a5b0:	e35c0000 	cmp	ip, #0
4000a5b4:	03a00001 	moveq	r0, #1
4000a5b8:	1a000251 	bne	4000af04 <_dtoa_r+0x102c>
4000a5bc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a5c0:	e080300c 	add	r3, r0, ip
4000a5c4:	e213301f 	ands	r3, r3, #31
4000a5c8:	0a0001a0 	beq	4000ac50 <_dtoa_r+0xd78>
4000a5cc:	e2632020 	rsb	r2, r3, #32
4000a5d0:	e3520004 	cmp	r2, #4
4000a5d4:	da0003f9 	ble	4000b5c0 <_dtoa_r+0x16e8>
4000a5d8:	e263301c 	rsb	r3, r3, #28
4000a5dc:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a5e0:	e08cc003 	add	ip, ip, r3
4000a5e4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a5e8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a5ec:	e08cc003 	add	ip, ip, r3
4000a5f0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a5f4:	e0855003 	add	r5, r5, r3
4000a5f8:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a5fc:	e35c0000 	cmp	ip, #0
4000a600:	da000004 	ble	4000a618 <_dtoa_r+0x740>
4000a604:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a608:	e1a0200c 	mov	r2, ip
4000a60c:	e1a00004 	mov	r0, r4
4000a610:	eb000602 	bl	4000be20 <__lshift>
4000a614:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000a618:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a61c:	e35c0000 	cmp	ip, #0
4000a620:	da000004 	ble	4000a638 <_dtoa_r+0x760>
4000a624:	e1a01006 	mov	r1, r6
4000a628:	e1a0200c 	mov	r2, ip
4000a62c:	e1a00004 	mov	r0, r4
4000a630:	eb0005fa 	bl	4000be20 <__lshift>
4000a634:	e1a06000 	mov	r6, r0
4000a638:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
4000a63c:	e35c0000 	cmp	ip, #0
4000a640:	1a000235 	bne	4000af1c <_dtoa_r+0x1044>
4000a644:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a648:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
4000a64c:	e35c0002 	cmp	ip, #2
4000a650:	d3a03000 	movle	r3, #0
4000a654:	c3a03001 	movgt	r3, #1
4000a658:	e3510000 	cmp	r1, #0
4000a65c:	c3a03000 	movgt	r3, #0
4000a660:	e3530000 	cmp	r3, #0
4000a664:	0a00017b 	beq	4000ac58 <_dtoa_r+0xd80>
4000a668:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a66c:	e35c0000 	cmp	ip, #0
4000a670:	1a000170 	bne	4000ac38 <_dtoa_r+0xd60>
4000a674:	e1a01006 	mov	r1, r6
4000a678:	e1a0300c 	mov	r3, ip
4000a67c:	e3a02005 	mov	r2, #5
4000a680:	e1a00004 	mov	r0, r4
4000a684:	eb000474 	bl	4000b85c <__multadd>
4000a688:	e1a06000 	mov	r6, r0
4000a68c:	e1a01006 	mov	r1, r6
4000a690:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000a694:	eb000624 	bl	4000bf2c <__mcmp>
4000a698:	e3500000 	cmp	r0, #0
4000a69c:	da000165 	ble	4000ac38 <_dtoa_r+0xd60>
4000a6a0:	e59dc018 	ldr	ip, [sp, #24]
4000a6a4:	e28cc001 	add	ip, ip, #1
4000a6a8:	e58dc018 	str	ip, [sp, #24]
4000a6ac:	e59dc020 	ldr	ip, [sp, #32]
4000a6b0:	e3a03031 	mov	r3, #49	; 0x31
4000a6b4:	e5cc3000 	strb	r3, [ip]
4000a6b8:	e1a0900c 	mov	r9, ip
4000a6bc:	e28cc001 	add	ip, ip, #1
4000a6c0:	e58dc020 	str	ip, [sp, #32]
4000a6c4:	e3a05000 	mov	r5, #0
4000a6c8:	e1a01006 	mov	r1, r6
4000a6cc:	e1a00004 	mov	r0, r4
4000a6d0:	eb00045a 	bl	4000b840 <_Bfree>
4000a6d4:	e3580000 	cmp	r8, #0
4000a6d8:	0a000005 	beq	4000a6f4 <_dtoa_r+0x81c>
4000a6dc:	e1550008 	cmp	r5, r8
4000a6e0:	13550000 	cmpne	r5, #0
4000a6e4:	1a000198 	bne	4000ad4c <_dtoa_r+0xe74>
4000a6e8:	e1a01008 	mov	r1, r8
4000a6ec:	e1a00004 	mov	r0, r4
4000a6f0:	eb000452 	bl	4000b840 <_Bfree>
4000a6f4:	e1a00004 	mov	r0, r4
4000a6f8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a6fc:	eb00044f 	bl	4000b840 <_Bfree>
4000a700:	e59dc018 	ldr	ip, [sp, #24]
4000a704:	e28c3001 	add	r3, ip, #1
4000a708:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
4000a70c:	e35c0000 	cmp	ip, #0
4000a710:	e59dc020 	ldr	ip, [sp, #32]
4000a714:	e3a02000 	mov	r2, #0
4000a718:	e5cc2000 	strb	r2, [ip]
4000a71c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
4000a720:	01a00009 	moveq	r0, r9
4000a724:	e58c3000 	str	r3, [ip]
4000a728:	0afffe19 	beq	40009f94 <_dtoa_r+0xbc>
4000a72c:	e59dc020 	ldr	ip, [sp, #32]
4000a730:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
4000a734:	e1a00009 	mov	r0, r9
4000a738:	e581c000 	str	ip, [r1]
4000a73c:	e28dd074 	add	sp, sp, #116	; 0x74
4000a740:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a744:	e12fff1e 	bx	lr
4000a748:	e59d0018 	ldr	r0, [sp, #24]
4000a74c:	eb000fcf 	bl	4000e690 <__aeabi_i2d>
4000a750:	e1a02006 	mov	r2, r6
4000a754:	e1a03007 	mov	r3, r7
4000a758:	eb00115d 	bl	4000ecd4 <__aeabi_dcmpeq>
4000a75c:	e3500000 	cmp	r0, #0
4000a760:	059dc018 	ldreq	ip, [sp, #24]
4000a764:	024cc001 	subeq	ip, ip, #1
4000a768:	058dc018 	streq	ip, [sp, #24]
4000a76c:	eafffe5a 	b	4000a0dc <_dtoa_r+0x204>
4000a770:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a774:	e59d1018 	ldr	r1, [sp, #24]
4000a778:	e061c00c 	rsb	ip, r1, ip
4000a77c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a780:	e261c000 	rsb	ip, r1, #0
4000a784:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000a788:	e3a0c000 	mov	ip, #0
4000a78c:	e58dc040 	str	ip, [sp, #64]	; 0x40
4000a790:	eafffe75 	b	4000a16c <_dtoa_r+0x294>
4000a794:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a798:	e35c0001 	cmp	ip, #1
4000a79c:	da0002f8 	ble	4000b384 <_dtoa_r+0x14ac>
4000a7a0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a7a4:	e24c6001 	sub	r6, ip, #1
4000a7a8:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000a7ac:	e15c0006 	cmp	ip, r6
4000a7b0:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
4000a7b4:	b06c3006 	rsblt	r3, ip, r6
4000a7b8:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
4000a7bc:	b08cc003 	addlt	ip, ip, r3
4000a7c0:	a066600c 	rsbge	r6, r6, ip
4000a7c4:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
4000a7c8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a7cc:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
4000a7d0:	b3a06000 	movlt	r6, #0
4000a7d4:	e35c0000 	cmp	ip, #0
4000a7d8:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
4000a7dc:	a28d3028 	addge	r3, sp, #40	; 0x28
4000a7e0:	a8930028 	ldmge	r3, {r3, r5}
4000a7e4:	b06c5001 	rsblt	r5, ip, r1
4000a7e8:	b3a03000 	movlt	r3, #0
4000a7ec:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a7f0:	e08cc003 	add	ip, ip, r3
4000a7f4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a7f8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a7fc:	e1a00004 	mov	r0, r4
4000a800:	e08cc003 	add	ip, ip, r3
4000a804:	e3a01001 	mov	r1, #1
4000a808:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a80c:	eb0004bf 	bl	4000bb10 <__i2b>
4000a810:	e1a08000 	mov	r8, r0
4000a814:	eaffff2d 	b	4000a4d0 <_dtoa_r+0x5f8>
4000a818:	e3a0c000 	mov	ip, #0
4000a81c:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000a820:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000a824:	e3510000 	cmp	r1, #0
4000a828:	da000278 	ble	4000b210 <_dtoa_r+0x1338>
4000a82c:	e58d103c 	str	r1, [sp, #60]	; 0x3c
4000a830:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000a834:	e351000e 	cmp	r1, #14
4000a838:	83a05000 	movhi	r5, #0
4000a83c:	92055001 	andls	r5, r5, #1
4000a840:	e1a0c001 	mov	ip, r1
4000a844:	e3a01000 	mov	r1, #0
4000a848:	e35c0017 	cmp	ip, #23
4000a84c:	e5841044 	str	r1, [r4, #68]	; 0x44
4000a850:	9a000008 	bls	4000a878 <_dtoa_r+0x9a0>
4000a854:	e3a02001 	mov	r2, #1
4000a858:	e3a03004 	mov	r3, #4
4000a85c:	e1a03083 	lsl	r3, r3, #1
4000a860:	e2830014 	add	r0, r3, #20
4000a864:	e150000c 	cmp	r0, ip
4000a868:	e1a01002 	mov	r1, r2
4000a86c:	e2822001 	add	r2, r2, #1
4000a870:	9afffff9 	bls	4000a85c <_dtoa_r+0x984>
4000a874:	e5841044 	str	r1, [r4, #68]	; 0x44
4000a878:	e1a00004 	mov	r0, r4
4000a87c:	eb0003cc 	bl	4000b7b4 <_Balloc>
4000a880:	e3550000 	cmp	r5, #0
4000a884:	e58d0020 	str	r0, [sp, #32]
4000a888:	e5840040 	str	r0, [r4, #64]	; 0x40
4000a88c:	0afffe6a 	beq	4000a23c <_dtoa_r+0x364>
4000a890:	e59dc018 	ldr	ip, [sp, #24]
4000a894:	e35c0000 	cmp	ip, #0
4000a898:	e58da050 	str	sl, [sp, #80]	; 0x50
4000a89c:	e58db054 	str	fp, [sp, #84]	; 0x54
4000a8a0:	da000131 	ble	4000ad6c <_dtoa_r+0xe94>
4000a8a4:	e51f2444 	ldr	r2, [pc, #-1092]	; 4000a468 <_dtoa_r+0x590>
4000a8a8:	e20c300f 	and	r3, ip, #15
4000a8ac:	e1a0524c 	asr	r5, ip, #4
4000a8b0:	e0823183 	add	r3, r2, r3, lsl #3
4000a8b4:	e3150010 	tst	r5, #16
4000a8b8:	e89300c0 	ldm	r3, {r6, r7}
4000a8bc:	0a00011e 	beq	4000ad3c <_dtoa_r+0xe64>
4000a8c0:	e51f3464 	ldr	r3, [pc, #-1124]	; 4000a464 <_dtoa_r+0x58c>
4000a8c4:	e1a0000a 	mov	r0, sl
4000a8c8:	e1a0100b 	mov	r1, fp
4000a8cc:	e2833020 	add	r3, r3, #32
4000a8d0:	e893000c 	ldm	r3, {r2, r3}
4000a8d4:	eb001048 	bl	4000e9fc <__aeabi_ddiv>
4000a8d8:	e205500f 	and	r5, r5, #15
4000a8dc:	e1a0a000 	mov	sl, r0
4000a8e0:	e1a0b001 	mov	fp, r1
4000a8e4:	e3a08003 	mov	r8, #3
4000a8e8:	e3550000 	cmp	r5, #0
4000a8ec:	0a00000b 	beq	4000a920 <_dtoa_r+0xa48>
4000a8f0:	e51f9494 	ldr	r9, [pc, #-1172]	; 4000a464 <_dtoa_r+0x58c>
4000a8f4:	e1a00006 	mov	r0, r6
4000a8f8:	e1a01007 	mov	r1, r7
4000a8fc:	e3150001 	tst	r5, #1
4000a900:	1899000c 	ldmne	r9, {r2, r3}
4000a904:	12888001 	addne	r8, r8, #1
4000a908:	1b000f97 	blne	4000e76c <__aeabi_dmul>
4000a90c:	e1b050c5 	asrs	r5, r5, #1
4000a910:	e2899008 	add	r9, r9, #8
4000a914:	1afffff8 	bne	4000a8fc <_dtoa_r+0xa24>
4000a918:	e1a06000 	mov	r6, r0
4000a91c:	e1a07001 	mov	r7, r1
4000a920:	e1a02006 	mov	r2, r6
4000a924:	e1a03007 	mov	r3, r7
4000a928:	e1a0000a 	mov	r0, sl
4000a92c:	e1a0100b 	mov	r1, fp
4000a930:	eb001031 	bl	4000e9fc <__aeabi_ddiv>
4000a934:	e1a06000 	mov	r6, r0
4000a938:	e1a07001 	mov	r7, r1
4000a93c:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
4000a940:	e35c0000 	cmp	ip, #0
4000a944:	0a000006 	beq	4000a964 <_dtoa_r+0xa8c>
4000a948:	e1a00006 	mov	r0, r6
4000a94c:	e1a01007 	mov	r1, r7
4000a950:	e3a02000 	mov	r2, #0
4000a954:	e51f34fc 	ldr	r3, [pc, #-1276]	; 4000a460 <_dtoa_r+0x588>
4000a958:	eb0010e3 	bl	4000ecec <__aeabi_dcmplt>
4000a95c:	e3500000 	cmp	r0, #0
4000a960:	1a00023c 	bne	4000b258 <_dtoa_r+0x1380>
4000a964:	e1a00008 	mov	r0, r8
4000a968:	eb000f48 	bl	4000e690 <__aeabi_i2d>
4000a96c:	e1a02006 	mov	r2, r6
4000a970:	e1a03007 	mov	r3, r7
4000a974:	eb000f7c 	bl	4000e76c <__aeabi_dmul>
4000a978:	e3a02000 	mov	r2, #0
4000a97c:	e51f3510 	ldr	r3, [pc, #-1296]	; 4000a474 <_dtoa_r+0x59c>
4000a980:	eb000e75 	bl	4000e35c <__adddf3>
4000a984:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a988:	e35c0000 	cmp	ip, #0
4000a98c:	e1a08000 	mov	r8, r0
4000a990:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000a994:	0a000093 	beq	4000abe8 <_dtoa_r+0xd10>
4000a998:	e59dc018 	ldr	ip, [sp, #24]
4000a99c:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000a9a0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a9a4:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
4000a9a8:	e3510000 	cmp	r1, #0
4000a9ac:	0a00010c 	beq	4000ade4 <_dtoa_r+0xf0c>
4000a9b0:	e51f3550 	ldr	r3, [pc, #-1360]	; 4000a468 <_dtoa_r+0x590>
4000a9b4:	e083318c 	add	r3, r3, ip, lsl #3
4000a9b8:	e913000c 	ldmdb	r3, {r2, r3}
4000a9bc:	e3a00000 	mov	r0, #0
4000a9c0:	e51f1550 	ldr	r1, [pc, #-1360]	; 4000a478 <_dtoa_r+0x5a0>
4000a9c4:	e58dc00c 	str	ip, [sp, #12]
4000a9c8:	eb00100b 	bl	4000e9fc <__aeabi_ddiv>
4000a9cc:	e1a02008 	mov	r2, r8
4000a9d0:	e1a03009 	mov	r3, r9
4000a9d4:	eb000e5f 	bl	4000e358 <__aeabi_dsub>
4000a9d8:	e1a0a000 	mov	sl, r0
4000a9dc:	e1a0b001 	mov	fp, r1
4000a9e0:	e1a00006 	mov	r0, r6
4000a9e4:	e1a01007 	mov	r1, r7
4000a9e8:	eb0010d7 	bl	4000ed4c <__aeabi_d2iz>
4000a9ec:	e1a05000 	mov	r5, r0
4000a9f0:	eb000f26 	bl	4000e690 <__aeabi_i2d>
4000a9f4:	e1a02000 	mov	r2, r0
4000a9f8:	e1a03001 	mov	r3, r1
4000a9fc:	e1a00006 	mov	r0, r6
4000aa00:	e1a01007 	mov	r1, r7
4000aa04:	eb000e53 	bl	4000e358 <__aeabi_dsub>
4000aa08:	e2855030 	add	r5, r5, #48	; 0x30
4000aa0c:	e59d2020 	ldr	r2, [sp, #32]
4000aa10:	e1a06000 	mov	r6, r0
4000aa14:	e1a07001 	mov	r7, r1
4000aa18:	e20580ff 	and	r8, r5, #255	; 0xff
4000aa1c:	e5c28000 	strb	r8, [r2]
4000aa20:	e1a03007 	mov	r3, r7
4000aa24:	e1a0000a 	mov	r0, sl
4000aa28:	e1a0100b 	mov	r1, fp
4000aa2c:	e1a02006 	mov	r2, r6
4000aa30:	eb0010bf 	bl	4000ed34 <__aeabi_dcmpgt>
4000aa34:	e59d3020 	ldr	r3, [sp, #32]
4000aa38:	e3500000 	cmp	r0, #0
4000aa3c:	e2833001 	add	r3, r3, #1
4000aa40:	e58d3058 	str	r3, [sp, #88]	; 0x58
4000aa44:	e1a05003 	mov	r5, r3
4000aa48:	1a0002d6 	bne	4000b5a8 <_dtoa_r+0x16d0>
4000aa4c:	e1a02006 	mov	r2, r6
4000aa50:	e1a03007 	mov	r3, r7
4000aa54:	e3a00000 	mov	r0, #0
4000aa58:	e51f1600 	ldr	r1, [pc, #-1536]	; 4000a460 <_dtoa_r+0x588>
4000aa5c:	eb000e3d 	bl	4000e358 <__aeabi_dsub>
4000aa60:	e1a02000 	mov	r2, r0
4000aa64:	e1a03001 	mov	r3, r1
4000aa68:	e1a0000a 	mov	r0, sl
4000aa6c:	e1a0100b 	mov	r1, fp
4000aa70:	eb0010af 	bl	4000ed34 <__aeabi_dcmpgt>
4000aa74:	e3500000 	cmp	r0, #0
4000aa78:	e59dc00c 	ldr	ip, [sp, #12]
4000aa7c:	1a000251 	bne	4000b3c8 <_dtoa_r+0x14f0>
4000aa80:	e35c0001 	cmp	ip, #1
4000aa84:	da0000b5 	ble	4000ad60 <_dtoa_r+0xe88>
4000aa88:	e59d1020 	ldr	r1, [sp, #32]
4000aa8c:	e081900c 	add	r9, r1, ip
4000aa90:	e58d9048 	str	r9, [sp, #72]	; 0x48
4000aa94:	e58d4064 	str	r4, [sp, #100]	; 0x64
4000aa98:	e1a09005 	mov	r9, r5
4000aa9c:	ea000008 	b	4000aac4 <_dtoa_r+0xbec>
4000aaa0:	eb000e2c 	bl	4000e358 <__aeabi_dsub>
4000aaa4:	e1a0200a 	mov	r2, sl
4000aaa8:	e1a0300b 	mov	r3, fp
4000aaac:	eb00108e 	bl	4000ecec <__aeabi_dcmplt>
4000aab0:	e3500000 	cmp	r0, #0
4000aab4:	1a000241 	bne	4000b3c0 <_dtoa_r+0x14e8>
4000aab8:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000aabc:	e159000c 	cmp	r9, ip
4000aac0:	0a0000a5 	beq	4000ad5c <_dtoa_r+0xe84>
4000aac4:	e1a0000a 	mov	r0, sl
4000aac8:	e1a0100b 	mov	r1, fp
4000aacc:	e3a02000 	mov	r2, #0
4000aad0:	e51f3668 	ldr	r3, [pc, #-1640]	; 4000a470 <_dtoa_r+0x598>
4000aad4:	eb000f24 	bl	4000e76c <__aeabi_dmul>
4000aad8:	e3a02000 	mov	r2, #0
4000aadc:	e51f3674 	ldr	r3, [pc, #-1652]	; 4000a470 <_dtoa_r+0x598>
4000aae0:	e1a0a000 	mov	sl, r0
4000aae4:	e1a0b001 	mov	fp, r1
4000aae8:	e1a00006 	mov	r0, r6
4000aaec:	e1a01007 	mov	r1, r7
4000aaf0:	eb000f1d 	bl	4000e76c <__aeabi_dmul>
4000aaf4:	e1a05001 	mov	r5, r1
4000aaf8:	e1a04000 	mov	r4, r0
4000aafc:	eb001092 	bl	4000ed4c <__aeabi_d2iz>
4000ab00:	e1a08000 	mov	r8, r0
4000ab04:	eb000ee1 	bl	4000e690 <__aeabi_i2d>
4000ab08:	e1a02000 	mov	r2, r0
4000ab0c:	e1a03001 	mov	r3, r1
4000ab10:	e1a00004 	mov	r0, r4
4000ab14:	e1a01005 	mov	r1, r5
4000ab18:	eb000e0e 	bl	4000e358 <__aeabi_dsub>
4000ab1c:	e2888030 	add	r8, r8, #48	; 0x30
4000ab20:	e20880ff 	and	r8, r8, #255	; 0xff
4000ab24:	e1a0200a 	mov	r2, sl
4000ab28:	e1a0300b 	mov	r3, fp
4000ab2c:	e4c98001 	strb	r8, [r9], #1
4000ab30:	e1a07001 	mov	r7, r1
4000ab34:	e1a06000 	mov	r6, r0
4000ab38:	eb00106b 	bl	4000ecec <__aeabi_dcmplt>
4000ab3c:	e3500000 	cmp	r0, #0
4000ab40:	e1a02006 	mov	r2, r6
4000ab44:	e1a03007 	mov	r3, r7
4000ab48:	e3a00000 	mov	r0, #0
4000ab4c:	e51f16f4 	ldr	r1, [pc, #-1780]	; 4000a460 <_dtoa_r+0x588>
4000ab50:	0affffd2 	beq	4000aaa0 <_dtoa_r+0xbc8>
4000ab54:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000ab58:	e1a05009 	mov	r5, r9
4000ab5c:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000ab60:	e59d9020 	ldr	r9, [sp, #32]
4000ab64:	e58dc018 	str	ip, [sp, #24]
4000ab68:	e58d5020 	str	r5, [sp, #32]
4000ab6c:	eafffee0 	b	4000a6f4 <_dtoa_r+0x81c>
4000ab70:	e3a0c000 	mov	ip, #0
4000ab74:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000ab78:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000ab7c:	e59dc018 	ldr	ip, [sp, #24]
4000ab80:	e081c00c 	add	ip, r1, ip
4000ab84:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000ab88:	e28cc001 	add	ip, ip, #1
4000ab8c:	e35c0000 	cmp	ip, #0
4000ab90:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000ab94:	da0001a5 	ble	4000b230 <_dtoa_r+0x1358>
4000ab98:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000ab9c:	e35c000e 	cmp	ip, #14
4000aba0:	83a05000 	movhi	r5, #0
4000aba4:	92055001 	andls	r5, r5, #1
4000aba8:	eaffff25 	b	4000a844 <_dtoa_r+0x96c>
4000abac:	e3a0c001 	mov	ip, #1
4000abb0:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000abb4:	eaffff19 	b	4000a820 <_dtoa_r+0x948>
4000abb8:	e1a00008 	mov	r0, r8
4000abbc:	eb000eb3 	bl	4000e690 <__aeabi_i2d>
4000abc0:	e1a02000 	mov	r2, r0
4000abc4:	e1a03001 	mov	r3, r1
4000abc8:	e1a00006 	mov	r0, r6
4000abcc:	e1a01007 	mov	r1, r7
4000abd0:	eb000ee5 	bl	4000e76c <__aeabi_dmul>
4000abd4:	e3a02000 	mov	r2, #0
4000abd8:	e51f376c 	ldr	r3, [pc, #-1900]	; 4000a474 <_dtoa_r+0x59c>
4000abdc:	eb000dde 	bl	4000e35c <__adddf3>
4000abe0:	e1a08000 	mov	r8, r0
4000abe4:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000abe8:	e1a00006 	mov	r0, r6
4000abec:	e3a02000 	mov	r2, #0
4000abf0:	e51f378c 	ldr	r3, [pc, #-1932]	; 4000a46c <_dtoa_r+0x594>
4000abf4:	e1a01007 	mov	r1, r7
4000abf8:	eb000dd6 	bl	4000e358 <__aeabi_dsub>
4000abfc:	e1a02008 	mov	r2, r8
4000ac00:	e1a03009 	mov	r3, r9
4000ac04:	e1a0a000 	mov	sl, r0
4000ac08:	e1a0b001 	mov	fp, r1
4000ac0c:	eb001048 	bl	4000ed34 <__aeabi_dcmpgt>
4000ac10:	e2506000 	subs	r6, r0, #0
4000ac14:	1a00006f 	bne	4000add8 <_dtoa_r+0xf00>
4000ac18:	e1a02008 	mov	r2, r8
4000ac1c:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
4000ac20:	e1a0000a 	mov	r0, sl
4000ac24:	e1a0100b 	mov	r1, fp
4000ac28:	eb00102f 	bl	4000ecec <__aeabi_dcmplt>
4000ac2c:	e3500000 	cmp	r0, #0
4000ac30:	0a00004a 	beq	4000ad60 <_dtoa_r+0xe88>
4000ac34:	e1a08006 	mov	r8, r6
4000ac38:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
4000ac3c:	e1e0c00c 	mvn	ip, ip
4000ac40:	e58dc018 	str	ip, [sp, #24]
4000ac44:	e59d9020 	ldr	r9, [sp, #32]
4000ac48:	e3a05000 	mov	r5, #0
4000ac4c:	eafffe9d 	b	4000a6c8 <_dtoa_r+0x7f0>
4000ac50:	e3a0301c 	mov	r3, #28
4000ac54:	eafffe60 	b	4000a5dc <_dtoa_r+0x704>
4000ac58:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000ac5c:	e35c0000 	cmp	ip, #0
4000ac60:	1a0000ff 	bne	4000b064 <_dtoa_r+0x118c>
4000ac64:	e3a05000 	mov	r5, #0
4000ac68:	e59da028 	ldr	sl, [sp, #40]	; 0x28
4000ac6c:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
4000ac70:	e59db020 	ldr	fp, [sp, #32]
4000ac74:	ea000005 	b	4000ac90 <_dtoa_r+0xdb8>
4000ac78:	e1a01009 	mov	r1, r9
4000ac7c:	e1a00004 	mov	r0, r4
4000ac80:	e3a0200a 	mov	r2, #10
4000ac84:	e3a03000 	mov	r3, #0
4000ac88:	eb0002f3 	bl	4000b85c <__multadd>
4000ac8c:	e1a09000 	mov	r9, r0
4000ac90:	e1a00009 	mov	r0, r9
4000ac94:	e1a01006 	mov	r1, r6
4000ac98:	ebfffc16 	bl	40009cf8 <quorem>
4000ac9c:	e2800030 	add	r0, r0, #48	; 0x30
4000aca0:	e7cb0005 	strb	r0, [fp, r5]
4000aca4:	e2855001 	add	r5, r5, #1
4000aca8:	e155000a 	cmp	r5, sl
4000acac:	bafffff1 	blt	4000ac78 <_dtoa_r+0xda0>
4000acb0:	e59db020 	ldr	fp, [sp, #32]
4000acb4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000acb8:	e58d9030 	str	r9, [sp, #48]	; 0x30
4000acbc:	e1a07000 	mov	r7, r0
4000acc0:	e35c0001 	cmp	ip, #1
4000acc4:	a08bb00c 	addge	fp, fp, ip
4000acc8:	b28bb001 	addlt	fp, fp, #1
4000accc:	e3a05000 	mov	r5, #0
4000acd0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000acd4:	e3a02001 	mov	r2, #1
4000acd8:	e1a00004 	mov	r0, r4
4000acdc:	eb00044f 	bl	4000be20 <__lshift>
4000ace0:	e1a01006 	mov	r1, r6
4000ace4:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000ace8:	eb00048f 	bl	4000bf2c <__mcmp>
4000acec:	e3500000 	cmp	r0, #0
4000acf0:	da0001d2 	ble	4000b440 <_dtoa_r+0x1568>
4000acf4:	e59dc020 	ldr	ip, [sp, #32]
4000acf8:	e28cc001 	add	ip, ip, #1
4000acfc:	e55b3001 	ldrb	r3, [fp, #-1]
4000ad00:	e58dc058 	str	ip, [sp, #88]	; 0x58
4000ad04:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
4000ad08:	ea000003 	b	4000ad1c <_dtoa_r+0xe44>
4000ad0c:	e15b0001 	cmp	fp, r1
4000ad10:	0a000193 	beq	4000b364 <_dtoa_r+0x148c>
4000ad14:	e55b3002 	ldrb	r3, [fp, #-2]
4000ad18:	e1a0b002 	mov	fp, r2
4000ad1c:	e3530039 	cmp	r3, #57	; 0x39
4000ad20:	e24b2001 	sub	r2, fp, #1
4000ad24:	0afffff8 	beq	4000ad0c <_dtoa_r+0xe34>
4000ad28:	e2833001 	add	r3, r3, #1
4000ad2c:	e59d9020 	ldr	r9, [sp, #32]
4000ad30:	e5c23000 	strb	r3, [r2]
4000ad34:	e58db020 	str	fp, [sp, #32]
4000ad38:	eafffe62 	b	4000a6c8 <_dtoa_r+0x7f0>
4000ad3c:	e28db050 	add	fp, sp, #80	; 0x50
4000ad40:	e89b0c00 	ldm	fp, {sl, fp}
4000ad44:	e3a08002 	mov	r8, #2
4000ad48:	eafffee6 	b	4000a8e8 <_dtoa_r+0xa10>
4000ad4c:	e1a01005 	mov	r1, r5
4000ad50:	e1a00004 	mov	r0, r4
4000ad54:	eb0002b9 	bl	4000b840 <_Bfree>
4000ad58:	eafffe62 	b	4000a6e8 <_dtoa_r+0x810>
4000ad5c:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000ad60:	e28db050 	add	fp, sp, #80	; 0x50
4000ad64:	e89b0c00 	ldm	fp, {sl, fp}
4000ad68:	eafffd33 	b	4000a23c <_dtoa_r+0x364>
4000ad6c:	e59dc018 	ldr	ip, [sp, #24]
4000ad70:	e26c5000 	rsb	r5, ip, #0
4000ad74:	e3550000 	cmp	r5, #0
4000ad78:	0a00015c 	beq	4000b2f0 <_dtoa_r+0x1418>
4000ad7c:	e51f391c 	ldr	r3, [pc, #-2332]	; 4000a468 <_dtoa_r+0x590>
4000ad80:	e205200f 	and	r2, r5, #15
4000ad84:	e0833182 	add	r3, r3, r2, lsl #3
4000ad88:	e893000c 	ldm	r3, {r2, r3}
4000ad8c:	e28d1050 	add	r1, sp, #80	; 0x50
4000ad90:	e8910003 	ldm	r1, {r0, r1}
4000ad94:	eb000e74 	bl	4000e76c <__aeabi_dmul>
4000ad98:	e1b05245 	asrs	r5, r5, #4
4000ad9c:	e1a06000 	mov	r6, r0
4000ada0:	e1a07001 	mov	r7, r1
4000ada4:	0a0001fd 	beq	4000b5a0 <_dtoa_r+0x16c8>
4000ada8:	e51f994c 	ldr	r9, [pc, #-2380]	; 4000a464 <_dtoa_r+0x58c>
4000adac:	e3a08002 	mov	r8, #2
4000adb0:	e3150001 	tst	r5, #1
4000adb4:	1899000c 	ldmne	r9, {r2, r3}
4000adb8:	12888001 	addne	r8, r8, #1
4000adbc:	1b000e6a 	blne	4000e76c <__aeabi_dmul>
4000adc0:	e1b050c5 	asrs	r5, r5, #1
4000adc4:	e2899008 	add	r9, r9, #8
4000adc8:	1afffff8 	bne	4000adb0 <_dtoa_r+0xed8>
4000adcc:	e1a06000 	mov	r6, r0
4000add0:	e1a07001 	mov	r7, r1
4000add4:	eafffed8 	b	4000a93c <_dtoa_r+0xa64>
4000add8:	e3a06000 	mov	r6, #0
4000addc:	e1a08006 	mov	r8, r6
4000ade0:	eafffe2e 	b	4000a6a0 <_dtoa_r+0x7c8>
4000ade4:	e51f1984 	ldr	r1, [pc, #-2436]	; 4000a468 <_dtoa_r+0x590>
4000ade8:	e24ca001 	sub	sl, ip, #1
4000adec:	e081118a 	add	r1, r1, sl, lsl #3
4000adf0:	e1a02008 	mov	r2, r8
4000adf4:	e1a03009 	mov	r3, r9
4000adf8:	e8910003 	ldm	r1, {r0, r1}
4000adfc:	e58dc00c 	str	ip, [sp, #12]
4000ae00:	eb000e59 	bl	4000e76c <__aeabi_dmul>
4000ae04:	e58d0048 	str	r0, [sp, #72]	; 0x48
4000ae08:	e58d104c 	str	r1, [sp, #76]	; 0x4c
4000ae0c:	e1a01007 	mov	r1, r7
4000ae10:	e1a00006 	mov	r0, r6
4000ae14:	eb000fcc 	bl	4000ed4c <__aeabi_d2iz>
4000ae18:	e1a05000 	mov	r5, r0
4000ae1c:	eb000e1b 	bl	4000e690 <__aeabi_i2d>
4000ae20:	e1a02000 	mov	r2, r0
4000ae24:	e1a03001 	mov	r3, r1
4000ae28:	e1a00006 	mov	r0, r6
4000ae2c:	e1a01007 	mov	r1, r7
4000ae30:	eb000d48 	bl	4000e358 <__aeabi_dsub>
4000ae34:	e59dc00c 	ldr	ip, [sp, #12]
4000ae38:	e1a07001 	mov	r7, r1
4000ae3c:	e59d1020 	ldr	r1, [sp, #32]
4000ae40:	e59d2020 	ldr	r2, [sp, #32]
4000ae44:	e2855030 	add	r5, r5, #48	; 0x30
4000ae48:	e2811001 	add	r1, r1, #1
4000ae4c:	e35c0001 	cmp	ip, #1
4000ae50:	e5c25000 	strb	r5, [r2]
4000ae54:	e1a06000 	mov	r6, r0
4000ae58:	e58d1058 	str	r1, [sp, #88]	; 0x58
4000ae5c:	e1a05001 	mov	r5, r1
4000ae60:	0a00001a 	beq	4000aed0 <_dtoa_r+0xff8>
4000ae64:	e59d3020 	ldr	r3, [sp, #32]
4000ae68:	e2439001 	sub	r9, r3, #1
4000ae6c:	e089900c 	add	r9, r9, ip
4000ae70:	e1a05003 	mov	r5, r3
4000ae74:	e1a00006 	mov	r0, r6
4000ae78:	e1a01007 	mov	r1, r7
4000ae7c:	e3a02000 	mov	r2, #0
4000ae80:	e51f3a18 	ldr	r3, [pc, #-2584]	; 4000a470 <_dtoa_r+0x598>
4000ae84:	eb000e38 	bl	4000e76c <__aeabi_dmul>
4000ae88:	e1a07001 	mov	r7, r1
4000ae8c:	e1a06000 	mov	r6, r0
4000ae90:	eb000fad 	bl	4000ed4c <__aeabi_d2iz>
4000ae94:	e1a08000 	mov	r8, r0
4000ae98:	eb000dfc 	bl	4000e690 <__aeabi_i2d>
4000ae9c:	e2888030 	add	r8, r8, #48	; 0x30
4000aea0:	e1a02000 	mov	r2, r0
4000aea4:	e1a03001 	mov	r3, r1
4000aea8:	e1a00006 	mov	r0, r6
4000aeac:	e1a01007 	mov	r1, r7
4000aeb0:	eb000d28 	bl	4000e358 <__aeabi_dsub>
4000aeb4:	e5e58001 	strb	r8, [r5, #1]!
4000aeb8:	e1550009 	cmp	r5, r9
4000aebc:	1affffee 	bne	4000ae7c <_dtoa_r+0xfa4>
4000aec0:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000aec4:	e1a06000 	mov	r6, r0
4000aec8:	e1a07001 	mov	r7, r1
4000aecc:	e08c500a 	add	r5, ip, sl
4000aed0:	e3a02000 	mov	r2, #0
4000aed4:	e51f3a64 	ldr	r3, [pc, #-2660]	; 4000a478 <_dtoa_r+0x5a0>
4000aed8:	e28d1048 	add	r1, sp, #72	; 0x48
4000aedc:	e8910003 	ldm	r1, {r0, r1}
4000aee0:	eb000d1d 	bl	4000e35c <__adddf3>
4000aee4:	e1a02006 	mov	r2, r6
4000aee8:	e1a03007 	mov	r3, r7
4000aeec:	eb000f7e 	bl	4000ecec <__aeabi_dcmplt>
4000aef0:	e3500000 	cmp	r0, #0
4000aef4:	0a000101 	beq	4000b300 <_dtoa_r+0x1428>
4000aef8:	e59d9020 	ldr	r9, [sp, #32]
4000aefc:	e5558001 	ldrb	r8, [r5, #-1]
4000af00:	eafffd45 	b	4000a41c <_dtoa_r+0x544>
4000af04:	e5963010 	ldr	r3, [r6, #16]
4000af08:	e0863103 	add	r3, r6, r3, lsl #2
4000af0c:	e5930010 	ldr	r0, [r3, #16]
4000af10:	eb0002c2 	bl	4000ba20 <__hi0bits>
4000af14:	e2600020 	rsb	r0, r0, #32
4000af18:	eafffda7 	b	4000a5bc <_dtoa_r+0x6e4>
4000af1c:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000af20:	e1a01006 	mov	r1, r6
4000af24:	eb000400 	bl	4000bf2c <__mcmp>
4000af28:	e3500000 	cmp	r0, #0
4000af2c:	aafffdc4 	bge	4000a644 <_dtoa_r+0x76c>
4000af30:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000af34:	e1a00004 	mov	r0, r4
4000af38:	e3a0200a 	mov	r2, #10
4000af3c:	e3a03000 	mov	r3, #0
4000af40:	eb000245 	bl	4000b85c <__multadd>
4000af44:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000af48:	e35c0000 	cmp	ip, #0
4000af4c:	e59dc018 	ldr	ip, [sp, #24]
4000af50:	e24cc001 	sub	ip, ip, #1
4000af54:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000af58:	e58dc018 	str	ip, [sp, #24]
4000af5c:	1a000030 	bne	4000b024 <_dtoa_r+0x114c>
4000af60:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000af64:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
4000af68:	e35c0000 	cmp	ip, #0
4000af6c:	c3a03000 	movgt	r3, #0
4000af70:	d3a03001 	movle	r3, #1
4000af74:	e3510002 	cmp	r1, #2
4000af78:	d3a03000 	movle	r3, #0
4000af7c:	e3530000 	cmp	r3, #0
4000af80:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000af84:	0affff36 	beq	4000ac64 <_dtoa_r+0xd8c>
4000af88:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000af8c:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000af90:	eafffdb4 	b	4000a668 <_dtoa_r+0x790>
4000af94:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000af98:	e35c0000 	cmp	ip, #0
4000af9c:	1a000132 	bne	4000b46c <_dtoa_r+0x1594>
4000afa0:	e3a02000 	mov	r2, #0
4000afa4:	e51f3b40 	ldr	r3, [pc, #-2880]	; 4000a46c <_dtoa_r+0x594>
4000afa8:	e28d1010 	add	r1, sp, #16
4000afac:	e8910003 	ldm	r1, {r0, r1}
4000afb0:	eb000ded 	bl	4000e76c <__aeabi_dmul>
4000afb4:	e1a0200a 	mov	r2, sl
4000afb8:	e1a0300b 	mov	r3, fp
4000afbc:	eb000f56 	bl	4000ed1c <__aeabi_dcmpge>
4000afc0:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
4000afc4:	e3500000 	cmp	r0, #0
4000afc8:	e1a08006 	mov	r8, r6
4000afcc:	1affff19 	bne	4000ac38 <_dtoa_r+0xd60>
4000afd0:	eafffdb2 	b	4000a6a0 <_dtoa_r+0x7c8>
4000afd4:	e35a0000 	cmp	sl, #0
4000afd8:	1afffd72 	bne	4000a5a8 <_dtoa_r+0x6d0>
4000afdc:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000afe0:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000afe4:	e3530000 	cmp	r3, #0
4000afe8:	11a0700a 	movne	r7, sl
4000afec:	1afffd6e 	bne	4000a5ac <_dtoa_r+0x6d4>
4000aff0:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
4000aff4:	e1a07a27 	lsr	r7, r7, #20
4000aff8:	e1a07a07 	lsl	r7, r7, #20
4000affc:	e3570000 	cmp	r7, #0
4000b000:	0afffd69 	beq	4000a5ac <_dtoa_r+0x6d4>
4000b004:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000b008:	e28cc001 	add	ip, ip, #1
4000b00c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000b010:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b014:	e28cc001 	add	ip, ip, #1
4000b018:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b01c:	e3a07001 	mov	r7, #1
4000b020:	eafffd61 	b	4000a5ac <_dtoa_r+0x6d4>
4000b024:	e3a03000 	mov	r3, #0
4000b028:	e1a01008 	mov	r1, r8
4000b02c:	e1a00004 	mov	r0, r4
4000b030:	e3a0200a 	mov	r2, #10
4000b034:	eb000208 	bl	4000b85c <__multadd>
4000b038:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b03c:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
4000b040:	e35c0000 	cmp	ip, #0
4000b044:	c3a03000 	movgt	r3, #0
4000b048:	d3a03001 	movle	r3, #1
4000b04c:	e3510002 	cmp	r1, #2
4000b050:	d3a03000 	movle	r3, #0
4000b054:	e3530000 	cmp	r3, #0
4000b058:	e1a08000 	mov	r8, r0
4000b05c:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000b060:	1affffc8 	bne	4000af88 <_dtoa_r+0x10b0>
4000b064:	e3550000 	cmp	r5, #0
4000b068:	da000004 	ble	4000b080 <_dtoa_r+0x11a8>
4000b06c:	e1a01008 	mov	r1, r8
4000b070:	e1a02005 	mov	r2, r5
4000b074:	e1a00004 	mov	r0, r4
4000b078:	eb000368 	bl	4000be20 <__lshift>
4000b07c:	e1a08000 	mov	r8, r0
4000b080:	e3570000 	cmp	r7, #0
4000b084:	01a0c008 	moveq	ip, r8
4000b088:	1a0000f9 	bne	4000b474 <_dtoa_r+0x159c>
4000b08c:	e59d1020 	ldr	r1, [sp, #32]
4000b090:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000b094:	e59d2020 	ldr	r2, [sp, #32]
4000b098:	e2811001 	add	r1, r1, #1
4000b09c:	e58d1058 	str	r1, [sp, #88]	; 0x58
4000b0a0:	e0822003 	add	r2, r2, r3
4000b0a4:	e20a1001 	and	r1, sl, #1
4000b0a8:	e1a07006 	mov	r7, r6
4000b0ac:	e58d202c 	str	r2, [sp, #44]	; 0x2c
4000b0b0:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000b0b4:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
4000b0b8:	e1a0900c 	mov	r9, ip
4000b0bc:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
4000b0c0:	ea000008 	b	4000b0e8 <_dtoa_r+0x1210>
4000b0c4:	eb0001e4 	bl	4000b85c <__multadd>
4000b0c8:	e1a01009 	mov	r1, r9
4000b0cc:	e1a08000 	mov	r8, r0
4000b0d0:	e3a0200a 	mov	r2, #10
4000b0d4:	e1a00004 	mov	r0, r4
4000b0d8:	e3a03000 	mov	r3, #0
4000b0dc:	eb0001de 	bl	4000b85c <__multadd>
4000b0e0:	e1a09000 	mov	r9, r0
4000b0e4:	e2855001 	add	r5, r5, #1
4000b0e8:	e1a01007 	mov	r1, r7
4000b0ec:	e1a00006 	mov	r0, r6
4000b0f0:	ebfffb00 	bl	40009cf8 <quorem>
4000b0f4:	e1a01008 	mov	r1, r8
4000b0f8:	e1a0a000 	mov	sl, r0
4000b0fc:	e1a00006 	mov	r0, r6
4000b100:	eb000389 	bl	4000bf2c <__mcmp>
4000b104:	e1a02009 	mov	r2, r9
4000b108:	e1a0b000 	mov	fp, r0
4000b10c:	e1a01007 	mov	r1, r7
4000b110:	e1a00004 	mov	r0, r4
4000b114:	eb00039c 	bl	4000bf8c <__mdiff>
4000b118:	e590200c 	ldr	r2, [r0, #12]
4000b11c:	e245c001 	sub	ip, r5, #1
4000b120:	e3520000 	cmp	r2, #0
4000b124:	e28a2030 	add	r2, sl, #48	; 0x30
4000b128:	e1a03000 	mov	r3, r0
4000b12c:	e58d201c 	str	r2, [sp, #28]
4000b130:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b134:	1a000030 	bne	4000b1fc <_dtoa_r+0x1324>
4000b138:	e1a01003 	mov	r1, r3
4000b13c:	e1a00006 	mov	r0, r6
4000b140:	e58d300c 	str	r3, [sp, #12]
4000b144:	eb000378 	bl	4000bf2c <__mcmp>
4000b148:	e59d300c 	ldr	r3, [sp, #12]
4000b14c:	e1a02000 	mov	r2, r0
4000b150:	e1a01003 	mov	r1, r3
4000b154:	e1a00004 	mov	r0, r4
4000b158:	e58d200c 	str	r2, [sp, #12]
4000b15c:	eb0001b7 	bl	4000b840 <_Bfree>
4000b160:	e59d200c 	ldr	r2, [sp, #12]
4000b164:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000b168:	e192c00c 	orrs	ip, r2, ip
4000b16c:	1a000002 	bne	4000b17c <_dtoa_r+0x12a4>
4000b170:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b174:	e35c0000 	cmp	ip, #0
4000b178:	0a0000f7 	beq	4000b55c <_dtoa_r+0x1684>
4000b17c:	e35b0000 	cmp	fp, #0
4000b180:	ba000092 	blt	4000b3d0 <_dtoa_r+0x14f8>
4000b184:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000b188:	e19bc00c 	orrs	ip, fp, ip
4000b18c:	1a000002 	bne	4000b19c <_dtoa_r+0x12c4>
4000b190:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b194:	e35c0000 	cmp	ip, #0
4000b198:	0a00008c 	beq	4000b3d0 <_dtoa_r+0x14f8>
4000b19c:	e3520000 	cmp	r2, #0
4000b1a0:	ca0000d1 	bgt	4000b4ec <_dtoa_r+0x1614>
4000b1a4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000b1a8:	e59d201c 	ldr	r2, [sp, #28]
4000b1ac:	e155000c 	cmp	r5, ip
4000b1b0:	e5452001 	strb	r2, [r5, #-1]
4000b1b4:	e1a0b005 	mov	fp, r5
4000b1b8:	0a0000da 	beq	4000b528 <_dtoa_r+0x1650>
4000b1bc:	e1a01006 	mov	r1, r6
4000b1c0:	e3a0200a 	mov	r2, #10
4000b1c4:	e3a03000 	mov	r3, #0
4000b1c8:	e1a00004 	mov	r0, r4
4000b1cc:	eb0001a2 	bl	4000b85c <__multadd>
4000b1d0:	e1580009 	cmp	r8, r9
4000b1d4:	e1a06000 	mov	r6, r0
4000b1d8:	e1a01008 	mov	r1, r8
4000b1dc:	e1a00004 	mov	r0, r4
4000b1e0:	e3a0200a 	mov	r2, #10
4000b1e4:	e3a03000 	mov	r3, #0
4000b1e8:	1affffb5 	bne	4000b0c4 <_dtoa_r+0x11ec>
4000b1ec:	eb00019a 	bl	4000b85c <__multadd>
4000b1f0:	e1a08000 	mov	r8, r0
4000b1f4:	e1a09000 	mov	r9, r0
4000b1f8:	eaffffb9 	b	4000b0e4 <_dtoa_r+0x120c>
4000b1fc:	e3a02001 	mov	r2, #1
4000b200:	eaffffd2 	b	4000b150 <_dtoa_r+0x1278>
4000b204:	e3a0c001 	mov	ip, #1
4000b208:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000b20c:	eafffe59 	b	4000ab78 <_dtoa_r+0xca0>
4000b210:	e3a03001 	mov	r3, #1
4000b214:	e58d309c 	str	r3, [sp, #156]	; 0x9c
4000b218:	e58d303c 	str	r3, [sp, #60]	; 0x3c
4000b21c:	e58d3028 	str	r3, [sp, #40]	; 0x28
4000b220:	e3a01000 	mov	r1, #0
4000b224:	e0035005 	and	r5, r3, r5
4000b228:	e5841044 	str	r1, [r4, #68]	; 0x44
4000b22c:	eafffd91 	b	4000a878 <_dtoa_r+0x9a0>
4000b230:	e35c000e 	cmp	ip, #14
4000b234:	83a03000 	movhi	r3, #0
4000b238:	93a03001 	movls	r3, #1
4000b23c:	eafffff7 	b	4000b220 <_dtoa_r+0x1348>
4000b240:	e28d1030 	add	r1, sp, #48	; 0x30
4000b244:	e8910006 	ldm	r1, {r1, r2}
4000b248:	e1a00004 	mov	r0, r4
4000b24c:	eb0002b2 	bl	4000bd1c <__pow5mult>
4000b250:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b254:	eafffcc4 	b	4000a56c <_dtoa_r+0x694>
4000b258:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b25c:	e35c0000 	cmp	ip, #0
4000b260:	0afffe54 	beq	4000abb8 <_dtoa_r+0xce0>
4000b264:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b268:	e35c0000 	cmp	ip, #0
4000b26c:	dafffebb 	ble	4000ad60 <_dtoa_r+0xe88>
4000b270:	e3a02000 	mov	r2, #0
4000b274:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 4000a470 <_dtoa_r+0x598>
4000b278:	e1a00006 	mov	r0, r6
4000b27c:	e1a01007 	mov	r1, r7
4000b280:	eb000d39 	bl	4000e76c <__aeabi_dmul>
4000b284:	e1a06000 	mov	r6, r0
4000b288:	e2880001 	add	r0, r8, #1
4000b28c:	e1a07001 	mov	r7, r1
4000b290:	eb000cfe 	bl	4000e690 <__aeabi_i2d>
4000b294:	e1a02000 	mov	r2, r0
4000b298:	e1a03001 	mov	r3, r1
4000b29c:	e1a00006 	mov	r0, r6
4000b2a0:	e1a01007 	mov	r1, r7
4000b2a4:	eb000d30 	bl	4000e76c <__aeabi_dmul>
4000b2a8:	e3a02000 	mov	r2, #0
4000b2ac:	e51f3e40 	ldr	r3, [pc, #-3648]	; 4000a474 <_dtoa_r+0x59c>
4000b2b0:	eb000c29 	bl	4000e35c <__adddf3>
4000b2b4:	e59dc018 	ldr	ip, [sp, #24]
4000b2b8:	e24cc001 	sub	ip, ip, #1
4000b2bc:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000b2c0:	e1a08000 	mov	r8, r0
4000b2c4:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000b2c8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b2cc:	eafffdb4 	b	4000a9a4 <_dtoa_r+0xacc>
4000b2d0:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000b2d4:	e58d2020 	str	r2, [sp, #32]
4000b2d8:	e28cc001 	add	ip, ip, #1
4000b2dc:	e3a02030 	mov	r2, #48	; 0x30
4000b2e0:	e5c32000 	strb	r2, [r3]
4000b2e4:	e58dc018 	str	ip, [sp, #24]
4000b2e8:	e3a02031 	mov	r2, #49	; 0x31
4000b2ec:	eafffc6f 	b	4000a4b0 <_dtoa_r+0x5d8>
4000b2f0:	e28d7050 	add	r7, sp, #80	; 0x50
4000b2f4:	e89700c0 	ldm	r7, {r6, r7}
4000b2f8:	e3a08002 	mov	r8, #2
4000b2fc:	eafffd8e 	b	4000a93c <_dtoa_r+0xa64>
4000b300:	e28d3048 	add	r3, sp, #72	; 0x48
4000b304:	e893000c 	ldm	r3, {r2, r3}
4000b308:	e3a00000 	mov	r0, #0
4000b30c:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 4000a478 <_dtoa_r+0x5a0>
4000b310:	eb000c10 	bl	4000e358 <__aeabi_dsub>
4000b314:	e1a02006 	mov	r2, r6
4000b318:	e1a03007 	mov	r3, r7
4000b31c:	eb000e84 	bl	4000ed34 <__aeabi_dcmpgt>
4000b320:	e3500000 	cmp	r0, #0
4000b324:	0afffe8d 	beq	4000ad60 <_dtoa_r+0xe88>
4000b328:	e5552001 	ldrb	r2, [r5, #-1]
4000b32c:	e3520030 	cmp	r2, #48	; 0x30
4000b330:	e1a03005 	mov	r3, r5
4000b334:	e2455001 	sub	r5, r5, #1
4000b338:	0afffffa 	beq	4000b328 <_dtoa_r+0x1450>
4000b33c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000b340:	e59d9020 	ldr	r9, [sp, #32]
4000b344:	e58dc018 	str	ip, [sp, #24]
4000b348:	e58d3020 	str	r3, [sp, #32]
4000b34c:	eafffce8 	b	4000a6f4 <_dtoa_r+0x81c>
4000b350:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000b354:	e1a00004 	mov	r0, r4
4000b358:	eb00026f 	bl	4000bd1c <__pow5mult>
4000b35c:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b360:	eafffc81 	b	4000a56c <_dtoa_r+0x694>
4000b364:	e59dc018 	ldr	ip, [sp, #24]
4000b368:	e3a03031 	mov	r3, #49	; 0x31
4000b36c:	e28cc001 	add	ip, ip, #1
4000b370:	e59d9020 	ldr	r9, [sp, #32]
4000b374:	e58dc018 	str	ip, [sp, #24]
4000b378:	e58db020 	str	fp, [sp, #32]
4000b37c:	e5c23000 	strb	r3, [r2]
4000b380:	eafffcd0 	b	4000a6c8 <_dtoa_r+0x7f0>
4000b384:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
4000b388:	e35c0000 	cmp	ip, #0
4000b38c:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
4000b390:	12833e43 	addne	r3, r3, #1072	; 0x430
4000b394:	12833003 	addne	r3, r3, #3
4000b398:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
4000b39c:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
4000b3a0:	02633036 	rsbeq	r3, r3, #54	; 0x36
4000b3a4:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000b3a8:	eafffd0f 	b	4000a7ec <_dtoa_r+0x914>
4000b3ac:	e59d401c 	ldr	r4, [sp, #28]
4000b3b0:	e1a0500b 	mov	r5, fp
4000b3b4:	e59d9020 	ldr	r9, [sp, #32]
4000b3b8:	e58d5020 	str	r5, [sp, #32]
4000b3bc:	eafffccc 	b	4000a6f4 <_dtoa_r+0x81c>
4000b3c0:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000b3c4:	e1a05009 	mov	r5, r9
4000b3c8:	e59d9020 	ldr	r9, [sp, #32]
4000b3cc:	eafffc12 	b	4000a41c <_dtoa_r+0x544>
4000b3d0:	e3520000 	cmp	r2, #0
4000b3d4:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b3d8:	e1a0c009 	mov	ip, r9
4000b3dc:	e1a06007 	mov	r6, r7
4000b3e0:	e59d701c 	ldr	r7, [sp, #28]
4000b3e4:	da00000d 	ble	4000b420 <_dtoa_r+0x1548>
4000b3e8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000b3ec:	e3a02001 	mov	r2, #1
4000b3f0:	e1a00004 	mov	r0, r4
4000b3f4:	e58d900c 	str	r9, [sp, #12]
4000b3f8:	eb000288 	bl	4000be20 <__lshift>
4000b3fc:	e1a01006 	mov	r1, r6
4000b400:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b404:	eb0002c8 	bl	4000bf2c <__mcmp>
4000b408:	e3500000 	cmp	r0, #0
4000b40c:	e59dc00c 	ldr	ip, [sp, #12]
4000b410:	da00005a 	ble	4000b580 <_dtoa_r+0x16a8>
4000b414:	e3570039 	cmp	r7, #57	; 0x39
4000b418:	0a000048 	beq	4000b540 <_dtoa_r+0x1668>
4000b41c:	e28a7031 	add	r7, sl, #49	; 0x31
4000b420:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b424:	e2831001 	add	r1, r3, #1
4000b428:	e59d9020 	ldr	r9, [sp, #32]
4000b42c:	e1a05008 	mov	r5, r8
4000b430:	e5c37000 	strb	r7, [r3]
4000b434:	e1a0800c 	mov	r8, ip
4000b438:	e58d1020 	str	r1, [sp, #32]
4000b43c:	eafffca1 	b	4000a6c8 <_dtoa_r+0x7f0>
4000b440:	1a000001 	bne	4000b44c <_dtoa_r+0x1574>
4000b444:	e3170001 	tst	r7, #1
4000b448:	1afffe29 	bne	4000acf4 <_dtoa_r+0xe1c>
4000b44c:	e55b2001 	ldrb	r2, [fp, #-1]
4000b450:	e3520030 	cmp	r2, #48	; 0x30
4000b454:	e1a0300b 	mov	r3, fp
4000b458:	e24bb001 	sub	fp, fp, #1
4000b45c:	0afffffa 	beq	4000b44c <_dtoa_r+0x1574>
4000b460:	e59d9020 	ldr	r9, [sp, #32]
4000b464:	e58d3020 	str	r3, [sp, #32]
4000b468:	eafffc96 	b	4000a6c8 <_dtoa_r+0x7f0>
4000b46c:	e3a06000 	mov	r6, #0
4000b470:	eafffdef 	b	4000ac34 <_dtoa_r+0xd5c>
4000b474:	e5981004 	ldr	r1, [r8, #4]
4000b478:	e1a00004 	mov	r0, r4
4000b47c:	eb0000cc 	bl	4000b7b4 <_Balloc>
4000b480:	e5982010 	ldr	r2, [r8, #16]
4000b484:	e2822002 	add	r2, r2, #2
4000b488:	e1a05000 	mov	r5, r0
4000b48c:	e1a02102 	lsl	r2, r2, #2
4000b490:	e288100c 	add	r1, r8, #12
4000b494:	e280000c 	add	r0, r0, #12
4000b498:	ebfff028 	bl	40007540 <memcpy>
4000b49c:	e1a00004 	mov	r0, r4
4000b4a0:	e1a01005 	mov	r1, r5
4000b4a4:	e3a02001 	mov	r2, #1
4000b4a8:	eb00025c 	bl	4000be20 <__lshift>
4000b4ac:	e1a0c000 	mov	ip, r0
4000b4b0:	eafffef5 	b	4000b08c <_dtoa_r+0x11b4>
4000b4b4:	e28d1010 	add	r1, sp, #16
4000b4b8:	e8910003 	ldm	r1, {r0, r1}
4000b4bc:	e1a02006 	mov	r2, r6
4000b4c0:	e1a03007 	mov	r3, r7
4000b4c4:	eb000e02 	bl	4000ecd4 <__aeabi_dcmpeq>
4000b4c8:	e3500000 	cmp	r0, #0
4000b4cc:	0affffb8 	beq	4000b3b4 <_dtoa_r+0x14dc>
4000b4d0:	e3180001 	tst	r8, #1
4000b4d4:	e59d9020 	ldr	r9, [sp, #32]
4000b4d8:	0affffb6 	beq	4000b3b8 <_dtoa_r+0x14e0>
4000b4dc:	e59dc018 	ldr	ip, [sp, #24]
4000b4e0:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000b4e4:	e5558001 	ldrb	r8, [r5, #-1]
4000b4e8:	eafffbcb 	b	4000a41c <_dtoa_r+0x544>
4000b4ec:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b4f0:	e1a06007 	mov	r6, r7
4000b4f4:	e59d701c 	ldr	r7, [sp, #28]
4000b4f8:	e3570039 	cmp	r7, #57	; 0x39
4000b4fc:	e1a0c009 	mov	ip, r9
4000b500:	0a00000e 	beq	4000b540 <_dtoa_r+0x1668>
4000b504:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b508:	e2877001 	add	r7, r7, #1
4000b50c:	e2831001 	add	r1, r3, #1
4000b510:	e59d9020 	ldr	r9, [sp, #32]
4000b514:	e1a05008 	mov	r5, r8
4000b518:	e5c37000 	strb	r7, [r3]
4000b51c:	e58d1020 	str	r1, [sp, #32]
4000b520:	e1a0800c 	mov	r8, ip
4000b524:	eafffc67 	b	4000a6c8 <_dtoa_r+0x7f0>
4000b528:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b52c:	e1a05008 	mov	r5, r8
4000b530:	e1a06007 	mov	r6, r7
4000b534:	e1a08009 	mov	r8, r9
4000b538:	e59d701c 	ldr	r7, [sp, #28]
4000b53c:	eafffde3 	b	4000acd0 <_dtoa_r+0xdf8>
4000b540:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
4000b544:	e3a03039 	mov	r3, #57	; 0x39
4000b548:	e1a05008 	mov	r5, r8
4000b54c:	e5c23000 	strb	r3, [r2]
4000b550:	e1a0800c 	mov	r8, ip
4000b554:	e282b001 	add	fp, r2, #1
4000b558:	eafffde9 	b	4000ad04 <_dtoa_r+0xe2c>
4000b55c:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b560:	e1a06007 	mov	r6, r7
4000b564:	e59d701c 	ldr	r7, [sp, #28]
4000b568:	e3570039 	cmp	r7, #57	; 0x39
4000b56c:	e1a0c009 	mov	ip, r9
4000b570:	0afffff2 	beq	4000b540 <_dtoa_r+0x1668>
4000b574:	e35b0000 	cmp	fp, #0
4000b578:	caffffa7 	bgt	4000b41c <_dtoa_r+0x1544>
4000b57c:	eaffffa7 	b	4000b420 <_dtoa_r+0x1548>
4000b580:	1affffa6 	bne	4000b420 <_dtoa_r+0x1548>
4000b584:	e3170001 	tst	r7, #1
4000b588:	0affffa4 	beq	4000b420 <_dtoa_r+0x1548>
4000b58c:	eaffffa0 	b	4000b414 <_dtoa_r+0x153c>
4000b590:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000b594:	e59d9020 	ldr	r9, [sp, #32]
4000b598:	e58dc020 	str	ip, [sp, #32]
4000b59c:	eafffc54 	b	4000a6f4 <_dtoa_r+0x81c>
4000b5a0:	e3a08002 	mov	r8, #2
4000b5a4:	eafffce4 	b	4000a93c <_dtoa_r+0xa64>
4000b5a8:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000b5ac:	e58dc018 	str	ip, [sp, #24]
4000b5b0:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000b5b4:	e59d9020 	ldr	r9, [sp, #32]
4000b5b8:	e58dc020 	str	ip, [sp, #32]
4000b5bc:	eafffc4c 	b	4000a6f4 <_dtoa_r+0x81c>
4000b5c0:	1263303c 	rsbne	r3, r3, #60	; 0x3c
4000b5c4:	0afffc0b 	beq	4000a5f8 <_dtoa_r+0x720>
4000b5c8:	eafffc03 	b	4000a5dc <_dtoa_r+0x704>
4000b5cc:	e1a00000 	nop			; (mov r0, r0)

4000b5d0 <_setlocale_r>:
4000b5d0:	e92d4010 	push	{r4, lr}
4000b5d4:	e2524000 	subs	r4, r2, #0
4000b5d8:	0a000004 	beq	4000b5f0 <_setlocale_r+0x20>
4000b5dc:	e1a00004 	mov	r0, r4
4000b5e0:	e59f104c 	ldr	r1, [pc, #76]	; 4000b634 <_setlocale_r+0x64>
4000b5e4:	eb0003d8 	bl	4000c54c <strcmp>
4000b5e8:	e3500000 	cmp	r0, #0
4000b5ec:	1a000002 	bne	4000b5fc <_setlocale_r+0x2c>
4000b5f0:	e59f0040 	ldr	r0, [pc, #64]	; 4000b638 <_setlocale_r+0x68>
4000b5f4:	e8bd4010 	pop	{r4, lr}
4000b5f8:	e12fff1e 	bx	lr
4000b5fc:	e1a00004 	mov	r0, r4
4000b600:	e59f1030 	ldr	r1, [pc, #48]	; 4000b638 <_setlocale_r+0x68>
4000b604:	eb0003d0 	bl	4000c54c <strcmp>
4000b608:	e3500000 	cmp	r0, #0
4000b60c:	0afffff7 	beq	4000b5f0 <_setlocale_r+0x20>
4000b610:	e1a00004 	mov	r0, r4
4000b614:	e59f1020 	ldr	r1, [pc, #32]	; 4000b63c <_setlocale_r+0x6c>
4000b618:	eb0003cb 	bl	4000c54c <strcmp>
4000b61c:	e59f3014 	ldr	r3, [pc, #20]	; 4000b638 <_setlocale_r+0x68>
4000b620:	e3500000 	cmp	r0, #0
4000b624:	01a00003 	moveq	r0, r3
4000b628:	13a00000 	movne	r0, #0
4000b62c:	e8bd4010 	pop	{r4, lr}
4000b630:	e12fff1e 	bx	lr
4000b634:	40017fac 	andmi	r7, r1, ip, lsr #31
4000b638:	40017f54 	andmi	r7, r1, r4, asr pc
4000b63c:	40017d38 	andmi	r7, r1, r8, lsr sp

4000b640 <__locale_charset>:
4000b640:	e59f0000 	ldr	r0, [pc]	; 4000b648 <__locale_charset+0x8>
4000b644:	e12fff1e 	bx	lr
4000b648:	40018ae8 	andmi	r8, r1, r8, ror #21

4000b64c <__locale_mb_cur_max>:
4000b64c:	e59f3004 	ldr	r3, [pc, #4]	; 4000b658 <__locale_mb_cur_max+0xc>
4000b650:	e5930020 	ldr	r0, [r3, #32]
4000b654:	e12fff1e 	bx	lr
4000b658:	40018ae8 	andmi	r8, r1, r8, ror #21

4000b65c <__locale_msgcharset>:
4000b65c:	e59f0000 	ldr	r0, [pc]	; 4000b664 <__locale_msgcharset+0x8>
4000b660:	e12fff1e 	bx	lr
4000b664:	40018b0c 	andmi	r8, r1, ip, lsl #22

4000b668 <__locale_cjk_lang>:
4000b668:	e3a00000 	mov	r0, #0
4000b66c:	e12fff1e 	bx	lr

4000b670 <_localeconv_r>:
4000b670:	e59f0000 	ldr	r0, [pc]	; 4000b678 <_localeconv_r+0x8>
4000b674:	e12fff1e 	bx	lr
4000b678:	40018b2c 	andmi	r8, r1, ip, lsr #22

4000b67c <setlocale>:
4000b67c:	e59f300c 	ldr	r3, [pc, #12]	; 4000b690 <setlocale+0x14>
4000b680:	e1a02001 	mov	r2, r1
4000b684:	e1a01000 	mov	r1, r0
4000b688:	e5930000 	ldr	r0, [r3]
4000b68c:	eaffffcf 	b	4000b5d0 <_setlocale_r>
4000b690:	400186b8 			; <UNDEFINED> instruction: 0x400186b8

4000b694 <localeconv>:
4000b694:	e59f0000 	ldr	r0, [pc]	; 4000b69c <localeconv+0x8>
4000b698:	e12fff1e 	bx	lr
4000b69c:	40018b2c 	andmi	r8, r1, ip, lsr #22

4000b6a0 <memchr>:
4000b6a0:	e3100003 	tst	r0, #3
4000b6a4:	e92d0070 	push	{r4, r5, r6}
4000b6a8:	e20110ff 	and	r1, r1, #255	; 0xff
4000b6ac:	0a00003a 	beq	4000b79c <memchr+0xfc>
4000b6b0:	e3520000 	cmp	r2, #0
4000b6b4:	e242c001 	sub	ip, r2, #1
4000b6b8:	0a000021 	beq	4000b744 <memchr+0xa4>
4000b6bc:	e5d03000 	ldrb	r3, [r0]
4000b6c0:	e1530001 	cmp	r3, r1
4000b6c4:	0a00001f 	beq	4000b748 <memchr+0xa8>
4000b6c8:	e2803001 	add	r3, r0, #1
4000b6cc:	ea000006 	b	4000b6ec <memchr+0x4c>
4000b6d0:	e35c0000 	cmp	ip, #0
4000b6d4:	0a00001a 	beq	4000b744 <memchr+0xa4>
4000b6d8:	e5d02000 	ldrb	r2, [r0]
4000b6dc:	e1520001 	cmp	r2, r1
4000b6e0:	e2833001 	add	r3, r3, #1
4000b6e4:	e24cc001 	sub	ip, ip, #1
4000b6e8:	0a000016 	beq	4000b748 <memchr+0xa8>
4000b6ec:	e3130003 	tst	r3, #3
4000b6f0:	e1a00003 	mov	r0, r3
4000b6f4:	1afffff5 	bne	4000b6d0 <memchr+0x30>
4000b6f8:	e35c0003 	cmp	ip, #3
4000b6fc:	8a000013 	bhi	4000b750 <memchr+0xb0>
4000b700:	e35c0000 	cmp	ip, #0
4000b704:	e24c4001 	sub	r4, ip, #1
4000b708:	0a000025 	beq	4000b7a4 <memchr+0x104>
4000b70c:	e5d03000 	ldrb	r3, [r0]
4000b710:	e1530001 	cmp	r3, r1
4000b714:	0a00000b 	beq	4000b748 <memchr+0xa8>
4000b718:	e2802001 	add	r2, r0, #1
4000b71c:	e3a03000 	mov	r3, #0
4000b720:	ea000004 	b	4000b738 <memchr+0x98>
4000b724:	e5d0c000 	ldrb	ip, [r0]
4000b728:	e15c0001 	cmp	ip, r1
4000b72c:	e2822001 	add	r2, r2, #1
4000b730:	e2833001 	add	r3, r3, #1
4000b734:	0a000003 	beq	4000b748 <memchr+0xa8>
4000b738:	e1530004 	cmp	r3, r4
4000b73c:	e1a00002 	mov	r0, r2
4000b740:	1afffff7 	bne	4000b724 <memchr+0x84>
4000b744:	e3a00000 	mov	r0, #0
4000b748:	e8bd0070 	pop	{r4, r5, r6}
4000b74c:	e12fff1e 	bx	lr
4000b750:	e1816401 	orr	r6, r1, r1, lsl #8
4000b754:	e1a03000 	mov	r3, r0
4000b758:	e1866806 	orr	r6, r6, r6, lsl #16
4000b75c:	e5935000 	ldr	r5, [r3]
4000b760:	e59f4044 	ldr	r4, [pc, #68]	; 4000b7ac <memchr+0x10c>
4000b764:	e0265005 	eor	r5, r6, r5
4000b768:	e0854004 	add	r4, r5, r4
4000b76c:	e59f203c 	ldr	r2, [pc, #60]	; 4000b7b0 <memchr+0x110>
4000b770:	e1c44005 	bic	r4, r4, r5
4000b774:	e0042002 	and	r2, r4, r2
4000b778:	e3520000 	cmp	r2, #0
4000b77c:	e1a00003 	mov	r0, r3
4000b780:	e2833004 	add	r3, r3, #4
4000b784:	1affffdd 	bne	4000b700 <memchr+0x60>
4000b788:	e24cc004 	sub	ip, ip, #4
4000b78c:	e35c0003 	cmp	ip, #3
4000b790:	e1a00003 	mov	r0, r3
4000b794:	8afffff0 	bhi	4000b75c <memchr+0xbc>
4000b798:	eaffffd8 	b	4000b700 <memchr+0x60>
4000b79c:	e1a0c002 	mov	ip, r2
4000b7a0:	eaffffd4 	b	4000b6f8 <memchr+0x58>
4000b7a4:	e1a0000c 	mov	r0, ip
4000b7a8:	eaffffe6 	b	4000b748 <memchr+0xa8>
4000b7ac:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
4000b7b0:	80808080 	addhi	r8, r0, r0, lsl #1

4000b7b4 <_Balloc>:
4000b7b4:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000b7b8:	e3520000 	cmp	r2, #0
4000b7bc:	e92d4070 	push	{r4, r5, r6, lr}
4000b7c0:	e1a05000 	mov	r5, r0
4000b7c4:	e1a04001 	mov	r4, r1
4000b7c8:	0a000009 	beq	4000b7f4 <_Balloc+0x40>
4000b7cc:	e7920104 	ldr	r0, [r2, r4, lsl #2]
4000b7d0:	e3500000 	cmp	r0, #0
4000b7d4:	0a00000f 	beq	4000b818 <_Balloc+0x64>
4000b7d8:	e5901000 	ldr	r1, [r0]
4000b7dc:	e7821104 	str	r1, [r2, r4, lsl #2]
4000b7e0:	e3a02000 	mov	r2, #0
4000b7e4:	e5802010 	str	r2, [r0, #16]
4000b7e8:	e580200c 	str	r2, [r0, #12]
4000b7ec:	e8bd4070 	pop	{r4, r5, r6, lr}
4000b7f0:	e12fff1e 	bx	lr
4000b7f4:	e3a02021 	mov	r2, #33	; 0x21
4000b7f8:	e3a01004 	mov	r1, #4
4000b7fc:	eb000881 	bl	4000da08 <_calloc_r>
4000b800:	e3500000 	cmp	r0, #0
4000b804:	e585004c 	str	r0, [r5, #76]	; 0x4c
4000b808:	11a02000 	movne	r2, r0
4000b80c:	1affffee 	bne	4000b7cc <_Balloc+0x18>
4000b810:	e3a00000 	mov	r0, #0
4000b814:	eafffff4 	b	4000b7ec <_Balloc+0x38>
4000b818:	e3a01001 	mov	r1, #1
4000b81c:	e1a06411 	lsl	r6, r1, r4
4000b820:	e2862005 	add	r2, r6, #5
4000b824:	e1a00005 	mov	r0, r5
4000b828:	e1a02102 	lsl	r2, r2, #2
4000b82c:	eb000875 	bl	4000da08 <_calloc_r>
4000b830:	e3500000 	cmp	r0, #0
4000b834:	0afffff5 	beq	4000b810 <_Balloc+0x5c>
4000b838:	e9800050 	stmib	r0, {r4, r6}
4000b83c:	eaffffe7 	b	4000b7e0 <_Balloc+0x2c>

4000b840 <_Bfree>:
4000b840:	e3510000 	cmp	r1, #0
4000b844:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
4000b848:	15912004 	ldrne	r2, [r1, #4]
4000b84c:	17930102 	ldrne	r0, [r3, r2, lsl #2]
4000b850:	15810000 	strne	r0, [r1]
4000b854:	17831102 	strne	r1, [r3, r2, lsl #2]
4000b858:	e12fff1e 	bx	lr

4000b85c <__multadd>:
4000b85c:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
4000b860:	e5917010 	ldr	r7, [r1, #16]
4000b864:	e24dd00c 	sub	sp, sp, #12
4000b868:	e1a08001 	mov	r8, r1
4000b86c:	e1a09000 	mov	r9, r0
4000b870:	e2814014 	add	r4, r1, #20
4000b874:	e3a0c000 	mov	ip, #0
4000b878:	e5946000 	ldr	r6, [r4]
4000b87c:	e1a05806 	lsl	r5, r6, #16
4000b880:	e1a05825 	lsr	r5, r5, #16
4000b884:	e0253592 	mla	r5, r2, r5, r3
4000b888:	e1a03826 	lsr	r3, r6, #16
4000b88c:	e0030392 	mul	r3, r2, r3
4000b890:	e1a01805 	lsl	r1, r5, #16
4000b894:	e0833825 	add	r3, r3, r5, lsr #16
4000b898:	e28cc001 	add	ip, ip, #1
4000b89c:	e1a01821 	lsr	r1, r1, #16
4000b8a0:	e0811803 	add	r1, r1, r3, lsl #16
4000b8a4:	e157000c 	cmp	r7, ip
4000b8a8:	e4841004 	str	r1, [r4], #4
4000b8ac:	e1a03823 	lsr	r3, r3, #16
4000b8b0:	cafffff0 	bgt	4000b878 <__multadd+0x1c>
4000b8b4:	e3530000 	cmp	r3, #0
4000b8b8:	0a000006 	beq	4000b8d8 <__multadd+0x7c>
4000b8bc:	e5982008 	ldr	r2, [r8, #8]
4000b8c0:	e1570002 	cmp	r7, r2
4000b8c4:	aa000007 	bge	4000b8e8 <__multadd+0x8c>
4000b8c8:	e0882107 	add	r2, r8, r7, lsl #2
4000b8cc:	e2877001 	add	r7, r7, #1
4000b8d0:	e5823014 	str	r3, [r2, #20]
4000b8d4:	e5887010 	str	r7, [r8, #16]
4000b8d8:	e1a00008 	mov	r0, r8
4000b8dc:	e28dd00c 	add	sp, sp, #12
4000b8e0:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
4000b8e4:	e12fff1e 	bx	lr
4000b8e8:	e5981004 	ldr	r1, [r8, #4]
4000b8ec:	e1a00009 	mov	r0, r9
4000b8f0:	e2811001 	add	r1, r1, #1
4000b8f4:	e58d3004 	str	r3, [sp, #4]
4000b8f8:	ebffffad 	bl	4000b7b4 <_Balloc>
4000b8fc:	e5982010 	ldr	r2, [r8, #16]
4000b900:	e2822002 	add	r2, r2, #2
4000b904:	e288100c 	add	r1, r8, #12
4000b908:	e1a04000 	mov	r4, r0
4000b90c:	e1a02102 	lsl	r2, r2, #2
4000b910:	e280000c 	add	r0, r0, #12
4000b914:	ebffef09 	bl	40007540 <memcpy>
4000b918:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000b91c:	e5981004 	ldr	r1, [r8, #4]
4000b920:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000b924:	e59d3004 	ldr	r3, [sp, #4]
4000b928:	e5880000 	str	r0, [r8]
4000b92c:	e7828101 	str	r8, [r2, r1, lsl #2]
4000b930:	e1a08004 	mov	r8, r4
4000b934:	eaffffe3 	b	4000b8c8 <__multadd+0x6c>

4000b938 <__s2b>:
4000b938:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000b93c:	e1a08003 	mov	r8, r3
4000b940:	e59f30d4 	ldr	r3, [pc, #212]	; 4000ba1c <__s2b+0xe4>
4000b944:	e288c008 	add	ip, r8, #8
4000b948:	e0c3e39c 	smull	lr, r3, ip, r3
4000b94c:	e1a0cfcc 	asr	ip, ip, #31
4000b950:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000b954:	e3530001 	cmp	r3, #1
4000b958:	e1a05000 	mov	r5, r0
4000b95c:	e1a04001 	mov	r4, r1
4000b960:	e1a07002 	mov	r7, r2
4000b964:	e59d6020 	ldr	r6, [sp, #32]
4000b968:	da000029 	ble	4000ba14 <__s2b+0xdc>
4000b96c:	e3a0c001 	mov	ip, #1
4000b970:	e3a01000 	mov	r1, #0
4000b974:	e1a0c08c 	lsl	ip, ip, #1
4000b978:	e153000c 	cmp	r3, ip
4000b97c:	e2811001 	add	r1, r1, #1
4000b980:	cafffffb 	bgt	4000b974 <__s2b+0x3c>
4000b984:	e1a00005 	mov	r0, r5
4000b988:	ebffff89 	bl	4000b7b4 <_Balloc>
4000b98c:	e3570009 	cmp	r7, #9
4000b990:	e3a03001 	mov	r3, #1
4000b994:	e5806014 	str	r6, [r0, #20]
4000b998:	e5803010 	str	r3, [r0, #16]
4000b99c:	d284400a 	addle	r4, r4, #10
4000b9a0:	d3a07009 	movle	r7, #9
4000b9a4:	da00000c 	ble	4000b9dc <__s2b+0xa4>
4000b9a8:	e2849009 	add	r9, r4, #9
4000b9ac:	e1a06009 	mov	r6, r9
4000b9b0:	e0844007 	add	r4, r4, r7
4000b9b4:	e4d63001 	ldrb	r3, [r6], #1
4000b9b8:	e1a01000 	mov	r1, r0
4000b9bc:	e2433030 	sub	r3, r3, #48	; 0x30
4000b9c0:	e1a00005 	mov	r0, r5
4000b9c4:	e3a0200a 	mov	r2, #10
4000b9c8:	ebffffa3 	bl	4000b85c <__multadd>
4000b9cc:	e1560004 	cmp	r6, r4
4000b9d0:	1afffff7 	bne	4000b9b4 <__s2b+0x7c>
4000b9d4:	e0894007 	add	r4, r9, r7
4000b9d8:	e2444008 	sub	r4, r4, #8
4000b9dc:	e1580007 	cmp	r8, r7
4000b9e0:	da000009 	ble	4000ba0c <__s2b+0xd4>
4000b9e4:	e0677008 	rsb	r7, r7, r8
4000b9e8:	e0847007 	add	r7, r4, r7
4000b9ec:	e4d43001 	ldrb	r3, [r4], #1
4000b9f0:	e1a01000 	mov	r1, r0
4000b9f4:	e2433030 	sub	r3, r3, #48	; 0x30
4000b9f8:	e1a00005 	mov	r0, r5
4000b9fc:	e3a0200a 	mov	r2, #10
4000ba00:	ebffff95 	bl	4000b85c <__multadd>
4000ba04:	e1540007 	cmp	r4, r7
4000ba08:	1afffff7 	bne	4000b9ec <__s2b+0xb4>
4000ba0c:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000ba10:	e12fff1e 	bx	lr
4000ba14:	e3a01000 	mov	r1, #0
4000ba18:	eaffffd9 	b	4000b984 <__s2b+0x4c>
4000ba1c:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000ba20 <__hi0bits>:
4000ba20:	e1b03820 	lsrs	r3, r0, #16
4000ba24:	01a00800 	lsleq	r0, r0, #16
4000ba28:	03a03010 	moveq	r3, #16
4000ba2c:	13a03000 	movne	r3, #0
4000ba30:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000ba34:	01a00400 	lsleq	r0, r0, #8
4000ba38:	02833008 	addeq	r3, r3, #8
4000ba3c:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000ba40:	01a00200 	lsleq	r0, r0, #4
4000ba44:	02833004 	addeq	r3, r3, #4
4000ba48:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000ba4c:	01a00100 	lsleq	r0, r0, #2
4000ba50:	02833002 	addeq	r3, r3, #2
4000ba54:	e3500000 	cmp	r0, #0
4000ba58:	ba000005 	blt	4000ba74 <__hi0bits+0x54>
4000ba5c:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000ba60:	1a000001 	bne	4000ba6c <__hi0bits+0x4c>
4000ba64:	e3a00020 	mov	r0, #32
4000ba68:	e12fff1e 	bx	lr
4000ba6c:	e2830001 	add	r0, r3, #1
4000ba70:	e12fff1e 	bx	lr
4000ba74:	e1a00003 	mov	r0, r3
4000ba78:	e12fff1e 	bx	lr

4000ba7c <__lo0bits>:
4000ba7c:	e5903000 	ldr	r3, [r0]
4000ba80:	e2132007 	ands	r2, r3, #7
4000ba84:	0a000009 	beq	4000bab0 <__lo0bits+0x34>
4000ba88:	e3130001 	tst	r3, #1
4000ba8c:	1a00001d 	bne	4000bb08 <__lo0bits+0x8c>
4000ba90:	e3130002 	tst	r3, #2
4000ba94:	11a030a3 	lsrne	r3, r3, #1
4000ba98:	01a03123 	lsreq	r3, r3, #2
4000ba9c:	15803000 	strne	r3, [r0]
4000baa0:	05803000 	streq	r3, [r0]
4000baa4:	13a00001 	movne	r0, #1
4000baa8:	03a00002 	moveq	r0, #2
4000baac:	e12fff1e 	bx	lr
4000bab0:	e1b01803 	lsls	r1, r3, #16
4000bab4:	01a03823 	lsreq	r3, r3, #16
4000bab8:	03a02010 	moveq	r2, #16
4000babc:	e31300ff 	tst	r3, #255	; 0xff
4000bac0:	01a03423 	lsreq	r3, r3, #8
4000bac4:	02822008 	addeq	r2, r2, #8
4000bac8:	e313000f 	tst	r3, #15
4000bacc:	01a03223 	lsreq	r3, r3, #4
4000bad0:	02822004 	addeq	r2, r2, #4
4000bad4:	e3130003 	tst	r3, #3
4000bad8:	01a03123 	lsreq	r3, r3, #2
4000badc:	02822002 	addeq	r2, r2, #2
4000bae0:	e3130001 	tst	r3, #1
4000bae4:	1a000004 	bne	4000bafc <__lo0bits+0x80>
4000bae8:	e1b030a3 	lsrs	r3, r3, #1
4000baec:	1a000001 	bne	4000baf8 <__lo0bits+0x7c>
4000baf0:	e3a00020 	mov	r0, #32
4000baf4:	e12fff1e 	bx	lr
4000baf8:	e2822001 	add	r2, r2, #1
4000bafc:	e5803000 	str	r3, [r0]
4000bb00:	e1a00002 	mov	r0, r2
4000bb04:	e12fff1e 	bx	lr
4000bb08:	e3a00000 	mov	r0, #0
4000bb0c:	e12fff1e 	bx	lr

4000bb10 <__i2b>:
4000bb10:	e92d4010 	push	{r4, lr}
4000bb14:	e1a04001 	mov	r4, r1
4000bb18:	e3a01001 	mov	r1, #1
4000bb1c:	ebffff24 	bl	4000b7b4 <_Balloc>
4000bb20:	e3a02001 	mov	r2, #1
4000bb24:	e5804014 	str	r4, [r0, #20]
4000bb28:	e5802010 	str	r2, [r0, #16]
4000bb2c:	e8bd4010 	pop	{r4, lr}
4000bb30:	e12fff1e 	bx	lr

4000bb34 <__multiply>:
4000bb34:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bb38:	e5919010 	ldr	r9, [r1, #16]
4000bb3c:	e592a010 	ldr	sl, [r2, #16]
4000bb40:	e159000a 	cmp	r9, sl
4000bb44:	e24dd014 	sub	sp, sp, #20
4000bb48:	e1a08001 	mov	r8, r1
4000bb4c:	e1a06002 	mov	r6, r2
4000bb50:	aa000004 	bge	4000bb68 <__multiply+0x34>
4000bb54:	e1a02009 	mov	r2, r9
4000bb58:	e1a08006 	mov	r8, r6
4000bb5c:	e1a0900a 	mov	r9, sl
4000bb60:	e1a06001 	mov	r6, r1
4000bb64:	e1a0a002 	mov	sl, r2
4000bb68:	e5983008 	ldr	r3, [r8, #8]
4000bb6c:	e089500a 	add	r5, r9, sl
4000bb70:	e5981004 	ldr	r1, [r8, #4]
4000bb74:	e1550003 	cmp	r5, r3
4000bb78:	c2811001 	addgt	r1, r1, #1
4000bb7c:	ebffff0c 	bl	4000b7b4 <_Balloc>
4000bb80:	e2804014 	add	r4, r0, #20
4000bb84:	e0847105 	add	r7, r4, r5, lsl #2
4000bb88:	e1540007 	cmp	r4, r7
4000bb8c:	e58d0004 	str	r0, [sp, #4]
4000bb90:	31a03004 	movcc	r3, r4
4000bb94:	33a00000 	movcc	r0, #0
4000bb98:	2a000002 	bcs	4000bba8 <__multiply+0x74>
4000bb9c:	e4830004 	str	r0, [r3], #4
4000bba0:	e1570003 	cmp	r7, r3
4000bba4:	8afffffc 	bhi	4000bb9c <__multiply+0x68>
4000bba8:	e2866014 	add	r6, r6, #20
4000bbac:	e086a10a 	add	sl, r6, sl, lsl #2
4000bbb0:	e156000a 	cmp	r6, sl
4000bbb4:	e2888014 	add	r8, r8, #20
4000bbb8:	358d7008 	strcc	r7, [sp, #8]
4000bbbc:	358d500c 	strcc	r5, [sp, #12]
4000bbc0:	e088c109 	add	ip, r8, r9, lsl #2
4000bbc4:	31a0700a 	movcc	r7, sl
4000bbc8:	31a05008 	movcc	r5, r8
4000bbcc:	2a000040 	bcs	4000bcd4 <__multiply+0x1a0>
4000bbd0:	e4968004 	ldr	r8, [r6], #4
4000bbd4:	e1a09808 	lsl	r9, r8, #16
4000bbd8:	e1b09829 	lsrs	r9, r9, #16
4000bbdc:	0a00001b 	beq	4000bc50 <__multiply+0x11c>
4000bbe0:	e3a08000 	mov	r8, #0
4000bbe4:	e1a02005 	mov	r2, r5
4000bbe8:	e1a03004 	mov	r3, r4
4000bbec:	e1a0a008 	mov	sl, r8
4000bbf0:	ea000000 	b	4000bbf8 <__multiply+0xc4>
4000bbf4:	e1a03001 	mov	r3, r1
4000bbf8:	e4920004 	ldr	r0, [r2], #4
4000bbfc:	e5931000 	ldr	r1, [r3]
4000bc00:	e1a0b800 	lsl	fp, r0, #16
4000bc04:	e1a08801 	lsl	r8, r1, #16
4000bc08:	e1a0b82b 	lsr	fp, fp, #16
4000bc0c:	e1a08828 	lsr	r8, r8, #16
4000bc10:	e0288b99 	mla	r8, r9, fp, r8
4000bc14:	e1a00820 	lsr	r0, r0, #16
4000bc18:	e1a01821 	lsr	r1, r1, #16
4000bc1c:	e0211099 	mla	r1, r9, r0, r1
4000bc20:	e088800a 	add	r8, r8, sl
4000bc24:	e1a00808 	lsl	r0, r8, #16
4000bc28:	e1a00820 	lsr	r0, r0, #16
4000bc2c:	e0818828 	add	r8, r1, r8, lsr #16
4000bc30:	e1800808 	orr	r0, r0, r8, lsl #16
4000bc34:	e1a01003 	mov	r1, r3
4000bc38:	e15c0002 	cmp	ip, r2
4000bc3c:	e1a0a828 	lsr	sl, r8, #16
4000bc40:	e4810004 	str	r0, [r1], #4
4000bc44:	8affffea 	bhi	4000bbf4 <__multiply+0xc0>
4000bc48:	e583a004 	str	sl, [r3, #4]
4000bc4c:	e5168004 	ldr	r8, [r6, #-4]
4000bc50:	e1b08828 	lsrs	r8, r8, #16
4000bc54:	0a000019 	beq	4000bcc0 <__multiply+0x18c>
4000bc58:	e5949000 	ldr	r9, [r4]
4000bc5c:	e3a0a000 	mov	sl, #0
4000bc60:	e1a02004 	mov	r2, r4
4000bc64:	e1a00009 	mov	r0, r9
4000bc68:	e1a03005 	mov	r3, r5
4000bc6c:	e1a0100a 	mov	r1, sl
4000bc70:	e1d3a0b0 	ldrh	sl, [r3]
4000bc74:	e1a00820 	lsr	r0, r0, #16
4000bc78:	e02a0a98 	mla	sl, r8, sl, r0
4000bc7c:	e1a09809 	lsl	r9, r9, #16
4000bc80:	e08aa001 	add	sl, sl, r1
4000bc84:	e1a09829 	lsr	r9, r9, #16
4000bc88:	e189980a 	orr	r9, r9, sl, lsl #16
4000bc8c:	e5829000 	str	r9, [r2]
4000bc90:	e1a0b002 	mov	fp, r2
4000bc94:	e5b20004 	ldr	r0, [r2, #4]!
4000bc98:	e4939004 	ldr	r9, [r3], #4
4000bc9c:	e1a01800 	lsl	r1, r0, #16
4000bca0:	e1a01821 	lsr	r1, r1, #16
4000bca4:	e1a09829 	lsr	r9, r9, #16
4000bca8:	e0291998 	mla	r9, r8, r9, r1
4000bcac:	e15c0003 	cmp	ip, r3
4000bcb0:	e089982a 	add	r9, r9, sl, lsr #16
4000bcb4:	e1a01829 	lsr	r1, r9, #16
4000bcb8:	8affffec 	bhi	4000bc70 <__multiply+0x13c>
4000bcbc:	e58b9004 	str	r9, [fp, #4]
4000bcc0:	e1570006 	cmp	r7, r6
4000bcc4:	e2844004 	add	r4, r4, #4
4000bcc8:	8affffc0 	bhi	4000bbd0 <__multiply+0x9c>
4000bccc:	e59d7008 	ldr	r7, [sp, #8]
4000bcd0:	e59d500c 	ldr	r5, [sp, #12]
4000bcd4:	e3550000 	cmp	r5, #0
4000bcd8:	da000009 	ble	4000bd04 <__multiply+0x1d0>
4000bcdc:	e5173004 	ldr	r3, [r7, #-4]
4000bce0:	e3530000 	cmp	r3, #0
4000bce4:	e2477004 	sub	r7, r7, #4
4000bce8:	0a000003 	beq	4000bcfc <__multiply+0x1c8>
4000bcec:	ea000004 	b	4000bd04 <__multiply+0x1d0>
4000bcf0:	e5373004 	ldr	r3, [r7, #-4]!
4000bcf4:	e3530000 	cmp	r3, #0
4000bcf8:	1a000001 	bne	4000bd04 <__multiply+0x1d0>
4000bcfc:	e2555001 	subs	r5, r5, #1
4000bd00:	1afffffa 	bne	4000bcf0 <__multiply+0x1bc>
4000bd04:	e59d3004 	ldr	r3, [sp, #4]
4000bd08:	e1a00003 	mov	r0, r3
4000bd0c:	e5835010 	str	r5, [r3, #16]
4000bd10:	e28dd014 	add	sp, sp, #20
4000bd14:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bd18:	e12fff1e 	bx	lr

4000bd1c <__pow5mult>:
4000bd1c:	e2123003 	ands	r3, r2, #3
4000bd20:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000bd24:	e1a04002 	mov	r4, r2
4000bd28:	e1a07000 	mov	r7, r0
4000bd2c:	e1a06001 	mov	r6, r1
4000bd30:	1a000025 	bne	4000bdcc <__pow5mult+0xb0>
4000bd34:	e1b04144 	asrs	r4, r4, #2
4000bd38:	0a000019 	beq	4000bda4 <__pow5mult+0x88>
4000bd3c:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000bd40:	e3550000 	cmp	r5, #0
4000bd44:	0a000027 	beq	4000bde8 <__pow5mult+0xcc>
4000bd48:	e3a08000 	mov	r8, #0
4000bd4c:	ea000005 	b	4000bd68 <__pow5mult+0x4c>
4000bd50:	e1b040c4 	asrs	r4, r4, #1
4000bd54:	0a000012 	beq	4000bda4 <__pow5mult+0x88>
4000bd58:	e5950000 	ldr	r0, [r5]
4000bd5c:	e3500000 	cmp	r0, #0
4000bd60:	0a000012 	beq	4000bdb0 <__pow5mult+0x94>
4000bd64:	e1a05000 	mov	r5, r0
4000bd68:	e3140001 	tst	r4, #1
4000bd6c:	0afffff7 	beq	4000bd50 <__pow5mult+0x34>
4000bd70:	e1a01006 	mov	r1, r6
4000bd74:	e1a02005 	mov	r2, r5
4000bd78:	e1a00007 	mov	r0, r7
4000bd7c:	ebffff6c 	bl	4000bb34 <__multiply>
4000bd80:	e3560000 	cmp	r6, #0
4000bd84:	15962004 	ldrne	r2, [r6, #4]
4000bd88:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000bd8c:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000bd90:	15861000 	strne	r1, [r6]
4000bd94:	17836102 	strne	r6, [r3, r2, lsl #2]
4000bd98:	e1b040c4 	asrs	r4, r4, #1
4000bd9c:	e1a06000 	mov	r6, r0
4000bda0:	1affffec 	bne	4000bd58 <__pow5mult+0x3c>
4000bda4:	e1a00006 	mov	r0, r6
4000bda8:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000bdac:	e12fff1e 	bx	lr
4000bdb0:	e1a00007 	mov	r0, r7
4000bdb4:	e1a01005 	mov	r1, r5
4000bdb8:	e1a02005 	mov	r2, r5
4000bdbc:	ebffff5c 	bl	4000bb34 <__multiply>
4000bdc0:	e5850000 	str	r0, [r5]
4000bdc4:	e5808000 	str	r8, [r0]
4000bdc8:	eaffffe5 	b	4000bd64 <__pow5mult+0x48>
4000bdcc:	e59f2044 	ldr	r2, [pc, #68]	; 4000be18 <__pow5mult+0xfc>
4000bdd0:	e2433001 	sub	r3, r3, #1
4000bdd4:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000bdd8:	e3a03000 	mov	r3, #0
4000bddc:	ebfffe9e 	bl	4000b85c <__multadd>
4000bde0:	e1a06000 	mov	r6, r0
4000bde4:	eaffffd2 	b	4000bd34 <__pow5mult+0x18>
4000bde8:	e3a01001 	mov	r1, #1
4000bdec:	e1a00007 	mov	r0, r7
4000bdf0:	ebfffe6f 	bl	4000b7b4 <_Balloc>
4000bdf4:	e59f1020 	ldr	r1, [pc, #32]	; 4000be1c <__pow5mult+0x100>
4000bdf8:	e3a02001 	mov	r2, #1
4000bdfc:	e3a03000 	mov	r3, #0
4000be00:	e5801014 	str	r1, [r0, #20]
4000be04:	e5802010 	str	r2, [r0, #16]
4000be08:	e1a05000 	mov	r5, r0
4000be0c:	e5870048 	str	r0, [r7, #72]	; 0x48
4000be10:	e5803000 	str	r3, [r0]
4000be14:	eaffffcb 	b	4000bd48 <__pow5mult+0x2c>
4000be18:	40017bd0 	ldrdmi	r7, [r1], -r0
4000be1c:	00000271 	andeq	r0, r0, r1, ror r2

4000be20 <__lshift>:
4000be20:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000be24:	e5918010 	ldr	r8, [r1, #16]
4000be28:	e1a092c2 	asr	r9, r2, #5
4000be2c:	e5913008 	ldr	r3, [r1, #8]
4000be30:	e0898008 	add	r8, r9, r8
4000be34:	e2885001 	add	r5, r8, #1
4000be38:	e1550003 	cmp	r5, r3
4000be3c:	e1a06001 	mov	r6, r1
4000be40:	e1a0a002 	mov	sl, r2
4000be44:	e1a07000 	mov	r7, r0
4000be48:	e5911004 	ldr	r1, [r1, #4]
4000be4c:	da000003 	ble	4000be60 <__lshift+0x40>
4000be50:	e1a03083 	lsl	r3, r3, #1
4000be54:	e1550003 	cmp	r5, r3
4000be58:	e2811001 	add	r1, r1, #1
4000be5c:	cafffffb 	bgt	4000be50 <__lshift+0x30>
4000be60:	e1a00007 	mov	r0, r7
4000be64:	ebfffe52 	bl	4000b7b4 <_Balloc>
4000be68:	e3590000 	cmp	r9, #0
4000be6c:	e280c014 	add	ip, r0, #20
4000be70:	da000007 	ble	4000be94 <__lshift+0x74>
4000be74:	e3a03000 	mov	r3, #0
4000be78:	e1a02003 	mov	r2, r3
4000be7c:	e1a0400c 	mov	r4, ip
4000be80:	e2833001 	add	r3, r3, #1
4000be84:	e1530009 	cmp	r3, r9
4000be88:	e4842004 	str	r2, [r4], #4
4000be8c:	1afffffb 	bne	4000be80 <__lshift+0x60>
4000be90:	e08cc103 	add	ip, ip, r3, lsl #2
4000be94:	e5961010 	ldr	r1, [r6, #16]
4000be98:	e2863014 	add	r3, r6, #20
4000be9c:	e21aa01f 	ands	sl, sl, #31
4000bea0:	e0831101 	add	r1, r3, r1, lsl #2
4000bea4:	0a000017 	beq	4000bf08 <__lshift+0xe8>
4000bea8:	e26a9020 	rsb	r9, sl, #32
4000beac:	e3a02000 	mov	r2, #0
4000beb0:	ea000000 	b	4000beb8 <__lshift+0x98>
4000beb4:	e1a0c004 	mov	ip, r4
4000beb8:	e5934000 	ldr	r4, [r3]
4000bebc:	e1822a14 	orr	r2, r2, r4, lsl sl
4000bec0:	e1a0400c 	mov	r4, ip
4000bec4:	e4842004 	str	r2, [r4], #4
4000bec8:	e4932004 	ldr	r2, [r3], #4
4000becc:	e1530001 	cmp	r3, r1
4000bed0:	e1a02932 	lsr	r2, r2, r9
4000bed4:	3afffff6 	bcc	4000beb4 <__lshift+0x94>
4000bed8:	e3520000 	cmp	r2, #0
4000bedc:	e58c2004 	str	r2, [ip, #4]
4000bee0:	12885002 	addne	r5, r8, #2
4000bee4:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000bee8:	e5962004 	ldr	r2, [r6, #4]
4000beec:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000bef0:	e2455001 	sub	r5, r5, #1
4000bef4:	e5805010 	str	r5, [r0, #16]
4000bef8:	e5861000 	str	r1, [r6]
4000befc:	e7836102 	str	r6, [r3, r2, lsl #2]
4000bf00:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000bf04:	e12fff1e 	bx	lr
4000bf08:	e4932004 	ldr	r2, [r3], #4
4000bf0c:	e1510003 	cmp	r1, r3
4000bf10:	e48c2004 	str	r2, [ip], #4
4000bf14:	9afffff2 	bls	4000bee4 <__lshift+0xc4>
4000bf18:	e4932004 	ldr	r2, [r3], #4
4000bf1c:	e1510003 	cmp	r1, r3
4000bf20:	e48c2004 	str	r2, [ip], #4
4000bf24:	8afffff7 	bhi	4000bf08 <__lshift+0xe8>
4000bf28:	eaffffed 	b	4000bee4 <__lshift+0xc4>

4000bf2c <__mcmp>:
4000bf2c:	e5902010 	ldr	r2, [r0, #16]
4000bf30:	e5913010 	ldr	r3, [r1, #16]
4000bf34:	e0522003 	subs	r2, r2, r3
4000bf38:	1a00000f 	bne	4000bf7c <__mcmp+0x50>
4000bf3c:	e1a03103 	lsl	r3, r3, #2
4000bf40:	e2800014 	add	r0, r0, #20
4000bf44:	e2811014 	add	r1, r1, #20
4000bf48:	e0811003 	add	r1, r1, r3
4000bf4c:	e0803003 	add	r3, r0, r3
4000bf50:	ea000001 	b	4000bf5c <__mcmp+0x30>
4000bf54:	e1500003 	cmp	r0, r3
4000bf58:	2a000009 	bcs	4000bf84 <__mcmp+0x58>
4000bf5c:	e5332004 	ldr	r2, [r3, #-4]!
4000bf60:	e531c004 	ldr	ip, [r1, #-4]!
4000bf64:	e152000c 	cmp	r2, ip
4000bf68:	0afffff9 	beq	4000bf54 <__mcmp+0x28>
4000bf6c:	e15c0002 	cmp	ip, r2
4000bf70:	93a00001 	movls	r0, #1
4000bf74:	83e00000 	mvnhi	r0, #0
4000bf78:	e12fff1e 	bx	lr
4000bf7c:	e1a00002 	mov	r0, r2
4000bf80:	e12fff1e 	bx	lr
4000bf84:	e3a00000 	mov	r0, #0
4000bf88:	e12fff1e 	bx	lr

4000bf8c <__mdiff>:
4000bf8c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000bf90:	e1a05001 	mov	r5, r1
4000bf94:	e1a06000 	mov	r6, r0
4000bf98:	e1a01002 	mov	r1, r2
4000bf9c:	e1a00005 	mov	r0, r5
4000bfa0:	e1a04002 	mov	r4, r2
4000bfa4:	ebffffe0 	bl	4000bf2c <__mcmp>
4000bfa8:	e2507000 	subs	r7, r0, #0
4000bfac:	0a00003f 	beq	4000c0b0 <__mdiff+0x124>
4000bfb0:	b1a03005 	movlt	r3, r5
4000bfb4:	b1a05004 	movlt	r5, r4
4000bfb8:	e1a00006 	mov	r0, r6
4000bfbc:	e5951004 	ldr	r1, [r5, #4]
4000bfc0:	b1a04003 	movlt	r4, r3
4000bfc4:	a3a08000 	movge	r8, #0
4000bfc8:	b3a08001 	movlt	r8, #1
4000bfcc:	ebfffdf8 	bl	4000b7b4 <_Balloc>
4000bfd0:	e5949010 	ldr	r9, [r4, #16]
4000bfd4:	e5957010 	ldr	r7, [r5, #16]
4000bfd8:	e285c014 	add	ip, r5, #20
4000bfdc:	e2844014 	add	r4, r4, #20
4000bfe0:	e580800c 	str	r8, [r0, #12]
4000bfe4:	e2803014 	add	r3, r0, #20
4000bfe8:	e08c8107 	add	r8, ip, r7, lsl #2
4000bfec:	e0849109 	add	r9, r4, r9, lsl #2
4000bff0:	e3a02000 	mov	r2, #0
4000bff4:	e49c5004 	ldr	r5, [ip], #4
4000bff8:	e4946004 	ldr	r6, [r4], #4
4000bffc:	e1a01805 	lsl	r1, r5, #16
4000c000:	e0822821 	add	r2, r2, r1, lsr #16
4000c004:	e1a0a806 	lsl	sl, r6, #16
4000c008:	e042182a 	sub	r1, r2, sl, lsr #16
4000c00c:	e1a02826 	lsr	r2, r6, #16
4000c010:	e0622825 	rsb	r2, r2, r5, lsr #16
4000c014:	e1a05801 	lsl	r5, r1, #16
4000c018:	e0822841 	add	r2, r2, r1, asr #16
4000c01c:	e1a05825 	lsr	r5, r5, #16
4000c020:	e1855802 	orr	r5, r5, r2, lsl #16
4000c024:	e1590004 	cmp	r9, r4
4000c028:	e4835004 	str	r5, [r3], #4
4000c02c:	e1a02842 	asr	r2, r2, #16
4000c030:	e1a0100c 	mov	r1, ip
4000c034:	8affffee 	bhi	4000bff4 <__mdiff+0x68>
4000c038:	e158000c 	cmp	r8, ip
4000c03c:	e1a06003 	mov	r6, r3
4000c040:	9a000010 	bls	4000c088 <__mdiff+0xfc>
4000c044:	e4914004 	ldr	r4, [r1], #4
4000c048:	e1a05804 	lsl	r5, r4, #16
4000c04c:	e0822825 	add	r2, r2, r5, lsr #16
4000c050:	e1a05802 	lsl	r5, r2, #16
4000c054:	e1a04824 	lsr	r4, r4, #16
4000c058:	e0842842 	add	r2, r4, r2, asr #16
4000c05c:	e1a05825 	lsr	r5, r5, #16
4000c060:	e1855802 	orr	r5, r5, r2, lsl #16
4000c064:	e1580001 	cmp	r8, r1
4000c068:	e4835004 	str	r5, [r3], #4
4000c06c:	e1a02842 	asr	r2, r2, #16
4000c070:	8afffff3 	bhi	4000c044 <__mdiff+0xb8>
4000c074:	e1e0300c 	mvn	r3, ip
4000c078:	e0833008 	add	r3, r3, r8
4000c07c:	e3c33003 	bic	r3, r3, #3
4000c080:	e2833004 	add	r3, r3, #4
4000c084:	e0863003 	add	r3, r6, r3
4000c088:	e3550000 	cmp	r5, #0
4000c08c:	e2433004 	sub	r3, r3, #4
4000c090:	1a000003 	bne	4000c0a4 <__mdiff+0x118>
4000c094:	e5332004 	ldr	r2, [r3, #-4]!
4000c098:	e3520000 	cmp	r2, #0
4000c09c:	e2477001 	sub	r7, r7, #1
4000c0a0:	0afffffb 	beq	4000c094 <__mdiff+0x108>
4000c0a4:	e5807010 	str	r7, [r0, #16]
4000c0a8:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000c0ac:	e12fff1e 	bx	lr
4000c0b0:	e1a00006 	mov	r0, r6
4000c0b4:	e1a01007 	mov	r1, r7
4000c0b8:	ebfffdbd 	bl	4000b7b4 <_Balloc>
4000c0bc:	e3a03001 	mov	r3, #1
4000c0c0:	e5807014 	str	r7, [r0, #20]
4000c0c4:	e5803010 	str	r3, [r0, #16]
4000c0c8:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000c0cc:	e12fff1e 	bx	lr

4000c0d0 <__ulp>:
4000c0d0:	e59f3058 	ldr	r3, [pc, #88]	; 4000c130 <__ulp+0x60>
4000c0d4:	e0013003 	and	r3, r1, r3
4000c0d8:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000c0dc:	e3530000 	cmp	r3, #0
4000c0e0:	da000002 	ble	4000c0f0 <__ulp+0x20>
4000c0e4:	e1a01003 	mov	r1, r3
4000c0e8:	e3a00000 	mov	r0, #0
4000c0ec:	e12fff1e 	bx	lr
4000c0f0:	e2633000 	rsb	r3, r3, #0
4000c0f4:	e1a03a43 	asr	r3, r3, #20
4000c0f8:	e3530013 	cmp	r3, #19
4000c0fc:	da000007 	ble	4000c120 <__ulp+0x50>
4000c100:	e3530032 	cmp	r3, #50	; 0x32
4000c104:	d2633033 	rsble	r3, r3, #51	; 0x33
4000c108:	d3a02001 	movle	r2, #1
4000c10c:	d1a03312 	lslle	r3, r2, r3
4000c110:	c3a03001 	movgt	r3, #1
4000c114:	e3a01000 	mov	r1, #0
4000c118:	e1a00003 	mov	r0, r3
4000c11c:	e12fff1e 	bx	lr
4000c120:	e3a02702 	mov	r2, #524288	; 0x80000
4000c124:	e1a01352 	asr	r1, r2, r3
4000c128:	e3a00000 	mov	r0, #0
4000c12c:	e12fff1e 	bx	lr
4000c130:	7ff00000 	svcvc	0x00f00000	; IMB

4000c134 <__b2d>:
4000c134:	e590c010 	ldr	ip, [r0, #16]
4000c138:	e2802014 	add	r2, r0, #20
4000c13c:	e082c10c 	add	ip, r2, ip, lsl #2
4000c140:	e92d4038 	push	{r3, r4, r5, lr}
4000c144:	e51c4004 	ldr	r4, [ip, #-4]
4000c148:	e1a00004 	mov	r0, r4
4000c14c:	ebfffe33 	bl	4000ba20 <__hi0bits>
4000c150:	e2603020 	rsb	r3, r0, #32
4000c154:	e350000a 	cmp	r0, #10
4000c158:	e5813000 	str	r3, [r1]
4000c15c:	e24c1004 	sub	r1, ip, #4
4000c160:	ca00000d 	bgt	4000c19c <__b2d+0x68>
4000c164:	e260500b 	rsb	r5, r0, #11
4000c168:	e1a03534 	lsr	r3, r4, r5
4000c16c:	e1520001 	cmp	r2, r1
4000c170:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000c174:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000c178:	351c1008 	ldrcc	r1, [ip, #-8]
4000c17c:	31a05531 	lsrcc	r5, r1, r5
4000c180:	23a05000 	movcs	r5, #0
4000c184:	e2800015 	add	r0, r0, #21
4000c188:	e1852014 	orr	r2, r5, r4, lsl r0
4000c18c:	e1a01003 	mov	r1, r3
4000c190:	e1a00002 	mov	r0, r2
4000c194:	e8bd4038 	pop	{r3, r4, r5, lr}
4000c198:	e12fff1e 	bx	lr
4000c19c:	e1520001 	cmp	r2, r1
4000c1a0:	324c1008 	subcc	r1, ip, #8
4000c1a4:	23a0c000 	movcs	ip, #0
4000c1a8:	351cc008 	ldrcc	ip, [ip, #-8]
4000c1ac:	e250500b 	subs	r5, r0, #11
4000c1b0:	0a00000d 	beq	4000c1ec <__b2d+0xb8>
4000c1b4:	e1a04514 	lsl	r4, r4, r5
4000c1b8:	e1510002 	cmp	r1, r2
4000c1bc:	85111004 	ldrhi	r1, [r1, #-4]
4000c1c0:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000c1c4:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000c1c8:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000c1cc:	e184303c 	orr	r3, r4, ip, lsr r0
4000c1d0:	81a00031 	lsrhi	r0, r1, r0
4000c1d4:	93a00000 	movls	r0, #0
4000c1d8:	e180251c 	orr	r2, r0, ip, lsl r5
4000c1dc:	e1a01003 	mov	r1, r3
4000c1e0:	e1a00002 	mov	r0, r2
4000c1e4:	e8bd4038 	pop	{r3, r4, r5, lr}
4000c1e8:	e12fff1e 	bx	lr
4000c1ec:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000c1f0:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000c1f4:	e1a0200c 	mov	r2, ip
4000c1f8:	e1a01003 	mov	r1, r3
4000c1fc:	e1a00002 	mov	r0, r2
4000c200:	e8bd4038 	pop	{r3, r4, r5, lr}
4000c204:	e12fff1e 	bx	lr

4000c208 <__d2b>:
4000c208:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000c20c:	e3a01001 	mov	r1, #1
4000c210:	e24dd008 	sub	sp, sp, #8
4000c214:	e1a05003 	mov	r5, r3
4000c218:	e1a04002 	mov	r4, r2
4000c21c:	e59d7020 	ldr	r7, [sp, #32]
4000c220:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000c224:	ebfffd62 	bl	4000b7b4 <_Balloc>
4000c228:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000c22c:	e1b08a23 	lsrs	r8, r3, #20
4000c230:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000c234:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000c238:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000c23c:	e3540000 	cmp	r4, #0
4000c240:	e1a0c000 	mov	ip, r0
4000c244:	e58d3004 	str	r3, [sp, #4]
4000c248:	0a00001e 	beq	4000c2c8 <__d2b+0xc0>
4000c24c:	e28d0008 	add	r0, sp, #8
4000c250:	e5204008 	str	r4, [r0, #-8]!
4000c254:	e1a0000d 	mov	r0, sp
4000c258:	ebfffe07 	bl	4000ba7c <__lo0bits>
4000c25c:	e89d000c 	ldm	sp, {r2, r3}
4000c260:	e3500000 	cmp	r0, #0
4000c264:	12601020 	rsbne	r1, r0, #32
4000c268:	11822113 	orrne	r2, r2, r3, lsl r1
4000c26c:	11a03033 	lsrne	r3, r3, r0
4000c270:	158c2014 	strne	r2, [ip, #20]
4000c274:	058c2014 	streq	r2, [ip, #20]
4000c278:	158d3004 	strne	r3, [sp, #4]
4000c27c:	e3530000 	cmp	r3, #0
4000c280:	03a02001 	moveq	r2, #1
4000c284:	13a02002 	movne	r2, #2
4000c288:	e3580000 	cmp	r8, #0
4000c28c:	e58c3018 	str	r3, [ip, #24]
4000c290:	e58c2010 	str	r2, [ip, #16]
4000c294:	1a000014 	bne	4000c2ec <__d2b+0xe4>
4000c298:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000c29c:	e08c3102 	add	r3, ip, r2, lsl #2
4000c2a0:	e2400002 	sub	r0, r0, #2
4000c2a4:	e5870000 	str	r0, [r7]
4000c2a8:	e5930010 	ldr	r0, [r3, #16]
4000c2ac:	ebfffddb 	bl	4000ba20 <__hi0bits>
4000c2b0:	e0600282 	rsb	r0, r0, r2, lsl #5
4000c2b4:	e5860000 	str	r0, [r6]
4000c2b8:	e1a0000c 	mov	r0, ip
4000c2bc:	e28dd008 	add	sp, sp, #8
4000c2c0:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000c2c4:	e12fff1e 	bx	lr
4000c2c8:	e28d0004 	add	r0, sp, #4
4000c2cc:	ebfffdea 	bl	4000ba7c <__lo0bits>
4000c2d0:	e59d3004 	ldr	r3, [sp, #4]
4000c2d4:	e3a02001 	mov	r2, #1
4000c2d8:	e3580000 	cmp	r8, #0
4000c2dc:	e58c3014 	str	r3, [ip, #20]
4000c2e0:	e58c2010 	str	r2, [ip, #16]
4000c2e4:	e2800020 	add	r0, r0, #32
4000c2e8:	0affffea 	beq	4000c298 <__d2b+0x90>
4000c2ec:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000c2f0:	e2488003 	sub	r8, r8, #3
4000c2f4:	e0888000 	add	r8, r8, r0
4000c2f8:	e2600035 	rsb	r0, r0, #53	; 0x35
4000c2fc:	e5878000 	str	r8, [r7]
4000c300:	e5860000 	str	r0, [r6]
4000c304:	e1a0000c 	mov	r0, ip
4000c308:	e28dd008 	add	sp, sp, #8
4000c30c:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000c310:	e12fff1e 	bx	lr

4000c314 <__ratio>:
4000c314:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000c318:	e24dd00c 	sub	sp, sp, #12
4000c31c:	e1a06001 	mov	r6, r1
4000c320:	e1a0100d 	mov	r1, sp
4000c324:	e1a07000 	mov	r7, r0
4000c328:	ebffff81 	bl	4000c134 <__b2d>
4000c32c:	e1a05001 	mov	r5, r1
4000c330:	e1a04000 	mov	r4, r0
4000c334:	e28d1004 	add	r1, sp, #4
4000c338:	e1a00006 	mov	r0, r6
4000c33c:	ebffff7c 	bl	4000c134 <__b2d>
4000c340:	e597e010 	ldr	lr, [r7, #16]
4000c344:	e1a03001 	mov	r3, r1
4000c348:	e1a02000 	mov	r2, r0
4000c34c:	e596c010 	ldr	ip, [r6, #16]
4000c350:	e89d0003 	ldm	sp, {r0, r1}
4000c354:	e06cc00e 	rsb	ip, ip, lr
4000c358:	e0611000 	rsb	r1, r1, r0
4000c35c:	e081c28c 	add	ip, r1, ip, lsl #5
4000c360:	e35c0000 	cmp	ip, #0
4000c364:	e1a01005 	mov	r1, r5
4000c368:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000c36c:	e1a07003 	mov	r7, r3
4000c370:	c1a04004 	movgt	r4, r4
4000c374:	c1a05001 	movgt	r5, r1
4000c378:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000c37c:	d1a02002 	movle	r2, r2
4000c380:	d1a03007 	movle	r3, r7
4000c384:	e1a00004 	mov	r0, r4
4000c388:	e1a01005 	mov	r1, r5
4000c38c:	eb00099a 	bl	4000e9fc <__aeabi_ddiv>
4000c390:	e28dd00c 	add	sp, sp, #12
4000c394:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000c398:	e12fff1e 	bx	lr

4000c39c <_mprec_log10>:
4000c39c:	e3500017 	cmp	r0, #23
4000c3a0:	e92d4010 	push	{r4, lr}
4000c3a4:	e1a04000 	mov	r4, r0
4000c3a8:	da000008 	ble	4000c3d0 <_mprec_log10+0x34>
4000c3ac:	e59f1034 	ldr	r1, [pc, #52]	; 4000c3e8 <_mprec_log10+0x4c>
4000c3b0:	e3a00000 	mov	r0, #0
4000c3b4:	e3a02000 	mov	r2, #0
4000c3b8:	e59f302c 	ldr	r3, [pc, #44]	; 4000c3ec <_mprec_log10+0x50>
4000c3bc:	eb0008ea 	bl	4000e76c <__aeabi_dmul>
4000c3c0:	e2544001 	subs	r4, r4, #1
4000c3c4:	1afffffa 	bne	4000c3b4 <_mprec_log10+0x18>
4000c3c8:	e8bd4010 	pop	{r4, lr}
4000c3cc:	e12fff1e 	bx	lr
4000c3d0:	e59f3018 	ldr	r3, [pc, #24]	; 4000c3f0 <_mprec_log10+0x54>
4000c3d4:	e0834180 	add	r4, r3, r0, lsl #3
4000c3d8:	e2841010 	add	r1, r4, #16
4000c3dc:	e8910003 	ldm	r1, {r0, r1}
4000c3e0:	e8bd4010 	pop	{r4, lr}
4000c3e4:	e12fff1e 	bx	lr
4000c3e8:	3ff00000 	svccc	0x00f00000	; IMB
4000c3ec:	40240000 	eormi	r0, r4, r0
4000c3f0:	40017bd0 	ldrdmi	r7, [r1], -r0

4000c3f4 <__copybits>:
4000c3f4:	e92d0030 	push	{r4, r5}
4000c3f8:	e5924010 	ldr	r4, [r2, #16]
4000c3fc:	e2823014 	add	r3, r2, #20
4000c400:	e2411001 	sub	r1, r1, #1
4000c404:	e1a052c1 	asr	r5, r1, #5
4000c408:	e0834104 	add	r4, r3, r4, lsl #2
4000c40c:	e2855001 	add	r5, r5, #1
4000c410:	e1530004 	cmp	r3, r4
4000c414:	e0805105 	add	r5, r0, r5, lsl #2
4000c418:	2a000009 	bcs	4000c444 <__copybits+0x50>
4000c41c:	e1a01000 	mov	r1, r0
4000c420:	e493c004 	ldr	ip, [r3], #4
4000c424:	e1540003 	cmp	r4, r3
4000c428:	e481c004 	str	ip, [r1], #4
4000c42c:	8afffffb 	bhi	4000c420 <__copybits+0x2c>
4000c430:	e0623004 	rsb	r3, r2, r4
4000c434:	e2433015 	sub	r3, r3, #21
4000c438:	e3c33003 	bic	r3, r3, #3
4000c43c:	e2833004 	add	r3, r3, #4
4000c440:	e0800003 	add	r0, r0, r3
4000c444:	e1550000 	cmp	r5, r0
4000c448:	9a000003 	bls	4000c45c <__copybits+0x68>
4000c44c:	e3a03000 	mov	r3, #0
4000c450:	e4803004 	str	r3, [r0], #4
4000c454:	e1550000 	cmp	r5, r0
4000c458:	8afffffc 	bhi	4000c450 <__copybits+0x5c>
4000c45c:	e8bd0030 	pop	{r4, r5}
4000c460:	e12fff1e 	bx	lr

4000c464 <__any_on>:
4000c464:	e5903010 	ldr	r3, [r0, #16]
4000c468:	e1a022c1 	asr	r2, r1, #5
4000c46c:	e1530002 	cmp	r3, r2
4000c470:	e2800014 	add	r0, r0, #20
4000c474:	b0803103 	addlt	r3, r0, r3, lsl #2
4000c478:	ba00000a 	blt	4000c4a8 <__any_on+0x44>
4000c47c:	da000008 	ble	4000c4a4 <__any_on+0x40>
4000c480:	e211101f 	ands	r1, r1, #31
4000c484:	0a000006 	beq	4000c4a4 <__any_on+0x40>
4000c488:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000c48c:	e1a0c133 	lsr	ip, r3, r1
4000c490:	e153011c 	cmp	r3, ip, lsl r1
4000c494:	e0803102 	add	r3, r0, r2, lsl #2
4000c498:	0a000002 	beq	4000c4a8 <__any_on+0x44>
4000c49c:	e3a00001 	mov	r0, #1
4000c4a0:	e12fff1e 	bx	lr
4000c4a4:	e0803102 	add	r3, r0, r2, lsl #2
4000c4a8:	e1500003 	cmp	r0, r3
4000c4ac:	2a000009 	bcs	4000c4d8 <__any_on+0x74>
4000c4b0:	e5132004 	ldr	r2, [r3, #-4]
4000c4b4:	e3520000 	cmp	r2, #0
4000c4b8:	e2433004 	sub	r3, r3, #4
4000c4bc:	0a000003 	beq	4000c4d0 <__any_on+0x6c>
4000c4c0:	eafffff5 	b	4000c49c <__any_on+0x38>
4000c4c4:	e5332004 	ldr	r2, [r3, #-4]!
4000c4c8:	e3520000 	cmp	r2, #0
4000c4cc:	1afffff2 	bne	4000c49c <__any_on+0x38>
4000c4d0:	e1500003 	cmp	r0, r3
4000c4d4:	3afffffa 	bcc	4000c4c4 <__any_on+0x60>
4000c4d8:	e3a00000 	mov	r0, #0
4000c4dc:	e12fff1e 	bx	lr

4000c4e0 <__fpclassifyd>:
4000c4e0:	e1903001 	orrs	r3, r0, r1
4000c4e4:	1a000001 	bne	4000c4f0 <__fpclassifyd+0x10>
4000c4e8:	e3a00002 	mov	r0, #2
4000c4ec:	e12fff1e 	bx	lr
4000c4f0:	e2703001 	rsbs	r3, r0, #1
4000c4f4:	33a03000 	movcc	r3, #0
4000c4f8:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000c4fc:	03500000 	cmpeq	r0, #0
4000c500:	0afffff8 	beq	4000c4e8 <__fpclassifyd+0x8>
4000c504:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000c508:	e59f1034 	ldr	r1, [pc, #52]	; 4000c544 <__fpclassifyd+0x64>
4000c50c:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000c510:	e1500001 	cmp	r0, r1
4000c514:	8a000001 	bhi	4000c520 <__fpclassifyd+0x40>
4000c518:	e3a00004 	mov	r0, #4
4000c51c:	e12fff1e 	bx	lr
4000c520:	e3520601 	cmp	r2, #1048576	; 0x100000
4000c524:	2a000001 	bcs	4000c530 <__fpclassifyd+0x50>
4000c528:	e3a00003 	mov	r0, #3
4000c52c:	e12fff1e 	bx	lr
4000c530:	e59f0010 	ldr	r0, [pc, #16]	; 4000c548 <__fpclassifyd+0x68>
4000c534:	e1520000 	cmp	r2, r0
4000c538:	13a00000 	movne	r0, #0
4000c53c:	02030001 	andeq	r0, r3, #1
4000c540:	e12fff1e 	bx	lr
4000c544:	7fdfffff 	svcvc	0x00dfffff
4000c548:	7ff00000 	svcvc	0x00f00000	; IMB

4000c54c <strcmp>:
4000c54c:	e0202001 	eor	r2, r0, r1
4000c550:	e3120003 	tst	r2, #3
4000c554:	1a000021 	bne	4000c5e0 <strcmp+0x94>
4000c558:	e2102003 	ands	r2, r0, #3
4000c55c:	e3c00003 	bic	r0, r0, #3
4000c560:	e3c11003 	bic	r1, r1, #3
4000c564:	e490c004 	ldr	ip, [r0], #4
4000c568:	04913004 	ldreq	r3, [r1], #4
4000c56c:	0a000006 	beq	4000c58c <strcmp+0x40>
4000c570:	e2222003 	eor	r2, r2, #3
4000c574:	e1a02182 	lsl	r2, r2, #3
4000c578:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000c57c:	e1a02233 	lsr	r2, r3, r2
4000c580:	e4913004 	ldr	r3, [r1], #4
4000c584:	e18cc002 	orr	ip, ip, r2
4000c588:	e1833002 	orr	r3, r3, r2
4000c58c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000c590:	e3a04001 	mov	r4, #1
4000c594:	e1844404 	orr	r4, r4, r4, lsl #8
4000c598:	e1844804 	orr	r4, r4, r4, lsl #16
4000c59c:	e04c2004 	sub	r2, ip, r4
4000c5a0:	e15c0003 	cmp	ip, r3
4000c5a4:	01c2200c 	biceq	r2, r2, ip
4000c5a8:	01120384 	tsteq	r2, r4, lsl #7
4000c5ac:	0490c004 	ldreq	ip, [r0], #4
4000c5b0:	04913004 	ldreq	r3, [r1], #4
4000c5b4:	0afffff8 	beq	4000c59c <strcmp+0x50>
4000c5b8:	e1a00c0c 	lsl	r0, ip, #24
4000c5bc:	e1a0c42c 	lsr	ip, ip, #8
4000c5c0:	e3500001 	cmp	r0, #1
4000c5c4:	21500c03 	cmpcs	r0, r3, lsl #24
4000c5c8:	01a03423 	lsreq	r3, r3, #8
4000c5cc:	0afffff9 	beq	4000c5b8 <strcmp+0x6c>
4000c5d0:	e20330ff 	and	r3, r3, #255	; 0xff
4000c5d4:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000c5d8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000c5dc:	e12fff1e 	bx	lr
4000c5e0:	e3100003 	tst	r0, #3
4000c5e4:	0a000006 	beq	4000c604 <strcmp+0xb8>
4000c5e8:	e4d02001 	ldrb	r2, [r0], #1
4000c5ec:	e4d13001 	ldrb	r3, [r1], #1
4000c5f0:	e3520001 	cmp	r2, #1
4000c5f4:	21520003 	cmpcs	r2, r3
4000c5f8:	0afffff8 	beq	4000c5e0 <strcmp+0x94>
4000c5fc:	e0420003 	sub	r0, r2, r3
4000c600:	e12fff1e 	bx	lr
4000c604:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000c608:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000c60c:	e3a02001 	mov	r2, #1
4000c610:	e1822402 	orr	r2, r2, r2, lsl #8
4000c614:	e1822802 	orr	r2, r2, r2, lsl #16
4000c618:	e201c003 	and	ip, r1, #3
4000c61c:	e3c11003 	bic	r1, r1, #3
4000c620:	e4904004 	ldr	r4, [r0], #4
4000c624:	e4915004 	ldr	r5, [r1], #4
4000c628:	e35c0002 	cmp	ip, #2
4000c62c:	0a000017 	beq	4000c690 <strcmp+0x144>
4000c630:	8a00002d 	bhi	4000c6ec <strcmp+0x1a0>
4000c634:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000c638:	e15c0425 	cmp	ip, r5, lsr #8
4000c63c:	e0443002 	sub	r3, r4, r2
4000c640:	e1c33004 	bic	r3, r3, r4
4000c644:	1a000007 	bne	4000c668 <strcmp+0x11c>
4000c648:	e0133382 	ands	r3, r3, r2, lsl #7
4000c64c:	04915004 	ldreq	r5, [r1], #4
4000c650:	1a000006 	bne	4000c670 <strcmp+0x124>
4000c654:	e02cc004 	eor	ip, ip, r4
4000c658:	e15c0c05 	cmp	ip, r5, lsl #24
4000c65c:	1a000008 	bne	4000c684 <strcmp+0x138>
4000c660:	e4904004 	ldr	r4, [r0], #4
4000c664:	eafffff2 	b	4000c634 <strcmp+0xe8>
4000c668:	e1a05425 	lsr	r5, r5, #8
4000c66c:	ea000037 	b	4000c750 <strcmp+0x204>
4000c670:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000c674:	1a000031 	bne	4000c740 <strcmp+0x1f4>
4000c678:	e5d15000 	ldrb	r5, [r1]
4000c67c:	e1a0cc24 	lsr	ip, r4, #24
4000c680:	ea000032 	b	4000c750 <strcmp+0x204>
4000c684:	e1a0cc24 	lsr	ip, r4, #24
4000c688:	e20550ff 	and	r5, r5, #255	; 0xff
4000c68c:	ea00002f 	b	4000c750 <strcmp+0x204>
4000c690:	e1a0c804 	lsl	ip, r4, #16
4000c694:	e0443002 	sub	r3, r4, r2
4000c698:	e1a0c82c 	lsr	ip, ip, #16
4000c69c:	e1c33004 	bic	r3, r3, r4
4000c6a0:	e15c0825 	cmp	ip, r5, lsr #16
4000c6a4:	1a00000e 	bne	4000c6e4 <strcmp+0x198>
4000c6a8:	e0133382 	ands	r3, r3, r2, lsl #7
4000c6ac:	04915004 	ldreq	r5, [r1], #4
4000c6b0:	1a000004 	bne	4000c6c8 <strcmp+0x17c>
4000c6b4:	e02cc004 	eor	ip, ip, r4
4000c6b8:	e15c0805 	cmp	ip, r5, lsl #16
4000c6bc:	1a000006 	bne	4000c6dc <strcmp+0x190>
4000c6c0:	e4904004 	ldr	r4, [r0], #4
4000c6c4:	eafffff1 	b	4000c690 <strcmp+0x144>
4000c6c8:	e1b03803 	lsls	r3, r3, #16
4000c6cc:	1a00001b 	bne	4000c740 <strcmp+0x1f4>
4000c6d0:	e1d150b0 	ldrh	r5, [r1]
4000c6d4:	e1a0c824 	lsr	ip, r4, #16
4000c6d8:	ea00001c 	b	4000c750 <strcmp+0x204>
4000c6dc:	e1a05805 	lsl	r5, r5, #16
4000c6e0:	e1a0c824 	lsr	ip, r4, #16
4000c6e4:	e1a05825 	lsr	r5, r5, #16
4000c6e8:	ea000018 	b	4000c750 <strcmp+0x204>
4000c6ec:	e204c0ff 	and	ip, r4, #255	; 0xff
4000c6f0:	e15c0c25 	cmp	ip, r5, lsr #24
4000c6f4:	e0443002 	sub	r3, r4, r2
4000c6f8:	e1c33004 	bic	r3, r3, r4
4000c6fc:	1a000007 	bne	4000c720 <strcmp+0x1d4>
4000c700:	e0133382 	ands	r3, r3, r2, lsl #7
4000c704:	04915004 	ldreq	r5, [r1], #4
4000c708:	1a000006 	bne	4000c728 <strcmp+0x1dc>
4000c70c:	e02cc004 	eor	ip, ip, r4
4000c710:	e15c0405 	cmp	ip, r5, lsl #8
4000c714:	1a000006 	bne	4000c734 <strcmp+0x1e8>
4000c718:	e4904004 	ldr	r4, [r0], #4
4000c71c:	eafffff2 	b	4000c6ec <strcmp+0x1a0>
4000c720:	e1a05c25 	lsr	r5, r5, #24
4000c724:	ea000009 	b	4000c750 <strcmp+0x204>
4000c728:	e31400ff 	tst	r4, #255	; 0xff
4000c72c:	0a000003 	beq	4000c740 <strcmp+0x1f4>
4000c730:	e4915004 	ldr	r5, [r1], #4
4000c734:	e1a0c424 	lsr	ip, r4, #8
4000c738:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000c73c:	ea000003 	b	4000c750 <strcmp+0x204>
4000c740:	e3a00000 	mov	r0, #0
4000c744:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000c748:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000c74c:	e12fff1e 	bx	lr
4000c750:	e20c20ff 	and	r2, ip, #255	; 0xff
4000c754:	e20500ff 	and	r0, r5, #255	; 0xff
4000c758:	e3500001 	cmp	r0, #1
4000c75c:	21500002 	cmpcs	r0, r2
4000c760:	01a0c42c 	lsreq	ip, ip, #8
4000c764:	01a05425 	lsreq	r5, r5, #8
4000c768:	0afffff8 	beq	4000c750 <strcmp+0x204>
4000c76c:	e0420000 	sub	r0, r2, r0
4000c770:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000c774:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000c778:	e12fff1e 	bx	lr

4000c77c <__ssprint_r>:
4000c77c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c780:	e5924008 	ldr	r4, [r2, #8]
4000c784:	e3540000 	cmp	r4, #0
4000c788:	e24dd00c 	sub	sp, sp, #12
4000c78c:	e1a0a002 	mov	sl, r2
4000c790:	e1a08000 	mov	r8, r0
4000c794:	e1a05001 	mov	r5, r1
4000c798:	e5926000 	ldr	r6, [r2]
4000c79c:	0a00005c 	beq	4000c914 <__ssprint_r+0x198>
4000c7a0:	e3a0b000 	mov	fp, #0
4000c7a4:	e1a0400b 	mov	r4, fp
4000c7a8:	e3540000 	cmp	r4, #0
4000c7ac:	e5910000 	ldr	r0, [r1]
4000c7b0:	e5913008 	ldr	r3, [r1, #8]
4000c7b4:	0a000037 	beq	4000c898 <__ssprint_r+0x11c>
4000c7b8:	e1540003 	cmp	r4, r3
4000c7bc:	e1a07003 	mov	r7, r3
4000c7c0:	3a00003c 	bcc	4000c8b8 <__ssprint_r+0x13c>
4000c7c4:	e1d530bc 	ldrh	r3, [r5, #12]
4000c7c8:	e3130d12 	tst	r3, #1152	; 0x480
4000c7cc:	01a09007 	moveq	r9, r7
4000c7d0:	0a000022 	beq	4000c860 <__ssprint_r+0xe4>
4000c7d4:	e2851010 	add	r1, r5, #16
4000c7d8:	e8910082 	ldm	r1, {r1, r7}
4000c7dc:	e0877087 	add	r7, r7, r7, lsl #1
4000c7e0:	e0877fa7 	add	r7, r7, r7, lsr #31
4000c7e4:	e0619000 	rsb	r9, r1, r0
4000c7e8:	e2842001 	add	r2, r4, #1
4000c7ec:	e1a070c7 	asr	r7, r7, #1
4000c7f0:	e0822009 	add	r2, r2, r9
4000c7f4:	e1570002 	cmp	r7, r2
4000c7f8:	31a07002 	movcc	r7, r2
4000c7fc:	21a02007 	movcs	r2, r7
4000c800:	e3130b01 	tst	r3, #1024	; 0x400
4000c804:	0a00002e 	beq	4000c8c4 <__ssprint_r+0x148>
4000c808:	e1a01002 	mov	r1, r2
4000c80c:	e1a00008 	mov	r0, r8
4000c810:	ebffe97f 	bl	40006e14 <_malloc_r>
4000c814:	e2503000 	subs	r3, r0, #0
4000c818:	0a000030 	beq	4000c8e0 <__ssprint_r+0x164>
4000c81c:	e5951010 	ldr	r1, [r5, #16]
4000c820:	e1a02009 	mov	r2, r9
4000c824:	e58d3004 	str	r3, [sp, #4]
4000c828:	ebffeb44 	bl	40007540 <memcpy>
4000c82c:	e1d520bc 	ldrh	r2, [r5, #12]
4000c830:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000c834:	e3822080 	orr	r2, r2, #128	; 0x80
4000c838:	e1c520bc 	strh	r2, [r5, #12]
4000c83c:	e59d3004 	ldr	r3, [sp, #4]
4000c840:	e0830009 	add	r0, r3, r9
4000c844:	e5853010 	str	r3, [r5, #16]
4000c848:	e0699007 	rsb	r9, r9, r7
4000c84c:	e5850000 	str	r0, [r5]
4000c850:	e5859008 	str	r9, [r5, #8]
4000c854:	e5857014 	str	r7, [r5, #20]
4000c858:	e1a09004 	mov	r9, r4
4000c85c:	e1a07004 	mov	r7, r4
4000c860:	e1a02009 	mov	r2, r9
4000c864:	e1a0100b 	mov	r1, fp
4000c868:	eb00048d 	bl	4000daa4 <memmove>
4000c86c:	e59a2008 	ldr	r2, [sl, #8]
4000c870:	e5953008 	ldr	r3, [r5, #8]
4000c874:	e5950000 	ldr	r0, [r5]
4000c878:	e0644002 	rsb	r4, r4, r2
4000c87c:	e0673003 	rsb	r3, r7, r3
4000c880:	e0800009 	add	r0, r0, r9
4000c884:	e3540000 	cmp	r4, #0
4000c888:	e5853008 	str	r3, [r5, #8]
4000c88c:	e5850000 	str	r0, [r5]
4000c890:	e58a4008 	str	r4, [sl, #8]
4000c894:	0a00001e 	beq	4000c914 <__ssprint_r+0x198>
4000c898:	e5964004 	ldr	r4, [r6, #4]
4000c89c:	e3540000 	cmp	r4, #0
4000c8a0:	e596b000 	ldr	fp, [r6]
4000c8a4:	e2866008 	add	r6, r6, #8
4000c8a8:	0afffffa 	beq	4000c898 <__ssprint_r+0x11c>
4000c8ac:	e1540003 	cmp	r4, r3
4000c8b0:	e1a07003 	mov	r7, r3
4000c8b4:	2affffc2 	bcs	4000c7c4 <__ssprint_r+0x48>
4000c8b8:	e1a07004 	mov	r7, r4
4000c8bc:	e1a09004 	mov	r9, r4
4000c8c0:	eaffffe6 	b	4000c860 <__ssprint_r+0xe4>
4000c8c4:	e1a00008 	mov	r0, r8
4000c8c8:	eb0004ff 	bl	4000dccc <_realloc_r>
4000c8cc:	e2503000 	subs	r3, r0, #0
4000c8d0:	1affffda 	bne	4000c840 <__ssprint_r+0xc4>
4000c8d4:	e1a00008 	mov	r0, r8
4000c8d8:	e5951010 	ldr	r1, [r5, #16]
4000c8dc:	ebffec5a 	bl	40007a4c <_free_r>
4000c8e0:	e1d520bc 	ldrh	r2, [r5, #12]
4000c8e4:	e3a0300c 	mov	r3, #12
4000c8e8:	e3e04000 	mvn	r4, #0
4000c8ec:	e5883000 	str	r3, [r8]
4000c8f0:	e3822040 	orr	r2, r2, #64	; 0x40
4000c8f4:	e3a03000 	mov	r3, #0
4000c8f8:	e1a00004 	mov	r0, r4
4000c8fc:	e1c520bc 	strh	r2, [r5, #12]
4000c900:	e58a3008 	str	r3, [sl, #8]
4000c904:	e58a3004 	str	r3, [sl, #4]
4000c908:	e28dd00c 	add	sp, sp, #12
4000c90c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c910:	e12fff1e 	bx	lr
4000c914:	e1a00004 	mov	r0, r4
4000c918:	e58a4004 	str	r4, [sl, #4]
4000c91c:	e28dd00c 	add	sp, sp, #12
4000c920:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c924:	e12fff1e 	bx	lr

4000c928 <_svfiprintf_r>:
4000c928:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c92c:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000c930:	e58d1018 	str	r1, [sp, #24]
4000c934:	e1d110bc 	ldrh	r1, [r1, #12]
4000c938:	e3110080 	tst	r1, #128	; 0x80
4000c93c:	e1a07002 	mov	r7, r2
4000c940:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000c944:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000c948:	0a000003 	beq	4000c95c <_svfiprintf_r+0x34>
4000c94c:	e59d4018 	ldr	r4, [sp, #24]
4000c950:	e5943010 	ldr	r3, [r4, #16]
4000c954:	e3530000 	cmp	r3, #0
4000c958:	0a0003fb 	beq	4000d94c <_svfiprintf_r+0x1024>
4000c95c:	e28d4080 	add	r4, sp, #128	; 0x80
4000c960:	e28d507f 	add	r5, sp, #127	; 0x7f
4000c964:	e3a03000 	mov	r3, #0
4000c968:	e1a0c004 	mov	ip, r4
4000c96c:	e58d4004 	str	r4, [sp, #4]
4000c970:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000d938 <_svfiprintf_r+0x1010>
4000c974:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000c978:	e0654004 	rsb	r4, r5, r4
4000c97c:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000c980:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c984:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000c988:	e58d5000 	str	r5, [sp]
4000c98c:	e58d3020 	str	r3, [sp, #32]
4000c990:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000c994:	e28a8010 	add	r8, sl, #16
4000c998:	e1a0600c 	mov	r6, ip
4000c99c:	e5d73000 	ldrb	r3, [r7]
4000c9a0:	e3530000 	cmp	r3, #0
4000c9a4:	13530025 	cmpne	r3, #37	; 0x25
4000c9a8:	0a0002f7 	beq	4000d58c <_svfiprintf_r+0xc64>
4000c9ac:	e2873001 	add	r3, r7, #1
4000c9b0:	e1a04003 	mov	r4, r3
4000c9b4:	e5d33000 	ldrb	r3, [r3]
4000c9b8:	e3530025 	cmp	r3, #37	; 0x25
4000c9bc:	13530000 	cmpne	r3, #0
4000c9c0:	e2843001 	add	r3, r4, #1
4000c9c4:	1afffff9 	bne	4000c9b0 <_svfiprintf_r+0x88>
4000c9c8:	e0545007 	subs	r5, r4, r7
4000c9cc:	0a00000d 	beq	4000ca08 <_svfiprintf_r+0xe0>
4000c9d0:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000c9d4:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000c9d8:	e2833001 	add	r3, r3, #1
4000c9dc:	e3530007 	cmp	r3, #7
4000c9e0:	e0822005 	add	r2, r2, r5
4000c9e4:	e5867000 	str	r7, [r6]
4000c9e8:	e5865004 	str	r5, [r6, #4]
4000c9ec:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c9f0:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000c9f4:	d2866008 	addle	r6, r6, #8
4000c9f8:	ca000350 	bgt	4000d740 <_svfiprintf_r+0xe18>
4000c9fc:	e59dc020 	ldr	ip, [sp, #32]
4000ca00:	e08cc005 	add	ip, ip, r5
4000ca04:	e58dc020 	str	ip, [sp, #32]
4000ca08:	e5d43000 	ldrb	r3, [r4]
4000ca0c:	e3530000 	cmp	r3, #0
4000ca10:	0a0002ec 	beq	4000d5c8 <_svfiprintf_r+0xca0>
4000ca14:	e3a03000 	mov	r3, #0
4000ca18:	e1a01003 	mov	r1, r3
4000ca1c:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000ca20:	e58d3014 	str	r3, [sp, #20]
4000ca24:	e58d3008 	str	r3, [sp, #8]
4000ca28:	e2847001 	add	r7, r4, #1
4000ca2c:	e5d43001 	ldrb	r3, [r4, #1]
4000ca30:	e3e04000 	mvn	r4, #0
4000ca34:	e58d400c 	str	r4, [sp, #12]
4000ca38:	e1a00001 	mov	r0, r1
4000ca3c:	e2877001 	add	r7, r7, #1
4000ca40:	e2432020 	sub	r2, r3, #32
4000ca44:	e3520058 	cmp	r2, #88	; 0x58
4000ca48:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000ca4c:	ea00021b 	b	4000d2c0 <_svfiprintf_r+0x998>
4000ca50:	4000cf34 	andmi	ip, r0, r4, lsr pc
4000ca54:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca58:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca5c:	4000cf44 	andmi	ip, r0, r4, asr #30
4000ca60:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca64:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca68:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca6c:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca70:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca74:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca78:	4000cbb4 			; <UNDEFINED> instruction: 0x4000cbb4
4000ca7c:	4000cec4 	andmi	ip, r0, r4, asr #29
4000ca80:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca84:	4000cbd0 	ldrdmi	ip, [r0], -r0
4000ca88:	4000d264 	andmi	sp, r0, r4, ror #4
4000ca8c:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000ca90:	4000d250 	andmi	sp, r0, r0, asr r2
4000ca94:	4000d0c8 	andmi	sp, r0, r8, asr #1
4000ca98:	4000d0c8 	andmi	sp, r0, r8, asr #1
4000ca9c:	4000d0c8 	andmi	sp, r0, r8, asr #1
4000caa0:	4000d0c8 	andmi	sp, r0, r8, asr #1
4000caa4:	4000d0c8 	andmi	sp, r0, r8, asr #1
4000caa8:	4000d0c8 	andmi	sp, r0, r8, asr #1
4000caac:	4000d0c8 	andmi	sp, r0, r8, asr #1
4000cab0:	4000d0c8 	andmi	sp, r0, r8, asr #1
4000cab4:	4000d0c8 	andmi	sp, r0, r8, asr #1
4000cab8:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cabc:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cac0:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cac4:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cac8:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cacc:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cad0:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cad4:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cad8:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cadc:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cae0:	4000d070 	andmi	sp, r0, r0, ror r0
4000cae4:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cae8:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000caec:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000caf0:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000caf4:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000caf8:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cafc:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb00:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb04:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb08:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb0c:	4000d030 	andmi	sp, r0, r0, lsr r0
4000cb10:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb14:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb18:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb1c:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb20:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb24:	4000cfe0 	andmi	ip, r0, r0, ror #31
4000cb28:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb2c:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb30:	4000cf94 	mulmi	r0, r4, pc	; <UNPREDICTABLE>
4000cb34:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb38:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb3c:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb40:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb44:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb48:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb4c:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb50:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb54:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb58:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb5c:	4000cf58 	andmi	ip, r0, r8, asr pc
4000cb60:	4000d168 	andmi	sp, r0, r8, ror #2
4000cb64:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb68:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb6c:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb70:	4000d154 	andmi	sp, r0, r4, asr r1
4000cb74:	4000d168 	andmi	sp, r0, r8, ror #2
4000cb78:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb7c:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb80:	4000d124 	andmi	sp, r0, r4, lsr #2
4000cb84:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb88:	4000d0ec 	andmi	sp, r0, ip, ror #1
4000cb8c:	4000ce4c 	andmi	ip, r0, ip, asr #28
4000cb90:	4000ce7c 	andmi	ip, r0, ip, ror lr
4000cb94:	4000d23c 	andmi	sp, r0, ip, lsr r2
4000cb98:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cb9c:	4000d1d8 	ldrdmi	sp, [r0], -r8
4000cba0:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cba4:	4000cbe4 	andmi	ip, r0, r4, ror #23
4000cba8:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cbac:	4000d2c0 	andmi	sp, r0, r0, asr #5
4000cbb0:	4000ced0 	ldrdmi	ip, [r0], -r0
4000cbb4:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000cbb8:	e5940000 	ldr	r0, [r4]
4000cbbc:	e3500000 	cmp	r0, #0
4000cbc0:	e2843004 	add	r3, r4, #4
4000cbc4:	aa000313 	bge	4000d818 <_svfiprintf_r+0xef0>
4000cbc8:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000cbcc:	e2600000 	rsb	r0, r0, #0
4000cbd0:	e59d5008 	ldr	r5, [sp, #8]
4000cbd4:	e3855004 	orr	r5, r5, #4
4000cbd8:	e58d5008 	str	r5, [sp, #8]
4000cbdc:	e5d73000 	ldrb	r3, [r7]
4000cbe0:	eaffff95 	b	4000ca3c <_svfiprintf_r+0x114>
4000cbe4:	e59d5008 	ldr	r5, [sp, #8]
4000cbe8:	e3150020 	tst	r5, #32
4000cbec:	e58d0014 	str	r0, [sp, #20]
4000cbf0:	0a000101 	beq	4000cffc <_svfiprintf_r+0x6d4>
4000cbf4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000cbf8:	e28c3007 	add	r3, ip, #7
4000cbfc:	e3c33007 	bic	r3, r3, #7
4000cc00:	e2834008 	add	r4, r3, #8
4000cc04:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000cc08:	e8930030 	ldm	r3, {r4, r5}
4000cc0c:	e3a03001 	mov	r3, #1
4000cc10:	e3a0b000 	mov	fp, #0
4000cc14:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000cc18:	e59dc00c 	ldr	ip, [sp, #12]
4000cc1c:	e35c0000 	cmp	ip, #0
4000cc20:	a59dc008 	ldrge	ip, [sp, #8]
4000cc24:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000cc28:	a58dc008 	strge	ip, [sp, #8]
4000cc2c:	e1940005 	orrs	r0, r4, r5
4000cc30:	e59dc00c 	ldr	ip, [sp, #12]
4000cc34:	03a02000 	moveq	r2, #0
4000cc38:	13a02001 	movne	r2, #1
4000cc3c:	e35c0000 	cmp	ip, #0
4000cc40:	13822001 	orrne	r2, r2, #1
4000cc44:	e3520000 	cmp	r2, #0
4000cc48:	0a000251 	beq	4000d594 <_svfiprintf_r+0xc6c>
4000cc4c:	e3530001 	cmp	r3, #1
4000cc50:	0a0002d6 	beq	4000d7b0 <_svfiprintf_r+0xe88>
4000cc54:	e3530002 	cmp	r3, #2
4000cc58:	e28d207f 	add	r2, sp, #127	; 0x7f
4000cc5c:	1a000061 	bne	4000cde8 <_svfiprintf_r+0x4c0>
4000cc60:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000cc64:	e1a03224 	lsr	r3, r4, #4
4000cc68:	e204c00f 	and	ip, r4, #15
4000cc6c:	e1833e05 	orr	r3, r3, r5, lsl #28
4000cc70:	e1a01225 	lsr	r1, r5, #4
4000cc74:	e1a04003 	mov	r4, r3
4000cc78:	e1a05001 	mov	r5, r1
4000cc7c:	e7d0300c 	ldrb	r3, [r0, ip]
4000cc80:	e194c005 	orrs	ip, r4, r5
4000cc84:	e1a09002 	mov	r9, r2
4000cc88:	e5c23000 	strb	r3, [r2]
4000cc8c:	e2422001 	sub	r2, r2, #1
4000cc90:	1afffff3 	bne	4000cc64 <_svfiprintf_r+0x33c>
4000cc94:	e59d5004 	ldr	r5, [sp, #4]
4000cc98:	e0694005 	rsb	r4, r9, r5
4000cc9c:	e59d500c 	ldr	r5, [sp, #12]
4000cca0:	e1550004 	cmp	r5, r4
4000cca4:	b1a05004 	movlt	r5, r4
4000cca8:	e35b0000 	cmp	fp, #0
4000ccac:	e58d5010 	str	r5, [sp, #16]
4000ccb0:	12855001 	addne	r5, r5, #1
4000ccb4:	158d5010 	strne	r5, [sp, #16]
4000ccb8:	e59dc008 	ldr	ip, [sp, #8]
4000ccbc:	e21cc002 	ands	ip, ip, #2
4000ccc0:	159d3010 	ldrne	r3, [sp, #16]
4000ccc4:	e59d5008 	ldr	r5, [sp, #8]
4000ccc8:	12833002 	addne	r3, r3, #2
4000cccc:	158d3010 	strne	r3, [sp, #16]
4000ccd0:	e2155084 	ands	r5, r5, #132	; 0x84
4000ccd4:	e58dc01c 	str	ip, [sp, #28]
4000ccd8:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000ccdc:	1a000182 	bne	4000d2ec <_svfiprintf_r+0x9c4>
4000cce0:	e28d3010 	add	r3, sp, #16
4000cce4:	e8931008 	ldm	r3, {r3, ip}
4000cce8:	e063500c 	rsb	r5, r3, ip
4000ccec:	e3550000 	cmp	r5, #0
4000ccf0:	da00017d 	ble	4000d2ec <_svfiprintf_r+0x9c4>
4000ccf4:	e3550010 	cmp	r5, #16
4000ccf8:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000d938 <_svfiprintf_r+0x1010>
4000ccfc:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cd00:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000cd04:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000cd08:	da000022 	ble	4000cd98 <_svfiprintf_r+0x470>
4000cd0c:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000d938 <_svfiprintf_r+0x1010>
4000cd10:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000cd14:	e1a00006 	mov	r0, r6
4000cd18:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000cd1c:	e1a06005 	mov	r6, r5
4000cd20:	e3a0b010 	mov	fp, #16
4000cd24:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000cd28:	e59d5018 	ldr	r5, [sp, #24]
4000cd2c:	ea000002 	b	4000cd3c <_svfiprintf_r+0x414>
4000cd30:	e2466010 	sub	r6, r6, #16
4000cd34:	e3560010 	cmp	r6, #16
4000cd38:	da000013 	ble	4000cd8c <_svfiprintf_r+0x464>
4000cd3c:	e2822001 	add	r2, r2, #1
4000cd40:	e3520007 	cmp	r2, #7
4000cd44:	e2811010 	add	r1, r1, #16
4000cd48:	e8800c00 	stm	r0, {sl, fp}
4000cd4c:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cd50:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cd54:	d2800008 	addle	r0, r0, #8
4000cd58:	dafffff4 	ble	4000cd30 <_svfiprintf_r+0x408>
4000cd5c:	e1a00004 	mov	r0, r4
4000cd60:	e1a01005 	mov	r1, r5
4000cd64:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cd68:	ebfffe83 	bl	4000c77c <__ssprint_r>
4000cd6c:	e3500000 	cmp	r0, #0
4000cd70:	1a00021a 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000cd74:	e2466010 	sub	r6, r6, #16
4000cd78:	e3560010 	cmp	r6, #16
4000cd7c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cd80:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000cd84:	e28d0080 	add	r0, sp, #128	; 0x80
4000cd88:	caffffeb 	bgt	4000cd3c <_svfiprintf_r+0x414>
4000cd8c:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000cd90:	e1a05006 	mov	r5, r6
4000cd94:	e1a06000 	mov	r6, r0
4000cd98:	e2822001 	add	r2, r2, #1
4000cd9c:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000cda0:	e3520007 	cmp	r2, #7
4000cda4:	e0851001 	add	r1, r5, r1
4000cda8:	e586c000 	str	ip, [r6]
4000cdac:	e5865004 	str	r5, [r6, #4]
4000cdb0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cdb4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cdb8:	d2866008 	addle	r6, r6, #8
4000cdbc:	da00014c 	ble	4000d2f4 <_svfiprintf_r+0x9cc>
4000cdc0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000cdc4:	e59d1018 	ldr	r1, [sp, #24]
4000cdc8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cdcc:	ebfffe6a 	bl	4000c77c <__ssprint_r>
4000cdd0:	e3500000 	cmp	r0, #0
4000cdd4:	1a000201 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000cdd8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cddc:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000cde0:	e28d6080 	add	r6, sp, #128	; 0x80
4000cde4:	ea000142 	b	4000d2f4 <_svfiprintf_r+0x9cc>
4000cde8:	e1a031a4 	lsr	r3, r4, #3
4000cdec:	e1833e85 	orr	r3, r3, r5, lsl #29
4000cdf0:	e1a001a5 	lsr	r0, r5, #3
4000cdf4:	e2041007 	and	r1, r4, #7
4000cdf8:	e1a05000 	mov	r5, r0
4000cdfc:	e1a04003 	mov	r4, r3
4000ce00:	e1940005 	orrs	r0, r4, r5
4000ce04:	e2813030 	add	r3, r1, #48	; 0x30
4000ce08:	e1a09002 	mov	r9, r2
4000ce0c:	e5c23000 	strb	r3, [r2]
4000ce10:	e2422001 	sub	r2, r2, #1
4000ce14:	1afffff3 	bne	4000cde8 <_svfiprintf_r+0x4c0>
4000ce18:	e59d4008 	ldr	r4, [sp, #8]
4000ce1c:	e3140001 	tst	r4, #1
4000ce20:	e1a01009 	mov	r1, r9
4000ce24:	0affff9a 	beq	4000cc94 <_svfiprintf_r+0x36c>
4000ce28:	e3530030 	cmp	r3, #48	; 0x30
4000ce2c:	059dc004 	ldreq	ip, [sp, #4]
4000ce30:	159d5004 	ldrne	r5, [sp, #4]
4000ce34:	11a09002 	movne	r9, r2
4000ce38:	13a03030 	movne	r3, #48	; 0x30
4000ce3c:	0069400c 	rsbeq	r4, r9, ip
4000ce40:	10694005 	rsbne	r4, r9, r5
4000ce44:	15413001 	strbne	r3, [r1, #-1]
4000ce48:	eaffff93 	b	4000cc9c <_svfiprintf_r+0x374>
4000ce4c:	e59dc008 	ldr	ip, [sp, #8]
4000ce50:	e21c3020 	ands	r3, ip, #32
4000ce54:	e58d0014 	str	r0, [sp, #20]
4000ce58:	0a00007b 	beq	4000d04c <_svfiprintf_r+0x724>
4000ce5c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000ce60:	e2843007 	add	r3, r4, #7
4000ce64:	e3c33007 	bic	r3, r3, #7
4000ce68:	e2835008 	add	r5, r3, #8
4000ce6c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000ce70:	e8930030 	ldm	r3, {r4, r5}
4000ce74:	e3a03000 	mov	r3, #0
4000ce78:	eaffff64 	b	4000cc10 <_svfiprintf_r+0x2e8>
4000ce7c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000ce80:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000ce84:	e59d5008 	ldr	r5, [sp, #8]
4000ce88:	e28cc004 	add	ip, ip, #4
4000ce8c:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000ce90:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000d93c <_svfiprintf_r+0x1014>
4000ce94:	e3855002 	orr	r5, r5, #2
4000ce98:	e5934000 	ldr	r4, [r3]
4000ce9c:	e3a02030 	mov	r2, #48	; 0x30
4000cea0:	e3a03078 	mov	r3, #120	; 0x78
4000cea4:	e58d5008 	str	r5, [sp, #8]
4000cea8:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000ceac:	e58d0014 	str	r0, [sp, #20]
4000ceb0:	e3a05000 	mov	r5, #0
4000ceb4:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000ceb8:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000cebc:	e3a03002 	mov	r3, #2
4000cec0:	eaffff52 	b	4000cc10 <_svfiprintf_r+0x2e8>
4000cec4:	e5d73000 	ldrb	r3, [r7]
4000cec8:	e3a0102b 	mov	r1, #43	; 0x2b
4000cecc:	eafffeda 	b	4000ca3c <_svfiprintf_r+0x114>
4000ced0:	e59d5008 	ldr	r5, [sp, #8]
4000ced4:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000d93c <_svfiprintf_r+0x1014>
4000ced8:	e3150020 	tst	r5, #32
4000cedc:	e58d0014 	str	r0, [sp, #20]
4000cee0:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000cee4:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000cee8:	0a000030 	beq	4000cfb0 <_svfiprintf_r+0x688>
4000ceec:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000cef0:	e28c2007 	add	r2, ip, #7
4000cef4:	e3c22007 	bic	r2, r2, #7
4000cef8:	e2824008 	add	r4, r2, #8
4000cefc:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000cf00:	e8920030 	ldm	r2, {r4, r5}
4000cf04:	e59dc008 	ldr	ip, [sp, #8]
4000cf08:	e31c0001 	tst	ip, #1
4000cf0c:	0a0000e9 	beq	4000d2b8 <_svfiprintf_r+0x990>
4000cf10:	e1940005 	orrs	r0, r4, r5
4000cf14:	0a0000e7 	beq	4000d2b8 <_svfiprintf_r+0x990>
4000cf18:	e3a02030 	mov	r2, #48	; 0x30
4000cf1c:	e38cc002 	orr	ip, ip, #2
4000cf20:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000cf24:	e58dc008 	str	ip, [sp, #8]
4000cf28:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000cf2c:	e3a03002 	mov	r3, #2
4000cf30:	eaffff36 	b	4000cc10 <_svfiprintf_r+0x2e8>
4000cf34:	e3510000 	cmp	r1, #0
4000cf38:	e5d73000 	ldrb	r3, [r7]
4000cf3c:	03a01020 	moveq	r1, #32
4000cf40:	eafffebd 	b	4000ca3c <_svfiprintf_r+0x114>
4000cf44:	e59dc008 	ldr	ip, [sp, #8]
4000cf48:	e38cc001 	orr	ip, ip, #1
4000cf4c:	e58dc008 	str	ip, [sp, #8]
4000cf50:	e5d73000 	ldrb	r3, [r7]
4000cf54:	eafffeb8 	b	4000ca3c <_svfiprintf_r+0x114>
4000cf58:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000cf5c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000cf60:	e5932000 	ldr	r2, [r3]
4000cf64:	e3a04001 	mov	r4, #1
4000cf68:	e3a03000 	mov	r3, #0
4000cf6c:	e2855004 	add	r5, r5, #4
4000cf70:	e58d0014 	str	r0, [sp, #20]
4000cf74:	e58d4010 	str	r4, [sp, #16]
4000cf78:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000cf7c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000cf80:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000cf84:	e28d9058 	add	r9, sp, #88	; 0x58
4000cf88:	e3a05000 	mov	r5, #0
4000cf8c:	e58d500c 	str	r5, [sp, #12]
4000cf90:	eaffff48 	b	4000ccb8 <_svfiprintf_r+0x390>
4000cf94:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000d940 <_svfiprintf_r+0x1018>
4000cf98:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000cf9c:	e59d5008 	ldr	r5, [sp, #8]
4000cfa0:	e3150020 	tst	r5, #32
4000cfa4:	e58d0014 	str	r0, [sp, #20]
4000cfa8:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000cfac:	1affffce 	bne	4000ceec <_svfiprintf_r+0x5c4>
4000cfb0:	e59d5008 	ldr	r5, [sp, #8]
4000cfb4:	e3150010 	tst	r5, #16
4000cfb8:	1a00022d 	bne	4000d874 <_svfiprintf_r+0xf4c>
4000cfbc:	e59d4008 	ldr	r4, [sp, #8]
4000cfc0:	e3140040 	tst	r4, #64	; 0x40
4000cfc4:	0a00022a 	beq	4000d874 <_svfiprintf_r+0xf4c>
4000cfc8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000cfcc:	e1d540b0 	ldrh	r4, [r5]
4000cfd0:	e2855004 	add	r5, r5, #4
4000cfd4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000cfd8:	e3a05000 	mov	r5, #0
4000cfdc:	eaffffc8 	b	4000cf04 <_svfiprintf_r+0x5dc>
4000cfe0:	e59d4008 	ldr	r4, [sp, #8]
4000cfe4:	e3844010 	orr	r4, r4, #16
4000cfe8:	e58d4008 	str	r4, [sp, #8]
4000cfec:	e59d5008 	ldr	r5, [sp, #8]
4000cff0:	e3150020 	tst	r5, #32
4000cff4:	e58d0014 	str	r0, [sp, #20]
4000cff8:	1afffefd 	bne	4000cbf4 <_svfiprintf_r+0x2cc>
4000cffc:	e59d5008 	ldr	r5, [sp, #8]
4000d000:	e3150010 	tst	r5, #16
4000d004:	1a000213 	bne	4000d858 <_svfiprintf_r+0xf30>
4000d008:	e59d4008 	ldr	r4, [sp, #8]
4000d00c:	e3140040 	tst	r4, #64	; 0x40
4000d010:	0a000210 	beq	4000d858 <_svfiprintf_r+0xf30>
4000d014:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d018:	e1d540b0 	ldrh	r4, [r5]
4000d01c:	e2855004 	add	r5, r5, #4
4000d020:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d024:	e3a03001 	mov	r3, #1
4000d028:	e3a05000 	mov	r5, #0
4000d02c:	eafffef7 	b	4000cc10 <_svfiprintf_r+0x2e8>
4000d030:	e59d5008 	ldr	r5, [sp, #8]
4000d034:	e3855010 	orr	r5, r5, #16
4000d038:	e58d5008 	str	r5, [sp, #8]
4000d03c:	e59dc008 	ldr	ip, [sp, #8]
4000d040:	e21c3020 	ands	r3, ip, #32
4000d044:	e58d0014 	str	r0, [sp, #20]
4000d048:	1affff83 	bne	4000ce5c <_svfiprintf_r+0x534>
4000d04c:	e59dc008 	ldr	ip, [sp, #8]
4000d050:	e21c2010 	ands	r2, ip, #16
4000d054:	0a00020c 	beq	4000d88c <_svfiprintf_r+0xf64>
4000d058:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d05c:	e5954000 	ldr	r4, [r5]
4000d060:	e2855004 	add	r5, r5, #4
4000d064:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d068:	e3a05000 	mov	r5, #0
4000d06c:	eafffee7 	b	4000cc10 <_svfiprintf_r+0x2e8>
4000d070:	e59dc008 	ldr	ip, [sp, #8]
4000d074:	e38cc010 	orr	ip, ip, #16
4000d078:	e58dc008 	str	ip, [sp, #8]
4000d07c:	e59d4008 	ldr	r4, [sp, #8]
4000d080:	e3140020 	tst	r4, #32
4000d084:	e58d0014 	str	r0, [sp, #20]
4000d088:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d08c:	0a00003a 	beq	4000d17c <_svfiprintf_r+0x854>
4000d090:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d094:	e2851007 	add	r1, r5, #7
4000d098:	e3c11007 	bic	r1, r1, #7
4000d09c:	e891000c 	ldm	r1, {r2, r3}
4000d0a0:	e2811008 	add	r1, r1, #8
4000d0a4:	e3520000 	cmp	r2, #0
4000d0a8:	e2d30000 	sbcs	r0, r3, #0
4000d0ac:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000d0b0:	e1a04002 	mov	r4, r2
4000d0b4:	e1a05003 	mov	r5, r3
4000d0b8:	ba000040 	blt	4000d1c0 <_svfiprintf_r+0x898>
4000d0bc:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d0c0:	e3a03001 	mov	r3, #1
4000d0c4:	eafffed3 	b	4000cc18 <_svfiprintf_r+0x2f0>
4000d0c8:	e2432030 	sub	r2, r3, #48	; 0x30
4000d0cc:	e3a00000 	mov	r0, #0
4000d0d0:	e4d73001 	ldrb	r3, [r7], #1
4000d0d4:	e0800100 	add	r0, r0, r0, lsl #2
4000d0d8:	e0820080 	add	r0, r2, r0, lsl #1
4000d0dc:	e2432030 	sub	r2, r3, #48	; 0x30
4000d0e0:	e3520009 	cmp	r2, #9
4000d0e4:	9afffff9 	bls	4000d0d0 <_svfiprintf_r+0x7a8>
4000d0e8:	eafffe54 	b	4000ca40 <_svfiprintf_r+0x118>
4000d0ec:	e59d4008 	ldr	r4, [sp, #8]
4000d0f0:	e3140020 	tst	r4, #32
4000d0f4:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d0f8:	1a0001f3 	bne	4000d8cc <_svfiprintf_r+0xfa4>
4000d0fc:	e59dc008 	ldr	ip, [sp, #8]
4000d100:	e31c0010 	tst	ip, #16
4000d104:	0a000201 	beq	4000d910 <_svfiprintf_r+0xfe8>
4000d108:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d10c:	e59d5020 	ldr	r5, [sp, #32]
4000d110:	e5943000 	ldr	r3, [r4]
4000d114:	e2844004 	add	r4, r4, #4
4000d118:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000d11c:	e5835000 	str	r5, [r3]
4000d120:	eafffe1d 	b	4000c99c <_svfiprintf_r+0x74>
4000d124:	e5d73000 	ldrb	r3, [r7]
4000d128:	e353006c 	cmp	r3, #108	; 0x6c
4000d12c:	059d4008 	ldreq	r4, [sp, #8]
4000d130:	159d5008 	ldrne	r5, [sp, #8]
4000d134:	e1a02007 	mov	r2, r7
4000d138:	03844020 	orreq	r4, r4, #32
4000d13c:	13855010 	orrne	r5, r5, #16
4000d140:	02877001 	addeq	r7, r7, #1
4000d144:	058d4008 	streq	r4, [sp, #8]
4000d148:	05d23001 	ldrbeq	r3, [r2, #1]
4000d14c:	158d5008 	strne	r5, [sp, #8]
4000d150:	eafffe39 	b	4000ca3c <_svfiprintf_r+0x114>
4000d154:	e59dc008 	ldr	ip, [sp, #8]
4000d158:	e38cc040 	orr	ip, ip, #64	; 0x40
4000d15c:	e58dc008 	str	ip, [sp, #8]
4000d160:	e5d73000 	ldrb	r3, [r7]
4000d164:	eafffe34 	b	4000ca3c <_svfiprintf_r+0x114>
4000d168:	e59d4008 	ldr	r4, [sp, #8]
4000d16c:	e3140020 	tst	r4, #32
4000d170:	e58d0014 	str	r0, [sp, #20]
4000d174:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d178:	1affffc4 	bne	4000d090 <_svfiprintf_r+0x768>
4000d17c:	e59dc008 	ldr	ip, [sp, #8]
4000d180:	e31c0010 	tst	ip, #16
4000d184:	1a0001cd 	bne	4000d8c0 <_svfiprintf_r+0xf98>
4000d188:	e59d4008 	ldr	r4, [sp, #8]
4000d18c:	e3140040 	tst	r4, #64	; 0x40
4000d190:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d194:	0a0001ca 	beq	4000d8c4 <_svfiprintf_r+0xf9c>
4000d198:	e1d540f0 	ldrsh	r4, [r5]
4000d19c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d1a0:	e1a05fc4 	asr	r5, r4, #31
4000d1a4:	e1a02004 	mov	r2, r4
4000d1a8:	e1a03005 	mov	r3, r5
4000d1ac:	e28cc004 	add	ip, ip, #4
4000d1b0:	e3520000 	cmp	r2, #0
4000d1b4:	e2d30000 	sbcs	r0, r3, #0
4000d1b8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d1bc:	aaffffbe 	bge	4000d0bc <_svfiprintf_r+0x794>
4000d1c0:	e3a0b02d 	mov	fp, #45	; 0x2d
4000d1c4:	e2744000 	rsbs	r4, r4, #0
4000d1c8:	e2e55000 	rsc	r5, r5, #0
4000d1cc:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000d1d0:	e3a03001 	mov	r3, #1
4000d1d4:	eafffe8f 	b	4000cc18 <_svfiprintf_r+0x2f0>
4000d1d8:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d1dc:	e5949000 	ldr	r9, [r4]
4000d1e0:	e3a0b000 	mov	fp, #0
4000d1e4:	e159000b 	cmp	r9, fp
4000d1e8:	e58d0014 	str	r0, [sp, #20]
4000d1ec:	e2845004 	add	r5, r4, #4
4000d1f0:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000d1f4:	0a0001e5 	beq	4000d990 <_svfiprintf_r+0x1068>
4000d1f8:	e59dc00c 	ldr	ip, [sp, #12]
4000d1fc:	e35c0000 	cmp	ip, #0
4000d200:	e1a00009 	mov	r0, r9
4000d204:	ba0001bb 	blt	4000d8f8 <_svfiprintf_r+0xfd0>
4000d208:	e1a0100b 	mov	r1, fp
4000d20c:	e1a0200c 	mov	r2, ip
4000d210:	ebfff922 	bl	4000b6a0 <memchr>
4000d214:	e3500000 	cmp	r0, #0
4000d218:	0a0001e4 	beq	4000d9b0 <_svfiprintf_r+0x1088>
4000d21c:	e59d400c 	ldr	r4, [sp, #12]
4000d220:	e0690000 	rsb	r0, r9, r0
4000d224:	e58db00c 	str	fp, [sp, #12]
4000d228:	e1540000 	cmp	r4, r0
4000d22c:	a1a04000 	movge	r4, r0
4000d230:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d234:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d238:	eafffe97 	b	4000cc9c <_svfiprintf_r+0x374>
4000d23c:	e59dc008 	ldr	ip, [sp, #8]
4000d240:	e38cc020 	orr	ip, ip, #32
4000d244:	e58dc008 	str	ip, [sp, #8]
4000d248:	e5d73000 	ldrb	r3, [r7]
4000d24c:	eafffdfa 	b	4000ca3c <_svfiprintf_r+0x114>
4000d250:	e59d5008 	ldr	r5, [sp, #8]
4000d254:	e3855080 	orr	r5, r5, #128	; 0x80
4000d258:	e58d5008 	str	r5, [sp, #8]
4000d25c:	e5d73000 	ldrb	r3, [r7]
4000d260:	eafffdf5 	b	4000ca3c <_svfiprintf_r+0x114>
4000d264:	e5d73000 	ldrb	r3, [r7]
4000d268:	e353002a 	cmp	r3, #42	; 0x2a
4000d26c:	e2874001 	add	r4, r7, #1
4000d270:	0a0001d3 	beq	4000d9c4 <_svfiprintf_r+0x109c>
4000d274:	e2432030 	sub	r2, r3, #48	; 0x30
4000d278:	e3520009 	cmp	r2, #9
4000d27c:	83a0c000 	movhi	ip, #0
4000d280:	81a07004 	movhi	r7, r4
4000d284:	858dc00c 	strhi	ip, [sp, #12]
4000d288:	8afffdec 	bhi	4000ca40 <_svfiprintf_r+0x118>
4000d28c:	e3a0c000 	mov	ip, #0
4000d290:	e4d43001 	ldrb	r3, [r4], #1
4000d294:	e08cc10c 	add	ip, ip, ip, lsl #2
4000d298:	e082c08c 	add	ip, r2, ip, lsl #1
4000d29c:	e2432030 	sub	r2, r3, #48	; 0x30
4000d2a0:	e3520009 	cmp	r2, #9
4000d2a4:	9afffff9 	bls	4000d290 <_svfiprintf_r+0x968>
4000d2a8:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000d2ac:	e58dc00c 	str	ip, [sp, #12]
4000d2b0:	e1a07004 	mov	r7, r4
4000d2b4:	eafffde1 	b	4000ca40 <_svfiprintf_r+0x118>
4000d2b8:	e3a03002 	mov	r3, #2
4000d2bc:	eafffe53 	b	4000cc10 <_svfiprintf_r+0x2e8>
4000d2c0:	e3530000 	cmp	r3, #0
4000d2c4:	e58d0014 	str	r0, [sp, #20]
4000d2c8:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d2cc:	0a0000bd 	beq	4000d5c8 <_svfiprintf_r+0xca0>
4000d2d0:	e3a02000 	mov	r2, #0
4000d2d4:	e3a04001 	mov	r4, #1
4000d2d8:	e58d4010 	str	r4, [sp, #16]
4000d2dc:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000d2e0:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000d2e4:	e28d9058 	add	r9, sp, #88	; 0x58
4000d2e8:	eaffff26 	b	4000cf88 <_svfiprintf_r+0x660>
4000d2ec:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d2f0:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d2f4:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000d2f8:	e3530000 	cmp	r3, #0
4000d2fc:	0a000009 	beq	4000d328 <_svfiprintf_r+0xa00>
4000d300:	e2822001 	add	r2, r2, #1
4000d304:	e3520007 	cmp	r2, #7
4000d308:	e2811001 	add	r1, r1, #1
4000d30c:	e28d0047 	add	r0, sp, #71	; 0x47
4000d310:	e3a03001 	mov	r3, #1
4000d314:	e8860009 	stm	r6, {r0, r3}
4000d318:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d31c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d320:	d2866008 	addle	r6, r6, #8
4000d324:	ca00010d 	bgt	4000d760 <_svfiprintf_r+0xe38>
4000d328:	e59d301c 	ldr	r3, [sp, #28]
4000d32c:	e3530000 	cmp	r3, #0
4000d330:	0a000009 	beq	4000d35c <_svfiprintf_r+0xa34>
4000d334:	e2822001 	add	r2, r2, #1
4000d338:	e3520007 	cmp	r2, #7
4000d33c:	e2811002 	add	r1, r1, #2
4000d340:	e28d0048 	add	r0, sp, #72	; 0x48
4000d344:	e3a03002 	mov	r3, #2
4000d348:	e8860009 	stm	r6, {r0, r3}
4000d34c:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d350:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d354:	d2866008 	addle	r6, r6, #8
4000d358:	ca00010a 	bgt	4000d788 <_svfiprintf_r+0xe60>
4000d35c:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000d360:	e3550080 	cmp	r5, #128	; 0x80
4000d364:	0a0000a5 	beq	4000d600 <_svfiprintf_r+0xcd8>
4000d368:	e59dc00c 	ldr	ip, [sp, #12]
4000d36c:	e064500c 	rsb	r5, r4, ip
4000d370:	e3550000 	cmp	r5, #0
4000d374:	da000038 	ble	4000d45c <_svfiprintf_r+0xb34>
4000d378:	e3550010 	cmp	r5, #16
4000d37c:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000d944 <_svfiprintf_r+0x101c>
4000d380:	d58d301c 	strle	r3, [sp, #28]
4000d384:	da000022 	ble	4000d414 <_svfiprintf_r+0xaec>
4000d388:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000d944 <_svfiprintf_r+0x101c>
4000d38c:	e58d400c 	str	r4, [sp, #12]
4000d390:	e1a00006 	mov	r0, r6
4000d394:	e58dc01c 	str	ip, [sp, #28]
4000d398:	e1a06005 	mov	r6, r5
4000d39c:	e3a0b010 	mov	fp, #16
4000d3a0:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000d3a4:	e59d5018 	ldr	r5, [sp, #24]
4000d3a8:	ea000002 	b	4000d3b8 <_svfiprintf_r+0xa90>
4000d3ac:	e2466010 	sub	r6, r6, #16
4000d3b0:	e3560010 	cmp	r6, #16
4000d3b4:	da000013 	ble	4000d408 <_svfiprintf_r+0xae0>
4000d3b8:	e2822001 	add	r2, r2, #1
4000d3bc:	e3520007 	cmp	r2, #7
4000d3c0:	e2811010 	add	r1, r1, #16
4000d3c4:	e8800900 	stm	r0, {r8, fp}
4000d3c8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d3cc:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d3d0:	d2800008 	addle	r0, r0, #8
4000d3d4:	dafffff4 	ble	4000d3ac <_svfiprintf_r+0xa84>
4000d3d8:	e1a00004 	mov	r0, r4
4000d3dc:	e1a01005 	mov	r1, r5
4000d3e0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d3e4:	ebfffce4 	bl	4000c77c <__ssprint_r>
4000d3e8:	e3500000 	cmp	r0, #0
4000d3ec:	1a00007b 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d3f0:	e2466010 	sub	r6, r6, #16
4000d3f4:	e3560010 	cmp	r6, #16
4000d3f8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d3fc:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d400:	e28d0080 	add	r0, sp, #128	; 0x80
4000d404:	caffffeb 	bgt	4000d3b8 <_svfiprintf_r+0xa90>
4000d408:	e59d400c 	ldr	r4, [sp, #12]
4000d40c:	e1a05006 	mov	r5, r6
4000d410:	e1a06000 	mov	r6, r0
4000d414:	e2822001 	add	r2, r2, #1
4000d418:	e59d301c 	ldr	r3, [sp, #28]
4000d41c:	e3520007 	cmp	r2, #7
4000d420:	e0811005 	add	r1, r1, r5
4000d424:	e8860028 	stm	r6, {r3, r5}
4000d428:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d42c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d430:	d2866008 	addle	r6, r6, #8
4000d434:	da000008 	ble	4000d45c <_svfiprintf_r+0xb34>
4000d438:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d43c:	e59d1018 	ldr	r1, [sp, #24]
4000d440:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d444:	ebfffccc 	bl	4000c77c <__ssprint_r>
4000d448:	e3500000 	cmp	r0, #0
4000d44c:	1a000063 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d450:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d454:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d458:	e28d6080 	add	r6, sp, #128	; 0x80
4000d45c:	e2822001 	add	r2, r2, #1
4000d460:	e3520007 	cmp	r2, #7
4000d464:	e0811004 	add	r1, r1, r4
4000d468:	e5869000 	str	r9, [r6]
4000d46c:	e5864004 	str	r4, [r6, #4]
4000d470:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d474:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d478:	d2866008 	addle	r6, r6, #8
4000d47c:	ca00009f 	bgt	4000d700 <_svfiprintf_r+0xdd8>
4000d480:	e59d4008 	ldr	r4, [sp, #8]
4000d484:	e3140004 	tst	r4, #4
4000d488:	0a00002f 	beq	4000d54c <_svfiprintf_r+0xc24>
4000d48c:	e59d5014 	ldr	r5, [sp, #20]
4000d490:	e59dc010 	ldr	ip, [sp, #16]
4000d494:	e06c4005 	rsb	r4, ip, r5
4000d498:	e3540000 	cmp	r4, #0
4000d49c:	da00002a 	ble	4000d54c <_svfiprintf_r+0xc24>
4000d4a0:	e3540010 	cmp	r4, #16
4000d4a4:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000d938 <_svfiprintf_r+0x1010>
4000d4a8:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000d4ac:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000d4b0:	da00001d 	ble	4000d52c <_svfiprintf_r+0xc04>
4000d4b4:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000d938 <_svfiprintf_r+0x1010>
4000d4b8:	e3a05010 	mov	r5, #16
4000d4bc:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000d4c0:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000d4c4:	e59db018 	ldr	fp, [sp, #24]
4000d4c8:	ea000002 	b	4000d4d8 <_svfiprintf_r+0xbb0>
4000d4cc:	e2444010 	sub	r4, r4, #16
4000d4d0:	e3540010 	cmp	r4, #16
4000d4d4:	da000014 	ble	4000d52c <_svfiprintf_r+0xc04>
4000d4d8:	e2833001 	add	r3, r3, #1
4000d4dc:	e3530007 	cmp	r3, #7
4000d4e0:	e2811010 	add	r1, r1, #16
4000d4e4:	e586a000 	str	sl, [r6]
4000d4e8:	e5865004 	str	r5, [r6, #4]
4000d4ec:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000d4f0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d4f4:	d2866008 	addle	r6, r6, #8
4000d4f8:	dafffff3 	ble	4000d4cc <_svfiprintf_r+0xba4>
4000d4fc:	e1a00009 	mov	r0, r9
4000d500:	e1a0100b 	mov	r1, fp
4000d504:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d508:	ebfffc9b 	bl	4000c77c <__ssprint_r>
4000d50c:	e3500000 	cmp	r0, #0
4000d510:	1a000032 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d514:	e2444010 	sub	r4, r4, #16
4000d518:	e3540010 	cmp	r4, #16
4000d51c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d520:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000d524:	e28d6080 	add	r6, sp, #128	; 0x80
4000d528:	caffffea 	bgt	4000d4d8 <_svfiprintf_r+0xbb0>
4000d52c:	e2833001 	add	r3, r3, #1
4000d530:	e3530007 	cmp	r3, #7
4000d534:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000d538:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000d53c:	e0811004 	add	r1, r1, r4
4000d540:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d544:	e8860018 	stm	r6, {r3, r4}
4000d548:	ca0000b5 	bgt	4000d824 <_svfiprintf_r+0xefc>
4000d54c:	e28d5010 	add	r5, sp, #16
4000d550:	e59d4020 	ldr	r4, [sp, #32]
4000d554:	e8951020 	ldm	r5, {r5, ip}
4000d558:	e155000c 	cmp	r5, ip
4000d55c:	a0844005 	addge	r4, r4, r5
4000d560:	b084400c 	addlt	r4, r4, ip
4000d564:	e3510000 	cmp	r1, #0
4000d568:	e58d4020 	str	r4, [sp, #32]
4000d56c:	1a00006c 	bne	4000d724 <_svfiprintf_r+0xdfc>
4000d570:	e3a03000 	mov	r3, #0
4000d574:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000d578:	e5d73000 	ldrb	r3, [r7]
4000d57c:	e3530000 	cmp	r3, #0
4000d580:	13530025 	cmpne	r3, #37	; 0x25
4000d584:	e28d6080 	add	r6, sp, #128	; 0x80
4000d588:	1afffd07 	bne	4000c9ac <_svfiprintf_r+0x84>
4000d58c:	e1a04007 	mov	r4, r7
4000d590:	eafffd1c 	b	4000ca08 <_svfiprintf_r+0xe0>
4000d594:	e3530000 	cmp	r3, #0
4000d598:	11a04002 	movne	r4, r2
4000d59c:	128d9080 	addne	r9, sp, #128	; 0x80
4000d5a0:	1afffdbd 	bne	4000cc9c <_svfiprintf_r+0x374>
4000d5a4:	e59dc008 	ldr	ip, [sp, #8]
4000d5a8:	e31c0001 	tst	ip, #1
4000d5ac:	13a03030 	movne	r3, #48	; 0x30
4000d5b0:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000d5b4:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000d5b8:	128d907f 	addne	r9, sp, #127	; 0x7f
4000d5bc:	01a04003 	moveq	r4, r3
4000d5c0:	028d9080 	addeq	r9, sp, #128	; 0x80
4000d5c4:	eafffdb4 	b	4000cc9c <_svfiprintf_r+0x374>
4000d5c8:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000d5cc:	e3530000 	cmp	r3, #0
4000d5d0:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000d5d4:	159d1018 	ldrne	r1, [sp, #24]
4000d5d8:	128d204c 	addne	r2, sp, #76	; 0x4c
4000d5dc:	1bfffc66 	blne	4000c77c <__ssprint_r>
4000d5e0:	e59d4018 	ldr	r4, [sp, #24]
4000d5e4:	e1d430bc 	ldrh	r3, [r4, #12]
4000d5e8:	e59d0020 	ldr	r0, [sp, #32]
4000d5ec:	e3130040 	tst	r3, #64	; 0x40
4000d5f0:	13e00000 	mvnne	r0, #0
4000d5f4:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000d5f8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d5fc:	e12fff1e 	bx	lr
4000d600:	e28d3010 	add	r3, sp, #16
4000d604:	e8931008 	ldm	r3, {r3, ip}
4000d608:	e063500c 	rsb	r5, r3, ip
4000d60c:	e3550000 	cmp	r5, #0
4000d610:	daffff54 	ble	4000d368 <_svfiprintf_r+0xa40>
4000d614:	e3550010 	cmp	r5, #16
4000d618:	d59fc324 	ldrle	ip, [pc, #804]	; 4000d944 <_svfiprintf_r+0x101c>
4000d61c:	d58dc01c 	strle	ip, [sp, #28]
4000d620:	da000022 	ble	4000d6b0 <_svfiprintf_r+0xd88>
4000d624:	e59f3318 	ldr	r3, [pc, #792]	; 4000d944 <_svfiprintf_r+0x101c>
4000d628:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000d62c:	e1a00006 	mov	r0, r6
4000d630:	e58d301c 	str	r3, [sp, #28]
4000d634:	e1a06005 	mov	r6, r5
4000d638:	e3a0b010 	mov	fp, #16
4000d63c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000d640:	e59d5018 	ldr	r5, [sp, #24]
4000d644:	ea000002 	b	4000d654 <_svfiprintf_r+0xd2c>
4000d648:	e2466010 	sub	r6, r6, #16
4000d64c:	e3560010 	cmp	r6, #16
4000d650:	da000013 	ble	4000d6a4 <_svfiprintf_r+0xd7c>
4000d654:	e2822001 	add	r2, r2, #1
4000d658:	e3520007 	cmp	r2, #7
4000d65c:	e2811010 	add	r1, r1, #16
4000d660:	e8800900 	stm	r0, {r8, fp}
4000d664:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d668:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d66c:	d2800008 	addle	r0, r0, #8
4000d670:	dafffff4 	ble	4000d648 <_svfiprintf_r+0xd20>
4000d674:	e1a00004 	mov	r0, r4
4000d678:	e1a01005 	mov	r1, r5
4000d67c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d680:	ebfffc3d 	bl	4000c77c <__ssprint_r>
4000d684:	e3500000 	cmp	r0, #0
4000d688:	1affffd4 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d68c:	e2466010 	sub	r6, r6, #16
4000d690:	e3560010 	cmp	r6, #16
4000d694:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d698:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d69c:	e28d0080 	add	r0, sp, #128	; 0x80
4000d6a0:	caffffeb 	bgt	4000d654 <_svfiprintf_r+0xd2c>
4000d6a4:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000d6a8:	e1a05006 	mov	r5, r6
4000d6ac:	e1a06000 	mov	r6, r0
4000d6b0:	e2822001 	add	r2, r2, #1
4000d6b4:	e59dc01c 	ldr	ip, [sp, #28]
4000d6b8:	e3520007 	cmp	r2, #7
4000d6bc:	e0811005 	add	r1, r1, r5
4000d6c0:	e586c000 	str	ip, [r6]
4000d6c4:	e5865004 	str	r5, [r6, #4]
4000d6c8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d6cc:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d6d0:	d2866008 	addle	r6, r6, #8
4000d6d4:	daffff23 	ble	4000d368 <_svfiprintf_r+0xa40>
4000d6d8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d6dc:	e59d1018 	ldr	r1, [sp, #24]
4000d6e0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d6e4:	ebfffc24 	bl	4000c77c <__ssprint_r>
4000d6e8:	e3500000 	cmp	r0, #0
4000d6ec:	1affffbb 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d6f0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d6f4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d6f8:	e28d6080 	add	r6, sp, #128	; 0x80
4000d6fc:	eaffff19 	b	4000d368 <_svfiprintf_r+0xa40>
4000d700:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d704:	e59d1018 	ldr	r1, [sp, #24]
4000d708:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d70c:	ebfffc1a 	bl	4000c77c <__ssprint_r>
4000d710:	e3500000 	cmp	r0, #0
4000d714:	1affffb1 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d718:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d71c:	e28d6080 	add	r6, sp, #128	; 0x80
4000d720:	eaffff56 	b	4000d480 <_svfiprintf_r+0xb58>
4000d724:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d728:	e59d1018 	ldr	r1, [sp, #24]
4000d72c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d730:	ebfffc11 	bl	4000c77c <__ssprint_r>
4000d734:	e3500000 	cmp	r0, #0
4000d738:	0affff8c 	beq	4000d570 <_svfiprintf_r+0xc48>
4000d73c:	eaffffa7 	b	4000d5e0 <_svfiprintf_r+0xcb8>
4000d740:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d744:	e59d1018 	ldr	r1, [sp, #24]
4000d748:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d74c:	ebfffc0a 	bl	4000c77c <__ssprint_r>
4000d750:	e3500000 	cmp	r0, #0
4000d754:	1affffa1 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d758:	e28d6080 	add	r6, sp, #128	; 0x80
4000d75c:	eafffca6 	b	4000c9fc <_svfiprintf_r+0xd4>
4000d760:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d764:	e59d1018 	ldr	r1, [sp, #24]
4000d768:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d76c:	ebfffc02 	bl	4000c77c <__ssprint_r>
4000d770:	e3500000 	cmp	r0, #0
4000d774:	1affff99 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d778:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d77c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d780:	e28d6080 	add	r6, sp, #128	; 0x80
4000d784:	eafffee7 	b	4000d328 <_svfiprintf_r+0xa00>
4000d788:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d78c:	e59d1018 	ldr	r1, [sp, #24]
4000d790:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d794:	ebfffbf8 	bl	4000c77c <__ssprint_r>
4000d798:	e3500000 	cmp	r0, #0
4000d79c:	1affff8f 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d7a0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d7a4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d7a8:	e28d6080 	add	r6, sp, #128	; 0x80
4000d7ac:	eafffeea 	b	4000d35c <_svfiprintf_r+0xa34>
4000d7b0:	e3550000 	cmp	r5, #0
4000d7b4:	03540009 	cmpeq	r4, #9
4000d7b8:	9a000021 	bls	4000d844 <_svfiprintf_r+0xf1c>
4000d7bc:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000d7c0:	e58d6010 	str	r6, [sp, #16]
4000d7c4:	e1a0600c 	mov	r6, ip
4000d7c8:	e1a00004 	mov	r0, r4
4000d7cc:	e1a01005 	mov	r1, r5
4000d7d0:	e3a0200a 	mov	r2, #10
4000d7d4:	e3a03000 	mov	r3, #0
4000d7d8:	eb000572 	bl	4000eda8 <__aeabi_uldivmod>
4000d7dc:	e2822030 	add	r2, r2, #48	; 0x30
4000d7e0:	e5c62000 	strb	r2, [r6]
4000d7e4:	e1a00004 	mov	r0, r4
4000d7e8:	e1a01005 	mov	r1, r5
4000d7ec:	e3a0200a 	mov	r2, #10
4000d7f0:	e3a03000 	mov	r3, #0
4000d7f4:	eb00056b 	bl	4000eda8 <__aeabi_uldivmod>
4000d7f8:	e1a04000 	mov	r4, r0
4000d7fc:	e1a05001 	mov	r5, r1
4000d800:	e194c005 	orrs	ip, r4, r5
4000d804:	e1a09006 	mov	r9, r6
4000d808:	e2466001 	sub	r6, r6, #1
4000d80c:	1affffed 	bne	4000d7c8 <_svfiprintf_r+0xea0>
4000d810:	e59d6010 	ldr	r6, [sp, #16]
4000d814:	eafffd1e 	b	4000cc94 <_svfiprintf_r+0x36c>
4000d818:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000d81c:	e5d73000 	ldrb	r3, [r7]
4000d820:	eafffc85 	b	4000ca3c <_svfiprintf_r+0x114>
4000d824:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d828:	e59d1018 	ldr	r1, [sp, #24]
4000d82c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d830:	ebfffbd1 	bl	4000c77c <__ssprint_r>
4000d834:	e3500000 	cmp	r0, #0
4000d838:	1affff68 	bne	4000d5e0 <_svfiprintf_r+0xcb8>
4000d83c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d840:	eaffff41 	b	4000d54c <_svfiprintf_r+0xc24>
4000d844:	e2844030 	add	r4, r4, #48	; 0x30
4000d848:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000d84c:	e28d907f 	add	r9, sp, #127	; 0x7f
4000d850:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000d854:	eafffd10 	b	4000cc9c <_svfiprintf_r+0x374>
4000d858:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d85c:	e59c4000 	ldr	r4, [ip]
4000d860:	e28cc004 	add	ip, ip, #4
4000d864:	e3a03001 	mov	r3, #1
4000d868:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d86c:	e3a05000 	mov	r5, #0
4000d870:	eafffce6 	b	4000cc10 <_svfiprintf_r+0x2e8>
4000d874:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d878:	e59c4000 	ldr	r4, [ip]
4000d87c:	e28cc004 	add	ip, ip, #4
4000d880:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d884:	e3a05000 	mov	r5, #0
4000d888:	eafffd9d 	b	4000cf04 <_svfiprintf_r+0x5dc>
4000d88c:	e59dc008 	ldr	ip, [sp, #8]
4000d890:	e21c3040 	ands	r3, ip, #64	; 0x40
4000d894:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000d898:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000d89c:	11d540b0 	ldrhne	r4, [r5]
4000d8a0:	059c4000 	ldreq	r4, [ip]
4000d8a4:	12855004 	addne	r5, r5, #4
4000d8a8:	028cc004 	addeq	ip, ip, #4
4000d8ac:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000d8b0:	11a03002 	movne	r3, r2
4000d8b4:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000d8b8:	e3a05000 	mov	r5, #0
4000d8bc:	eafffcd3 	b	4000cc10 <_svfiprintf_r+0x2e8>
4000d8c0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d8c4:	e5954000 	ldr	r4, [r5]
4000d8c8:	eafffe33 	b	4000d19c <_svfiprintf_r+0x874>
4000d8cc:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d8d0:	e59d4020 	ldr	r4, [sp, #32]
4000d8d4:	e5951000 	ldr	r1, [r5]
4000d8d8:	e1a05fc4 	asr	r5, r4, #31
4000d8dc:	e1a03005 	mov	r3, r5
4000d8e0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d8e4:	e1a02004 	mov	r2, r4
4000d8e8:	e2855004 	add	r5, r5, #4
4000d8ec:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d8f0:	e881000c 	stm	r1, {r2, r3}
4000d8f4:	eafffc28 	b	4000c99c <_svfiprintf_r+0x74>
4000d8f8:	e58db00c 	str	fp, [sp, #12]
4000d8fc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d900:	ebffe75d 	bl	4000767c <strlen>
4000d904:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d908:	e1a04000 	mov	r4, r0
4000d90c:	eafffce2 	b	4000cc9c <_svfiprintf_r+0x374>
4000d910:	e59dc008 	ldr	ip, [sp, #8]
4000d914:	e31c0040 	tst	ip, #64	; 0x40
4000d918:	0a000015 	beq	4000d974 <_svfiprintf_r+0x104c>
4000d91c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d920:	e59d5020 	ldr	r5, [sp, #32]
4000d924:	e5943000 	ldr	r3, [r4]
4000d928:	e2844004 	add	r4, r4, #4
4000d92c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000d930:	e1c350b0 	strh	r5, [r3]
4000d934:	eafffc18 	b	4000c99c <_svfiprintf_r+0x74>
4000d938:	40017cf8 	strdmi	r7, [r1], -r8
4000d93c:	40017f7c 	andmi	r7, r1, ip, ror pc
4000d940:	40017f68 	andmi	r7, r1, r8, ror #30
4000d944:	40017d08 	andmi	r7, r1, r8, lsl #26
4000d948:	40017f90 	mulmi	r1, r0, pc	; <UNPREDICTABLE>
4000d94c:	e3a01040 	mov	r1, #64	; 0x40
4000d950:	ebffe52f 	bl	40006e14 <_malloc_r>
4000d954:	e3500000 	cmp	r0, #0
4000d958:	e5840000 	str	r0, [r4]
4000d95c:	e5840010 	str	r0, [r4, #16]
4000d960:	0a000023 	beq	4000d9f4 <_svfiprintf_r+0x10cc>
4000d964:	e59dc018 	ldr	ip, [sp, #24]
4000d968:	e3a03040 	mov	r3, #64	; 0x40
4000d96c:	e58c3014 	str	r3, [ip, #20]
4000d970:	eafffbf9 	b	4000c95c <_svfiprintf_r+0x34>
4000d974:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d978:	e59d4020 	ldr	r4, [sp, #32]
4000d97c:	e59c3000 	ldr	r3, [ip]
4000d980:	e28cc004 	add	ip, ip, #4
4000d984:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d988:	e5834000 	str	r4, [r3]
4000d98c:	eafffc02 	b	4000c99c <_svfiprintf_r+0x74>
4000d990:	e59d400c 	ldr	r4, [sp, #12]
4000d994:	e3540006 	cmp	r4, #6
4000d998:	23a04006 	movcs	r4, #6
4000d99c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d9a0:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000d9a4:	e58d5010 	str	r5, [sp, #16]
4000d9a8:	e51f9068 	ldr	r9, [pc, #-104]	; 4000d948 <_svfiprintf_r+0x1020>
4000d9ac:	eafffd75 	b	4000cf88 <_svfiprintf_r+0x660>
4000d9b0:	e59d400c 	ldr	r4, [sp, #12]
4000d9b4:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d9b8:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d9bc:	e58d000c 	str	r0, [sp, #12]
4000d9c0:	eafffcb5 	b	4000cc9c <_svfiprintf_r+0x374>
4000d9c4:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d9c8:	e5955000 	ldr	r5, [r5]
4000d9cc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d9d0:	e3550000 	cmp	r5, #0
4000d9d4:	e5d73001 	ldrb	r3, [r7, #1]
4000d9d8:	e28c2004 	add	r2, ip, #4
4000d9dc:	e1a07004 	mov	r7, r4
4000d9e0:	b3e04000 	mvnlt	r4, #0
4000d9e4:	e58d500c 	str	r5, [sp, #12]
4000d9e8:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000d9ec:	b58d400c 	strlt	r4, [sp, #12]
4000d9f0:	eafffc11 	b	4000ca3c <_svfiprintf_r+0x114>
4000d9f4:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000d9f8:	e3a0300c 	mov	r3, #12
4000d9fc:	e5853000 	str	r3, [r5]
4000da00:	e3e00000 	mvn	r0, #0
4000da04:	eafffefa 	b	4000d5f4 <_svfiprintf_r+0xccc>

4000da08 <_calloc_r>:
4000da08:	e92d4010 	push	{r4, lr}
4000da0c:	e0010192 	mul	r1, r2, r1
4000da10:	ebffe4ff 	bl	40006e14 <_malloc_r>
4000da14:	e2504000 	subs	r4, r0, #0
4000da18:	0a00000b 	beq	4000da4c <_calloc_r+0x44>
4000da1c:	e5142004 	ldr	r2, [r4, #-4]
4000da20:	e3c22003 	bic	r2, r2, #3
4000da24:	e2422004 	sub	r2, r2, #4
4000da28:	e3520024 	cmp	r2, #36	; 0x24
4000da2c:	8a000017 	bhi	4000da90 <_calloc_r+0x88>
4000da30:	e3520013 	cmp	r2, #19
4000da34:	91a03004 	movls	r3, r4
4000da38:	8a000006 	bhi	4000da58 <_calloc_r+0x50>
4000da3c:	e3a02000 	mov	r2, #0
4000da40:	e5832000 	str	r2, [r3]
4000da44:	e5832004 	str	r2, [r3, #4]
4000da48:	e5832008 	str	r2, [r3, #8]
4000da4c:	e1a00004 	mov	r0, r4
4000da50:	e8bd4010 	pop	{r4, lr}
4000da54:	e12fff1e 	bx	lr
4000da58:	e3a03000 	mov	r3, #0
4000da5c:	e352001b 	cmp	r2, #27
4000da60:	e5843000 	str	r3, [r4]
4000da64:	e5843004 	str	r3, [r4, #4]
4000da68:	92843008 	addls	r3, r4, #8
4000da6c:	9afffff2 	bls	4000da3c <_calloc_r+0x34>
4000da70:	e3520024 	cmp	r2, #36	; 0x24
4000da74:	e5843008 	str	r3, [r4, #8]
4000da78:	e584300c 	str	r3, [r4, #12]
4000da7c:	05843010 	streq	r3, [r4, #16]
4000da80:	05843014 	streq	r3, [r4, #20]
4000da84:	12843010 	addne	r3, r4, #16
4000da88:	02843018 	addeq	r3, r4, #24
4000da8c:	eaffffea 	b	4000da3c <_calloc_r+0x34>
4000da90:	e3a01000 	mov	r1, #0
4000da94:	eb00004f 	bl	4000dbd8 <memset>
4000da98:	e1a00004 	mov	r0, r4
4000da9c:	e8bd4010 	pop	{r4, lr}
4000daa0:	e12fff1e 	bx	lr

4000daa4 <memmove>:
4000daa4:	e1500001 	cmp	r0, r1
4000daa8:	e92d00f0 	push	{r4, r5, r6, r7}
4000daac:	9a00000e 	bls	4000daec <memmove+0x48>
4000dab0:	e081c002 	add	ip, r1, r2
4000dab4:	e150000c 	cmp	r0, ip
4000dab8:	2a00000b 	bcs	4000daec <memmove+0x48>
4000dabc:	e3520000 	cmp	r2, #0
4000dac0:	e0803002 	add	r3, r0, r2
4000dac4:	e2422001 	sub	r2, r2, #1
4000dac8:	0a000005 	beq	4000dae4 <memmove+0x40>
4000dacc:	e1a0100c 	mov	r1, ip
4000dad0:	e2422001 	sub	r2, r2, #1
4000dad4:	e571c001 	ldrb	ip, [r1, #-1]!
4000dad8:	e3720001 	cmn	r2, #1
4000dadc:	e563c001 	strb	ip, [r3, #-1]!
4000dae0:	1afffffa 	bne	4000dad0 <memmove+0x2c>
4000dae4:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000dae8:	e12fff1e 	bx	lr
4000daec:	e352000f 	cmp	r2, #15
4000daf0:	8a000009 	bhi	4000db1c <memmove+0x78>
4000daf4:	e1a03000 	mov	r3, r0
4000daf8:	e3520000 	cmp	r2, #0
4000dafc:	0afffff8 	beq	4000dae4 <memmove+0x40>
4000db00:	e0832002 	add	r2, r3, r2
4000db04:	e4d1c001 	ldrb	ip, [r1], #1
4000db08:	e4c3c001 	strb	ip, [r3], #1
4000db0c:	e1530002 	cmp	r3, r2
4000db10:	1afffffb 	bne	4000db04 <memmove+0x60>
4000db14:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000db18:	e12fff1e 	bx	lr
4000db1c:	e1803001 	orr	r3, r0, r1
4000db20:	e3130003 	tst	r3, #3
4000db24:	1a000027 	bne	4000dbc8 <memmove+0x124>
4000db28:	e2426010 	sub	r6, r2, #16
4000db2c:	e1a06226 	lsr	r6, r6, #4
4000db30:	e0805206 	add	r5, r0, r6, lsl #4
4000db34:	e2855010 	add	r5, r5, #16
4000db38:	e1a0c001 	mov	ip, r1
4000db3c:	e1a03000 	mov	r3, r0
4000db40:	e59c4000 	ldr	r4, [ip]
4000db44:	e5834000 	str	r4, [r3]
4000db48:	e59c4004 	ldr	r4, [ip, #4]
4000db4c:	e5834004 	str	r4, [r3, #4]
4000db50:	e59c4008 	ldr	r4, [ip, #8]
4000db54:	e5834008 	str	r4, [r3, #8]
4000db58:	e59c400c 	ldr	r4, [ip, #12]
4000db5c:	e2833010 	add	r3, r3, #16
4000db60:	e5034004 	str	r4, [r3, #-4]
4000db64:	e1530005 	cmp	r3, r5
4000db68:	e28cc010 	add	ip, ip, #16
4000db6c:	1afffff3 	bne	4000db40 <memmove+0x9c>
4000db70:	e2863001 	add	r3, r6, #1
4000db74:	e202700f 	and	r7, r2, #15
4000db78:	e1a03203 	lsl	r3, r3, #4
4000db7c:	e3570003 	cmp	r7, #3
4000db80:	e0811003 	add	r1, r1, r3
4000db84:	e0803003 	add	r3, r0, r3
4000db88:	9a000010 	bls	4000dbd0 <memmove+0x12c>
4000db8c:	e1a05001 	mov	r5, r1
4000db90:	e1a04003 	mov	r4, r3
4000db94:	e1a0c007 	mov	ip, r7
4000db98:	e24cc004 	sub	ip, ip, #4
4000db9c:	e4956004 	ldr	r6, [r5], #4
4000dba0:	e35c0003 	cmp	ip, #3
4000dba4:	e4846004 	str	r6, [r4], #4
4000dba8:	8afffffa 	bhi	4000db98 <memmove+0xf4>
4000dbac:	e247c004 	sub	ip, r7, #4
4000dbb0:	e3ccc003 	bic	ip, ip, #3
4000dbb4:	e28cc004 	add	ip, ip, #4
4000dbb8:	e083300c 	add	r3, r3, ip
4000dbbc:	e081100c 	add	r1, r1, ip
4000dbc0:	e2022003 	and	r2, r2, #3
4000dbc4:	eaffffcb 	b	4000daf8 <memmove+0x54>
4000dbc8:	e1a03000 	mov	r3, r0
4000dbcc:	eaffffcb 	b	4000db00 <memmove+0x5c>
4000dbd0:	e1a02007 	mov	r2, r7
4000dbd4:	eaffffc7 	b	4000daf8 <memmove+0x54>

4000dbd8 <memset>:
4000dbd8:	e3100003 	tst	r0, #3
4000dbdc:	e92d0070 	push	{r4, r5, r6}
4000dbe0:	0a000037 	beq	4000dcc4 <memset+0xec>
4000dbe4:	e3520000 	cmp	r2, #0
4000dbe8:	e2422001 	sub	r2, r2, #1
4000dbec:	0a000032 	beq	4000dcbc <memset+0xe4>
4000dbf0:	e201c0ff 	and	ip, r1, #255	; 0xff
4000dbf4:	e1a03000 	mov	r3, r0
4000dbf8:	ea000002 	b	4000dc08 <memset+0x30>
4000dbfc:	e3520000 	cmp	r2, #0
4000dc00:	e2422001 	sub	r2, r2, #1
4000dc04:	0a00002c 	beq	4000dcbc <memset+0xe4>
4000dc08:	e4c3c001 	strb	ip, [r3], #1
4000dc0c:	e3130003 	tst	r3, #3
4000dc10:	1afffff9 	bne	4000dbfc <memset+0x24>
4000dc14:	e3520003 	cmp	r2, #3
4000dc18:	9a000020 	bls	4000dca0 <memset+0xc8>
4000dc1c:	e20140ff 	and	r4, r1, #255	; 0xff
4000dc20:	e1844404 	orr	r4, r4, r4, lsl #8
4000dc24:	e352000f 	cmp	r2, #15
4000dc28:	e1844804 	orr	r4, r4, r4, lsl #16
4000dc2c:	9a000010 	bls	4000dc74 <memset+0x9c>
4000dc30:	e2426010 	sub	r6, r2, #16
4000dc34:	e1a06226 	lsr	r6, r6, #4
4000dc38:	e2835010 	add	r5, r3, #16
4000dc3c:	e0855206 	add	r5, r5, r6, lsl #4
4000dc40:	e1a0c003 	mov	ip, r3
4000dc44:	e58c4000 	str	r4, [ip]
4000dc48:	e58c4004 	str	r4, [ip, #4]
4000dc4c:	e58c4008 	str	r4, [ip, #8]
4000dc50:	e58c400c 	str	r4, [ip, #12]
4000dc54:	e28cc010 	add	ip, ip, #16
4000dc58:	e15c0005 	cmp	ip, r5
4000dc5c:	1afffff8 	bne	4000dc44 <memset+0x6c>
4000dc60:	e202200f 	and	r2, r2, #15
4000dc64:	e2866001 	add	r6, r6, #1
4000dc68:	e3520003 	cmp	r2, #3
4000dc6c:	e0833206 	add	r3, r3, r6, lsl #4
4000dc70:	9a00000a 	bls	4000dca0 <memset+0xc8>
4000dc74:	e1a05003 	mov	r5, r3
4000dc78:	e1a0c002 	mov	ip, r2
4000dc7c:	e24cc004 	sub	ip, ip, #4
4000dc80:	e35c0003 	cmp	ip, #3
4000dc84:	e4854004 	str	r4, [r5], #4
4000dc88:	8afffffb 	bhi	4000dc7c <memset+0xa4>
4000dc8c:	e242c004 	sub	ip, r2, #4
4000dc90:	e3ccc003 	bic	ip, ip, #3
4000dc94:	e28cc004 	add	ip, ip, #4
4000dc98:	e083300c 	add	r3, r3, ip
4000dc9c:	e2022003 	and	r2, r2, #3
4000dca0:	e3520000 	cmp	r2, #0
4000dca4:	120110ff 	andne	r1, r1, #255	; 0xff
4000dca8:	10832002 	addne	r2, r3, r2
4000dcac:	0a000002 	beq	4000dcbc <memset+0xe4>
4000dcb0:	e4c31001 	strb	r1, [r3], #1
4000dcb4:	e1530002 	cmp	r3, r2
4000dcb8:	1afffffc 	bne	4000dcb0 <memset+0xd8>
4000dcbc:	e8bd0070 	pop	{r4, r5, r6}
4000dcc0:	e12fff1e 	bx	lr
4000dcc4:	e1a03000 	mov	r3, r0
4000dcc8:	eaffffd1 	b	4000dc14 <memset+0x3c>

4000dccc <_realloc_r>:
4000dccc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dcd0:	e2514000 	subs	r4, r1, #0
4000dcd4:	e24dd00c 	sub	sp, sp, #12
4000dcd8:	e1a08002 	mov	r8, r2
4000dcdc:	e1a09000 	mov	r9, r0
4000dce0:	0a0000d1 	beq	4000e02c <_realloc_r+0x360>
4000dce4:	ebffe651 	bl	40007630 <__malloc_lock>
4000dce8:	e288600b 	add	r6, r8, #11
4000dcec:	e3560016 	cmp	r6, #22
4000dcf0:	83c66007 	bichi	r6, r6, #7
4000dcf4:	93a02010 	movls	r2, #16
4000dcf8:	81a00fa6 	lsrhi	r0, r6, #31
4000dcfc:	91a06002 	movls	r6, r2
4000dd00:	93a00000 	movls	r0, #0
4000dd04:	e5143004 	ldr	r3, [r4, #-4]
4000dd08:	81a02006 	movhi	r2, r6
4000dd0c:	e1560008 	cmp	r6, r8
4000dd10:	33800001 	orrcc	r0, r0, #1
4000dd14:	e3500000 	cmp	r0, #0
4000dd18:	e3c35003 	bic	r5, r3, #3
4000dd1c:	13a0300c 	movne	r3, #12
4000dd20:	e2447008 	sub	r7, r4, #8
4000dd24:	15893000 	strne	r3, [r9]
4000dd28:	13a00000 	movne	r0, #0
4000dd2c:	1a000056 	bne	4000de8c <_realloc_r+0x1c0>
4000dd30:	e1550002 	cmp	r5, r2
4000dd34:	aa000047 	bge	4000de58 <_realloc_r+0x18c>
4000dd38:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000e234 <_realloc_r+0x568>
4000dd3c:	e59ac008 	ldr	ip, [sl, #8]
4000dd40:	e0871005 	add	r1, r7, r5
4000dd44:	e15c0001 	cmp	ip, r1
4000dd48:	0a0000bc 	beq	4000e040 <_realloc_r+0x374>
4000dd4c:	e591e004 	ldr	lr, [r1, #4]
4000dd50:	e3ceb001 	bic	fp, lr, #1
4000dd54:	e081b00b 	add	fp, r1, fp
4000dd58:	e59bb004 	ldr	fp, [fp, #4]
4000dd5c:	e31b0001 	tst	fp, #1
4000dd60:	11a01000 	movne	r1, r0
4000dd64:	0a000058 	beq	4000decc <_realloc_r+0x200>
4000dd68:	e3130001 	tst	r3, #1
4000dd6c:	1a00008d 	bne	4000dfa8 <_realloc_r+0x2dc>
4000dd70:	e514b008 	ldr	fp, [r4, #-8]
4000dd74:	e06bb007 	rsb	fp, fp, r7
4000dd78:	e59b3004 	ldr	r3, [fp, #4]
4000dd7c:	e3510000 	cmp	r1, #0
4000dd80:	e3c33003 	bic	r3, r3, #3
4000dd84:	e0833005 	add	r3, r3, r5
4000dd88:	0a000059 	beq	4000def4 <_realloc_r+0x228>
4000dd8c:	e151000c 	cmp	r1, ip
4000dd90:	e080c003 	add	ip, r0, r3
4000dd94:	0a0000de 	beq	4000e114 <_realloc_r+0x448>
4000dd98:	e15c0002 	cmp	ip, r2
4000dd9c:	ba000054 	blt	4000def4 <_realloc_r+0x228>
4000dda0:	e2812008 	add	r2, r1, #8
4000dda4:	e892000c 	ldm	r2, {r2, r3}
4000dda8:	e582300c 	str	r3, [r2, #12]
4000ddac:	e5832008 	str	r2, [r3, #8]
4000ddb0:	e1a0700b 	mov	r7, fp
4000ddb4:	e59b300c 	ldr	r3, [fp, #12]
4000ddb8:	e5b71008 	ldr	r1, [r7, #8]!
4000ddbc:	e2452004 	sub	r2, r5, #4
4000ddc0:	e3520024 	cmp	r2, #36	; 0x24
4000ddc4:	e581300c 	str	r3, [r1, #12]
4000ddc8:	e5831008 	str	r1, [r3, #8]
4000ddcc:	8a00010a 	bhi	4000e1fc <_realloc_r+0x530>
4000ddd0:	e3520013 	cmp	r2, #19
4000ddd4:	91a03007 	movls	r3, r7
4000ddd8:	9a000014 	bls	4000de30 <_realloc_r+0x164>
4000dddc:	e5943000 	ldr	r3, [r4]
4000dde0:	e58b3008 	str	r3, [fp, #8]
4000dde4:	e5943004 	ldr	r3, [r4, #4]
4000dde8:	e352001b 	cmp	r2, #27
4000ddec:	e58b300c 	str	r3, [fp, #12]
4000ddf0:	92844008 	addls	r4, r4, #8
4000ddf4:	928b3010 	addls	r3, fp, #16
4000ddf8:	9a00000c 	bls	4000de30 <_realloc_r+0x164>
4000ddfc:	e5943008 	ldr	r3, [r4, #8]
4000de00:	e58b3010 	str	r3, [fp, #16]
4000de04:	e594300c 	ldr	r3, [r4, #12]
4000de08:	e58b3014 	str	r3, [fp, #20]
4000de0c:	e3520024 	cmp	r2, #36	; 0x24
4000de10:	05943010 	ldreq	r3, [r4, #16]
4000de14:	058b3018 	streq	r3, [fp, #24]
4000de18:	05942014 	ldreq	r2, [r4, #20]
4000de1c:	058b201c 	streq	r2, [fp, #28]
4000de20:	12844010 	addne	r4, r4, #16
4000de24:	128b3018 	addne	r3, fp, #24
4000de28:	028b3020 	addeq	r3, fp, #32
4000de2c:	02844018 	addeq	r4, r4, #24
4000de30:	e5942000 	ldr	r2, [r4]
4000de34:	e5832000 	str	r2, [r3]
4000de38:	e5942004 	ldr	r2, [r4, #4]
4000de3c:	e5832004 	str	r2, [r3, #4]
4000de40:	e5942008 	ldr	r2, [r4, #8]
4000de44:	e5832008 	str	r2, [r3, #8]
4000de48:	e59b3004 	ldr	r3, [fp, #4]
4000de4c:	e1a04007 	mov	r4, r7
4000de50:	e1a0500c 	mov	r5, ip
4000de54:	e1a0700b 	mov	r7, fp
4000de58:	e0662005 	rsb	r2, r6, r5
4000de5c:	e352000f 	cmp	r2, #15
4000de60:	e2033001 	and	r3, r3, #1
4000de64:	8a00000b 	bhi	4000de98 <_realloc_r+0x1cc>
4000de68:	e1833005 	orr	r3, r3, r5
4000de6c:	e5873004 	str	r3, [r7, #4]
4000de70:	e0875005 	add	r5, r7, r5
4000de74:	e5953004 	ldr	r3, [r5, #4]
4000de78:	e3833001 	orr	r3, r3, #1
4000de7c:	e5853004 	str	r3, [r5, #4]
4000de80:	e1a00009 	mov	r0, r9
4000de84:	ebffe5ea 	bl	40007634 <__malloc_unlock>
4000de88:	e1a00004 	mov	r0, r4
4000de8c:	e28dd00c 	add	sp, sp, #12
4000de90:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000de94:	e12fff1e 	bx	lr
4000de98:	e0871006 	add	r1, r7, r6
4000de9c:	e1833006 	orr	r3, r3, r6
4000dea0:	e3820001 	orr	r0, r2, #1
4000dea4:	e5873004 	str	r3, [r7, #4]
4000dea8:	e5810004 	str	r0, [r1, #4]
4000deac:	e0812002 	add	r2, r1, r2
4000deb0:	e5923004 	ldr	r3, [r2, #4]
4000deb4:	e3833001 	orr	r3, r3, #1
4000deb8:	e2811008 	add	r1, r1, #8
4000debc:	e5823004 	str	r3, [r2, #4]
4000dec0:	e1a00009 	mov	r0, r9
4000dec4:	ebffe6e0 	bl	40007a4c <_free_r>
4000dec8:	eaffffec 	b	4000de80 <_realloc_r+0x1b4>
4000decc:	e3ce0003 	bic	r0, lr, #3
4000ded0:	e080e005 	add	lr, r0, r5
4000ded4:	e15e0002 	cmp	lr, r2
4000ded8:	baffffa2 	blt	4000dd68 <_realloc_r+0x9c>
4000dedc:	e2811008 	add	r1, r1, #8
4000dee0:	e8910006 	ldm	r1, {r1, r2}
4000dee4:	e1a0500e 	mov	r5, lr
4000dee8:	e581200c 	str	r2, [r1, #12]
4000deec:	e5821008 	str	r1, [r2, #8]
4000def0:	eaffffd8 	b	4000de58 <_realloc_r+0x18c>
4000def4:	e1530002 	cmp	r3, r2
4000def8:	ba00002a 	blt	4000dfa8 <_realloc_r+0x2dc>
4000defc:	e1a0700b 	mov	r7, fp
4000df00:	e5b70008 	ldr	r0, [r7, #8]!
4000df04:	e59b100c 	ldr	r1, [fp, #12]
4000df08:	e2452004 	sub	r2, r5, #4
4000df0c:	e3520024 	cmp	r2, #36	; 0x24
4000df10:	e580100c 	str	r1, [r0, #12]
4000df14:	e5810008 	str	r0, [r1, #8]
4000df18:	8a000072 	bhi	4000e0e8 <_realloc_r+0x41c>
4000df1c:	e3520013 	cmp	r2, #19
4000df20:	91a02007 	movls	r2, r7
4000df24:	9a000014 	bls	4000df7c <_realloc_r+0x2b0>
4000df28:	e5941000 	ldr	r1, [r4]
4000df2c:	e58b1008 	str	r1, [fp, #8]
4000df30:	e5941004 	ldr	r1, [r4, #4]
4000df34:	e352001b 	cmp	r2, #27
4000df38:	e58b100c 	str	r1, [fp, #12]
4000df3c:	92844008 	addls	r4, r4, #8
4000df40:	928b2010 	addls	r2, fp, #16
4000df44:	9a00000c 	bls	4000df7c <_realloc_r+0x2b0>
4000df48:	e5941008 	ldr	r1, [r4, #8]
4000df4c:	e58b1010 	str	r1, [fp, #16]
4000df50:	e594100c 	ldr	r1, [r4, #12]
4000df54:	e58b1014 	str	r1, [fp, #20]
4000df58:	e3520024 	cmp	r2, #36	; 0x24
4000df5c:	05942010 	ldreq	r2, [r4, #16]
4000df60:	058b2018 	streq	r2, [fp, #24]
4000df64:	05941014 	ldreq	r1, [r4, #20]
4000df68:	058b101c 	streq	r1, [fp, #28]
4000df6c:	12844010 	addne	r4, r4, #16
4000df70:	128b2018 	addne	r2, fp, #24
4000df74:	028b2020 	addeq	r2, fp, #32
4000df78:	02844018 	addeq	r4, r4, #24
4000df7c:	e5941000 	ldr	r1, [r4]
4000df80:	e5821000 	str	r1, [r2]
4000df84:	e5941004 	ldr	r1, [r4, #4]
4000df88:	e5821004 	str	r1, [r2, #4]
4000df8c:	e5941008 	ldr	r1, [r4, #8]
4000df90:	e5821008 	str	r1, [r2, #8]
4000df94:	e1a04007 	mov	r4, r7
4000df98:	e1a05003 	mov	r5, r3
4000df9c:	e1a0700b 	mov	r7, fp
4000dfa0:	e59b3004 	ldr	r3, [fp, #4]
4000dfa4:	eaffffab 	b	4000de58 <_realloc_r+0x18c>
4000dfa8:	e1a01008 	mov	r1, r8
4000dfac:	e1a00009 	mov	r0, r9
4000dfb0:	ebffe397 	bl	40006e14 <_malloc_r>
4000dfb4:	e2508000 	subs	r8, r0, #0
4000dfb8:	0a000015 	beq	4000e014 <_realloc_r+0x348>
4000dfbc:	e5143004 	ldr	r3, [r4, #-4]
4000dfc0:	e3c32001 	bic	r2, r3, #1
4000dfc4:	e0872002 	add	r2, r7, r2
4000dfc8:	e2481008 	sub	r1, r8, #8
4000dfcc:	e1510002 	cmp	r1, r2
4000dfd0:	0a000085 	beq	4000e1ec <_realloc_r+0x520>
4000dfd4:	e2452004 	sub	r2, r5, #4
4000dfd8:	e3520024 	cmp	r2, #36	; 0x24
4000dfdc:	8a000049 	bhi	4000e108 <_realloc_r+0x43c>
4000dfe0:	e3520013 	cmp	r2, #19
4000dfe4:	91a03008 	movls	r3, r8
4000dfe8:	91a02004 	movls	r2, r4
4000dfec:	8a000027 	bhi	4000e090 <_realloc_r+0x3c4>
4000dff0:	e5921000 	ldr	r1, [r2]
4000dff4:	e5831000 	str	r1, [r3]
4000dff8:	e5921004 	ldr	r1, [r2, #4]
4000dffc:	e5831004 	str	r1, [r3, #4]
4000e000:	e5922008 	ldr	r2, [r2, #8]
4000e004:	e5832008 	str	r2, [r3, #8]
4000e008:	e1a01004 	mov	r1, r4
4000e00c:	e1a00009 	mov	r0, r9
4000e010:	ebffe68d 	bl	40007a4c <_free_r>
4000e014:	e1a00009 	mov	r0, r9
4000e018:	ebffe585 	bl	40007634 <__malloc_unlock>
4000e01c:	e1a00008 	mov	r0, r8
4000e020:	e28dd00c 	add	sp, sp, #12
4000e024:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e028:	e12fff1e 	bx	lr
4000e02c:	e1a01002 	mov	r1, r2
4000e030:	ebffe377 	bl	40006e14 <_malloc_r>
4000e034:	e28dd00c 	add	sp, sp, #12
4000e038:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e03c:	e12fff1e 	bx	lr
4000e040:	e59c0004 	ldr	r0, [ip, #4]
4000e044:	e3c00003 	bic	r0, r0, #3
4000e048:	e0801005 	add	r1, r0, r5
4000e04c:	e286e010 	add	lr, r6, #16
4000e050:	e151000e 	cmp	r1, lr
4000e054:	b1a0100c 	movlt	r1, ip
4000e058:	baffff42 	blt	4000dd68 <_realloc_r+0x9c>
4000e05c:	e0663001 	rsb	r3, r6, r1
4000e060:	e0877006 	add	r7, r7, r6
4000e064:	e3833001 	orr	r3, r3, #1
4000e068:	e58a7008 	str	r7, [sl, #8]
4000e06c:	e5873004 	str	r3, [r7, #4]
4000e070:	e5143004 	ldr	r3, [r4, #-4]
4000e074:	e2033001 	and	r3, r3, #1
4000e078:	e1866003 	orr	r6, r6, r3
4000e07c:	e1a00009 	mov	r0, r9
4000e080:	e5046004 	str	r6, [r4, #-4]
4000e084:	ebffe56a 	bl	40007634 <__malloc_unlock>
4000e088:	e1a00004 	mov	r0, r4
4000e08c:	eaffff7e 	b	4000de8c <_realloc_r+0x1c0>
4000e090:	e5943000 	ldr	r3, [r4]
4000e094:	e5883000 	str	r3, [r8]
4000e098:	e5943004 	ldr	r3, [r4, #4]
4000e09c:	e352001b 	cmp	r2, #27
4000e0a0:	e5883004 	str	r3, [r8, #4]
4000e0a4:	92842008 	addls	r2, r4, #8
4000e0a8:	92883008 	addls	r3, r8, #8
4000e0ac:	9affffcf 	bls	4000dff0 <_realloc_r+0x324>
4000e0b0:	e5943008 	ldr	r3, [r4, #8]
4000e0b4:	e5883008 	str	r3, [r8, #8]
4000e0b8:	e594300c 	ldr	r3, [r4, #12]
4000e0bc:	e588300c 	str	r3, [r8, #12]
4000e0c0:	e3520024 	cmp	r2, #36	; 0x24
4000e0c4:	05943010 	ldreq	r3, [r4, #16]
4000e0c8:	05883010 	streq	r3, [r8, #16]
4000e0cc:	05942014 	ldreq	r2, [r4, #20]
4000e0d0:	12883010 	addne	r3, r8, #16
4000e0d4:	05882014 	streq	r2, [r8, #20]
4000e0d8:	12842010 	addne	r2, r4, #16
4000e0dc:	02883018 	addeq	r3, r8, #24
4000e0e0:	02842018 	addeq	r2, r4, #24
4000e0e4:	eaffffc1 	b	4000dff0 <_realloc_r+0x324>
4000e0e8:	e1a01004 	mov	r1, r4
4000e0ec:	e1a00007 	mov	r0, r7
4000e0f0:	e1a05003 	mov	r5, r3
4000e0f4:	e1a04007 	mov	r4, r7
4000e0f8:	ebfffe69 	bl	4000daa4 <memmove>
4000e0fc:	e1a0700b 	mov	r7, fp
4000e100:	e59b3004 	ldr	r3, [fp, #4]
4000e104:	eaffff53 	b	4000de58 <_realloc_r+0x18c>
4000e108:	e1a01004 	mov	r1, r4
4000e10c:	ebfffe64 	bl	4000daa4 <memmove>
4000e110:	eaffffbc 	b	4000e008 <_realloc_r+0x33c>
4000e114:	e2861010 	add	r1, r6, #16
4000e118:	e15c0001 	cmp	ip, r1
4000e11c:	baffff74 	blt	4000def4 <_realloc_r+0x228>
4000e120:	e1a0700b 	mov	r7, fp
4000e124:	e5b71008 	ldr	r1, [r7, #8]!
4000e128:	e59b300c 	ldr	r3, [fp, #12]
4000e12c:	e2452004 	sub	r2, r5, #4
4000e130:	e3520024 	cmp	r2, #36	; 0x24
4000e134:	e581300c 	str	r3, [r1, #12]
4000e138:	e5831008 	str	r1, [r3, #8]
4000e13c:	8a000036 	bhi	4000e21c <_realloc_r+0x550>
4000e140:	e3520013 	cmp	r2, #19
4000e144:	91a03007 	movls	r3, r7
4000e148:	9a000014 	bls	4000e1a0 <_realloc_r+0x4d4>
4000e14c:	e5943000 	ldr	r3, [r4]
4000e150:	e58b3008 	str	r3, [fp, #8]
4000e154:	e5943004 	ldr	r3, [r4, #4]
4000e158:	e352001b 	cmp	r2, #27
4000e15c:	e58b300c 	str	r3, [fp, #12]
4000e160:	92844008 	addls	r4, r4, #8
4000e164:	928b3010 	addls	r3, fp, #16
4000e168:	9a00000c 	bls	4000e1a0 <_realloc_r+0x4d4>
4000e16c:	e5943008 	ldr	r3, [r4, #8]
4000e170:	e58b3010 	str	r3, [fp, #16]
4000e174:	e594300c 	ldr	r3, [r4, #12]
4000e178:	e58b3014 	str	r3, [fp, #20]
4000e17c:	e3520024 	cmp	r2, #36	; 0x24
4000e180:	05943010 	ldreq	r3, [r4, #16]
4000e184:	058b3018 	streq	r3, [fp, #24]
4000e188:	05942014 	ldreq	r2, [r4, #20]
4000e18c:	058b201c 	streq	r2, [fp, #28]
4000e190:	12844010 	addne	r4, r4, #16
4000e194:	128b3018 	addne	r3, fp, #24
4000e198:	028b3020 	addeq	r3, fp, #32
4000e19c:	02844018 	addeq	r4, r4, #24
4000e1a0:	e5942000 	ldr	r2, [r4]
4000e1a4:	e5832000 	str	r2, [r3]
4000e1a8:	e5942004 	ldr	r2, [r4, #4]
4000e1ac:	e5832004 	str	r2, [r3, #4]
4000e1b0:	e5942008 	ldr	r2, [r4, #8]
4000e1b4:	e5832008 	str	r2, [r3, #8]
4000e1b8:	e066200c 	rsb	r2, r6, ip
4000e1bc:	e08b3006 	add	r3, fp, r6
4000e1c0:	e3822001 	orr	r2, r2, #1
4000e1c4:	e58a3008 	str	r3, [sl, #8]
4000e1c8:	e5832004 	str	r2, [r3, #4]
4000e1cc:	e59b3004 	ldr	r3, [fp, #4]
4000e1d0:	e2033001 	and	r3, r3, #1
4000e1d4:	e1866003 	orr	r6, r6, r3
4000e1d8:	e1a00009 	mov	r0, r9
4000e1dc:	e58b6004 	str	r6, [fp, #4]
4000e1e0:	ebffe513 	bl	40007634 <__malloc_unlock>
4000e1e4:	e1a00007 	mov	r0, r7
4000e1e8:	eaffff27 	b	4000de8c <_realloc_r+0x1c0>
4000e1ec:	e5182004 	ldr	r2, [r8, #-4]
4000e1f0:	e3c22003 	bic	r2, r2, #3
4000e1f4:	e0855002 	add	r5, r5, r2
4000e1f8:	eaffff16 	b	4000de58 <_realloc_r+0x18c>
4000e1fc:	e1a01004 	mov	r1, r4
4000e200:	e1a00007 	mov	r0, r7
4000e204:	e1a0500c 	mov	r5, ip
4000e208:	e1a04007 	mov	r4, r7
4000e20c:	ebfffe24 	bl	4000daa4 <memmove>
4000e210:	e1a0700b 	mov	r7, fp
4000e214:	e59b3004 	ldr	r3, [fp, #4]
4000e218:	eaffff0e 	b	4000de58 <_realloc_r+0x18c>
4000e21c:	e1a01004 	mov	r1, r4
4000e220:	e1a00007 	mov	r0, r7
4000e224:	e58dc004 	str	ip, [sp, #4]
4000e228:	ebfffe1d 	bl	4000daa4 <memmove>
4000e22c:	e59dc004 	ldr	ip, [sp, #4]
4000e230:	eaffffe0 	b	4000e1b8 <_realloc_r+0x4ec>
4000e234:	400182a4 	andmi	r8, r1, r4, lsr #5

4000e238 <__aeabi_uidiv>:
4000e238:	e2512001 	subs	r2, r1, #1
4000e23c:	012fff1e 	bxeq	lr
4000e240:	3a000036 	bcc	4000e320 <__aeabi_uidiv+0xe8>
4000e244:	e1500001 	cmp	r0, r1
4000e248:	9a000022 	bls	4000e2d8 <__aeabi_uidiv+0xa0>
4000e24c:	e1110002 	tst	r1, r2
4000e250:	0a000023 	beq	4000e2e4 <__aeabi_uidiv+0xac>
4000e254:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000e258:	01a01181 	lsleq	r1, r1, #3
4000e25c:	03a03008 	moveq	r3, #8
4000e260:	13a03001 	movne	r3, #1
4000e264:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000e268:	31510000 	cmpcc	r1, r0
4000e26c:	31a01201 	lslcc	r1, r1, #4
4000e270:	31a03203 	lslcc	r3, r3, #4
4000e274:	3afffffa 	bcc	4000e264 <__aeabi_uidiv+0x2c>
4000e278:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000e27c:	31510000 	cmpcc	r1, r0
4000e280:	31a01081 	lslcc	r1, r1, #1
4000e284:	31a03083 	lslcc	r3, r3, #1
4000e288:	3afffffa 	bcc	4000e278 <__aeabi_uidiv+0x40>
4000e28c:	e3a02000 	mov	r2, #0
4000e290:	e1500001 	cmp	r0, r1
4000e294:	20400001 	subcs	r0, r0, r1
4000e298:	21822003 	orrcs	r2, r2, r3
4000e29c:	e15000a1 	cmp	r0, r1, lsr #1
4000e2a0:	204000a1 	subcs	r0, r0, r1, lsr #1
4000e2a4:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000e2a8:	e1500121 	cmp	r0, r1, lsr #2
4000e2ac:	20400121 	subcs	r0, r0, r1, lsr #2
4000e2b0:	21822123 	orrcs	r2, r2, r3, lsr #2
4000e2b4:	e15001a1 	cmp	r0, r1, lsr #3
4000e2b8:	204001a1 	subcs	r0, r0, r1, lsr #3
4000e2bc:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000e2c0:	e3500000 	cmp	r0, #0
4000e2c4:	11b03223 	lsrsne	r3, r3, #4
4000e2c8:	11a01221 	lsrne	r1, r1, #4
4000e2cc:	1affffef 	bne	4000e290 <__aeabi_uidiv+0x58>
4000e2d0:	e1a00002 	mov	r0, r2
4000e2d4:	e12fff1e 	bx	lr
4000e2d8:	03a00001 	moveq	r0, #1
4000e2dc:	13a00000 	movne	r0, #0
4000e2e0:	e12fff1e 	bx	lr
4000e2e4:	e3510801 	cmp	r1, #65536	; 0x10000
4000e2e8:	21a01821 	lsrcs	r1, r1, #16
4000e2ec:	23a02010 	movcs	r2, #16
4000e2f0:	33a02000 	movcc	r2, #0
4000e2f4:	e3510c01 	cmp	r1, #256	; 0x100
4000e2f8:	21a01421 	lsrcs	r1, r1, #8
4000e2fc:	22822008 	addcs	r2, r2, #8
4000e300:	e3510010 	cmp	r1, #16
4000e304:	21a01221 	lsrcs	r1, r1, #4
4000e308:	22822004 	addcs	r2, r2, #4
4000e30c:	e3510004 	cmp	r1, #4
4000e310:	82822003 	addhi	r2, r2, #3
4000e314:	908220a1 	addls	r2, r2, r1, lsr #1
4000e318:	e1a00230 	lsr	r0, r0, r2
4000e31c:	e12fff1e 	bx	lr
4000e320:	e3500000 	cmp	r0, #0
4000e324:	13e00000 	mvnne	r0, #0
4000e328:	ea000007 	b	4000e34c <__aeabi_idiv0>

4000e32c <__aeabi_uidivmod>:
4000e32c:	e3510000 	cmp	r1, #0
4000e330:	0afffffa 	beq	4000e320 <__aeabi_uidiv+0xe8>
4000e334:	e92d4003 	push	{r0, r1, lr}
4000e338:	ebffffbe 	bl	4000e238 <__aeabi_uidiv>
4000e33c:	e8bd4006 	pop	{r1, r2, lr}
4000e340:	e0030092 	mul	r3, r2, r0
4000e344:	e0411003 	sub	r1, r1, r3
4000e348:	e12fff1e 	bx	lr

4000e34c <__aeabi_idiv0>:
4000e34c:	e12fff1e 	bx	lr

4000e350 <__aeabi_drsub>:
4000e350:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000e354:	ea000000 	b	4000e35c <__adddf3>

4000e358 <__aeabi_dsub>:
4000e358:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000e35c <__adddf3>:
4000e35c:	e92d4030 	push	{r4, r5, lr}
4000e360:	e1a04081 	lsl	r4, r1, #1
4000e364:	e1a05083 	lsl	r5, r3, #1
4000e368:	e1340005 	teq	r4, r5
4000e36c:	01300002 	teqeq	r0, r2
4000e370:	1194c000 	orrsne	ip, r4, r0
4000e374:	1195c002 	orrsne	ip, r5, r2
4000e378:	11f0cac4 	mvnsne	ip, r4, asr #21
4000e37c:	11f0cac5 	mvnsne	ip, r5, asr #21
4000e380:	0a00008c 	beq	4000e5b8 <__adddf3+0x25c>
4000e384:	e1a04aa4 	lsr	r4, r4, #21
4000e388:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000e38c:	b2655000 	rsblt	r5, r5, #0
4000e390:	da000006 	ble	4000e3b0 <__adddf3+0x54>
4000e394:	e0844005 	add	r4, r4, r5
4000e398:	e0202002 	eor	r2, r0, r2
4000e39c:	e0213003 	eor	r3, r1, r3
4000e3a0:	e0220000 	eor	r0, r2, r0
4000e3a4:	e0231001 	eor	r1, r3, r1
4000e3a8:	e0202002 	eor	r2, r0, r2
4000e3ac:	e0213003 	eor	r3, r1, r3
4000e3b0:	e3550036 	cmp	r5, #54	; 0x36
4000e3b4:	88bd4030 	pophi	{r4, r5, lr}
4000e3b8:	812fff1e 	bxhi	lr
4000e3bc:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000e3c0:	e1a01601 	lsl	r1, r1, #12
4000e3c4:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000e3c8:	e18c1621 	orr	r1, ip, r1, lsr #12
4000e3cc:	0a000001 	beq	4000e3d8 <__adddf3+0x7c>
4000e3d0:	e2700000 	rsbs	r0, r0, #0
4000e3d4:	e2e11000 	rsc	r1, r1, #0
4000e3d8:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000e3dc:	e1a03603 	lsl	r3, r3, #12
4000e3e0:	e18c3623 	orr	r3, ip, r3, lsr #12
4000e3e4:	0a000001 	beq	4000e3f0 <__adddf3+0x94>
4000e3e8:	e2722000 	rsbs	r2, r2, #0
4000e3ec:	e2e33000 	rsc	r3, r3, #0
4000e3f0:	e1340005 	teq	r4, r5
4000e3f4:	0a000069 	beq	4000e5a0 <__adddf3+0x244>
4000e3f8:	e2444001 	sub	r4, r4, #1
4000e3fc:	e275e020 	rsbs	lr, r5, #32
4000e400:	ba000005 	blt	4000e41c <__adddf3+0xc0>
4000e404:	e1a0ce12 	lsl	ip, r2, lr
4000e408:	e0900532 	adds	r0, r0, r2, lsr r5
4000e40c:	e2a11000 	adc	r1, r1, #0
4000e410:	e0900e13 	adds	r0, r0, r3, lsl lr
4000e414:	e0b11553 	adcs	r1, r1, r3, asr r5
4000e418:	ea000006 	b	4000e438 <__adddf3+0xdc>
4000e41c:	e2455020 	sub	r5, r5, #32
4000e420:	e28ee020 	add	lr, lr, #32
4000e424:	e3520001 	cmp	r2, #1
4000e428:	e1a0ce13 	lsl	ip, r3, lr
4000e42c:	238cc002 	orrcs	ip, ip, #2
4000e430:	e0900553 	adds	r0, r0, r3, asr r5
4000e434:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000e438:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000e43c:	5a000002 	bpl	4000e44c <__adddf3+0xf0>
4000e440:	e27cc000 	rsbs	ip, ip, #0
4000e444:	e2f00000 	rscs	r0, r0, #0
4000e448:	e2e11000 	rsc	r1, r1, #0
4000e44c:	e3510601 	cmp	r1, #1048576	; 0x100000
4000e450:	3a00000f 	bcc	4000e494 <__adddf3+0x138>
4000e454:	e3510602 	cmp	r1, #2097152	; 0x200000
4000e458:	3a000006 	bcc	4000e478 <__adddf3+0x11c>
4000e45c:	e1b010a1 	lsrs	r1, r1, #1
4000e460:	e1b00060 	rrxs	r0, r0
4000e464:	e1a0c06c 	rrx	ip, ip
4000e468:	e2844001 	add	r4, r4, #1
4000e46c:	e1a02a84 	lsl	r2, r4, #21
4000e470:	e3720501 	cmn	r2, #4194304	; 0x400000
4000e474:	2a00006b 	bcs	4000e628 <__adddf3+0x2cc>
4000e478:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000e47c:	01b0c0a0 	lsrseq	ip, r0, #1
4000e480:	e2b00000 	adcs	r0, r0, #0
4000e484:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000e488:	e1811005 	orr	r1, r1, r5
4000e48c:	e8bd4030 	pop	{r4, r5, lr}
4000e490:	e12fff1e 	bx	lr
4000e494:	e1b0c08c 	lsls	ip, ip, #1
4000e498:	e0b00000 	adcs	r0, r0, r0
4000e49c:	e0a11001 	adc	r1, r1, r1
4000e4a0:	e3110601 	tst	r1, #1048576	; 0x100000
4000e4a4:	e2444001 	sub	r4, r4, #1
4000e4a8:	1afffff2 	bne	4000e478 <__adddf3+0x11c>
4000e4ac:	e3310000 	teq	r1, #0
4000e4b0:	13a03014 	movne	r3, #20
4000e4b4:	03a03034 	moveq	r3, #52	; 0x34
4000e4b8:	01a01000 	moveq	r1, r0
4000e4bc:	03a00000 	moveq	r0, #0
4000e4c0:	e1a02001 	mov	r2, r1
4000e4c4:	e3520801 	cmp	r2, #65536	; 0x10000
4000e4c8:	21a02822 	lsrcs	r2, r2, #16
4000e4cc:	22433010 	subcs	r3, r3, #16
4000e4d0:	e3520c01 	cmp	r2, #256	; 0x100
4000e4d4:	21a02422 	lsrcs	r2, r2, #8
4000e4d8:	22433008 	subcs	r3, r3, #8
4000e4dc:	e3520010 	cmp	r2, #16
4000e4e0:	21a02222 	lsrcs	r2, r2, #4
4000e4e4:	22433004 	subcs	r3, r3, #4
4000e4e8:	e3520004 	cmp	r2, #4
4000e4ec:	22433002 	subcs	r3, r3, #2
4000e4f0:	304330a2 	subcc	r3, r3, r2, lsr #1
4000e4f4:	e04331a2 	sub	r3, r3, r2, lsr #3
4000e4f8:	e2532020 	subs	r2, r3, #32
4000e4fc:	aa000007 	bge	4000e520 <__adddf3+0x1c4>
4000e500:	e292200c 	adds	r2, r2, #12
4000e504:	da000004 	ble	4000e51c <__adddf3+0x1c0>
4000e508:	e282c014 	add	ip, r2, #20
4000e50c:	e262200c 	rsb	r2, r2, #12
4000e510:	e1a00c11 	lsl	r0, r1, ip
4000e514:	e1a01231 	lsr	r1, r1, r2
4000e518:	ea000004 	b	4000e530 <__adddf3+0x1d4>
4000e51c:	e2822014 	add	r2, r2, #20
4000e520:	d262c020 	rsble	ip, r2, #32
4000e524:	e1a01211 	lsl	r1, r1, r2
4000e528:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000e52c:	d1a00210 	lslle	r0, r0, r2
4000e530:	e0544003 	subs	r4, r4, r3
4000e534:	a0811a04 	addge	r1, r1, r4, lsl #20
4000e538:	a1811005 	orrge	r1, r1, r5
4000e53c:	a8bd4030 	popge	{r4, r5, lr}
4000e540:	a12fff1e 	bxge	lr
4000e544:	e1e04004 	mvn	r4, r4
4000e548:	e254401f 	subs	r4, r4, #31
4000e54c:	aa00000f 	bge	4000e590 <__adddf3+0x234>
4000e550:	e294400c 	adds	r4, r4, #12
4000e554:	ca000006 	bgt	4000e574 <__adddf3+0x218>
4000e558:	e2844014 	add	r4, r4, #20
4000e55c:	e2642020 	rsb	r2, r4, #32
4000e560:	e1a00430 	lsr	r0, r0, r4
4000e564:	e1800211 	orr	r0, r0, r1, lsl r2
4000e568:	e1851431 	orr	r1, r5, r1, lsr r4
4000e56c:	e8bd4030 	pop	{r4, r5, lr}
4000e570:	e12fff1e 	bx	lr
4000e574:	e264400c 	rsb	r4, r4, #12
4000e578:	e2642020 	rsb	r2, r4, #32
4000e57c:	e1a00230 	lsr	r0, r0, r2
4000e580:	e1800411 	orr	r0, r0, r1, lsl r4
4000e584:	e1a01005 	mov	r1, r5
4000e588:	e8bd4030 	pop	{r4, r5, lr}
4000e58c:	e12fff1e 	bx	lr
4000e590:	e1a00431 	lsr	r0, r1, r4
4000e594:	e1a01005 	mov	r1, r5
4000e598:	e8bd4030 	pop	{r4, r5, lr}
4000e59c:	e12fff1e 	bx	lr
4000e5a0:	e3340000 	teq	r4, #0
4000e5a4:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000e5a8:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000e5ac:	02844001 	addeq	r4, r4, #1
4000e5b0:	12455001 	subne	r5, r5, #1
4000e5b4:	eaffff8f 	b	4000e3f8 <__adddf3+0x9c>
4000e5b8:	e1f0cac4 	mvns	ip, r4, asr #21
4000e5bc:	11f0cac5 	mvnsne	ip, r5, asr #21
4000e5c0:	0a00001d 	beq	4000e63c <__adddf3+0x2e0>
4000e5c4:	e1340005 	teq	r4, r5
4000e5c8:	01300002 	teqeq	r0, r2
4000e5cc:	0a000004 	beq	4000e5e4 <__adddf3+0x288>
4000e5d0:	e194c000 	orrs	ip, r4, r0
4000e5d4:	01a01003 	moveq	r1, r3
4000e5d8:	01a00002 	moveq	r0, r2
4000e5dc:	e8bd4030 	pop	{r4, r5, lr}
4000e5e0:	e12fff1e 	bx	lr
4000e5e4:	e1310003 	teq	r1, r3
4000e5e8:	13a01000 	movne	r1, #0
4000e5ec:	13a00000 	movne	r0, #0
4000e5f0:	18bd4030 	popne	{r4, r5, lr}
4000e5f4:	112fff1e 	bxne	lr
4000e5f8:	e1b0caa4 	lsrs	ip, r4, #21
4000e5fc:	1a000004 	bne	4000e614 <__adddf3+0x2b8>
4000e600:	e1b00080 	lsls	r0, r0, #1
4000e604:	e0b11001 	adcs	r1, r1, r1
4000e608:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000e60c:	e8bd4030 	pop	{r4, r5, lr}
4000e610:	e12fff1e 	bx	lr
4000e614:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000e618:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000e61c:	38bd4030 	popcc	{r4, r5, lr}
4000e620:	312fff1e 	bxcc	lr
4000e624:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000e628:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000e62c:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000e630:	e3a00000 	mov	r0, #0
4000e634:	e8bd4030 	pop	{r4, r5, lr}
4000e638:	e12fff1e 	bx	lr
4000e63c:	e1f0cac4 	mvns	ip, r4, asr #21
4000e640:	11a01003 	movne	r1, r3
4000e644:	11a00002 	movne	r0, r2
4000e648:	01f0cac5 	mvnseq	ip, r5, asr #21
4000e64c:	11a03001 	movne	r3, r1
4000e650:	11a02000 	movne	r2, r0
4000e654:	e1904601 	orrs	r4, r0, r1, lsl #12
4000e658:	01925603 	orrseq	r5, r2, r3, lsl #12
4000e65c:	01310003 	teqeq	r1, r3
4000e660:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000e664:	e8bd4030 	pop	{r4, r5, lr}
4000e668:	e12fff1e 	bx	lr

4000e66c <__aeabi_ui2d>:
4000e66c:	e3300000 	teq	r0, #0
4000e670:	03a01000 	moveq	r1, #0
4000e674:	012fff1e 	bxeq	lr
4000e678:	e92d4030 	push	{r4, r5, lr}
4000e67c:	e3a04b01 	mov	r4, #1024	; 0x400
4000e680:	e2844032 	add	r4, r4, #50	; 0x32
4000e684:	e3a05000 	mov	r5, #0
4000e688:	e3a01000 	mov	r1, #0
4000e68c:	eaffff86 	b	4000e4ac <__adddf3+0x150>

4000e690 <__aeabi_i2d>:
4000e690:	e3300000 	teq	r0, #0
4000e694:	03a01000 	moveq	r1, #0
4000e698:	012fff1e 	bxeq	lr
4000e69c:	e92d4030 	push	{r4, r5, lr}
4000e6a0:	e3a04b01 	mov	r4, #1024	; 0x400
4000e6a4:	e2844032 	add	r4, r4, #50	; 0x32
4000e6a8:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000e6ac:	42600000 	rsbmi	r0, r0, #0
4000e6b0:	e3a01000 	mov	r1, #0
4000e6b4:	eaffff7c 	b	4000e4ac <__adddf3+0x150>

4000e6b8 <__aeabi_f2d>:
4000e6b8:	e1b02080 	lsls	r2, r0, #1
4000e6bc:	e1a011c2 	asr	r1, r2, #3
4000e6c0:	e1a01061 	rrx	r1, r1
4000e6c4:	e1a00e02 	lsl	r0, r2, #28
4000e6c8:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000e6cc:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000e6d0:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000e6d4:	112fff1e 	bxne	lr
4000e6d8:	e3320000 	teq	r2, #0
4000e6dc:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000e6e0:	012fff1e 	bxeq	lr
4000e6e4:	e92d4030 	push	{r4, r5, lr}
4000e6e8:	e3a04d0e 	mov	r4, #896	; 0x380
4000e6ec:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000e6f0:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000e6f4:	eaffff6c 	b	4000e4ac <__adddf3+0x150>

4000e6f8 <__aeabi_ul2d>:
4000e6f8:	e1902001 	orrs	r2, r0, r1
4000e6fc:	012fff1e 	bxeq	lr
4000e700:	e92d4030 	push	{r4, r5, lr}
4000e704:	e3a05000 	mov	r5, #0
4000e708:	ea000006 	b	4000e728 <__aeabi_l2d+0x1c>

4000e70c <__aeabi_l2d>:
4000e70c:	e1902001 	orrs	r2, r0, r1
4000e710:	012fff1e 	bxeq	lr
4000e714:	e92d4030 	push	{r4, r5, lr}
4000e718:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000e71c:	5a000001 	bpl	4000e728 <__aeabi_l2d+0x1c>
4000e720:	e2700000 	rsbs	r0, r0, #0
4000e724:	e2e11000 	rsc	r1, r1, #0
4000e728:	e3a04b01 	mov	r4, #1024	; 0x400
4000e72c:	e2844032 	add	r4, r4, #50	; 0x32
4000e730:	e1b0cb21 	lsrs	ip, r1, #22
4000e734:	0affff44 	beq	4000e44c <__adddf3+0xf0>
4000e738:	e3a02003 	mov	r2, #3
4000e73c:	e1b0c1ac 	lsrs	ip, ip, #3
4000e740:	12822003 	addne	r2, r2, #3
4000e744:	e1b0c1ac 	lsrs	ip, ip, #3
4000e748:	12822003 	addne	r2, r2, #3
4000e74c:	e08221ac 	add	r2, r2, ip, lsr #3
4000e750:	e2623020 	rsb	r3, r2, #32
4000e754:	e1a0c310 	lsl	ip, r0, r3
4000e758:	e1a00230 	lsr	r0, r0, r2
4000e75c:	e1800311 	orr	r0, r0, r1, lsl r3
4000e760:	e1a01231 	lsr	r1, r1, r2
4000e764:	e0844002 	add	r4, r4, r2
4000e768:	eaffff37 	b	4000e44c <__adddf3+0xf0>

4000e76c <__aeabi_dmul>:
4000e76c:	e92d4070 	push	{r4, r5, r6, lr}
4000e770:	e3a0c0ff 	mov	ip, #255	; 0xff
4000e774:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000e778:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000e77c:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000e780:	1134000c 	teqne	r4, ip
4000e784:	1135000c 	teqne	r5, ip
4000e788:	0b000075 	bleq	4000e964 <__aeabi_dmul+0x1f8>
4000e78c:	e0844005 	add	r4, r4, r5
4000e790:	e0216003 	eor	r6, r1, r3
4000e794:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000e798:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000e79c:	e1905601 	orrs	r5, r0, r1, lsl #12
4000e7a0:	11925603 	orrsne	r5, r2, r3, lsl #12
4000e7a4:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000e7a8:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000e7ac:	0a00001d 	beq	4000e828 <__aeabi_dmul+0xbc>
4000e7b0:	e08ec290 	umull	ip, lr, r0, r2
4000e7b4:	e3a05000 	mov	r5, #0
4000e7b8:	e0a5e291 	umlal	lr, r5, r1, r2
4000e7bc:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000e7c0:	e0a5e390 	umlal	lr, r5, r0, r3
4000e7c4:	e3a06000 	mov	r6, #0
4000e7c8:	e0a65391 	umlal	r5, r6, r1, r3
4000e7cc:	e33c0000 	teq	ip, #0
4000e7d0:	138ee001 	orrne	lr, lr, #1
4000e7d4:	e24440ff 	sub	r4, r4, #255	; 0xff
4000e7d8:	e3560c02 	cmp	r6, #512	; 0x200
4000e7dc:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000e7e0:	2a000002 	bcs	4000e7f0 <__aeabi_dmul+0x84>
4000e7e4:	e1b0e08e 	lsls	lr, lr, #1
4000e7e8:	e0b55005 	adcs	r5, r5, r5
4000e7ec:	e0a66006 	adc	r6, r6, r6
4000e7f0:	e1821586 	orr	r1, r2, r6, lsl #11
4000e7f4:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000e7f8:	e1a00585 	lsl	r0, r5, #11
4000e7fc:	e1800aae 	orr	r0, r0, lr, lsr #21
4000e800:	e1a0e58e 	lsl	lr, lr, #11
4000e804:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000e808:	835c0c07 	cmphi	ip, #1792	; 0x700
4000e80c:	8a000011 	bhi	4000e858 <__aeabi_dmul+0xec>
4000e810:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000e814:	01b0e0a0 	lsrseq	lr, r0, #1
4000e818:	e2b00000 	adcs	r0, r0, #0
4000e81c:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000e820:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e824:	e12fff1e 	bx	lr
4000e828:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000e82c:	e1861001 	orr	r1, r6, r1
4000e830:	e1800002 	orr	r0, r0, r2
4000e834:	e0211003 	eor	r1, r1, r3
4000e838:	e05440ac 	subs	r4, r4, ip, lsr #1
4000e83c:	c074500c 	rsbsgt	r5, r4, ip
4000e840:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000e844:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000e848:	c12fff1e 	bxgt	lr
4000e84c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000e850:	e3a0e000 	mov	lr, #0
4000e854:	e2544001 	subs	r4, r4, #1
4000e858:	ca00005d 	bgt	4000e9d4 <__aeabi_dmul+0x268>
4000e85c:	e3740036 	cmn	r4, #54	; 0x36
4000e860:	d3a00000 	movle	r0, #0
4000e864:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000e868:	d8bd4070 	pople	{r4, r5, r6, lr}
4000e86c:	d12fff1e 	bxle	lr
4000e870:	e2644000 	rsb	r4, r4, #0
4000e874:	e2544020 	subs	r4, r4, #32
4000e878:	aa00001a 	bge	4000e8e8 <__aeabi_dmul+0x17c>
4000e87c:	e294400c 	adds	r4, r4, #12
4000e880:	ca00000c 	bgt	4000e8b8 <__aeabi_dmul+0x14c>
4000e884:	e2844014 	add	r4, r4, #20
4000e888:	e2645020 	rsb	r5, r4, #32
4000e88c:	e1a03510 	lsl	r3, r0, r5
4000e890:	e1a00430 	lsr	r0, r0, r4
4000e894:	e1800511 	orr	r0, r0, r1, lsl r5
4000e898:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000e89c:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000e8a0:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000e8a4:	e0a21431 	adc	r1, r2, r1, lsr r4
4000e8a8:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e8ac:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e8b0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e8b4:	e12fff1e 	bx	lr
4000e8b8:	e264400c 	rsb	r4, r4, #12
4000e8bc:	e2645020 	rsb	r5, r4, #32
4000e8c0:	e1a03410 	lsl	r3, r0, r4
4000e8c4:	e1a00530 	lsr	r0, r0, r5
4000e8c8:	e1800411 	orr	r0, r0, r1, lsl r4
4000e8cc:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e8d0:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000e8d4:	e2a11000 	adc	r1, r1, #0
4000e8d8:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e8dc:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e8e0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e8e4:	e12fff1e 	bx	lr
4000e8e8:	e2645020 	rsb	r5, r4, #32
4000e8ec:	e18ee510 	orr	lr, lr, r0, lsl r5
4000e8f0:	e1a03430 	lsr	r3, r0, r4
4000e8f4:	e1833511 	orr	r3, r3, r1, lsl r5
4000e8f8:	e1a00431 	lsr	r0, r1, r4
4000e8fc:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e900:	e1c00431 	bic	r0, r0, r1, lsr r4
4000e904:	e0800fa3 	add	r0, r0, r3, lsr #31
4000e908:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e90c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e910:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e914:	e12fff1e 	bx	lr
4000e918:	e3340000 	teq	r4, #0
4000e91c:	1a000008 	bne	4000e944 <__aeabi_dmul+0x1d8>
4000e920:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000e924:	e1b00080 	lsls	r0, r0, #1
4000e928:	e0a11001 	adc	r1, r1, r1
4000e92c:	e3110601 	tst	r1, #1048576	; 0x100000
4000e930:	02444001 	subeq	r4, r4, #1
4000e934:	0afffffa 	beq	4000e924 <__aeabi_dmul+0x1b8>
4000e938:	e1811006 	orr	r1, r1, r6
4000e93c:	e3350000 	teq	r5, #0
4000e940:	112fff1e 	bxne	lr
4000e944:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000e948:	e1b02082 	lsls	r2, r2, #1
4000e94c:	e0a33003 	adc	r3, r3, r3
4000e950:	e3130601 	tst	r3, #1048576	; 0x100000
4000e954:	02455001 	subeq	r5, r5, #1
4000e958:	0afffffa 	beq	4000e948 <__aeabi_dmul+0x1dc>
4000e95c:	e1833006 	orr	r3, r3, r6
4000e960:	e12fff1e 	bx	lr
4000e964:	e134000c 	teq	r4, ip
4000e968:	e00c5a23 	and	r5, ip, r3, lsr #20
4000e96c:	1135000c 	teqne	r5, ip
4000e970:	0a000007 	beq	4000e994 <__aeabi_dmul+0x228>
4000e974:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e978:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e97c:	1affffe5 	bne	4000e918 <__aeabi_dmul+0x1ac>
4000e980:	e0211003 	eor	r1, r1, r3
4000e984:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e988:	e3a00000 	mov	r0, #0
4000e98c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e990:	e12fff1e 	bx	lr
4000e994:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e998:	01a00002 	moveq	r0, r2
4000e99c:	01a01003 	moveq	r1, r3
4000e9a0:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e9a4:	0a000010 	beq	4000e9ec <__aeabi_dmul+0x280>
4000e9a8:	e134000c 	teq	r4, ip
4000e9ac:	1a000001 	bne	4000e9b8 <__aeabi_dmul+0x24c>
4000e9b0:	e1906601 	orrs	r6, r0, r1, lsl #12
4000e9b4:	1a00000c 	bne	4000e9ec <__aeabi_dmul+0x280>
4000e9b8:	e135000c 	teq	r5, ip
4000e9bc:	1a000003 	bne	4000e9d0 <__aeabi_dmul+0x264>
4000e9c0:	e1926603 	orrs	r6, r2, r3, lsl #12
4000e9c4:	11a00002 	movne	r0, r2
4000e9c8:	11a01003 	movne	r1, r3
4000e9cc:	1a000006 	bne	4000e9ec <__aeabi_dmul+0x280>
4000e9d0:	e0211003 	eor	r1, r1, r3
4000e9d4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e9d8:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000e9dc:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000e9e0:	e3a00000 	mov	r0, #0
4000e9e4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e9e8:	e12fff1e 	bx	lr
4000e9ec:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000e9f0:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000e9f4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e9f8:	e12fff1e 	bx	lr

4000e9fc <__aeabi_ddiv>:
4000e9fc:	e92d4070 	push	{r4, r5, r6, lr}
4000ea00:	e3a0c0ff 	mov	ip, #255	; 0xff
4000ea04:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000ea08:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000ea0c:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000ea10:	1134000c 	teqne	r4, ip
4000ea14:	1135000c 	teqne	r5, ip
4000ea18:	0b00005e 	bleq	4000eb98 <__aeabi_ddiv+0x19c>
4000ea1c:	e0444005 	sub	r4, r4, r5
4000ea20:	e021e003 	eor	lr, r1, r3
4000ea24:	e1925603 	orrs	r5, r2, r3, lsl #12
4000ea28:	e1a01601 	lsl	r1, r1, #12
4000ea2c:	0a00004c 	beq	4000eb64 <__aeabi_ddiv+0x168>
4000ea30:	e1a03603 	lsl	r3, r3, #12
4000ea34:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000ea38:	e1853223 	orr	r3, r5, r3, lsr #4
4000ea3c:	e1833c22 	orr	r3, r3, r2, lsr #24
4000ea40:	e1a02402 	lsl	r2, r2, #8
4000ea44:	e1855221 	orr	r5, r5, r1, lsr #4
4000ea48:	e1855c20 	orr	r5, r5, r0, lsr #24
4000ea4c:	e1a06400 	lsl	r6, r0, #8
4000ea50:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000ea54:	e1550003 	cmp	r5, r3
4000ea58:	01560002 	cmpeq	r6, r2
4000ea5c:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000ea60:	e2844c03 	add	r4, r4, #768	; 0x300
4000ea64:	2a000001 	bcs	4000ea70 <__aeabi_ddiv+0x74>
4000ea68:	e1b030a3 	lsrs	r3, r3, #1
4000ea6c:	e1a02062 	rrx	r2, r2
4000ea70:	e0566002 	subs	r6, r6, r2
4000ea74:	e0c55003 	sbc	r5, r5, r3
4000ea78:	e1b030a3 	lsrs	r3, r3, #1
4000ea7c:	e1a02062 	rrx	r2, r2
4000ea80:	e3a00601 	mov	r0, #1048576	; 0x100000
4000ea84:	e3a0c702 	mov	ip, #524288	; 0x80000
4000ea88:	e056e002 	subs	lr, r6, r2
4000ea8c:	e0d5e003 	sbcs	lr, r5, r3
4000ea90:	20466002 	subcs	r6, r6, r2
4000ea94:	21a0500e 	movcs	r5, lr
4000ea98:	2180000c 	orrcs	r0, r0, ip
4000ea9c:	e1b030a3 	lsrs	r3, r3, #1
4000eaa0:	e1a02062 	rrx	r2, r2
4000eaa4:	e056e002 	subs	lr, r6, r2
4000eaa8:	e0d5e003 	sbcs	lr, r5, r3
4000eaac:	20466002 	subcs	r6, r6, r2
4000eab0:	21a0500e 	movcs	r5, lr
4000eab4:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000eab8:	e1b030a3 	lsrs	r3, r3, #1
4000eabc:	e1a02062 	rrx	r2, r2
4000eac0:	e056e002 	subs	lr, r6, r2
4000eac4:	e0d5e003 	sbcs	lr, r5, r3
4000eac8:	20466002 	subcs	r6, r6, r2
4000eacc:	21a0500e 	movcs	r5, lr
4000ead0:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000ead4:	e1b030a3 	lsrs	r3, r3, #1
4000ead8:	e1a02062 	rrx	r2, r2
4000eadc:	e056e002 	subs	lr, r6, r2
4000eae0:	e0d5e003 	sbcs	lr, r5, r3
4000eae4:	20466002 	subcs	r6, r6, r2
4000eae8:	21a0500e 	movcs	r5, lr
4000eaec:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000eaf0:	e195e006 	orrs	lr, r5, r6
4000eaf4:	0a00000d 	beq	4000eb30 <__aeabi_ddiv+0x134>
4000eaf8:	e1a05205 	lsl	r5, r5, #4
4000eafc:	e1855e26 	orr	r5, r5, r6, lsr #28
4000eb00:	e1a06206 	lsl	r6, r6, #4
4000eb04:	e1a03183 	lsl	r3, r3, #3
4000eb08:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000eb0c:	e1a02182 	lsl	r2, r2, #3
4000eb10:	e1b0c22c 	lsrs	ip, ip, #4
4000eb14:	1affffdb 	bne	4000ea88 <__aeabi_ddiv+0x8c>
4000eb18:	e3110601 	tst	r1, #1048576	; 0x100000
4000eb1c:	1a000006 	bne	4000eb3c <__aeabi_ddiv+0x140>
4000eb20:	e1811000 	orr	r1, r1, r0
4000eb24:	e3a00000 	mov	r0, #0
4000eb28:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000eb2c:	eaffffd5 	b	4000ea88 <__aeabi_ddiv+0x8c>
4000eb30:	e3110601 	tst	r1, #1048576	; 0x100000
4000eb34:	01811000 	orreq	r1, r1, r0
4000eb38:	03a00000 	moveq	r0, #0
4000eb3c:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000eb40:	835c0c07 	cmphi	ip, #1792	; 0x700
4000eb44:	8affff43 	bhi	4000e858 <__aeabi_dmul+0xec>
4000eb48:	e055c003 	subs	ip, r5, r3
4000eb4c:	0056c002 	subseq	ip, r6, r2
4000eb50:	01b0c0a0 	lsrseq	ip, r0, #1
4000eb54:	e2b00000 	adcs	r0, r0, #0
4000eb58:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000eb5c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000eb60:	e12fff1e 	bx	lr
4000eb64:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000eb68:	e18e1621 	orr	r1, lr, r1, lsr #12
4000eb6c:	e09440ac 	adds	r4, r4, ip, lsr #1
4000eb70:	c074500c 	rsbsgt	r5, r4, ip
4000eb74:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000eb78:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000eb7c:	c12fff1e 	bxgt	lr
4000eb80:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000eb84:	e3a0e000 	mov	lr, #0
4000eb88:	e2544001 	subs	r4, r4, #1
4000eb8c:	eaffff31 	b	4000e858 <__aeabi_dmul+0xec>
4000eb90:	e185e006 	orr	lr, r5, r6
4000eb94:	eaffff2f 	b	4000e858 <__aeabi_dmul+0xec>
4000eb98:	e00c5a23 	and	r5, ip, r3, lsr #20
4000eb9c:	e134000c 	teq	r4, ip
4000eba0:	0135000c 	teqeq	r5, ip
4000eba4:	0affff90 	beq	4000e9ec <__aeabi_dmul+0x280>
4000eba8:	e134000c 	teq	r4, ip
4000ebac:	1a000006 	bne	4000ebcc <__aeabi_ddiv+0x1d0>
4000ebb0:	e1904601 	orrs	r4, r0, r1, lsl #12
4000ebb4:	1affff8c 	bne	4000e9ec <__aeabi_dmul+0x280>
4000ebb8:	e135000c 	teq	r5, ip
4000ebbc:	1affff83 	bne	4000e9d0 <__aeabi_dmul+0x264>
4000ebc0:	e1a00002 	mov	r0, r2
4000ebc4:	e1a01003 	mov	r1, r3
4000ebc8:	eaffff87 	b	4000e9ec <__aeabi_dmul+0x280>
4000ebcc:	e135000c 	teq	r5, ip
4000ebd0:	1a000004 	bne	4000ebe8 <__aeabi_ddiv+0x1ec>
4000ebd4:	e1925603 	orrs	r5, r2, r3, lsl #12
4000ebd8:	0affff68 	beq	4000e980 <__aeabi_dmul+0x214>
4000ebdc:	e1a00002 	mov	r0, r2
4000ebe0:	e1a01003 	mov	r1, r3
4000ebe4:	eaffff80 	b	4000e9ec <__aeabi_dmul+0x280>
4000ebe8:	e1906081 	orrs	r6, r0, r1, lsl #1
4000ebec:	11926083 	orrsne	r6, r2, r3, lsl #1
4000ebf0:	1affff48 	bne	4000e918 <__aeabi_dmul+0x1ac>
4000ebf4:	e1904081 	orrs	r4, r0, r1, lsl #1
4000ebf8:	1affff74 	bne	4000e9d0 <__aeabi_dmul+0x264>
4000ebfc:	e1925083 	orrs	r5, r2, r3, lsl #1
4000ec00:	1affff5e 	bne	4000e980 <__aeabi_dmul+0x214>
4000ec04:	eaffff78 	b	4000e9ec <__aeabi_dmul+0x280>

4000ec08 <__gedf2>:
4000ec08:	e3e0c000 	mvn	ip, #0
4000ec0c:	ea000002 	b	4000ec1c <__cmpdf2+0x4>

4000ec10 <__ledf2>:
4000ec10:	e3a0c001 	mov	ip, #1
4000ec14:	ea000000 	b	4000ec1c <__cmpdf2+0x4>

4000ec18 <__cmpdf2>:
4000ec18:	e3a0c001 	mov	ip, #1
4000ec1c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000ec20:	e1a0c081 	lsl	ip, r1, #1
4000ec24:	e1f0cacc 	mvns	ip, ip, asr #21
4000ec28:	e1a0c083 	lsl	ip, r3, #1
4000ec2c:	11f0cacc 	mvnsne	ip, ip, asr #21
4000ec30:	0a00000e 	beq	4000ec70 <__cmpdf2+0x58>
4000ec34:	e28dd004 	add	sp, sp, #4
4000ec38:	e190c081 	orrs	ip, r0, r1, lsl #1
4000ec3c:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000ec40:	11310003 	teqne	r1, r3
4000ec44:	01300002 	teqeq	r0, r2
4000ec48:	03a00000 	moveq	r0, #0
4000ec4c:	012fff1e 	bxeq	lr
4000ec50:	e3700000 	cmn	r0, #0
4000ec54:	e1310003 	teq	r1, r3
4000ec58:	51510003 	cmppl	r1, r3
4000ec5c:	01500002 	cmpeq	r0, r2
4000ec60:	21a00fc3 	asrcs	r0, r3, #31
4000ec64:	31e00fc3 	mvncc	r0, r3, asr #31
4000ec68:	e3800001 	orr	r0, r0, #1
4000ec6c:	e12fff1e 	bx	lr
4000ec70:	e1a0c081 	lsl	ip, r1, #1
4000ec74:	e1f0cacc 	mvns	ip, ip, asr #21
4000ec78:	1a000001 	bne	4000ec84 <__cmpdf2+0x6c>
4000ec7c:	e190c601 	orrs	ip, r0, r1, lsl #12
4000ec80:	1a000004 	bne	4000ec98 <__cmpdf2+0x80>
4000ec84:	e1a0c083 	lsl	ip, r3, #1
4000ec88:	e1f0cacc 	mvns	ip, ip, asr #21
4000ec8c:	1affffe8 	bne	4000ec34 <__cmpdf2+0x1c>
4000ec90:	e192c603 	orrs	ip, r2, r3, lsl #12
4000ec94:	0affffe6 	beq	4000ec34 <__cmpdf2+0x1c>
4000ec98:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000ec9c:	e12fff1e 	bx	lr

4000eca0 <__aeabi_cdrcmple>:
4000eca0:	e1a0c000 	mov	ip, r0
4000eca4:	e1a00002 	mov	r0, r2
4000eca8:	e1a0200c 	mov	r2, ip
4000ecac:	e1a0c001 	mov	ip, r1
4000ecb0:	e1a01003 	mov	r1, r3
4000ecb4:	e1a0300c 	mov	r3, ip
4000ecb8:	eaffffff 	b	4000ecbc <__aeabi_cdcmpeq>

4000ecbc <__aeabi_cdcmpeq>:
4000ecbc:	e92d4001 	push	{r0, lr}
4000ecc0:	ebffffd4 	bl	4000ec18 <__cmpdf2>
4000ecc4:	e3500000 	cmp	r0, #0
4000ecc8:	43700000 	cmnmi	r0, #0
4000eccc:	e8bd4001 	pop	{r0, lr}
4000ecd0:	e12fff1e 	bx	lr

4000ecd4 <__aeabi_dcmpeq>:
4000ecd4:	e52de008 	str	lr, [sp, #-8]!
4000ecd8:	ebfffff7 	bl	4000ecbc <__aeabi_cdcmpeq>
4000ecdc:	03a00001 	moveq	r0, #1
4000ece0:	13a00000 	movne	r0, #0
4000ece4:	e49de008 	ldr	lr, [sp], #8
4000ece8:	e12fff1e 	bx	lr

4000ecec <__aeabi_dcmplt>:
4000ecec:	e52de008 	str	lr, [sp, #-8]!
4000ecf0:	ebfffff1 	bl	4000ecbc <__aeabi_cdcmpeq>
4000ecf4:	33a00001 	movcc	r0, #1
4000ecf8:	23a00000 	movcs	r0, #0
4000ecfc:	e49de008 	ldr	lr, [sp], #8
4000ed00:	e12fff1e 	bx	lr

4000ed04 <__aeabi_dcmple>:
4000ed04:	e52de008 	str	lr, [sp, #-8]!
4000ed08:	ebffffeb 	bl	4000ecbc <__aeabi_cdcmpeq>
4000ed0c:	93a00001 	movls	r0, #1
4000ed10:	83a00000 	movhi	r0, #0
4000ed14:	e49de008 	ldr	lr, [sp], #8
4000ed18:	e12fff1e 	bx	lr

4000ed1c <__aeabi_dcmpge>:
4000ed1c:	e52de008 	str	lr, [sp, #-8]!
4000ed20:	ebffffde 	bl	4000eca0 <__aeabi_cdrcmple>
4000ed24:	93a00001 	movls	r0, #1
4000ed28:	83a00000 	movhi	r0, #0
4000ed2c:	e49de008 	ldr	lr, [sp], #8
4000ed30:	e12fff1e 	bx	lr

4000ed34 <__aeabi_dcmpgt>:
4000ed34:	e52de008 	str	lr, [sp, #-8]!
4000ed38:	ebffffd8 	bl	4000eca0 <__aeabi_cdrcmple>
4000ed3c:	33a00001 	movcc	r0, #1
4000ed40:	23a00000 	movcs	r0, #0
4000ed44:	e49de008 	ldr	lr, [sp], #8
4000ed48:	e12fff1e 	bx	lr

4000ed4c <__aeabi_d2iz>:
4000ed4c:	e1a02081 	lsl	r2, r1, #1
4000ed50:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000ed54:	2a00000c 	bcs	4000ed8c <__aeabi_d2iz+0x40>
4000ed58:	5a000009 	bpl	4000ed84 <__aeabi_d2iz+0x38>
4000ed5c:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000ed60:	e0532ac2 	subs	r2, r3, r2, asr #21
4000ed64:	9a00000a 	bls	4000ed94 <__aeabi_d2iz+0x48>
4000ed68:	e1a03581 	lsl	r3, r1, #11
4000ed6c:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000ed70:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000ed74:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000ed78:	e1a00233 	lsr	r0, r3, r2
4000ed7c:	12600000 	rsbne	r0, r0, #0
4000ed80:	e12fff1e 	bx	lr
4000ed84:	e3a00000 	mov	r0, #0
4000ed88:	e12fff1e 	bx	lr
4000ed8c:	e1900601 	orrs	r0, r0, r1, lsl #12
4000ed90:	1a000002 	bne	4000eda0 <__aeabi_d2iz+0x54>
4000ed94:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000ed98:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000ed9c:	e12fff1e 	bx	lr
4000eda0:	e3a00000 	mov	r0, #0
4000eda4:	e12fff1e 	bx	lr

4000eda8 <__aeabi_uldivmod>:
4000eda8:	e3530000 	cmp	r3, #0
4000edac:	03520000 	cmpeq	r2, #0
4000edb0:	1a000004 	bne	4000edc8 <__aeabi_uldivmod+0x20>
4000edb4:	e3510000 	cmp	r1, #0
4000edb8:	03500000 	cmpeq	r0, #0
4000edbc:	13e01000 	mvnne	r1, #0
4000edc0:	13e00000 	mvnne	r0, #0
4000edc4:	eafffd60 	b	4000e34c <__aeabi_idiv0>
4000edc8:	e24dd008 	sub	sp, sp, #8
4000edcc:	e92d6000 	push	{sp, lr}
4000edd0:	eb000014 	bl	4000ee28 <__gnu_uldivmod_helper>
4000edd4:	e59de004 	ldr	lr, [sp, #4]
4000edd8:	e28dd008 	add	sp, sp, #8
4000eddc:	e8bd000c 	pop	{r2, r3}
4000ede0:	e12fff1e 	bx	lr

4000ede4 <__gnu_ldivmod_helper>:
4000ede4:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000ede8:	e59d9020 	ldr	r9, [sp, #32]
4000edec:	e1a08002 	mov	r8, r2
4000edf0:	e1a0a003 	mov	sl, r3
4000edf4:	e1a06000 	mov	r6, r0
4000edf8:	e1a07001 	mov	r7, r1
4000edfc:	eb000019 	bl	4000ee68 <__divdi3>
4000ee00:	e0030198 	mul	r3, r8, r1
4000ee04:	e1a02000 	mov	r2, r0
4000ee08:	e0854098 	umull	r4, r5, r8, r0
4000ee0c:	e022329a 	mla	r2, sl, r2, r3
4000ee10:	e0825005 	add	r5, r2, r5
4000ee14:	e0564004 	subs	r4, r6, r4
4000ee18:	e0c75005 	sbc	r5, r7, r5
4000ee1c:	e8890030 	stm	r9, {r4, r5}
4000ee20:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000ee24:	e12fff1e 	bx	lr

4000ee28 <__gnu_uldivmod_helper>:
4000ee28:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000ee2c:	e59d9020 	ldr	r9, [sp, #32]
4000ee30:	e1a06000 	mov	r6, r0
4000ee34:	e1a07001 	mov	r7, r1
4000ee38:	e1a08002 	mov	r8, r2
4000ee3c:	e1a04003 	mov	r4, r3
4000ee40:	eb00013c 	bl	4000f338 <__udivdi3>
4000ee44:	e0030490 	mul	r3, r0, r4
4000ee48:	e0854890 	umull	r4, r5, r0, r8
4000ee4c:	e0283891 	mla	r8, r1, r8, r3
4000ee50:	e0885005 	add	r5, r8, r5
4000ee54:	e0564004 	subs	r4, r6, r4
4000ee58:	e0c75005 	sbc	r5, r7, r5
4000ee5c:	e8890030 	stm	r9, {r4, r5}
4000ee60:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000ee64:	e12fff1e 	bx	lr

4000ee68 <__divdi3>:
4000ee68:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ee6c:	e2704000 	rsbs	r4, r0, #0
4000ee70:	e2e15000 	rsc	r5, r1, #0
4000ee74:	e3510000 	cmp	r1, #0
4000ee78:	e3e06000 	mvn	r6, #0
4000ee7c:	a1a04000 	movge	r4, r0
4000ee80:	a1a05001 	movge	r5, r1
4000ee84:	a3a06000 	movge	r6, #0
4000ee88:	e3530000 	cmp	r3, #0
4000ee8c:	e24dd014 	sub	sp, sp, #20
4000ee90:	ba000098 	blt	4000f0f8 <__divdi3+0x290>
4000ee94:	e3530000 	cmp	r3, #0
4000ee98:	e1a0c004 	mov	ip, r4
4000ee9c:	e1a0b005 	mov	fp, r5
4000eea0:	e1a0a002 	mov	sl, r2
4000eea4:	e1a01003 	mov	r1, r3
4000eea8:	e1a08002 	mov	r8, r2
4000eeac:	e1a07004 	mov	r7, r4
4000eeb0:	e1a09005 	mov	r9, r5
4000eeb4:	1a000040 	bne	4000efbc <__divdi3+0x154>
4000eeb8:	e1520005 	cmp	r2, r5
4000eebc:	9a000052 	bls	4000f00c <__divdi3+0x1a4>
4000eec0:	e1a00002 	mov	r0, r2
4000eec4:	eb000237 	bl	4000f7a8 <__clzsi2>
4000eec8:	e3500000 	cmp	r0, #0
4000eecc:	12603020 	rsbne	r3, r0, #32
4000eed0:	11a03334 	lsrne	r3, r4, r3
4000eed4:	11a0801a 	lslne	r8, sl, r0
4000eed8:	11839015 	orrne	r9, r3, r5, lsl r0
4000eedc:	11a07014 	lslne	r7, r4, r0
4000eee0:	e1a04828 	lsr	r4, r8, #16
4000eee4:	e1a01004 	mov	r1, r4
4000eee8:	e1a00009 	mov	r0, r9
4000eeec:	ebfffcd1 	bl	4000e238 <__aeabi_uidiv>
4000eef0:	e1a01004 	mov	r1, r4
4000eef4:	e1a0b000 	mov	fp, r0
4000eef8:	e1a00009 	mov	r0, r9
4000eefc:	ebfffd0a 	bl	4000e32c <__aeabi_uidivmod>
4000ef00:	e1a0a808 	lsl	sl, r8, #16
4000ef04:	e1a0a82a 	lsr	sl, sl, #16
4000ef08:	e0000b9a 	mul	r0, sl, fp
4000ef0c:	e1a02827 	lsr	r2, r7, #16
4000ef10:	e1821801 	orr	r1, r2, r1, lsl #16
4000ef14:	e1500001 	cmp	r0, r1
4000ef18:	9a000007 	bls	4000ef3c <__divdi3+0xd4>
4000ef1c:	e0911008 	adds	r1, r1, r8
4000ef20:	e24b3001 	sub	r3, fp, #1
4000ef24:	2a000003 	bcs	4000ef38 <__divdi3+0xd0>
4000ef28:	e1500001 	cmp	r0, r1
4000ef2c:	824bb002 	subhi	fp, fp, #2
4000ef30:	80811008 	addhi	r1, r1, r8
4000ef34:	8a000000 	bhi	4000ef3c <__divdi3+0xd4>
4000ef38:	e1a0b003 	mov	fp, r3
4000ef3c:	e0609001 	rsb	r9, r0, r1
4000ef40:	e1a00009 	mov	r0, r9
4000ef44:	e1a01004 	mov	r1, r4
4000ef48:	ebfffcba 	bl	4000e238 <__aeabi_uidiv>
4000ef4c:	e1a01004 	mov	r1, r4
4000ef50:	e1a05000 	mov	r5, r0
4000ef54:	e1a00009 	mov	r0, r9
4000ef58:	ebfffcf3 	bl	4000e32c <__aeabi_uidivmod>
4000ef5c:	e00a0a95 	mul	sl, r5, sl
4000ef60:	e1a07807 	lsl	r7, r7, #16
4000ef64:	e1a07827 	lsr	r7, r7, #16
4000ef68:	e1871801 	orr	r1, r7, r1, lsl #16
4000ef6c:	e15a0001 	cmp	sl, r1
4000ef70:	9a000006 	bls	4000ef90 <__divdi3+0x128>
4000ef74:	e0918008 	adds	r8, r1, r8
4000ef78:	e2453001 	sub	r3, r5, #1
4000ef7c:	2a000002 	bcs	4000ef8c <__divdi3+0x124>
4000ef80:	e15a0008 	cmp	sl, r8
4000ef84:	82455002 	subhi	r5, r5, #2
4000ef88:	8a000000 	bhi	4000ef90 <__divdi3+0x128>
4000ef8c:	e1a05003 	mov	r5, r3
4000ef90:	e185380b 	orr	r3, r5, fp, lsl #16
4000ef94:	e3a04000 	mov	r4, #0
4000ef98:	e3560000 	cmp	r6, #0
4000ef9c:	e1a00003 	mov	r0, r3
4000efa0:	e1a01004 	mov	r1, r4
4000efa4:	0a000001 	beq	4000efb0 <__divdi3+0x148>
4000efa8:	e2700000 	rsbs	r0, r0, #0
4000efac:	e2e11000 	rsc	r1, r1, #0
4000efb0:	e28dd014 	add	sp, sp, #20
4000efb4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000efb8:	e12fff1e 	bx	lr
4000efbc:	e1530005 	cmp	r3, r5
4000efc0:	83a04000 	movhi	r4, #0
4000efc4:	81a03004 	movhi	r3, r4
4000efc8:	8afffff2 	bhi	4000ef98 <__divdi3+0x130>
4000efcc:	e1a00003 	mov	r0, r3
4000efd0:	e58d100c 	str	r1, [sp, #12]
4000efd4:	e58dc008 	str	ip, [sp, #8]
4000efd8:	eb0001f2 	bl	4000f7a8 <__clzsi2>
4000efdc:	e2505000 	subs	r5, r0, #0
4000efe0:	e59d100c 	ldr	r1, [sp, #12]
4000efe4:	e59dc008 	ldr	ip, [sp, #8]
4000efe8:	1a00007f 	bne	4000f1ec <__divdi3+0x384>
4000efec:	e151000b 	cmp	r1, fp
4000eff0:	215a000c 	cmpcs	sl, ip
4000eff4:	83a04000 	movhi	r4, #0
4000eff8:	93a04001 	movls	r4, #1
4000effc:	93a03001 	movls	r3, #1
4000f000:	91a04005 	movls	r4, r5
4000f004:	81a03004 	movhi	r3, r4
4000f008:	eaffffe2 	b	4000ef98 <__divdi3+0x130>
4000f00c:	e3520000 	cmp	r2, #0
4000f010:	1a000003 	bne	4000f024 <__divdi3+0x1bc>
4000f014:	e1a01002 	mov	r1, r2
4000f018:	e3a00001 	mov	r0, #1
4000f01c:	ebfffc85 	bl	4000e238 <__aeabi_uidiv>
4000f020:	e1a08000 	mov	r8, r0
4000f024:	e1a00008 	mov	r0, r8
4000f028:	eb0001de 	bl	4000f7a8 <__clzsi2>
4000f02c:	e2503000 	subs	r3, r0, #0
4000f030:	1a000034 	bne	4000f108 <__divdi3+0x2a0>
4000f034:	e1a0a808 	lsl	sl, r8, #16
4000f038:	e0689009 	rsb	r9, r8, r9
4000f03c:	e1a0a82a 	lsr	sl, sl, #16
4000f040:	e1a05828 	lsr	r5, r8, #16
4000f044:	e3a04001 	mov	r4, #1
4000f048:	e1a01005 	mov	r1, r5
4000f04c:	e1a00009 	mov	r0, r9
4000f050:	ebfffc78 	bl	4000e238 <__aeabi_uidiv>
4000f054:	e1a01005 	mov	r1, r5
4000f058:	e1a0b000 	mov	fp, r0
4000f05c:	e1a00009 	mov	r0, r9
4000f060:	ebfffcb1 	bl	4000e32c <__aeabi_uidivmod>
4000f064:	e0000b9a 	mul	r0, sl, fp
4000f068:	e1a02827 	lsr	r2, r7, #16
4000f06c:	e1821801 	orr	r1, r2, r1, lsl #16
4000f070:	e1500001 	cmp	r0, r1
4000f074:	9a000006 	bls	4000f094 <__divdi3+0x22c>
4000f078:	e0911008 	adds	r1, r1, r8
4000f07c:	e24b3001 	sub	r3, fp, #1
4000f080:	2a0000a4 	bcs	4000f318 <__divdi3+0x4b0>
4000f084:	e1500001 	cmp	r0, r1
4000f088:	824bb002 	subhi	fp, fp, #2
4000f08c:	80811008 	addhi	r1, r1, r8
4000f090:	9a0000a0 	bls	4000f318 <__divdi3+0x4b0>
4000f094:	e0602001 	rsb	r2, r0, r1
4000f098:	e1a00002 	mov	r0, r2
4000f09c:	e1a01005 	mov	r1, r5
4000f0a0:	e58d200c 	str	r2, [sp, #12]
4000f0a4:	ebfffc63 	bl	4000e238 <__aeabi_uidiv>
4000f0a8:	e59d200c 	ldr	r2, [sp, #12]
4000f0ac:	e1a09000 	mov	r9, r0
4000f0b0:	e1a01005 	mov	r1, r5
4000f0b4:	e1a00002 	mov	r0, r2
4000f0b8:	ebfffc9b 	bl	4000e32c <__aeabi_uidivmod>
4000f0bc:	e00a0a99 	mul	sl, r9, sl
4000f0c0:	e1a07807 	lsl	r7, r7, #16
4000f0c4:	e1a07827 	lsr	r7, r7, #16
4000f0c8:	e1871801 	orr	r1, r7, r1, lsl #16
4000f0cc:	e15a0001 	cmp	sl, r1
4000f0d0:	9a000006 	bls	4000f0f0 <__divdi3+0x288>
4000f0d4:	e0918008 	adds	r8, r1, r8
4000f0d8:	e2493001 	sub	r3, r9, #1
4000f0dc:	2a000002 	bcs	4000f0ec <__divdi3+0x284>
4000f0e0:	e15a0008 	cmp	sl, r8
4000f0e4:	82499002 	subhi	r9, r9, #2
4000f0e8:	8a000000 	bhi	4000f0f0 <__divdi3+0x288>
4000f0ec:	e1a09003 	mov	r9, r3
4000f0f0:	e189380b 	orr	r3, r9, fp, lsl #16
4000f0f4:	eaffffa7 	b	4000ef98 <__divdi3+0x130>
4000f0f8:	e1e06006 	mvn	r6, r6
4000f0fc:	e2722000 	rsbs	r2, r2, #0
4000f100:	e2e33000 	rsc	r3, r3, #0
4000f104:	eaffff62 	b	4000ee94 <__divdi3+0x2c>
4000f108:	e1a08318 	lsl	r8, r8, r3
4000f10c:	e263b020 	rsb	fp, r3, #32
4000f110:	e1a04b39 	lsr	r4, r9, fp
4000f114:	e1a0bb37 	lsr	fp, r7, fp
4000f118:	e1a05828 	lsr	r5, r8, #16
4000f11c:	e1a01005 	mov	r1, r5
4000f120:	e1a00004 	mov	r0, r4
4000f124:	e18bb319 	orr	fp, fp, r9, lsl r3
4000f128:	e1a07317 	lsl	r7, r7, r3
4000f12c:	ebfffc41 	bl	4000e238 <__aeabi_uidiv>
4000f130:	e1a01005 	mov	r1, r5
4000f134:	e1a03000 	mov	r3, r0
4000f138:	e1a00004 	mov	r0, r4
4000f13c:	e58d3004 	str	r3, [sp, #4]
4000f140:	ebfffc79 	bl	4000e32c <__aeabi_uidivmod>
4000f144:	e1a0a808 	lsl	sl, r8, #16
4000f148:	e59d3004 	ldr	r3, [sp, #4]
4000f14c:	e1a0a82a 	lsr	sl, sl, #16
4000f150:	e000039a 	mul	r0, sl, r3
4000f154:	e1a0282b 	lsr	r2, fp, #16
4000f158:	e1821801 	orr	r1, r2, r1, lsl #16
4000f15c:	e1500001 	cmp	r0, r1
4000f160:	9a000006 	bls	4000f180 <__divdi3+0x318>
4000f164:	e0911008 	adds	r1, r1, r8
4000f168:	e2432001 	sub	r2, r3, #1
4000f16c:	2a00006f 	bcs	4000f330 <__divdi3+0x4c8>
4000f170:	e1500001 	cmp	r0, r1
4000f174:	82433002 	subhi	r3, r3, #2
4000f178:	80811008 	addhi	r1, r1, r8
4000f17c:	9a00006b 	bls	4000f330 <__divdi3+0x4c8>
4000f180:	e0609001 	rsb	r9, r0, r1
4000f184:	e1a00009 	mov	r0, r9
4000f188:	e1a01005 	mov	r1, r5
4000f18c:	e58d3004 	str	r3, [sp, #4]
4000f190:	ebfffc28 	bl	4000e238 <__aeabi_uidiv>
4000f194:	e1a01005 	mov	r1, r5
4000f198:	e1a04000 	mov	r4, r0
4000f19c:	e1a00009 	mov	r0, r9
4000f1a0:	ebfffc61 	bl	4000e32c <__aeabi_uidivmod>
4000f1a4:	e009049a 	mul	r9, sl, r4
4000f1a8:	e1a0b80b 	lsl	fp, fp, #16
4000f1ac:	e1a0b82b 	lsr	fp, fp, #16
4000f1b0:	e18b1801 	orr	r1, fp, r1, lsl #16
4000f1b4:	e1590001 	cmp	r9, r1
4000f1b8:	e59d3004 	ldr	r3, [sp, #4]
4000f1bc:	9a000007 	bls	4000f1e0 <__divdi3+0x378>
4000f1c0:	e0911008 	adds	r1, r1, r8
4000f1c4:	e2442001 	sub	r2, r4, #1
4000f1c8:	2a000003 	bcs	4000f1dc <__divdi3+0x374>
4000f1cc:	e1590001 	cmp	r9, r1
4000f1d0:	82444002 	subhi	r4, r4, #2
4000f1d4:	80811008 	addhi	r1, r1, r8
4000f1d8:	8a000000 	bhi	4000f1e0 <__divdi3+0x378>
4000f1dc:	e1a04002 	mov	r4, r2
4000f1e0:	e0699001 	rsb	r9, r9, r1
4000f1e4:	e1844803 	orr	r4, r4, r3, lsl #16
4000f1e8:	eaffff96 	b	4000f048 <__divdi3+0x1e0>
4000f1ec:	e2653020 	rsb	r3, r5, #32
4000f1f0:	e1a0833a 	lsr	r8, sl, r3
4000f1f4:	e1888511 	orr	r8, r8, r1, lsl r5
4000f1f8:	e1a0233b 	lsr	r2, fp, r3
4000f1fc:	e1a03337 	lsr	r3, r7, r3
4000f200:	e1a09828 	lsr	r9, r8, #16
4000f204:	e1a01009 	mov	r1, r9
4000f208:	e1a00002 	mov	r0, r2
4000f20c:	e183b51b 	orr	fp, r3, fp, lsl r5
4000f210:	e58d200c 	str	r2, [sp, #12]
4000f214:	ebfffc07 	bl	4000e238 <__aeabi_uidiv>
4000f218:	e59d200c 	ldr	r2, [sp, #12]
4000f21c:	e1a03000 	mov	r3, r0
4000f220:	e1a01009 	mov	r1, r9
4000f224:	e1a00002 	mov	r0, r2
4000f228:	e58d3004 	str	r3, [sp, #4]
4000f22c:	ebfffc3e 	bl	4000e32c <__aeabi_uidivmod>
4000f230:	e1a04808 	lsl	r4, r8, #16
4000f234:	e59d3004 	ldr	r3, [sp, #4]
4000f238:	e1a04824 	lsr	r4, r4, #16
4000f23c:	e0000394 	mul	r0, r4, r3
4000f240:	e1a0282b 	lsr	r2, fp, #16
4000f244:	e1821801 	orr	r1, r2, r1, lsl #16
4000f248:	e1500001 	cmp	r0, r1
4000f24c:	e1a0a51a 	lsl	sl, sl, r5
4000f250:	9a000006 	bls	4000f270 <__divdi3+0x408>
4000f254:	e0911008 	adds	r1, r1, r8
4000f258:	e2432001 	sub	r2, r3, #1
4000f25c:	2a000031 	bcs	4000f328 <__divdi3+0x4c0>
4000f260:	e1500001 	cmp	r0, r1
4000f264:	82433002 	subhi	r3, r3, #2
4000f268:	80811008 	addhi	r1, r1, r8
4000f26c:	9a00002d 	bls	4000f328 <__divdi3+0x4c0>
4000f270:	e060c001 	rsb	ip, r0, r1
4000f274:	e1a0000c 	mov	r0, ip
4000f278:	e1a01009 	mov	r1, r9
4000f27c:	e98d1008 	stmib	sp, {r3, ip}
4000f280:	ebfffbec 	bl	4000e238 <__aeabi_uidiv>
4000f284:	e59dc008 	ldr	ip, [sp, #8]
4000f288:	e1a02000 	mov	r2, r0
4000f28c:	e1a01009 	mov	r1, r9
4000f290:	e1a0000c 	mov	r0, ip
4000f294:	e58d200c 	str	r2, [sp, #12]
4000f298:	ebfffc23 	bl	4000e32c <__aeabi_uidivmod>
4000f29c:	e59d200c 	ldr	r2, [sp, #12]
4000f2a0:	e0040492 	mul	r4, r2, r4
4000f2a4:	e1a0b80b 	lsl	fp, fp, #16
4000f2a8:	e1a0c82b 	lsr	ip, fp, #16
4000f2ac:	e18cc801 	orr	ip, ip, r1, lsl #16
4000f2b0:	e154000c 	cmp	r4, ip
4000f2b4:	e59d3004 	ldr	r3, [sp, #4]
4000f2b8:	9a000006 	bls	4000f2d8 <__divdi3+0x470>
4000f2bc:	e09cc008 	adds	ip, ip, r8
4000f2c0:	e2421001 	sub	r1, r2, #1
4000f2c4:	2a000015 	bcs	4000f320 <__divdi3+0x4b8>
4000f2c8:	e154000c 	cmp	r4, ip
4000f2cc:	82422002 	subhi	r2, r2, #2
4000f2d0:	808cc008 	addhi	ip, ip, r8
4000f2d4:	9a000011 	bls	4000f320 <__divdi3+0x4b8>
4000f2d8:	e1821803 	orr	r1, r2, r3, lsl #16
4000f2dc:	e0832a91 	umull	r2, r3, r1, sl
4000f2e0:	e064400c 	rsb	r4, r4, ip
4000f2e4:	e1540003 	cmp	r4, r3
4000f2e8:	3a000007 	bcc	4000f30c <__divdi3+0x4a4>
4000f2ec:	13a04000 	movne	r4, #0
4000f2f0:	03a04001 	moveq	r4, #1
4000f2f4:	e1520517 	cmp	r2, r7, lsl r5
4000f2f8:	93a04000 	movls	r4, #0
4000f2fc:	82044001 	andhi	r4, r4, #1
4000f300:	e3540000 	cmp	r4, #0
4000f304:	01a03001 	moveq	r3, r1
4000f308:	0affff22 	beq	4000ef98 <__divdi3+0x130>
4000f30c:	e2413001 	sub	r3, r1, #1
4000f310:	e3a04000 	mov	r4, #0
4000f314:	eaffff1f 	b	4000ef98 <__divdi3+0x130>
4000f318:	e1a0b003 	mov	fp, r3
4000f31c:	eaffff5c 	b	4000f094 <__divdi3+0x22c>
4000f320:	e1a02001 	mov	r2, r1
4000f324:	eaffffeb 	b	4000f2d8 <__divdi3+0x470>
4000f328:	e1a03002 	mov	r3, r2
4000f32c:	eaffffcf 	b	4000f270 <__divdi3+0x408>
4000f330:	e1a03002 	mov	r3, r2
4000f334:	eaffff91 	b	4000f180 <__divdi3+0x318>

4000f338 <__udivdi3>:
4000f338:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f33c:	e3530000 	cmp	r3, #0
4000f340:	e24dd00c 	sub	sp, sp, #12
4000f344:	e1a07003 	mov	r7, r3
4000f348:	e1a08000 	mov	r8, r0
4000f34c:	e1a05001 	mov	r5, r1
4000f350:	e1a06002 	mov	r6, r2
4000f354:	e1a04002 	mov	r4, r2
4000f358:	e1a09000 	mov	r9, r0
4000f35c:	e1a0a001 	mov	sl, r1
4000f360:	1a00003a 	bne	4000f450 <__udivdi3+0x118>
4000f364:	e1520001 	cmp	r2, r1
4000f368:	9a000048 	bls	4000f490 <__udivdi3+0x158>
4000f36c:	e1a00002 	mov	r0, r2
4000f370:	eb00010c 	bl	4000f7a8 <__clzsi2>
4000f374:	e3500000 	cmp	r0, #0
4000f378:	1260a020 	rsbne	sl, r0, #32
4000f37c:	11a0aa38 	lsrne	sl, r8, sl
4000f380:	11a04016 	lslne	r4, r6, r0
4000f384:	118aa015 	orrne	sl, sl, r5, lsl r0
4000f388:	e1a05824 	lsr	r5, r4, #16
4000f38c:	11a09018 	lslne	r9, r8, r0
4000f390:	e1a01005 	mov	r1, r5
4000f394:	e1a0000a 	mov	r0, sl
4000f398:	ebfffba6 	bl	4000e238 <__aeabi_uidiv>
4000f39c:	e1a01005 	mov	r1, r5
4000f3a0:	e1a07000 	mov	r7, r0
4000f3a4:	e1a0000a 	mov	r0, sl
4000f3a8:	ebfffbdf 	bl	4000e32c <__aeabi_uidivmod>
4000f3ac:	e1a08804 	lsl	r8, r4, #16
4000f3b0:	e1a08828 	lsr	r8, r8, #16
4000f3b4:	e0000798 	mul	r0, r8, r7
4000f3b8:	e1a03829 	lsr	r3, r9, #16
4000f3bc:	e1831801 	orr	r1, r3, r1, lsl #16
4000f3c0:	e1500001 	cmp	r0, r1
4000f3c4:	9a000007 	bls	4000f3e8 <__udivdi3+0xb0>
4000f3c8:	e0911004 	adds	r1, r1, r4
4000f3cc:	e2472001 	sub	r2, r7, #1
4000f3d0:	2a000003 	bcs	4000f3e4 <__udivdi3+0xac>
4000f3d4:	e1500001 	cmp	r0, r1
4000f3d8:	82477002 	subhi	r7, r7, #2
4000f3dc:	80811004 	addhi	r1, r1, r4
4000f3e0:	8a000000 	bhi	4000f3e8 <__udivdi3+0xb0>
4000f3e4:	e1a07002 	mov	r7, r2
4000f3e8:	e060a001 	rsb	sl, r0, r1
4000f3ec:	e1a0000a 	mov	r0, sl
4000f3f0:	e1a01005 	mov	r1, r5
4000f3f4:	ebfffb8f 	bl	4000e238 <__aeabi_uidiv>
4000f3f8:	e1a01005 	mov	r1, r5
4000f3fc:	e1a06000 	mov	r6, r0
4000f400:	e1a0000a 	mov	r0, sl
4000f404:	ebfffbc8 	bl	4000e32c <__aeabi_uidivmod>
4000f408:	e0080896 	mul	r8, r6, r8
4000f40c:	e1a09809 	lsl	r9, r9, #16
4000f410:	e1a09829 	lsr	r9, r9, #16
4000f414:	e1891801 	orr	r1, r9, r1, lsl #16
4000f418:	e1580001 	cmp	r8, r1
4000f41c:	9a000005 	bls	4000f438 <__udivdi3+0x100>
4000f420:	e0914004 	adds	r4, r1, r4
4000f424:	e2463001 	sub	r3, r6, #1
4000f428:	2a0000cc 	bcs	4000f760 <__udivdi3+0x428>
4000f42c:	e1580004 	cmp	r8, r4
4000f430:	82466002 	subhi	r6, r6, #2
4000f434:	9a0000c9 	bls	4000f760 <__udivdi3+0x428>
4000f438:	e1860807 	orr	r0, r6, r7, lsl #16
4000f43c:	e3a06000 	mov	r6, #0
4000f440:	e1a01006 	mov	r1, r6
4000f444:	e28dd00c 	add	sp, sp, #12
4000f448:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f44c:	e12fff1e 	bx	lr
4000f450:	e1530001 	cmp	r3, r1
4000f454:	83a06000 	movhi	r6, #0
4000f458:	81a00006 	movhi	r0, r6
4000f45c:	8afffff7 	bhi	4000f440 <__udivdi3+0x108>
4000f460:	e1a00003 	mov	r0, r3
4000f464:	eb0000cf 	bl	4000f7a8 <__clzsi2>
4000f468:	e2509000 	subs	r9, r0, #0
4000f46c:	1a000042 	bne	4000f57c <__udivdi3+0x244>
4000f470:	e1570005 	cmp	r7, r5
4000f474:	21560008 	cmpcs	r6, r8
4000f478:	83a06000 	movhi	r6, #0
4000f47c:	93a06001 	movls	r6, #1
4000f480:	93a00001 	movls	r0, #1
4000f484:	91a06009 	movls	r6, r9
4000f488:	81a00006 	movhi	r0, r6
4000f48c:	eaffffeb 	b	4000f440 <__udivdi3+0x108>
4000f490:	e3520000 	cmp	r2, #0
4000f494:	1a000003 	bne	4000f4a8 <__udivdi3+0x170>
4000f498:	e1a01002 	mov	r1, r2
4000f49c:	e3a00001 	mov	r0, #1
4000f4a0:	ebfffb64 	bl	4000e238 <__aeabi_uidiv>
4000f4a4:	e1a04000 	mov	r4, r0
4000f4a8:	e1a00004 	mov	r0, r4
4000f4ac:	eb0000bd 	bl	4000f7a8 <__clzsi2>
4000f4b0:	e2503000 	subs	r3, r0, #0
4000f4b4:	1a000074 	bne	4000f68c <__udivdi3+0x354>
4000f4b8:	e1a0a804 	lsl	sl, r4, #16
4000f4bc:	e0645005 	rsb	r5, r4, r5
4000f4c0:	e1a0a82a 	lsr	sl, sl, #16
4000f4c4:	e1a07824 	lsr	r7, r4, #16
4000f4c8:	e3a06001 	mov	r6, #1
4000f4cc:	e1a01007 	mov	r1, r7
4000f4d0:	e1a00005 	mov	r0, r5
4000f4d4:	ebfffb57 	bl	4000e238 <__aeabi_uidiv>
4000f4d8:	e1a01007 	mov	r1, r7
4000f4dc:	e1a08000 	mov	r8, r0
4000f4e0:	e1a00005 	mov	r0, r5
4000f4e4:	ebfffb90 	bl	4000e32c <__aeabi_uidivmod>
4000f4e8:	e000089a 	mul	r0, sl, r8
4000f4ec:	e1a03829 	lsr	r3, r9, #16
4000f4f0:	e1831801 	orr	r1, r3, r1, lsl #16
4000f4f4:	e1500001 	cmp	r0, r1
4000f4f8:	9a000006 	bls	4000f518 <__udivdi3+0x1e0>
4000f4fc:	e0911004 	adds	r1, r1, r4
4000f500:	e2482001 	sub	r2, r8, #1
4000f504:	2a000097 	bcs	4000f768 <__udivdi3+0x430>
4000f508:	e1500001 	cmp	r0, r1
4000f50c:	82488002 	subhi	r8, r8, #2
4000f510:	80811004 	addhi	r1, r1, r4
4000f514:	9a000093 	bls	4000f768 <__udivdi3+0x430>
4000f518:	e060b001 	rsb	fp, r0, r1
4000f51c:	e1a0000b 	mov	r0, fp
4000f520:	e1a01007 	mov	r1, r7
4000f524:	ebfffb43 	bl	4000e238 <__aeabi_uidiv>
4000f528:	e1a01007 	mov	r1, r7
4000f52c:	e1a05000 	mov	r5, r0
4000f530:	e1a0000b 	mov	r0, fp
4000f534:	ebfffb7c 	bl	4000e32c <__aeabi_uidivmod>
4000f538:	e00a0a95 	mul	sl, r5, sl
4000f53c:	e1a09809 	lsl	r9, r9, #16
4000f540:	e1a09829 	lsr	r9, r9, #16
4000f544:	e1891801 	orr	r1, r9, r1, lsl #16
4000f548:	e15a0001 	cmp	sl, r1
4000f54c:	9a000005 	bls	4000f568 <__udivdi3+0x230>
4000f550:	e0914004 	adds	r4, r1, r4
4000f554:	e2453001 	sub	r3, r5, #1
4000f558:	2a000084 	bcs	4000f770 <__udivdi3+0x438>
4000f55c:	e15a0004 	cmp	sl, r4
4000f560:	82455002 	subhi	r5, r5, #2
4000f564:	9a000081 	bls	4000f770 <__udivdi3+0x438>
4000f568:	e1850808 	orr	r0, r5, r8, lsl #16
4000f56c:	e1a01006 	mov	r1, r6
4000f570:	e28dd00c 	add	sp, sp, #12
4000f574:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f578:	e12fff1e 	bx	lr
4000f57c:	e2693020 	rsb	r3, r9, #32
4000f580:	e1a02336 	lsr	r2, r6, r3
4000f584:	e1827917 	orr	r7, r2, r7, lsl r9
4000f588:	e1a02335 	lsr	r2, r5, r3
4000f58c:	e1a03338 	lsr	r3, r8, r3
4000f590:	e1a04827 	lsr	r4, r7, #16
4000f594:	e1a01004 	mov	r1, r4
4000f598:	e1a00002 	mov	r0, r2
4000f59c:	e1835915 	orr	r5, r3, r5, lsl r9
4000f5a0:	e58d2004 	str	r2, [sp, #4]
4000f5a4:	ebfffb23 	bl	4000e238 <__aeabi_uidiv>
4000f5a8:	e59d2004 	ldr	r2, [sp, #4]
4000f5ac:	e1a0b000 	mov	fp, r0
4000f5b0:	e1a01004 	mov	r1, r4
4000f5b4:	e1a00002 	mov	r0, r2
4000f5b8:	ebfffb5b 	bl	4000e32c <__aeabi_uidivmod>
4000f5bc:	e1a0a807 	lsl	sl, r7, #16
4000f5c0:	e1a0a82a 	lsr	sl, sl, #16
4000f5c4:	e0000b9a 	mul	r0, sl, fp
4000f5c8:	e1a03825 	lsr	r3, r5, #16
4000f5cc:	e1831801 	orr	r1, r3, r1, lsl #16
4000f5d0:	e1500001 	cmp	r0, r1
4000f5d4:	e1a06916 	lsl	r6, r6, r9
4000f5d8:	9a000003 	bls	4000f5ec <__udivdi3+0x2b4>
4000f5dc:	e0911007 	adds	r1, r1, r7
4000f5e0:	e24b2001 	sub	r2, fp, #1
4000f5e4:	3a000068 	bcc	4000f78c <__udivdi3+0x454>
4000f5e8:	e1a0b002 	mov	fp, r2
4000f5ec:	e0603001 	rsb	r3, r0, r1
4000f5f0:	e1a00003 	mov	r0, r3
4000f5f4:	e1a01004 	mov	r1, r4
4000f5f8:	e58d3004 	str	r3, [sp, #4]
4000f5fc:	ebfffb0d 	bl	4000e238 <__aeabi_uidiv>
4000f600:	e59d3004 	ldr	r3, [sp, #4]
4000f604:	e1a02000 	mov	r2, r0
4000f608:	e1a01004 	mov	r1, r4
4000f60c:	e1a00003 	mov	r0, r3
4000f610:	e58d2004 	str	r2, [sp, #4]
4000f614:	ebfffb44 	bl	4000e32c <__aeabi_uidivmod>
4000f618:	e59d2004 	ldr	r2, [sp, #4]
4000f61c:	e00a0a92 	mul	sl, r2, sl
4000f620:	e1a05805 	lsl	r5, r5, #16
4000f624:	e1a05825 	lsr	r5, r5, #16
4000f628:	e1851801 	orr	r1, r5, r1, lsl #16
4000f62c:	e15a0001 	cmp	sl, r1
4000f630:	9a000003 	bls	4000f644 <__udivdi3+0x30c>
4000f634:	e0911007 	adds	r1, r1, r7
4000f638:	e2423001 	sub	r3, r2, #1
4000f63c:	3a00004d 	bcc	4000f778 <__udivdi3+0x440>
4000f640:	e1a02003 	mov	r2, r3
4000f644:	e182080b 	orr	r0, r2, fp, lsl #16
4000f648:	e0854690 	umull	r4, r5, r0, r6
4000f64c:	e06aa001 	rsb	sl, sl, r1
4000f650:	e15a0005 	cmp	sl, r5
4000f654:	3a000006 	bcc	4000f674 <__udivdi3+0x33c>
4000f658:	13a06000 	movne	r6, #0
4000f65c:	03a06001 	moveq	r6, #1
4000f660:	e1540918 	cmp	r4, r8, lsl r9
4000f664:	93a06000 	movls	r6, #0
4000f668:	82066001 	andhi	r6, r6, #1
4000f66c:	e3560000 	cmp	r6, #0
4000f670:	0affff72 	beq	4000f440 <__udivdi3+0x108>
4000f674:	e3a06000 	mov	r6, #0
4000f678:	e2400001 	sub	r0, r0, #1
4000f67c:	e1a01006 	mov	r1, r6
4000f680:	e28dd00c 	add	sp, sp, #12
4000f684:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f688:	e12fff1e 	bx	lr
4000f68c:	e1a04314 	lsl	r4, r4, r3
4000f690:	e263b020 	rsb	fp, r3, #32
4000f694:	e1a06b35 	lsr	r6, r5, fp
4000f698:	e1a0bb38 	lsr	fp, r8, fp
4000f69c:	e1a07824 	lsr	r7, r4, #16
4000f6a0:	e1a01007 	mov	r1, r7
4000f6a4:	e1a00006 	mov	r0, r6
4000f6a8:	e1a09318 	lsl	r9, r8, r3
4000f6ac:	e18bb315 	orr	fp, fp, r5, lsl r3
4000f6b0:	ebfffae0 	bl	4000e238 <__aeabi_uidiv>
4000f6b4:	e1a01007 	mov	r1, r7
4000f6b8:	e1a08000 	mov	r8, r0
4000f6bc:	e1a00006 	mov	r0, r6
4000f6c0:	ebfffb19 	bl	4000e32c <__aeabi_uidivmod>
4000f6c4:	e1a0a804 	lsl	sl, r4, #16
4000f6c8:	e1a0a82a 	lsr	sl, sl, #16
4000f6cc:	e000089a 	mul	r0, sl, r8
4000f6d0:	e1a0382b 	lsr	r3, fp, #16
4000f6d4:	e1831801 	orr	r1, r3, r1, lsl #16
4000f6d8:	e1500001 	cmp	r0, r1
4000f6dc:	9a000006 	bls	4000f6fc <__udivdi3+0x3c4>
4000f6e0:	e0911004 	adds	r1, r1, r4
4000f6e4:	e2483001 	sub	r3, r8, #1
4000f6e8:	2a00002c 	bcs	4000f7a0 <__udivdi3+0x468>
4000f6ec:	e1500001 	cmp	r0, r1
4000f6f0:	82488002 	subhi	r8, r8, #2
4000f6f4:	80811004 	addhi	r1, r1, r4
4000f6f8:	9a000028 	bls	4000f7a0 <__udivdi3+0x468>
4000f6fc:	e0605001 	rsb	r5, r0, r1
4000f700:	e1a00005 	mov	r0, r5
4000f704:	e1a01007 	mov	r1, r7
4000f708:	ebfffaca 	bl	4000e238 <__aeabi_uidiv>
4000f70c:	e1a01007 	mov	r1, r7
4000f710:	e1a06000 	mov	r6, r0
4000f714:	e1a00005 	mov	r0, r5
4000f718:	ebfffb03 	bl	4000e32c <__aeabi_uidivmod>
4000f71c:	e005069a 	mul	r5, sl, r6
4000f720:	e1a0b80b 	lsl	fp, fp, #16
4000f724:	e1a0b82b 	lsr	fp, fp, #16
4000f728:	e18b1801 	orr	r1, fp, r1, lsl #16
4000f72c:	e1550001 	cmp	r5, r1
4000f730:	9a000007 	bls	4000f754 <__udivdi3+0x41c>
4000f734:	e0911004 	adds	r1, r1, r4
4000f738:	e2463001 	sub	r3, r6, #1
4000f73c:	2a000003 	bcs	4000f750 <__udivdi3+0x418>
4000f740:	e1550001 	cmp	r5, r1
4000f744:	82466002 	subhi	r6, r6, #2
4000f748:	80811004 	addhi	r1, r1, r4
4000f74c:	8a000000 	bhi	4000f754 <__udivdi3+0x41c>
4000f750:	e1a06003 	mov	r6, r3
4000f754:	e0655001 	rsb	r5, r5, r1
4000f758:	e1866808 	orr	r6, r6, r8, lsl #16
4000f75c:	eaffff5a 	b	4000f4cc <__udivdi3+0x194>
4000f760:	e1a06003 	mov	r6, r3
4000f764:	eaffff33 	b	4000f438 <__udivdi3+0x100>
4000f768:	e1a08002 	mov	r8, r2
4000f76c:	eaffff69 	b	4000f518 <__udivdi3+0x1e0>
4000f770:	e1a05003 	mov	r5, r3
4000f774:	eaffff7b 	b	4000f568 <__udivdi3+0x230>
4000f778:	e15a0001 	cmp	sl, r1
4000f77c:	82422002 	subhi	r2, r2, #2
4000f780:	80811007 	addhi	r1, r1, r7
4000f784:	8affffae 	bhi	4000f644 <__udivdi3+0x30c>
4000f788:	eaffffac 	b	4000f640 <__udivdi3+0x308>
4000f78c:	e1500001 	cmp	r0, r1
4000f790:	824bb002 	subhi	fp, fp, #2
4000f794:	80811007 	addhi	r1, r1, r7
4000f798:	8affff93 	bhi	4000f5ec <__udivdi3+0x2b4>
4000f79c:	eaffff91 	b	4000f5e8 <__udivdi3+0x2b0>
4000f7a0:	e1a08003 	mov	r8, r3
4000f7a4:	eaffffd4 	b	4000f6fc <__udivdi3+0x3c4>

4000f7a8 <__clzsi2>:
4000f7a8:	e3a0101c 	mov	r1, #28
4000f7ac:	e3500801 	cmp	r0, #65536	; 0x10000
4000f7b0:	21a00820 	lsrcs	r0, r0, #16
4000f7b4:	22411010 	subcs	r1, r1, #16
4000f7b8:	e3500c01 	cmp	r0, #256	; 0x100
4000f7bc:	21a00420 	lsrcs	r0, r0, #8
4000f7c0:	22411008 	subcs	r1, r1, #8
4000f7c4:	e3500010 	cmp	r0, #16
4000f7c8:	21a00220 	lsrcs	r0, r0, #4
4000f7cc:	22411004 	subcs	r1, r1, #4
4000f7d0:	e28f2008 	add	r2, pc, #8
4000f7d4:	e7d20000 	ldrb	r0, [r2, r0]
4000f7d8:	e0800001 	add	r0, r0, r1
4000f7dc:	e12fff1e 	bx	lr
4000f7e0:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000f7e4:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000f7f0 <__RO_BASE__>:
4000f7f0:	10204080 	eorne	r4, r0, r0, lsl #1
4000f7f4:	01020408 	tsteq	r2, r8, lsl #8

4000f7f8 <HanTable>:
4000f7f8:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000f7fc:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000f800:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000f804:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f808:	3ad939d9 	bcc	3f65df74 <GPM4DAT+0x2e65dc90>
4000f80c:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000f810:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000f814:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000f818:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000f81c:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000f820:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000f824:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f828:	4ad949d9 	bmi	3f661f94 <GPM4DAT+0x2e661cb0>
4000f82c:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000f830:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000f834:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000f838:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000f83c:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000f840:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000f844:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f848:	5ad959d9 	bpl	3f665fb4 <GPM4DAT+0x2e665cd0>
4000f84c:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000f850:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000f854:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000f858:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000f85c:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000f860:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000f864:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f868:	6ad969d9 	bvs	3f669fd4 <GPM4DAT+0x2e669cf0>
4000f86c:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000f870:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000f874:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000f878:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000f87c:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000f880:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000f884:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f888:	7ad979d9 	bvc	3f66dff4 <GPM4DAT+0x2e66dd10>
4000f88c:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000f890:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000f894:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000f898:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000f89c:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000f8a0:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f8a4:	9ad999d9 	bls	3f676010 <GPM4DAT+0x2e675d2c>
4000f8a8:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000f8ac:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000f8b0:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000f8b4:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000f8b8:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000f8bc:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000f8c0:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f8c4:	aad9a9d9 	bge	3f67a030 <GPM4DAT+0x2e679d4c>
4000f8c8:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000f8cc:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000f8d0:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000f8d4:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000f8d8:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000f8dc:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000f8e0:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f8e4:	bad9b9d9 	blt	3f67e050 <GPM4DAT+0x2e67dd6c>
4000f8e8:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000f8ec:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000f8f0:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000f8f4:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000f8f8:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000f8fc:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000f900:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f904:	cad9c9d9 	bgt	3f682070 <GPM4DAT+0x2e681d8c>
4000f908:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000f90c:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000f910:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000f914:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000f918:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000f91c:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000f920:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f924:	dad9d9d9 	ble	3f686090 <GPM4DAT+0x2e685dac>
4000f928:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000f92c:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000f930:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000f934:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000f938:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000f93c:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000f940:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f944:	ead9e9d9 	b	3f68a0b0 <GPM4DAT+0x2e689dcc>
4000f948:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000f94c:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000f950:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000f954:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000f958:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000f95c:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000f960:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000f964:	fad9f9d9 	blx	3f68e0d0 <GPM4DAT+0x2e68ddec>
4000f968:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000f96c:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000f970:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000f974:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000f978:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000f97c:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f980:	3ada39da 	bcc	3f69e0f0 <GPM4DAT+0x2e69de0c>
4000f984:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000f988:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000f98c:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000f990:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000f994:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000f998:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000f99c:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f9a0:	4ada49da 	bmi	3f6a2110 <GPM4DAT+0x2e6a1e2c>
4000f9a4:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000f9a8:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000f9ac:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000f9b0:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000f9b4:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000f9b8:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000f9bc:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f9c0:	5ada59da 	bpl	3f6a6130 <GPM4DAT+0x2e6a5e4c>
4000f9c4:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000f9c8:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000f9cc:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000f9d0:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000f9d4:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000f9d8:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000f9dc:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f9e0:	6ada69da 	bvs	3f6aa150 <GPM4DAT+0x2e6a9e6c>
4000f9e4:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000f9e8:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000f9ec:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000f9f0:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000f9f4:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000f9f8:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000f9fc:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fa00:	7ada79da 	bvc	3f6ae170 <GPM4DAT+0x2e6ade8c>
4000fa04:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000fa08:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000fa0c:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000fa10:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000fa14:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000fa18:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fa1c:	9ada99da 	bls	3f6b618c <GPM4DAT+0x2e6b5ea8>
4000fa20:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000fa24:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000fa28:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000fa2c:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000fa30:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000fa34:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000fa38:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fa3c:	aadaa9da 	bge	3f6ba1ac <GPM4DAT+0x2e6b9ec8>
4000fa40:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000fa44:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000fa48:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000fa4c:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000fa50:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000fa54:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000fa58:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000fa5c:	badab9da 	blt	3f6be1cc <GPM4DAT+0x2e6bdee8>
4000fa60:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000fa64:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000fa68:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000fa6c:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000fa70:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000fa74:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000fa78:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fa7c:	cadac9da 	bgt	3f6c21ec <GPM4DAT+0x2e6c1f08>
4000fa80:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000fa84:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000fa88:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000fa8c:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000fa90:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000fa94:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000fa98:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000fa9c:	dadad9da 	ble	3f6c620c <GPM4DAT+0x2e6c5f28>
4000faa0:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000faa4:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000faa8:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000faac:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000fab0:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000fab4:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000fab8:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000fabc:	eadae9da 	b	3f6ca22c <GPM4DAT+0x2e6c9f48>
4000fac0:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000fac4:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000fac8:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000facc:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000fad0:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000fad4:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000fad8:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000fadc:	fadaf9da 	blx	3f6ce24c <GPM4DAT+0x2e6cdf68>
4000fae0:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000fae4:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000fae8:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000faec:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000faf0:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000faf4:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000faf8:	3adb39db 	bcc	3f6de26c <GPM4DAT+0x2e6ddf88>
4000fafc:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000fb00:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000fb04:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000fb08:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000fb0c:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000fb10:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000fb14:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000fb18:	4adb49db 	bmi	3f6e228c <GPM4DAT+0x2e6e1fa8>
4000fb1c:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000fb20:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000fb24:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000fb28:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000fb2c:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000fb30:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000fb34:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000fb38:	5adb59db 	bpl	3f6e62ac <GPM4DAT+0x2e6e5fc8>
4000fb3c:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000fb40:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000fb44:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000fb48:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000fb4c:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000fb50:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000fb54:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000fb58:	6adb69db 	bvs	3f6ea2cc <GPM4DAT+0x2e6e9fe8>
4000fb5c:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000fb60:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000fb64:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000fb68:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000fb6c:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000fb70:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000fb74:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fb78:	7adb79db 	bvc	3f6ee2ec <GPM4DAT+0x2e6ee008>
4000fb7c:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000fb80:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000fb84:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000fb88:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000fb8c:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000fb90:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fb94:	9adb99db 	bls	3f6f6308 <GPM4DAT+0x2e6f6024>
4000fb98:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000fb9c:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000fba0:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000fba4:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000fba8:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000fbac:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000fbb0:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fbb4:	aadba9db 	bge	3f6fa328 <GPM4DAT+0x2e6fa044>
4000fbb8:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000fbbc:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000fbc0:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000fbc4:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000fbc8:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000fbcc:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000fbd0:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000fbd4:	badbb9db 	blt	3f6fe348 <GPM4DAT+0x2e6fe064>
4000fbd8:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000fbdc:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000fbe0:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000fbe4:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000fbe8:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000fbec:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000fbf0:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fbf4:	cadbc9db 	bgt	3f702368 <GPM4DAT+0x2e702084>
4000fbf8:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000fbfc:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000fc00:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000fc04:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000fc08:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000fc0c:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000fc10:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000fc14:	dadbd9db 	ble	3f706388 <GPM4DAT+0x2e7060a4>
4000fc18:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000fc1c:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000fc20:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000fc24:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000fc28:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000fc2c:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000fc30:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000fc34:	eadbe9db 	b	3f70a3a8 <GPM4DAT+0x2e70a0c4>
4000fc38:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000fc3c:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000fc40:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000fc44:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000fc48:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000fc4c:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000fc50:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000fc54:	fadbf9db 	blx	3f70e3c8 <GPM4DAT+0x2e70e0e4>
4000fc58:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000fc5c:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000fc60:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000fc64:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000fc68:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000fc6c:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000fc70:	3adc39dc 	bcc	3f71e3e8 <GPM4DAT+0x2e71e104>
4000fc74:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000fc78:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000fc7c:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
4000fc80:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
4000fc84:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
4000fc88:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4000fc8c:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000fc90:	4adc49dc 	bmi	3f722408 <GPM4DAT+0x2e722124>
4000fc94:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
4000fc98:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4000fc9c:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
4000fca0:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
4000fca4:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
4000fca8:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4000fcac:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000fcb0:	5adc59dc 	bpl	3f726428 <GPM4DAT+0x2e726144>
4000fcb4:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
4000fcb8:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4000fcbc:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
4000fcc0:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
4000fcc4:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
4000fcc8:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4000fccc:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000fcd0:	6adc69dc 	bvs	3f72a448 <GPM4DAT+0x2e72a164>
4000fcd4:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
4000fcd8:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4000fcdc:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
4000fce0:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
4000fce4:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
4000fce8:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4000fcec:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fcf0:	7adc79dc 	bvc	3f72e468 <GPM4DAT+0x2e72e184>
4000fcf4:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
4000fcf8:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4000fcfc:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
4000fd00:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
4000fd04:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
4000fd08:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fd0c:	9adc99dc 	bls	3f736484 <GPM4DAT+0x2e7361a0>
4000fd10:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
4000fd14:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
4000fd18:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4000fd1c:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
4000fd20:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
4000fd24:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
4000fd28:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fd2c:	aadca9dc 	bge	3f73a4a4 <GPM4DAT+0x2e73a1c0>
4000fd30:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
4000fd34:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
4000fd38:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
4000fd3c:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
4000fd40:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
4000fd44:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
4000fd48:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000fd4c:	badcb9dc 	blt	3f73e4c4 <GPM4DAT+0x2e73e1e0>
4000fd50:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
4000fd54:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
4000fd58:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
4000fd5c:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
4000fd60:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
4000fd64:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
4000fd68:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fd6c:	cadcc9dc 	bgt	3f7424e4 <GPM4DAT+0x2e742200>
4000fd70:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
4000fd74:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
4000fd78:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
4000fd7c:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
4000fd80:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
4000fd84:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
4000fd88:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000fd8c:	dadcd9dc 	ble	3f746504 <GPM4DAT+0x2e746220>
4000fd90:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
4000fd94:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
4000fd98:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4000fd9c:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
4000fda0:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
4000fda4:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
4000fda8:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000fdac:	eadce9dc 	b	3f74a524 <GPM4DAT+0x2e74a240>
4000fdb0:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
4000fdb4:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
4000fdb8:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4000fdbc:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
4000fdc0:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
4000fdc4:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
4000fdc8:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4000fdcc:	fadcf9dc 	blx	3f74e544 <GPM4DAT+0x2e74e260>
4000fdd0:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
4000fdd4:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
4000fdd8:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4000fddc:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
4000fde0:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
4000fde4:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000fde8:	3add39dd 	bcc	3f75e564 <GPM4DAT+0x2e75e280>
4000fdec:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
4000fdf0:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
4000fdf4:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
4000fdf8:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4000fdfc:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
4000fe00:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
4000fe04:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000fe08:	4add49dd 	bmi	3f762584 <GPM4DAT+0x2e7622a0>
4000fe0c:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
4000fe10:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
4000fe14:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
4000fe18:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4000fe1c:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
4000fe20:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
4000fe24:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000fe28:	5add59dd 	bpl	3f7665a4 <GPM4DAT+0x2e7662c0>
4000fe2c:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
4000fe30:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
4000fe34:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
4000fe38:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
4000fe3c:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
4000fe40:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
4000fe44:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000fe48:	6add69dd 	bvs	3f76a5c4 <GPM4DAT+0x2e76a2e0>
4000fe4c:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
4000fe50:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
4000fe54:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
4000fe58:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
4000fe5c:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
4000fe60:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
4000fe64:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fe68:	7add79dd 	bvc	3f76e5e4 <GPM4DAT+0x2e76e300>
4000fe6c:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
4000fe70:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
4000fe74:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
4000fe78:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
4000fe7c:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
4000fe80:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fe84:	9add99dd 	bls	3f776600 <GPM4DAT+0x2e77631c>
4000fe88:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4000fe8c:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
4000fe90:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
4000fe94:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
4000fe98:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4000fe9c:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
4000fea0:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fea4:	aadda9dd 	bge	3f77a620 <GPM4DAT+0x2e77a33c>
4000fea8:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4000feac:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
4000feb0:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
4000feb4:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
4000feb8:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4000febc:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
4000fec0:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000fec4:	baddb9dd 	blt	3f77e640 <GPM4DAT+0x2e77e35c>
4000fec8:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4000fecc:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
4000fed0:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
4000fed4:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
4000fed8:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4000fedc:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
4000fee0:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fee4:	caddc9dd 	bgt	3f782660 <GPM4DAT+0x2e78237c>
4000fee8:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4000feec:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
4000fef0:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
4000fef4:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
4000fef8:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4000fefc:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
4000ff00:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ff04:	daddd9dd 	ble	3f786680 <GPM4DAT+0x2e78639c>
4000ff08:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4000ff0c:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
4000ff10:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
4000ff14:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
4000ff18:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4000ff1c:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
4000ff20:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ff24:	eadde9dd 	b	3f78a6a0 <GPM4DAT+0x2e78a3bc>
4000ff28:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
4000ff2c:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
4000ff30:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
4000ff34:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
4000ff38:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
4000ff3c:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
4000ff40:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
4000ff44:	faddf9dd 	blx	3f78e6c0 <GPM4DAT+0x2e78e3dc>
4000ff48:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
4000ff4c:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
4000ff50:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
4000ff54:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
4000ff58:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
4000ff5c:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ff60:	3ade39de 	bcc	3f79e6e0 <GPM4DAT+0x2e79e3fc>
4000ff64:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
4000ff68:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
4000ff6c:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
4000ff70:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
4000ff74:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
4000ff78:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
4000ff7c:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ff80:	4ade49de 	bmi	3f7a2700 <GPM4DAT+0x2e7a241c>
4000ff84:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
4000ff88:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4000ff8c:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
4000ff90:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
4000ff94:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
4000ff98:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4000ff9c:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ffa0:	5ade59de 	bpl	3f7a6720 <GPM4DAT+0x2e7a643c>
4000ffa4:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
4000ffa8:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4000ffac:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
4000ffb0:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
4000ffb4:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
4000ffb8:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4000ffbc:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ffc0:	6ade69de 	bvs	3f7aa740 <GPM4DAT+0x2e7aa45c>
4000ffc4:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
4000ffc8:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4000ffcc:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
4000ffd0:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
4000ffd4:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
4000ffd8:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4000ffdc:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ffe0:	7ade79de 	bvc	3f7ae760 <GPM4DAT+0x2e7ae47c>
4000ffe4:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
4000ffe8:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4000ffec:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
4000fff0:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
4000fff4:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
4000fff8:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fffc:	9ade99de 	bls	3f7b677c <GPM4DAT+0x2e7b6498>
40010000:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
40010004:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
40010008:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4001000c:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
40010010:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
40010014:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
40010018:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4001001c:	aadea9de 	bge	3f7ba79c <GPM4DAT+0x2e7ba4b8>
40010020:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
40010024:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
40010028:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
4001002c:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
40010030:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
40010034:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
40010038:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4001003c:	badeb9de 	blt	3f7be7bc <GPM4DAT+0x2e7be4d8>
40010040:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
40010044:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
40010048:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
4001004c:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
40010050:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
40010054:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
40010058:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4001005c:	cadec9de 	bgt	3f7c27dc <GPM4DAT+0x2e7c24f8>
40010060:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
40010064:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
40010068:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
4001006c:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
40010070:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
40010074:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
40010078:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4001007c:	daded9de 	ble	3f7c67fc <GPM4DAT+0x2e7c6518>
40010080:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
40010084:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
40010088:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
4001008c:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
40010090:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
40010094:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
40010098:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4001009c:	eadee9de 	b	3f7ca81c <GPM4DAT+0x2e7ca538>
400100a0:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
400100a4:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
400100a8:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
400100ac:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
400100b0:	f4def3de 	pli	[lr, #990]	; 0x3de
400100b4:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
400100b8:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
400100bc:	fadef9de 	blx	3f7ce83c <GPM4DAT+0x2e7ce558>
400100c0:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
400100c4:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
400100c8:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
400100cc:	34df33df 	ldrbcc	r3, [pc], #991	; 400100d4 <HanTable+0x8dc>
400100d0:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
400100d4:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
400100d8:	3adf39df 	bcc	3f7de85c <GPM4DAT+0x2e7de578>
400100dc:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
400100e0:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
400100e4:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
400100e8:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
400100ec:	44df43df 	ldrbmi	r4, [pc], #991	; 400100f4 <HanTable+0x8fc>
400100f0:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
400100f4:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
400100f8:	4adf49df 	bmi	3f7e287c <GPM4DAT+0x2e7e2598>
400100fc:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
40010100:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
40010104:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
40010108:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
4001010c:	54df53df 	ldrbpl	r5, [pc], #991	; 40010114 <HanTable+0x91c>
40010110:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
40010114:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40010118:	5adf59df 	bpl	3f7e689c <GPM4DAT+0x2e7e65b8>
4001011c:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
40010120:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
40010124:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
40010128:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
4001012c:	64df63df 	ldrbvs	r6, [pc], #991	; 40010134 <HanTable+0x93c>
40010130:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
40010134:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40010138:	6adf69df 	bvs	3f7ea8bc <GPM4DAT+0x2e7ea5d8>
4001013c:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
40010140:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
40010144:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
40010148:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
4001014c:	74df73df 	ldrbvc	r7, [pc], #991	; 40010154 <HanTable+0x95c>
40010150:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
40010154:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
40010158:	7adf79df 	bvc	3f7ee8dc <GPM4DAT+0x2e7ee5f8>
4001015c:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
40010160:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
40010164:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
40010168:	94df93df 	ldrbls	r9, [pc], #991	; 40010170 <HanTable+0x978>
4001016c:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
40010170:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
40010174:	9adf99df 	bls	3f7f68f8 <GPM4DAT+0x2e7f6614>
40010178:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
4001017c:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
40010180:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
40010184:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
40010188:	a4dfa3df 	ldrbge	sl, [pc], #991	; 40010190 <HanTable+0x998>
4001018c:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
40010190:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40010194:	aadfa9df 	bge	3f7fa918 <GPM4DAT+0x2e7fa634>
40010198:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
4001019c:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
400101a0:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
400101a4:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
400101a8:	b4dfb3df 	ldrblt	fp, [pc], #991	; 400101b0 <HanTable+0x9b8>
400101ac:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
400101b0:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
400101b4:	badfb9df 	blt	3f7fe938 <GPM4DAT+0x2e7fe654>
400101b8:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
400101bc:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
400101c0:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
400101c4:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
400101c8:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 400101d0 <HanTable+0x9d8>
400101cc:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
400101d0:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
400101d4:	cadfc9df 	bgt	3f802958 <GPM4DAT+0x2e802674>
400101d8:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
400101dc:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
400101e0:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
400101e4:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
400101e8:	d4dfd3df 	ldrble	sp, [pc], #991	; 400101f0 <HanTable+0x9f8>
400101ec:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
400101f0:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
400101f4:	dadfd9df 	ble	3f806978 <GPM4DAT+0x2e806694>
400101f8:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
400101fc:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
40010200:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
40010204:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
40010208:	e4dfe3df 	ldrb	lr, [pc], #991	; 40010210 <HanTable+0xa18>
4001020c:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
40010210:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40010214:	eadfe9df 	b	3f80a998 <GPM4DAT+0x2e80a6b4>
40010218:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
4001021c:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
40010220:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
40010224:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
40010228:	f4dff3df 	pli	[pc, #991]	; 4001060f <HanTable+0xe17>
4001022c:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
40010230:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
40010234:	fadff9df 	blx	3f80e9b8 <GPM4DAT+0x2e80e6d4>
40010238:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
4001023c:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
40010240:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40010244:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
40010248:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
4001024c:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
40010250:	3ae039e0 	bcc	3f81e9d8 <GPM4DAT+0x2e81e6f4>
40010254:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
40010258:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
4001025c:	40e03fe0 	rscmi	r3, r0, r0, ror #31
40010260:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
40010264:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
40010268:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
4001026c:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
40010270:	4ae049e0 	bmi	3f8229f8 <GPM4DAT+0x2e822714>
40010274:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
40010278:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
4001027c:	50e04fe0 	rscpl	r4, r0, r0, ror #31
40010280:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40010284:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
40010288:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
4001028c:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
40010290:	5ae059e0 	bpl	3f826a18 <GPM4DAT+0x2e826734>
40010294:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
40010298:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
4001029c:	60e05fe0 	rscvs	r5, r0, r0, ror #31
400102a0:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
400102a4:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
400102a8:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
400102ac:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
400102b0:	6ae069e0 	bvs	3f82aa38 <GPM4DAT+0x2e82a754>
400102b4:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
400102b8:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
400102bc:	70e06fe0 	rscvc	r6, r0, r0, ror #31
400102c0:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
400102c4:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
400102c8:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
400102cc:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400102d0:	7ae079e0 	bvc	3f82ea58 <GPM4DAT+0x2e82e774>
400102d4:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
400102d8:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
400102dc:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
400102e0:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
400102e4:	96e095e0 	strbtls	r9, [r0], r0, ror #11
400102e8:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
400102ec:	9ae099e0 	bls	3f836a74 <GPM4DAT+0x2e836790>
400102f0:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
400102f4:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
400102f8:	a0e09fe0 	rscge	r9, r0, r0, ror #31
400102fc:	62886188 	addvs	r6, r8, #136, 2	; 0x22
40010300:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
40010304:	6a886988 	bvs	3e22a92c <GPM4DAT+0x2d22a648>
40010308:	71886b88 	orrvc	r6, r8, r8, lsl #23
4001030c:	74887388 	strvc	r7, [r8], #904	; 0x388
40010310:	76887588 	strvc	r7, [r8], r8, lsl #11
40010314:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
40010318:	7b887988 	blvc	3e22e940 <GPM4DAT+0x2d22e65c>
4001031c:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
40010320:	82888188 	addhi	r8, r8, #136, 2	; 0x22
40010324:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
40010328:	93889188 	orrls	r9, r8, #136, 2	; 0x22
4001032c:	96889588 	strls	r9, [r8], r8, lsl #11
40010330:	a1889788 	orrge	r9, r8, r8, lsl #15
40010334:	a588a288 	strge	sl, [r8, #648]	; 0x288
40010338:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
4001033c:	c188b788 	orrgt	fp, r8, r8, lsl #15
40010340:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
40010344:	e288e188 	add	lr, r8, #136, 2	; 0x22
40010348:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
4001034c:	eb88e988 	bl	3e24a974 <GPM4DAT+0x2d24a690>
40010350:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
40010354:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
40010358:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
4001035c:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
40010360:	4189fd88 	orrmi	pc, r9, r8, lsl #27
40010364:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
40010368:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
4001036c:	56895589 	strpl	r5, [r9], r9, lsl #11
40010370:	61895789 	orrvs	r5, r9, r9, lsl #15
40010374:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
40010378:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
4001037c:	71896989 	orrvc	r6, r9, r9, lsl #19
40010380:	75897389 	strvc	r7, [r9, #905]	; 0x389
40010384:	77897689 	strvc	r7, [r9, r9, lsl #13]
40010388:	81897b89 	orrhi	r7, r9, r9, lsl #23
4001038c:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
40010390:	95899389 	strls	r9, [r9, #905]	; 0x389
40010394:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
40010398:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
4001039c:	ab89a989 	blge	3e27a9c8 <GPM4DAT+0x2d27a6e4>
400103a0:	b089ad89 	addlt	sl, r9, r9, lsl #27
400103a4:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
400103a8:	b789b589 	strlt	fp, [r9, r9, lsl #11]
400103ac:	c189b889 	orrgt	fp, r9, r9, lsl #17
400103b0:	c589c289 	strgt	ip, [r9, #649]	; 0x289
400103b4:	cb89c989 	blgt	3e2829e0 <GPM4DAT+0x2d2826fc>
400103b8:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
400103bc:	d789d589 	strle	sp, [r9, r9, lsl #11]
400103c0:	e589e189 	str	lr, [r9, #393]	; 0x189
400103c4:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
400103c8:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
400103cc:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
400103d0:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
400103d4:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
400103d8:	578a558a 	strpl	r5, [sl, sl, lsl #11]
400103dc:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
400103e0:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
400103e4:	818a758a 	orrhi	r7, sl, sl, lsl #11
400103e8:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
400103ec:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
400103f0:	8b8a8a8a 	blhi	3e2b2e20 <GPM4DAT+0x2d2b2b3c>
400103f4:	918a908a 	orrls	r9, sl, sl, lsl #1
400103f8:	958a938a 	strls	r9, [sl, #906]	; 0x38a
400103fc:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
40010400:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
40010404:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
40010408:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
4001040c:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
40010410:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
40010414:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
40010418:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
4001041c:	418bf58a 	orrmi	pc, fp, sl, lsl #11
40010420:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
40010424:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
40010428:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
4001042c:	6a8b698b 	bvs	3e2eaa60 <GPM4DAT+0x2d2ea77c>
40010430:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
40010434:	778b758b 	strvc	r7, [fp, fp, lsl #11]
40010438:	a18b818b 	orrge	r8, fp, fp, lsl #3
4001043c:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
40010440:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
40010444:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
40010448:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
4001044c:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
40010450:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
40010454:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
40010458:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
4001045c:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
40010460:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
40010464:	778c768c 	strvc	r7, [ip, ip, lsl #13]
40010468:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
4001046c:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
40010470:	918c898c 	orrls	r8, ip, ip, lsl #19
40010474:	958c938c 	strls	r9, [ip, #908]	; 0x38c
40010478:	978c968c 	strls	r9, [ip, ip, lsl #13]
4001047c:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
40010480:	e18ca98c 	orr	sl, ip, ip, lsl #19
40010484:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
40010488:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
4001048c:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
40010490:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
40010494:	418df78c 	orrmi	pc, sp, ip, lsl #15
40010498:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
4001049c:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
400104a0:	618d578d 	orrvs	r5, sp, sp, lsl #15
400104a4:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
400104a8:	768d758d 	strvc	r7, [sp], sp, lsl #11
400104ac:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
400104b0:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
400104b4:	a78da58d 	strge	sl, [sp, sp, lsl #11]
400104b8:	b18da98d 	orrlt	sl, sp, sp, lsl #19
400104bc:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
400104c0:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
400104c4:	c18db98d 	orrgt	fp, sp, sp, lsl #19
400104c8:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
400104cc:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
400104d0:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
400104d4:	418ef78d 	orrmi	pc, lr, sp, lsl #15
400104d8:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
400104dc:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
400104e0:	618e578e 	orrvs	r5, lr, lr, lsl #15
400104e4:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
400104e8:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
400104ec:	918e908e 	orrls	r9, lr, lr, lsl #1
400104f0:	958e938e 	strls	r9, [lr, #910]	; 0x38e
400104f4:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
400104f8:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
400104fc:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
40010500:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
40010504:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
40010508:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
4001050c:	e18ed68e 	orr	sp, lr, lr, lsl #13
40010510:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
40010514:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
40010518:	618f418f 	orrvs	r4, pc, pc, lsl #3
4001051c:	658f628f 	strvs	r6, [pc, #655]	; 400107b3 <HanTable+0xfbb>
40010520:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
40010524:	708f6b8f 	addvc	r6, pc, pc, lsl #23
40010528:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
4001052c:	778f758f 	strvc	r7, [pc, pc, lsl #11]
40010530:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
40010534:	a58fa28f 	strge	sl, [pc, #655]	; 400107cb <HanTable+0xfd3>
40010538:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
4001053c:	b58fb38f 	strlt	fp, [pc, #911]	; 400108d3 <HanTable+0x10db>
40010540:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
40010544:	63906290 	orrsvs	r6, r0, #144, 4
40010548:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
4001054c:	6a906990 	bvs	3e42ab94 <GPM4DAT+0x2d42a8b0>
40010550:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
40010554:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
40010558:	77907690 			; <UNDEFINED> instruction: 0x77907690
4001055c:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
40010560:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
40010564:	82908190 	addshi	r8, r0, #144, 2	; 0x24
40010568:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
4001056c:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
40010570:	96909590 			; <UNDEFINED> instruction: 0x96909590
40010574:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
40010578:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
4001057c:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
40010580:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
40010584:	e490e290 	ldr	lr, [r0], #656	; 0x290
40010588:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
4001058c:	ec90eb90 	vldmia	r0, {d14-d21}
40010590:	f390f190 	vsra.u64	d15, d0, #48
40010594:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
40010598:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
4001059c:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
400105a0:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
400105a4:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
400105a8:	56915591 			; <UNDEFINED> instruction: 0x56915591
400105ac:	61915791 			; <UNDEFINED> instruction: 0x61915791
400105b0:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
400105b4:	71916991 			; <UNDEFINED> instruction: 0x71916991
400105b8:	76917391 			; <UNDEFINED> instruction: 0x76917391
400105bc:	7a917791 	bvc	3e46e408 <GPM4DAT+0x2d46e124>
400105c0:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
400105c4:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
400105c8:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
400105cc:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
400105d0:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
400105d4:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
400105d8:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
400105dc:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
400105e0:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
400105e4:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
400105e8:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
400105ec:	61925592 			; <UNDEFINED> instruction: 0x61925592
400105f0:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
400105f4:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
400105f8:	77927592 			; <UNDEFINED> instruction: 0x77927592
400105fc:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
40010600:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
40010604:	91928992 			; <UNDEFINED> instruction: 0x91928992
40010608:	95929392 	ldrls	r9, [r2, #914]	; 0x392
4001060c:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
40010610:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
40010614:	e592e192 	ldr	lr, [r2, #402]	; 0x192
40010618:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
4001061c:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
40010620:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
40010624:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
40010628:	61935793 			; <UNDEFINED> instruction: 0x61935793
4001062c:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
40010630:	6a936993 	bvs	3e4eac84 <GPM4DAT+0x2d4ea9a0>
40010634:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
40010638:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
4001063c:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
40010640:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
40010644:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
40010648:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
4001064c:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
40010650:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
40010654:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
40010658:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
4001065c:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
40010660:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
40010664:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
40010668:	6b946a94 	blvs	3e52b0c0 <GPM4DAT+0x2d52addc>
4001066c:	70946c94 	umullsvc	r6, r4, r4, ip
40010670:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
40010674:	76947594 			; <UNDEFINED> instruction: 0x76947594
40010678:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
4001067c:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
40010680:	82948194 	addshi	r8, r4, #148, 2	; 0x25
40010684:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
40010688:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
4001068c:	96949594 			; <UNDEFINED> instruction: 0x96949594
40010690:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
40010694:	e294e194 	adds	lr, r4, #148, 2	; 0x25
40010698:	e594e394 	ldr	lr, [r4, #916]	; 0x394
4001069c:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
400106a0:	ec94eb94 	vldmia	r4, {d14-d23}
400106a4:	f394f194 	vsra.u64	d15, d4, #44
400106a8:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
400106ac:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
400106b0:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
400106b4:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
400106b8:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
400106bc:	56955595 			; <UNDEFINED> instruction: 0x56955595
400106c0:	61955795 			; <UNDEFINED> instruction: 0x61955795
400106c4:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
400106c8:	77957695 			; <UNDEFINED> instruction: 0x77957695
400106cc:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
400106d0:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
400106d4:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
400106d8:	ab95a995 	blge	3e57ad34 <GPM4DAT+0x2d57aa50>
400106dc:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
400106e0:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
400106e4:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
400106e8:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
400106ec:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
400106f0:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
400106f4:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
400106f8:	51964996 			; <UNDEFINED> instruction: 0x51964996
400106fc:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
40010700:	81966196 			; <UNDEFINED> instruction: 0x81966196
40010704:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
40010708:	91968996 			; <UNDEFINED> instruction: 0x91968996
4001070c:	95969396 	ldrls	r9, [r6, #918]	; 0x396
40010710:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
40010714:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
40010718:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
4001071c:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
40010720:	f596f396 	pldw	[r6, #918]	; 0x396
40010724:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
40010728:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
4001072c:	57975197 			; <UNDEFINED> instruction: 0x57975197
40010730:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
40010734:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
40010738:	6b976997 	blvs	3e5ead9c <GPM4DAT+0x2d5eaab8>
4001073c:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
40010740:	77977597 			; <UNDEFINED> instruction: 0x77977597
40010744:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
40010748:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
4001074c:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
40010750:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
40010754:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
40010758:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4001075c:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
40010760:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
40010764:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
40010768:	76987598 			; <UNDEFINED> instruction: 0x76987598
4001076c:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
40010770:	82988198 	addshi	r8, r8, #152, 2	; 0x26
40010774:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
40010778:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
4001077c:	96989598 			; <UNDEFINED> instruction: 0x96989598
40010780:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
40010784:	e598e298 	ldr	lr, [r8, #664]	; 0x298
40010788:	eb98e998 	bl	3e64adf0 <GPM4DAT+0x2d64ab0c>
4001078c:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
40010790:	f598f398 	pldw	[r8, #920]	; 0x398
40010794:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
40010798:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
4001079c:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
400107a0:	51994999 			; <UNDEFINED> instruction: 0x51994999
400107a4:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
400107a8:	57995699 			; <UNDEFINED> instruction: 0x57995699
400107ac:	76996199 			; <UNDEFINED> instruction: 0x76996199
400107b0:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
400107b4:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
400107b8:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
400107bc:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
400107c0:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
400107c4:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
400107c8:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
400107cc:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
400107d0:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
400107d4:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
400107d8:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
400107dc:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
400107e0:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
400107e4:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
400107e8:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
400107ec:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
400107f0:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
400107f4:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
400107f8:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
400107fc:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
40010800:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
40010804:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
40010808:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
4001080c:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
40010810:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
40010814:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
40010818:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
4001081c:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
40010820:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
40010824:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
40010828:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
4001082c:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
40010830:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
40010834:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
40010838:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
4001083c:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
40010840:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
40010844:	f39cf19c 	vsra.u64	d15, d12, #36
40010848:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
4001084c:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
40010850:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
40010854:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
40010858:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
4001085c:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
40010860:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
40010864:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
40010868:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
4001086c:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
40010870:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
40010874:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
40010878:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
4001087c:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
40010880:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
40010884:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
40010888:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
4001088c:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
40010890:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
40010894:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
40010898:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
4001089c:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
400108a0:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
400108a4:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
400108a8:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
400108ac:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
400108b0:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
400108b4:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
400108b8:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
400108bc:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
400108c0:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
400108c4:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
400108c8:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
400108cc:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
400108d0:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
400108d4:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
400108d8:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
400108dc:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
400108e0:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
400108e4:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
400108e8:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
400108ec:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
400108f0:	7b9f789f 	blvc	3e7eeb74 <GPM4DAT+0x2d7ee890>
400108f4:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
400108f8:	a59fa29f 	ldrge	sl, [pc, #671]	; 40010b9f <HanTable+0x13a7>
400108fc:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
40010900:	b59fb39f 	ldrlt	fp, [pc, #927]	; 40010ca7 <HanTable+0x14af>
40010904:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
40010908:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
4001090c:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
40010910:	6aa069a0 	bvs	3e82af98 <GPM4DAT+0x2d82acb4>
40010914:	71a06ba0 	lsrvc	r6, r0, #23
40010918:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
4001091c:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
40010920:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
40010924:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
40010928:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
4001092c:	93a091a0 	movls	r9, #160, 2	; 0x28
40010930:	96a095a0 	strtls	r9, [r0], r0, lsr #11
40010934:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
40010938:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
4001093c:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
40010940:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
40010944:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
40010948:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
4001094c:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
40010950:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
40010954:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
40010958:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
4001095c:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
40010960:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
40010964:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
40010968:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
4001096c:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
40010970:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
40010974:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
40010978:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
4001097c:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
40010980:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
40010984:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
40010988:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
4001098c:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
40010990:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
40010994:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
40010998:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
4001099c:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
400109a0:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
400109a4:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
400109a8:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
400109ac:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
400109b0:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
400109b4:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
400109b8:	8ba28aa2 	blhi	3e8b3448 <GPM4DAT+0x2d8b3164>
400109bc:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
400109c0:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
400109c4:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
400109c8:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
400109cc:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
400109d0:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
400109d4:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
400109d8:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
400109dc:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
400109e0:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
400109e4:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
400109e8:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
400109ec:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
400109f0:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
400109f4:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
400109f8:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
400109fc:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
40010a00:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
40010a04:	bba3b9a3 	bllt	3e8ff098 <GPM4DAT+0x2d8fedb4>
40010a08:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
40010a0c:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
40010a10:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
40010a14:	6aa469a4 	bvs	3e92b0ac <GPM4DAT+0x2d92adc8>
40010a18:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
40010a1c:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
40010a20:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
40010a24:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
40010a28:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
40010a2c:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
40010a30:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
40010a34:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
40010a38:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
40010a3c:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
40010a40:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
40010a44:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
40010a48:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
40010a4c:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
40010a50:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
40010a54:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
40010a58:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
40010a5c:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
40010a60:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
40010a64:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
40010a68:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
40010a6c:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
40010a70:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
40010a74:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
40010a78:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
40010a7c:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
40010a80:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
40010a84:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
40010a88:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
40010a8c:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
40010a90:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
40010a94:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
40010a98:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
40010a9c:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
40010aa0:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
40010aa4:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
40010aa8:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
40010aac:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
40010ab0:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
40010ab4:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
40010ab8:	8ba68aa6 	blhi	3e9b3558 <GPM4DAT+0x2d9b3274>
40010abc:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
40010ac0:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
40010ac4:	9ca69ba6 	vstmials	r6!, {d9-d27}
40010ac8:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
40010acc:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
40010ad0:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
40010ad4:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
40010ad8:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
40010adc:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
40010ae0:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
40010ae4:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
40010ae8:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
40010aec:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
40010af0:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
40010af4:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
40010af8:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
40010afc:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
40010b00:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
40010b04:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
40010b08:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
40010b0c:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
40010b10:	6ba869a8 	blvs	3ea2b1b8 <GPM4DAT+0x2da2aed4>
40010b14:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
40010b18:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
40010b1c:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
40010b20:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
40010b24:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
40010b28:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
40010b2c:	96a895a8 	strtls	r9, [r8], r8, lsr #11
40010b30:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
40010b34:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
40010b38:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
40010b3c:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
40010b40:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
40010b44:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
40010b48:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
40010b4c:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
40010b50:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
40010b54:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
40010b58:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
40010b5c:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
40010b60:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
40010b64:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
40010b68:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
40010b6c:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
40010b70:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
40010b74:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
40010b78:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
40010b7c:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
40010b80:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
40010b84:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
40010b88:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
40010b8c:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
40010b90:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
40010b94:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
40010b98:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
40010b9c:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
40010ba0:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
40010ba4:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
40010ba8:	6bac6aac 	blvs	3eb2b660 <GPM4DAT+0x2db2b37c>
40010bac:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
40010bb0:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
40010bb4:	7bac77ac 	blvc	3eb2ea6c <GPM4DAT+0x2db2e788>
40010bb8:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
40010bbc:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
40010bc0:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
40010bc4:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
40010bc8:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
40010bcc:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
40010bd0:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
40010bd4:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
40010bd8:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
40010bdc:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
40010be0:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
40010be4:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
40010be8:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
40010bec:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
40010bf0:	ebace9ac 	bl	3eb4b2a8 <GPM4DAT+0x2db4afc4>
40010bf4:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
40010bf8:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
40010bfc:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
40010c00:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
40010c04:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
40010c08:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
40010c0c:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
40010c10:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
40010c14:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
40010c18:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
40010c1c:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
40010c20:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
40010c24:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
40010c28:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
40010c2c:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
40010c30:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
40010c34:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
40010c38:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
40010c3c:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
40010c40:	bbadb7ad 	bllt	3eb7eafc <GPM4DAT+0x2db7e818>
40010c44:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
40010c48:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
40010c4c:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
40010c50:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
40010c54:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
40010c58:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
40010c5c:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
40010c60:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
40010c64:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
40010c68:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
40010c6c:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
40010c70:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
40010c74:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
40010c78:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
40010c7c:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
40010c80:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
40010c84:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
40010c88:	9bae99ae 	blls	3ebb7348 <GPM4DAT+0x2dbb7064>
40010c8c:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
40010c90:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
40010c94:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
40010c98:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
40010c9c:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
40010ca0:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
40010ca4:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
40010ca8:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
40010cac:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
40010cb0:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
40010cb4:	55af51af 	strpl	r5, [pc, #431]!	; 40010e6b <HanTable+0x1673>
40010cb8:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
40010cbc:	65af62af 	strvs	r6, [pc, #687]!	; 40010f73 <HanTable+0x177b>
40010cc0:	6aaf69af 	bvs	3ebeb384 <GPM4DAT+0x2dbeb0a0>
40010cc4:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
40010cc8:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
40010ccc:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
40010cd0:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
40010cd4:	b0afa9af 	adclt	sl, pc, pc, lsr #19
40010cd8:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
40010cdc:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
40010ce0:	61b0bcaf 	lsrsvs	fp, pc, #25
40010ce4:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
40010ce8:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
40010cec:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
40010cf0:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
40010cf4:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
40010cf8:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
40010cfc:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
40010d00:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
40010d04:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
40010d08:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
40010d0c:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
40010d10:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
40010d14:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
40010d18:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
40010d1c:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
40010d20:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
40010d24:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
40010d28:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
40010d2c:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
40010d30:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
40010d34:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
40010d38:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
40010d3c:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
40010d40:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
40010d44:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
40010d48:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
40010d4c:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
40010d50:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
40010d54:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
40010d58:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
40010d5c:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
40010d60:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
40010d64:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
40010d68:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
40010d6c:	6bb369b3 	blvs	3eceb440 <GPM4DAT+0x2dceb15c>
40010d70:	71b370b3 	ldrhvc	r7, [r3, r3]!
40010d74:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
40010d78:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
40010d7c:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
40010d80:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
40010d84:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
40010d88:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
40010d8c:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
40010d90:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
40010d94:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
40010d98:	6ab469b4 	bvs	3ed2b470 <GPM4DAT+0x2dd2b18c>
40010d9c:	70b46bb4 	ldrhtvc	r6, [r4], r4
40010da0:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
40010da4:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
40010da8:	7bb477b4 	blvc	3ed2ec80 <GPM4DAT+0x2dd2e99c>
40010dac:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
40010db0:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
40010db4:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
40010db8:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
40010dbc:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
40010dc0:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
40010dc4:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
40010dc8:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
40010dcc:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
40010dd0:	bbb4b7b4 	bllt	3ed3eca8 <GPM4DAT+0x2dd3e9c4>
40010dd4:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
40010dd8:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
40010ddc:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
40010de0:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
40010de4:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
40010de8:	eab4e9b4 	b	3ed4b4c0 <GPM4DAT+0x2dd4b1dc>
40010dec:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
40010df0:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
40010df4:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
40010df8:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
40010dfc:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
40010e00:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
40010e04:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
40010e08:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
40010e0c:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
40010e10:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
40010e14:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
40010e18:	6bb569b5 	blvs	3ed6b4f4 <GPM4DAT+0x2dd6b210>
40010e1c:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
40010e20:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
40010e24:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
40010e28:	7bb577b5 	blvc	3ed6ed04 <GPM4DAT+0x2dd6ea20>
40010e2c:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
40010e30:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
40010e34:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
40010e38:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
40010e3c:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
40010e40:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
40010e44:	aab5a9b5 	bge	3ed7b520 <GPM4DAT+0x2dd7b23c>
40010e48:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
40010e4c:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
40010e50:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
40010e54:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
40010e58:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
40010e5c:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
40010e60:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
40010e64:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
40010e68:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
40010e6c:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
40010e70:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
40010e74:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
40010e78:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
40010e7c:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
40010e80:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
40010e84:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
40010e88:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
40010e8c:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
40010e90:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
40010e94:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
40010e98:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
40010e9c:	8ab689b6 	bhi	3edb357c <GPM4DAT+0x2ddb3298>
40010ea0:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
40010ea4:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
40010ea8:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
40010eac:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
40010eb0:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
40010eb4:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
40010eb8:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
40010ebc:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
40010ec0:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
40010ec4:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
40010ec8:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
40010ecc:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
40010ed0:	f3b6f1b6 	vsra.u64	d15, d22, #10
40010ed4:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
40010ed8:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
40010edc:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
40010ee0:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
40010ee4:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
40010ee8:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
40010eec:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
40010ef0:	6fb769b7 	svcvs	0x00b769b7
40010ef4:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
40010ef8:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
40010efc:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
40010f00:	7bb77ab7 	blvc	3edef9e4 <GPM4DAT+0x2ddef700>
40010f04:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
40010f08:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
40010f0c:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
40010f10:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
40010f14:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
40010f18:	aab7a9b7 	bge	3edfb5fc <GPM4DAT+0x2ddfb318>
40010f1c:	b0b7abb7 	ldrhtlt	sl, [r7], r7
40010f20:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
40010f24:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
40010f28:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
40010f2c:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
40010f30:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
40010f34:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
40010f38:	6bb869b8 	blvs	3ee2b620 <GPM4DAT+0x2de2b33c>
40010f3c:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
40010f40:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
40010f44:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
40010f48:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
40010f4c:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
40010f50:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
40010f54:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
40010f58:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
40010f5c:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
40010f60:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
40010f64:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
40010f68:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
40010f6c:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
40010f70:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
40010f74:	ebb8e9b8 	bl	3ee4b65c <GPM4DAT+0x2de4b378>
40010f78:	f3b8f1b8 	vsra.u64	d15, d24, #8
40010f7c:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
40010f80:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
40010f84:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
40010f88:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
40010f8c:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
40010f90:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
40010f94:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
40010f98:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
40010f9c:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
40010fa0:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
40010fa4:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
40010fa8:	abb9a9b9 	blge	3ee7b694 <GPM4DAT+0x2de7b3b0>
40010fac:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
40010fb0:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
40010fb4:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
40010fb8:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
40010fbc:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
40010fc0:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
40010fc4:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
40010fc8:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
40010fcc:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
40010fd0:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
40010fd4:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
40010fd8:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
40010fdc:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
40010fe0:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
40010fe4:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
40010fe8:	8aba89ba 	bhi	3eeb36d8 <GPM4DAT+0x2deb33f4>
40010fec:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
40010ff0:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
40010ff4:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
40010ff8:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
40010ffc:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
40011000:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
40011004:	f3baf1ba 	vsra.u64	d15, d26, #6
40011008:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
4001100c:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
40011010:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
40011014:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
40011018:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
4001101c:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
40011020:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
40011024:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
40011028:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
4001102c:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
40011030:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
40011034:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
40011038:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
4001103c:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
40011040:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
40011044:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
40011048:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
4001104c:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
40011050:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
40011054:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
40011058:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
4001105c:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
40011060:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
40011064:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
40011068:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
4001106c:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
40011070:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
40011074:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
40011078:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
4001107c:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
40011080:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
40011084:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
40011088:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
4001108c:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
40011090:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
40011094:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
40011098:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
4001109c:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
400110a0:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
400110a4:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
400110a8:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
400110ac:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
400110b0:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
400110b4:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
400110b8:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
400110bc:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
400110c0:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
400110c4:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
400110c8:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 4001128f <HanTable+0x1a97>
400110cc:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
400110d0:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 40011397 <HanTable+0x1b9f>
400110d4:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
400110d8:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
400110dc:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 400113e0 <HanTable+0x1be8>
400110e0:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
400110e4:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
400110e8:	71c069c0 	bicvc	r6, r0, r0, asr #19
400110ec:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
400110f0:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
400110f4:	81c078c0 	bichi	r7, r0, r0, asr #17
400110f8:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
400110fc:	91c089c0 	bicls	r8, r0, r0, asr #19
40011100:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
40011104:	97c096c0 	strbls	r9, [r0, r0, asr #13]
40011108:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
4001110c:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
40011110:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
40011114:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
40011118:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
4001111c:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
40011120:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
40011124:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
40011128:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
4001112c:	51c149c1 	bicpl	r4, r1, r1, asr #19
40011130:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
40011134:	61c157c1 	bicvs	r5, r1, r1, asr #15
40011138:	76c165c1 	strbvc	r6, [r1], r1, asr #11
4001113c:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
40011140:	a1c197c1 	bicge	r9, r1, r1, asr #15
40011144:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
40011148:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
4001114c:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
40011150:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
40011154:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
40011158:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
4001115c:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
40011160:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
40011164:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
40011168:	71c261c2 	bicvc	r6, r2, r2, asr #3
4001116c:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
40011170:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
40011174:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
40011178:	97c295c2 	strbls	r9, [r2, r2, asr #11]
4001117c:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
40011180:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
40011184:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
40011188:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
4001118c:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
40011190:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
40011194:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
40011198:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
4001119c:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
400111a0:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
400111a4:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
400111a8:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
400111ac:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
400111b0:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
400111b4:	aac3a9c3 	bge	3f0fb8c8 <GPM4DAT+0x2e0fb5e4>
400111b8:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
400111bc:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
400111c0:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
400111c4:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
400111c8:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
400111cc:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
400111d0:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
400111d4:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
400111d8:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
400111dc:	96c495c4 	strbls	r9, [r4], r4, asr #11
400111e0:	a1c497c4 	bicge	r9, r4, r4, asr #15
400111e4:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
400111e8:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
400111ec:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
400111f0:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
400111f4:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
400111f8:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
400111fc:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
40011200:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
40011204:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
40011208:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
4001120c:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
40011210:	71c569c5 	bicvc	r6, r5, r5, asr #19
40011214:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
40011218:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
4001121c:	a1c581c5 	bicge	r8, r5, r5, asr #3
40011220:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
40011224:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
40011228:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
4001122c:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
40011230:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
40011234:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
40011238:	e1c5d7c5 	bic	sp, r5, r5, asr #15
4001123c:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
40011240:	61c649c6 	bicvs	r4, r6, r6, asr #19
40011244:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
40011248:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
4001124c:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
40011250:	97c695c6 	strbls	r9, [r6, r6, asr #11]
40011254:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
40011258:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
4001125c:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
40011260:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
40011264:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
40011268:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
4001126c:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
40011270:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
40011274:	51c749c7 	bicpl	r4, r7, r7, asr #19
40011278:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
4001127c:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
40011280:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
40011284:	a1c777c7 	bicge	r7, r7, r7, asr #15
40011288:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
4001128c:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
40011290:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
40011294:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
40011298:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
4001129c:	6ac869c8 	bvs	3f22b9c4 <GPM4DAT+0x2e22b6e0>
400112a0:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
400112a4:	76c875c8 	strbvc	r7, [r8], r8, asr #11
400112a8:	81c877c8 	bichi	r7, r8, r8, asr #15
400112ac:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
400112b0:	91c889c8 	bicls	r8, r8, r8, asr #19
400112b4:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
400112b8:	97c896c8 	strbls	r9, [r8, r8, asr #13]
400112bc:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
400112c0:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
400112c4:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
400112c8:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
400112cc:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
400112d0:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
400112d4:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
400112d8:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
400112dc:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
400112e0:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
400112e4:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
400112e8:	81c976c9 	bichi	r7, r9, r9, asr #13
400112ec:	a1c985c9 	bicge	r8, r9, r9, asr #11
400112f0:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
400112f4:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
400112f8:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
400112fc:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
40011300:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
40011304:	41cae1c9 	bicmi	lr, sl, r9, asr #3
40011308:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
4001130c:	61ca57ca 	bicvs	r5, sl, sl, asr #15
40011310:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
40011314:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
40011318:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
4001131c:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
40011320:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
40011324:	e1cac1ca 	bic	ip, sl, sl, asr #3
40011328:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
4001132c:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
40011330:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
40011334:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
40011338:	51cb49cb 	bicpl	r4, fp, fp, asr #19
4001133c:	61cb57cb 	bicvs	r5, fp, fp, asr #15
40011340:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
40011344:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
40011348:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
4001134c:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
40011350:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
40011354:	91cb89cb 	bicls	r8, fp, fp, asr #19
40011358:	a1cb93cb 	bicge	r9, fp, fp, asr #7
4001135c:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
40011360:	b1cba9cb 	biclt	sl, fp, fp, asr #19
40011364:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
40011368:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
4001136c:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
40011370:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
40011374:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
40011378:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
4001137c:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
40011380:	81cc7bcc 	bichi	r7, ip, ip, asr #23
40011384:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
40011388:	91cc89cc 	bicls	r8, ip, ip, asr #19
4001138c:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
40011390:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
40011394:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
40011398:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
4001139c:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
400113a0:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
400113a4:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
400113a8:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
400113ac:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
400113b0:	51cd49cd 	bicpl	r4, sp, sp, asr #19
400113b4:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
400113b8:	61cd57cd 	bicvs	r5, sp, sp, asr #15
400113bc:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
400113c0:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
400113c4:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
400113c8:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
400113cc:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
400113d0:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
400113d4:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
400113d8:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
400113dc:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
400113e0:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
400113e4:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
400113e8:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
400113ec:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
400113f0:	81ce75ce 	bichi	r7, lr, lr, asr #11
400113f4:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
400113f8:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
400113fc:	91ce8bce 	bicls	r8, lr, lr, asr #23
40011400:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
40011404:	a1ce97ce 	bicge	r9, lr, lr, asr #15
40011408:	e1ceb7ce 	bic	fp, lr, lr, asr #15
4001140c:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40011410:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
40011414:	45cf41cf 	strbmi	r4, [pc, #463]	; 400115eb <HanTable+0x1df3>
40011418:	51cf49cf 	bicpl	r4, pc, pc, asr #19
4001141c:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
40011420:	65cf61cf 	strbvs	r6, [pc, #463]	; 400115f7 <HanTable+0x1dff>
40011424:	71cf69cf 	bicvc	r6, pc, pc, asr #19
40011428:	75cf73cf 	strbvc	r7, [pc, #975]	; 400117ff <HanTable+0x2007>
4001142c:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
40011430:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
40011434:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
40011438:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
4001143c:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
40011440:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
40011444:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
40011448:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
4001144c:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
40011450:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
40011454:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
40011458:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
4001145c:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
40011460:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
40011464:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
40011468:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
4001146c:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
40011470:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
40011474:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
40011478:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
4001147c:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40011480:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
40011484:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40011488:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
4001148c:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
40011490:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
40011494:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
40011498:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
4001149c:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
400114a0:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
400114a4:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
400114a8:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
400114ac:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
400114b0:	bbd1b7d1 	bllt	3f47f3fc <GPM4DAT+0x2e47f118>
400114b4:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
400114b8:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
400114bc:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
400114c0:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
400114c4:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
400114c8:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
400114cc:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
400114d0:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
400114d4:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
400114d8:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
400114dc:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
400114e0:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
400114e4:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
400114e8:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
400114ec:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
400114f0:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
400114f4:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
400114f8:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
400114fc:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
40011500:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
40011504:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
40011508:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
4001150c:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
40011510:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
40011514:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
40011518:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
4001151c:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
40011520:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
40011524:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
40011528:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
4001152c:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
40011530:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
40011534:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
40011538:	7bd377d3 	blvc	3f4ef48c <GPM4DAT+0x2e4ef1a8>
4001153c:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
40011540:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
40011544:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
40011548:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
4001154c:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
40011550:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
40011554:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
40011558:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
4001155c:	3aac3a5a 	bcc	3eb1fecc <GPM4DAT+0x2db1fbe8>
40011560:	3b243ae0 	blcc	409200e8 <__ZI_LIMIT__+0x90684c>
40011564:	3ba63b64 	blcc	3e9a02fc <GPM4DAT+0x2d9a0018>
40011568:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
4001156c:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
40011570:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
40011574:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
40011578:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
4001157c:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40011580:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
40011584:	3f5e3f20 	svccc	0x005e3f20
40011588:	3fe43f94 	svccc	0x00e43f94
4001158c:	40684024 	rsbmi	r4, r8, r4, lsr #32
40011590:	40e64096 	smlalmi	r4, r6, r6, r0
40011594:	4168412c 	cmnmi	r8, ip, lsr #2
40011598:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
4001159c:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
400115a0:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
400115a4:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
400115a8:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
400115ac:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
400115b0:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
400115b4:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
400115b8:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
400115bc:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
400115c0:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
400115c4:	47524730 	smmlarmi	r2, r0, r7, r4
400115c8:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
400115cc:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
400115d0:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
400115d4:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
400115d8:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
400115dc:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
400115e0:	4a3849f8 	bmi	40e23dc8 <__ZI_LIMIT__+0xe0a52c>
400115e4:	4aa24a72 	bmi	3e8a3fb4 <GPM4DAT+0x2d8a3cd0>
400115e8:	4b044aca 	blmi	40124118 <__ZI_LIMIT__+0x10a87c>
400115ec:	4ba44b58 	blmi	3e924354 <GPM4DAT+0x2d924070>
400115f0:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
400115f4:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
400115f8:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
400115fc:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
40011600:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
40011604:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
40011608:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
4001160c:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
40011610:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
40011614:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40011618:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4001161c:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
40011620:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
40011624:	3ae039e0 	bcc	3f81fdac <GPM4DAT+0x2e81fac8>
40011628:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4001162c:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
40011630:	40e03fe0 	rscmi	r3, r0, r0, ror #31
40011634:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
40011638:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4001163c:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
40011640:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
40011644:	4ae049e0 	bmi	3f823dcc <GPM4DAT+0x2e823ae8>
40011648:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4001164c:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
40011650:	50e04fe0 	rscpl	r4, r0, r0, ror #31
40011654:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40011658:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4001165c:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
40011660:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
40011664:	5ae059e0 	bpl	3f827dec <GPM4DAT+0x2e827b08>
40011668:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4001166c:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
40011670:	60e05fe0 	rscvs	r5, r0, r0, ror #31
40011674:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
40011678:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4001167c:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40011680:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40011684:	6ae069e0 	bvs	3f82be0c <GPM4DAT+0x2e82bb28>
40011688:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4001168c:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
40011690:	70e06fe0 	rscvc	r6, r0, r0, ror #31
40011694:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
40011698:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4001169c:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
400116a0:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400116a4:	7ae079e0 	bvc	3f82fe2c <GPM4DAT+0x2e82fb48>
400116a8:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
400116ac:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
400116b0:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
400116b4:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
400116b8:	96e095e0 	strbtls	r9, [r0], r0, ror #11
400116bc:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
400116c0:	9ae099e0 	bls	3f837e48 <GPM4DAT+0x2e837b64>
400116c4:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
400116c8:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
400116cc:	a0e09fe0 	rscge	r9, r0, r0, ror #31
400116d0:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
400116d4:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
400116d8:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
400116dc:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
400116e0:	aae0a9e0 	bge	3f83be68 <GPM4DAT+0x2e83bb84>
400116e4:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
400116e8:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
400116ec:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
400116f0:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
400116f4:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
400116f8:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
400116fc:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011700:	bae0b9e0 	blt	3f83fe88 <GPM4DAT+0x2e83fba4>
40011704:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
40011708:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
4001170c:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
40011710:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
40011714:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
40011718:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
4001171c:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
40011720:	cae0c9e0 	bgt	3f843ea8 <GPM4DAT+0x2e843bc4>
40011724:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
40011728:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
4001172c:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
40011730:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
40011734:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
40011738:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
4001173c:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011740:	dae0d9e0 	ble	3f847ec8 <GPM4DAT+0x2e847be4>
40011744:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
40011748:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
4001174c:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
40011750:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
40011754:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
40011758:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
4001175c:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011760:	eae0e9e0 	b	3f84bee8 <GPM4DAT+0x2e84bc04>
40011764:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
40011768:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
4001176c:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
40011770:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
40011774:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
40011778:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
4001177c:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40011780:	fae0f9e0 	blx	3f84ff08 <GPM4DAT+0x2e84fc24>
40011784:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40011788:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
4001178c:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
40011790:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
40011794:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
40011798:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
4001179c:	3ae139e1 	bcc	3f85ff28 <GPM4DAT+0x2e85fc44>
400117a0:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
400117a4:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
400117a8:	40e13fe1 	rscmi	r3, r1, r1, ror #31
400117ac:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
400117b0:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
400117b4:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
400117b8:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
400117bc:	4ae149e1 	bmi	3f863f48 <GPM4DAT+0x2e863c64>
400117c0:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
400117c4:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
400117c8:	50e14fe1 	rscpl	r4, r1, r1, ror #31
400117cc:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
400117d0:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
400117d4:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
400117d8:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
400117dc:	5ae159e1 	bpl	3f867f68 <GPM4DAT+0x2e867c84>
400117e0:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
400117e4:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
400117e8:	60e15fe1 	rscvs	r5, r1, r1, ror #31
400117ec:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
400117f0:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
400117f4:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
400117f8:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
400117fc:	6ae169e1 	bvs	3f86bf88 <GPM4DAT+0x2e86bca4>
40011800:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
40011804:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
40011808:	70e16fe1 	rscvc	r6, r1, r1, ror #31
4001180c:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
40011810:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
40011814:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
40011818:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001181c:	7ae179e1 	bvc	3f86ffa8 <GPM4DAT+0x2e86fcc4>
40011820:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
40011824:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
40011828:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
4001182c:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
40011830:	96e195e1 	strbtls	r9, [r1], r1, ror #11
40011834:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
40011838:	9ae199e1 	bls	3f877fc4 <GPM4DAT+0x2e877ce0>
4001183c:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
40011840:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
40011844:	a0e19fe1 	rscge	r9, r1, r1, ror #31
40011848:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
4001184c:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
40011850:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
40011854:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
40011858:	aae1a9e1 	bge	3f87bfe4 <GPM4DAT+0x2e87bd00>
4001185c:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
40011860:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
40011864:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
40011868:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
4001186c:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
40011870:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
40011874:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011878:	bae1b9e1 	blt	3f880004 <GPM4DAT+0x2e87fd20>
4001187c:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40011880:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
40011884:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40011888:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
4001188c:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
40011890:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
40011894:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
40011898:	cae1c9e1 	bgt	3f884024 <GPM4DAT+0x2e883d40>
4001189c:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
400118a0:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
400118a4:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
400118a8:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
400118ac:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
400118b0:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
400118b4:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400118b8:	dae1d9e1 	ble	3f888044 <GPM4DAT+0x2e887d60>
400118bc:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
400118c0:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
400118c4:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
400118c8:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
400118cc:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
400118d0:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
400118d4:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400118d8:	eae1e9e1 	b	3f88c064 <GPM4DAT+0x2e88bd80>
400118dc:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
400118e0:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
400118e4:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
400118e8:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
400118ec:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
400118f0:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
400118f4:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
400118f8:	fae1f9e1 	blx	3f890084 <GPM4DAT+0x2e88fda0>
400118fc:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
40011900:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
40011904:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
40011908:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
4001190c:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
40011910:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40011914:	3ae239e2 	bcc	3f8a00a4 <GPM4DAT+0x2e89fdc0>
40011918:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
4001191c:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
40011920:	40e23fe2 	rscmi	r3, r2, r2, ror #31
40011924:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
40011928:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
4001192c:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
40011930:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
40011934:	4ae249e2 	bmi	3f8a40c4 <GPM4DAT+0x2e8a3de0>
40011938:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
4001193c:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
40011940:	50e24fe2 	rscpl	r4, r2, r2, ror #31
40011944:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
40011948:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
4001194c:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
40011950:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40011954:	5ae259e2 	bpl	3f8a80e4 <GPM4DAT+0x2e8a7e00>
40011958:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
4001195c:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
40011960:	60e25fe2 	rscvs	r5, r2, r2, ror #31
40011964:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40011968:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
4001196c:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40011970:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40011974:	6ae269e2 	bvs	3f8ac104 <GPM4DAT+0x2e8abe20>
40011978:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
4001197c:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40011980:	70e26fe2 	rscvc	r6, r2, r2, ror #31
40011984:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
40011988:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
4001198c:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
40011990:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011994:	7ae279e2 	bvc	3f8b0124 <GPM4DAT+0x2e8afe40>
40011998:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
4001199c:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
400119a0:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
400119a4:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
400119a8:	96e295e2 	strbtls	r9, [r2], r2, ror #11
400119ac:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
400119b0:	9ae299e2 	bls	3f8b8140 <GPM4DAT+0x2e8b7e5c>
400119b4:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
400119b8:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
400119bc:	a0e29fe2 	rscge	r9, r2, r2, ror #31
400119c0:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
400119c4:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
400119c8:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
400119cc:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
400119d0:	aae2a9e2 	bge	3f8bc160 <GPM4DAT+0x2e8bbe7c>
400119d4:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
400119d8:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
400119dc:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
400119e0:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
400119e4:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
400119e8:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
400119ec:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400119f0:	bae2b9e2 	blt	3f8c0180 <GPM4DAT+0x2e8bfe9c>
400119f4:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
400119f8:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
400119fc:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
40011a00:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
40011a04:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
40011a08:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
40011a0c:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40011a10:	cae2c9e2 	bgt	3f8c41a0 <GPM4DAT+0x2e8c3ebc>
40011a14:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
40011a18:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
40011a1c:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
40011a20:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
40011a24:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
40011a28:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
40011a2c:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011a30:	dae2d9e2 	ble	3f8c81c0 <GPM4DAT+0x2e8c7edc>
40011a34:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
40011a38:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
40011a3c:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
40011a40:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
40011a44:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
40011a48:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
40011a4c:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011a50:	eae2e9e2 	b	3f8cc1e0 <GPM4DAT+0x2e8cbefc>
40011a54:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
40011a58:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
40011a5c:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
40011a60:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
40011a64:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40011a68:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
40011a6c:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40011a70:	fae2f9e2 	blx	3f8d0200 <GPM4DAT+0x2e8cff1c>
40011a74:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40011a78:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
40011a7c:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40011a80:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
40011a84:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
40011a88:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40011a8c:	3ae339e3 	bcc	3f8e0220 <GPM4DAT+0x2e8dff3c>
40011a90:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
40011a94:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
40011a98:	40e33fe3 	rscmi	r3, r3, r3, ror #31
40011a9c:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
40011aa0:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
40011aa4:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
40011aa8:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
40011aac:	4ae349e3 	bmi	3f8e4240 <GPM4DAT+0x2e8e3f5c>
40011ab0:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
40011ab4:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
40011ab8:	50e34fe3 	rscpl	r4, r3, r3, ror #31
40011abc:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
40011ac0:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
40011ac4:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
40011ac8:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40011acc:	5ae359e3 	bpl	3f8e8260 <GPM4DAT+0x2e8e7f7c>
40011ad0:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
40011ad4:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
40011ad8:	60e35fe3 	rscvs	r5, r3, r3, ror #31
40011adc:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
40011ae0:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
40011ae4:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
40011ae8:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40011aec:	6ae369e3 	bvs	3f8ec280 <GPM4DAT+0x2e8ebf9c>
40011af0:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
40011af4:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
40011af8:	70e36fe3 	rscvc	r6, r3, r3, ror #31
40011afc:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
40011b00:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
40011b04:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
40011b08:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011b0c:	7ae379e3 	bvc	3f8f02a0 <GPM4DAT+0x2e8effbc>
40011b10:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
40011b14:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
40011b18:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
40011b1c:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
40011b20:	96e395e3 	strbtls	r9, [r3], r3, ror #11
40011b24:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40011b28:	9ae399e3 	bls	3f8f82bc <GPM4DAT+0x2e8f7fd8>
40011b2c:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
40011b30:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
40011b34:	a0e39fe3 	rscge	r9, r3, r3, ror #31
40011b38:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
40011b3c:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
40011b40:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
40011b44:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40011b48:	aae3a9e3 	bge	3f8fc2dc <GPM4DAT+0x2e8fbff8>
40011b4c:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
40011b50:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
40011b54:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
40011b58:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
40011b5c:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
40011b60:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
40011b64:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011b68:	bae3b9e3 	blt	3f9002fc <GPM4DAT+0x2e900018>
40011b6c:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40011b70:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
40011b74:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40011b78:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
40011b7c:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40011b80:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
40011b84:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40011b88:	cae3c9e3 	bgt	3f90431c <GPM4DAT+0x2e904038>
40011b8c:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
40011b90:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
40011b94:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
40011b98:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
40011b9c:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
40011ba0:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
40011ba4:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011ba8:	dae3d9e3 	ble	3f90833c <GPM4DAT+0x2e908058>
40011bac:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
40011bb0:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
40011bb4:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
40011bb8:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
40011bbc:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
40011bc0:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
40011bc4:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011bc8:	eae3e9e3 	b	3f90c35c <GPM4DAT+0x2e90c078>
40011bcc:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
40011bd0:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
40011bd4:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
40011bd8:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
40011bdc:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
40011be0:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
40011be4:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
40011be8:	fae3f9e3 	blx	3f91037c <GPM4DAT+0x2e910098>
40011bec:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
40011bf0:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
40011bf4:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
40011bf8:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
40011bfc:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
40011c00:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011c04:	3ae439e4 	bcc	3f92039c <GPM4DAT+0x2e9200b8>
40011c08:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
40011c0c:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
40011c10:	40e43fe4 	rscmi	r3, r4, r4, ror #31
40011c14:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
40011c18:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
40011c1c:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
40011c20:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
40011c24:	4ae449e4 	bmi	3f9243bc <GPM4DAT+0x2e9240d8>
40011c28:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
40011c2c:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
40011c30:	50e44fe4 	rscpl	r4, r4, r4, ror #31
40011c34:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
40011c38:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
40011c3c:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
40011c40:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40011c44:	5ae459e4 	bpl	3f9283dc <GPM4DAT+0x2e9280f8>
40011c48:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
40011c4c:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
40011c50:	60e45fe4 	rscvs	r5, r4, r4, ror #31
40011c54:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
40011c58:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
40011c5c:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
40011c60:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40011c64:	6ae469e4 	bvs	3f92c3fc <GPM4DAT+0x2e92c118>
40011c68:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40011c6c:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40011c70:	70e46fe4 	rscvc	r6, r4, r4, ror #31
40011c74:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40011c78:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40011c7c:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40011c80:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011c84:	7ae479e4 	bvc	3f93041c <GPM4DAT+0x2e930138>
40011c88:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
40011c8c:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
40011c90:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
40011c94:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
40011c98:	96e495e4 	strbtls	r9, [r4], r4, ror #11
40011c9c:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011ca0:	9ae499e4 	bls	3f938438 <GPM4DAT+0x2e938154>
40011ca4:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
40011ca8:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
40011cac:	a0e49fe4 	rscge	r9, r4, r4, ror #31
40011cb0:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
40011cb4:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
40011cb8:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
40011cbc:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011cc0:	aae4a9e4 	bge	3f93c458 <GPM4DAT+0x2e93c174>
40011cc4:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
40011cc8:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
40011ccc:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
40011cd0:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
40011cd4:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
40011cd8:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
40011cdc:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011ce0:	bae4b9e4 	blt	3f940478 <GPM4DAT+0x2e940194>
40011ce4:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
40011ce8:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
40011cec:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
40011cf0:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
40011cf4:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
40011cf8:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
40011cfc:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011d00:	cae4c9e4 	bgt	3f944498 <GPM4DAT+0x2e9441b4>
40011d04:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
40011d08:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
40011d0c:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
40011d10:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
40011d14:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
40011d18:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
40011d1c:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011d20:	dae4d9e4 	ble	3f9484b8 <GPM4DAT+0x2e9481d4>
40011d24:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
40011d28:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
40011d2c:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
40011d30:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
40011d34:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
40011d38:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
40011d3c:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011d40:	eae4e9e4 	b	3f94c4d8 <GPM4DAT+0x2e94c1f4>
40011d44:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
40011d48:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
40011d4c:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
40011d50:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
40011d54:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
40011d58:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
40011d5c:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
40011d60:	fae4f9e4 	blx	3f9504f8 <GPM4DAT+0x2e950214>
40011d64:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
40011d68:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
40011d6c:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
40011d70:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
40011d74:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
40011d78:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011d7c:	3ae539e5 	bcc	3f960518 <GPM4DAT+0x2e960234>
40011d80:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
40011d84:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
40011d88:	40e53fe5 	rscmi	r3, r5, r5, ror #31
40011d8c:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
40011d90:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
40011d94:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
40011d98:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
40011d9c:	4ae549e5 	bmi	3f964538 <GPM4DAT+0x2e964254>
40011da0:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
40011da4:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
40011da8:	50e54fe5 	rscpl	r4, r5, r5, ror #31
40011dac:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
40011db0:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
40011db4:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
40011db8:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40011dbc:	5ae559e5 	bpl	3f968558 <GPM4DAT+0x2e968274>
40011dc0:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
40011dc4:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
40011dc8:	60e55fe5 	rscvs	r5, r5, r5, ror #31
40011dcc:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
40011dd0:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
40011dd4:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
40011dd8:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40011ddc:	6ae569e5 	bvs	3f96c578 <GPM4DAT+0x2e96c294>
40011de0:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
40011de4:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
40011de8:	70e56fe5 	rscvc	r6, r5, r5, ror #31
40011dec:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
40011df0:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
40011df4:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
40011df8:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011dfc:	7ae579e5 	bvc	3f970598 <GPM4DAT+0x2e9702b4>
40011e00:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
40011e04:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
40011e08:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
40011e0c:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
40011e10:	96e595e5 	strbtls	r9, [r5], r5, ror #11
40011e14:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011e18:	9ae599e5 	bls	3f9785b4 <GPM4DAT+0x2e9782d0>
40011e1c:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
40011e20:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
40011e24:	a0e59fe5 	rscge	r9, r5, r5, ror #31
40011e28:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
40011e2c:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
40011e30:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
40011e34:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011e38:	aae5a9e5 	bge	3f97c5d4 <GPM4DAT+0x2e97c2f0>
40011e3c:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
40011e40:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
40011e44:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
40011e48:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
40011e4c:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
40011e50:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
40011e54:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011e58:	bae5b9e5 	blt	3f9805f4 <GPM4DAT+0x2e980310>
40011e5c:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
40011e60:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
40011e64:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
40011e68:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
40011e6c:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
40011e70:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
40011e74:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011e78:	cae5c9e5 	bgt	3f984614 <GPM4DAT+0x2e984330>
40011e7c:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40011e80:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
40011e84:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
40011e88:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
40011e8c:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
40011e90:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
40011e94:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011e98:	dae5d9e5 	ble	3f988634 <GPM4DAT+0x2e988350>
40011e9c:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
40011ea0:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
40011ea4:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
40011ea8:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
40011eac:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
40011eb0:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
40011eb4:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011eb8:	eae5e9e5 	b	3f98c654 <GPM4DAT+0x2e98c370>
40011ebc:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
40011ec0:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
40011ec4:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
40011ec8:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
40011ecc:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
40011ed0:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
40011ed4:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
40011ed8:	fae5f9e5 	blx	3f990674 <GPM4DAT+0x2e990390>
40011edc:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
40011ee0:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
40011ee4:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40011ee8:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
40011eec:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40011ef0:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011ef4:	3ae639e6 	bcc	3f9a0694 <GPM4DAT+0x2e9a03b0>
40011ef8:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
40011efc:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40011f00:	40e63fe6 	rscmi	r3, r6, r6, ror #31
40011f04:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
40011f08:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
40011f0c:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
40011f10:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40011f14:	4ae649e6 	bmi	3f9a46b4 <GPM4DAT+0x2e9a43d0>
40011f18:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
40011f1c:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
40011f20:	50e64fe6 	rscpl	r4, r6, r6, ror #31
40011f24:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
40011f28:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
40011f2c:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
40011f30:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40011f34:	5ae659e6 	bpl	3f9a86d4 <GPM4DAT+0x2e9a83f0>
40011f38:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
40011f3c:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
40011f40:	60e65fe6 	rscvs	r5, r6, r6, ror #31
40011f44:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
40011f48:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
40011f4c:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
40011f50:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40011f54:	6ae669e6 	bvs	3f9ac6f4 <GPM4DAT+0x2e9ac410>
40011f58:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
40011f5c:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
40011f60:	70e66fe6 	rscvc	r6, r6, r6, ror #31
40011f64:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
40011f68:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
40011f6c:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
40011f70:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011f74:	7ae679e6 	bvc	3f9b0714 <GPM4DAT+0x2e9b0430>
40011f78:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
40011f7c:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40011f80:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
40011f84:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
40011f88:	96e695e6 	strbtls	r9, [r6], r6, ror #11
40011f8c:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011f90:	9ae699e6 	bls	3f9b8730 <GPM4DAT+0x2e9b844c>
40011f94:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
40011f98:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
40011f9c:	a0e69fe6 	rscge	r9, r6, r6, ror #31
40011fa0:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
40011fa4:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
40011fa8:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
40011fac:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011fb0:	aae6a9e6 	bge	3f9bc750 <GPM4DAT+0x2e9bc46c>
40011fb4:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
40011fb8:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
40011fbc:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
40011fc0:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
40011fc4:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
40011fc8:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
40011fcc:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011fd0:	bae6b9e6 	blt	3f9c0770 <GPM4DAT+0x2e9c048c>
40011fd4:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
40011fd8:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
40011fdc:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
40011fe0:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
40011fe4:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40011fe8:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
40011fec:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011ff0:	cae6c9e6 	bgt	3f9c4790 <GPM4DAT+0x2e9c44ac>
40011ff4:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40011ff8:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
40011ffc:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40012000:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
40012004:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
40012008:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
4001200c:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012010:	dae6d9e6 	ble	3f9c87b0 <GPM4DAT+0x2e9c84cc>
40012014:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
40012018:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
4001201c:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
40012020:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
40012024:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
40012028:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
4001202c:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012030:	eae6e9e6 	b	3f9cc7d0 <GPM4DAT+0x2e9cc4ec>
40012034:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
40012038:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
4001203c:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
40012040:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
40012044:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
40012048:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
4001204c:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
40012050:	fae6f9e6 	blx	3f9d07f0 <GPM4DAT+0x2e9d050c>
40012054:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
40012058:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
4001205c:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
40012060:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
40012064:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
40012068:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
4001206c:	3ae739e7 	bcc	3f9e0810 <GPM4DAT+0x2e9e052c>
40012070:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
40012074:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
40012078:	40e73fe7 	rscmi	r3, r7, r7, ror #31
4001207c:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40012080:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
40012084:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
40012088:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
4001208c:	4ae749e7 	bmi	3f9e4830 <GPM4DAT+0x2e9e454c>
40012090:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
40012094:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
40012098:	50e74fe7 	rscpl	r4, r7, r7, ror #31
4001209c:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
400120a0:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
400120a4:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
400120a8:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
400120ac:	5ae759e7 	bpl	3f9e8850 <GPM4DAT+0x2e9e856c>
400120b0:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
400120b4:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
400120b8:	60e75fe7 	rscvs	r5, r7, r7, ror #31
400120bc:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
400120c0:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
400120c4:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
400120c8:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
400120cc:	6ae769e7 	bvs	3f9ec870 <GPM4DAT+0x2e9ec58c>
400120d0:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
400120d4:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
400120d8:	70e76fe7 	rscvc	r6, r7, r7, ror #31
400120dc:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
400120e0:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
400120e4:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
400120e8:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400120ec:	7ae779e7 	bvc	3f9f0890 <GPM4DAT+0x2e9f05ac>
400120f0:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
400120f4:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
400120f8:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
400120fc:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
40012100:	96e795e7 	strbtls	r9, [r7], r7, ror #11
40012104:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40012108:	9ae799e7 	bls	3f9f88ac <GPM4DAT+0x2e9f85c8>
4001210c:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
40012110:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
40012114:	a0e79fe7 	rscge	r9, r7, r7, ror #31
40012118:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
4001211c:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
40012120:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
40012124:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40012128:	aae7a9e7 	bge	3f9fc8cc <GPM4DAT+0x2e9fc5e8>
4001212c:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
40012130:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
40012134:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
40012138:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
4001213c:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
40012140:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
40012144:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012148:	bae7b9e7 	blt	3fa008ec <GPM4DAT+0x2ea00608>
4001214c:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
40012150:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
40012154:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
40012158:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
4001215c:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
40012160:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
40012164:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40012168:	cae7c9e7 	bgt	3fa0490c <GPM4DAT+0x2ea04628>
4001216c:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
40012170:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
40012174:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
40012178:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
4001217c:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40012180:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
40012184:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012188:	dae7d9e7 	ble	3fa0892c <GPM4DAT+0x2ea08648>
4001218c:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
40012190:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
40012194:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
40012198:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
4001219c:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
400121a0:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
400121a4:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400121a8:	eae7e9e7 	b	3fa0c94c <GPM4DAT+0x2ea0c668>
400121ac:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
400121b0:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
400121b4:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
400121b8:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
400121bc:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
400121c0:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
400121c4:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
400121c8:	fae7f9e7 	blx	3fa1096c <GPM4DAT+0x2ea10688>
400121cc:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
400121d0:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
400121d4:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
400121d8:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
400121dc:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
400121e0:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400121e4:	3ae839e8 	bcc	3fa2098c <GPM4DAT+0x2ea206a8>
400121e8:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
400121ec:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
400121f0:	40e83fe8 	rscmi	r3, r8, r8, ror #31
400121f4:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
400121f8:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
400121fc:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
40012200:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
40012204:	4ae849e8 	bmi	3fa249ac <GPM4DAT+0x2ea246c8>
40012208:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
4001220c:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
40012210:	50e84fe8 	rscpl	r4, r8, r8, ror #31
40012214:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40012218:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
4001221c:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
40012220:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012224:	5ae859e8 	bpl	3fa289cc <GPM4DAT+0x2ea286e8>
40012228:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
4001222c:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
40012230:	60e85fe8 	rscvs	r5, r8, r8, ror #31
40012234:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
40012238:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
4001223c:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
40012240:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012244:	6ae869e8 	bvs	3fa2c9ec <GPM4DAT+0x2ea2c708>
40012248:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
4001224c:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
40012250:	70e86fe8 	rscvc	r6, r8, r8, ror #31
40012254:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
40012258:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
4001225c:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
40012260:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012264:	7ae879e8 	bvc	3fa30a0c <GPM4DAT+0x2ea30728>
40012268:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
4001226c:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
40012270:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
40012274:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
40012278:	96e895e8 	strbtls	r9, [r8], r8, ror #11
4001227c:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012280:	9ae899e8 	bls	3fa38a28 <GPM4DAT+0x2ea38744>
40012284:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
40012288:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
4001228c:	a0e89fe8 	rscge	r9, r8, r8, ror #31
40012290:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
40012294:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
40012298:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
4001229c:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400122a0:	aae8a9e8 	bge	3fa3ca48 <GPM4DAT+0x2ea3c764>
400122a4:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
400122a8:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
400122ac:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
400122b0:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
400122b4:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
400122b8:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
400122bc:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400122c0:	bae8b9e8 	blt	3fa40a68 <GPM4DAT+0x2ea40784>
400122c4:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
400122c8:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
400122cc:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
400122d0:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
400122d4:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
400122d8:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
400122dc:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400122e0:	cae8c9e8 	bgt	3fa44a88 <GPM4DAT+0x2ea447a4>
400122e4:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
400122e8:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
400122ec:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
400122f0:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
400122f4:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
400122f8:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
400122fc:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012300:	dae8d9e8 	ble	3fa48aa8 <GPM4DAT+0x2ea487c4>
40012304:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
40012308:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
4001230c:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
40012310:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
40012314:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
40012318:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
4001231c:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012320:	eae8e9e8 	b	3fa4cac8 <GPM4DAT+0x2ea4c7e4>
40012324:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
40012328:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
4001232c:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
40012330:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
40012334:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
40012338:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
4001233c:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
40012340:	fae8f9e8 	blx	3fa50ae8 <GPM4DAT+0x2ea50804>
40012344:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
40012348:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
4001234c:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
40012350:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
40012354:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
40012358:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001235c:	3ae939e9 	bcc	3fa60b08 <GPM4DAT+0x2ea60824>
40012360:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
40012364:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
40012368:	40e93fe9 	rscmi	r3, r9, r9, ror #31
4001236c:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
40012370:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
40012374:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
40012378:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
4001237c:	4ae949e9 	bmi	3fa64b28 <GPM4DAT+0x2ea64844>
40012380:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
40012384:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40012388:	50e94fe9 	rscpl	r4, r9, r9, ror #31
4001238c:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
40012390:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
40012394:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
40012398:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001239c:	5ae959e9 	bpl	3fa68b48 <GPM4DAT+0x2ea68864>
400123a0:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
400123a4:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
400123a8:	60e95fe9 	rscvs	r5, r9, r9, ror #31
400123ac:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
400123b0:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
400123b4:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
400123b8:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400123bc:	6ae969e9 	bvs	3fa6cb68 <GPM4DAT+0x2ea6c884>
400123c0:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
400123c4:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
400123c8:	70e96fe9 	rscvc	r6, r9, r9, ror #31
400123cc:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
400123d0:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
400123d4:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
400123d8:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400123dc:	7ae979e9 	bvc	3fa70b88 <GPM4DAT+0x2ea708a4>
400123e0:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
400123e4:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
400123e8:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
400123ec:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
400123f0:	96e995e9 	strbtls	r9, [r9], r9, ror #11
400123f4:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400123f8:	9ae999e9 	bls	3fa78ba4 <GPM4DAT+0x2ea788c0>
400123fc:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
40012400:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
40012404:	a0e99fe9 	rscge	r9, r9, r9, ror #31
40012408:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
4001240c:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
40012410:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
40012414:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012418:	aae9a9e9 	bge	3fa7cbc4 <GPM4DAT+0x2ea7c8e0>
4001241c:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
40012420:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
40012424:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
40012428:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
4001242c:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
40012430:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
40012434:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012438:	bae9b9e9 	blt	3fa80be4 <GPM4DAT+0x2ea80900>
4001243c:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
40012440:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
40012444:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
40012448:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
4001244c:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
40012450:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
40012454:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012458:	cae9c9e9 	bgt	3fa84c04 <GPM4DAT+0x2ea84920>
4001245c:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
40012460:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
40012464:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
40012468:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
4001246c:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
40012470:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
40012474:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012478:	dae9d9e9 	ble	3fa88c24 <GPM4DAT+0x2ea88940>
4001247c:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40012480:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
40012484:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40012488:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
4001248c:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
40012490:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
40012494:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012498:	eae9e9e9 	b	3fa8cc44 <GPM4DAT+0x2ea8c960>
4001249c:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
400124a0:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
400124a4:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
400124a8:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
400124ac:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
400124b0:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
400124b4:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
400124b8:	fae9f9e9 	blx	3fa90c64 <GPM4DAT+0x2ea90980>
400124bc:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
400124c0:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
400124c4:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
400124c8:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
400124cc:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
400124d0:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400124d4:	3aea39ea 	bcc	3faa0c84 <GPM4DAT+0x2eaa09a0>
400124d8:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
400124dc:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
400124e0:	40ea3fea 	rscmi	r3, sl, sl, ror #31
400124e4:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
400124e8:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
400124ec:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
400124f0:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
400124f4:	4aea49ea 	bmi	3faa4ca4 <GPM4DAT+0x2eaa49c0>
400124f8:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
400124fc:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
40012500:	50ea4fea 	rscpl	r4, sl, sl, ror #31
40012504:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
40012508:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
4001250c:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
40012510:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012514:	5aea59ea 	bpl	3faa8cc4 <GPM4DAT+0x2eaa89e0>
40012518:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
4001251c:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
40012520:	60ea5fea 	rscvs	r5, sl, sl, ror #31
40012524:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
40012528:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
4001252c:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
40012530:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012534:	6aea69ea 	bvs	3faacce4 <GPM4DAT+0x2eaaca00>
40012538:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
4001253c:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
40012540:	70ea6fea 	rscvc	r6, sl, sl, ror #31
40012544:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
40012548:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
4001254c:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
40012550:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012554:	7aea79ea 	bvc	3fab0d04 <GPM4DAT+0x2eab0a20>
40012558:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
4001255c:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
40012560:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
40012564:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
40012568:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
4001256c:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012570:	9aea99ea 	bls	3fab8d20 <GPM4DAT+0x2eab8a3c>
40012574:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
40012578:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
4001257c:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40012580:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
40012584:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40012588:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
4001258c:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012590:	aaeaa9ea 	bge	3fabcd40 <GPM4DAT+0x2eabca5c>
40012594:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
40012598:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
4001259c:	b0eaafea 	rsclt	sl, sl, sl, ror #31
400125a0:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
400125a4:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
400125a8:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
400125ac:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400125b0:	baeab9ea 	blt	3fac0d60 <GPM4DAT+0x2eac0a7c>
400125b4:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
400125b8:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
400125bc:	c0eabfea 	rscgt	fp, sl, sl, ror #31
400125c0:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
400125c4:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
400125c8:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
400125cc:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400125d0:	caeac9ea 	bgt	3fac4d80 <GPM4DAT+0x2eac4a9c>
400125d4:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
400125d8:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
400125dc:	d0eacfea 	rscle	ip, sl, sl, ror #31
400125e0:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
400125e4:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
400125e8:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
400125ec:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400125f0:	daead9ea 	ble	3fac8da0 <GPM4DAT+0x2eac8abc>
400125f4:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
400125f8:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
400125fc:	e0eadfea 	rsc	sp, sl, sl, ror #31
40012600:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
40012604:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
40012608:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
4001260c:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012610:	eaeae9ea 	b	3faccdc0 <GPM4DAT+0x2eaccadc>
40012614:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
40012618:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
4001261c:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
40012620:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
40012624:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
40012628:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
4001262c:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
40012630:	faeaf9ea 	blx	3fad0de0 <GPM4DAT+0x2ead0afc>
40012634:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
40012638:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
4001263c:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
40012640:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
40012644:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
40012648:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001264c:	3aeb39eb 	bcc	3fae0e00 <GPM4DAT+0x2eae0b1c>
40012650:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
40012654:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
40012658:	40eb3feb 	rscmi	r3, fp, fp, ror #31
4001265c:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
40012660:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
40012664:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
40012668:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
4001266c:	4aeb49eb 	bmi	3fae4e20 <GPM4DAT+0x2eae4b3c>
40012670:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
40012674:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
40012678:	50eb4feb 	rscpl	r4, fp, fp, ror #31
4001267c:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40012680:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
40012684:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40012688:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001268c:	5aeb59eb 	bpl	3fae8e40 <GPM4DAT+0x2eae8b5c>
40012690:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
40012694:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
40012698:	60eb5feb 	rscvs	r5, fp, fp, ror #31
4001269c:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
400126a0:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
400126a4:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
400126a8:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400126ac:	6aeb69eb 	bvs	3faece60 <GPM4DAT+0x2eaecb7c>
400126b0:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
400126b4:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
400126b8:	70eb6feb 	rscvc	r6, fp, fp, ror #31
400126bc:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
400126c0:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
400126c4:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
400126c8:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400126cc:	7aeb79eb 	bvc	3faf0e80 <GPM4DAT+0x2eaf0b9c>
400126d0:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
400126d4:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
400126d8:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
400126dc:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
400126e0:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
400126e4:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400126e8:	9aeb99eb 	bls	3faf8e9c <GPM4DAT+0x2eaf8bb8>
400126ec:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
400126f0:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
400126f4:	a0eb9feb 	rscge	r9, fp, fp, ror #31
400126f8:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
400126fc:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
40012700:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
40012704:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012708:	aaeba9eb 	bge	3fafcebc <GPM4DAT+0x2eafcbd8>
4001270c:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
40012710:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
40012714:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
40012718:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
4001271c:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
40012720:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
40012724:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012728:	baebb9eb 	blt	3fb00edc <GPM4DAT+0x2eb00bf8>
4001272c:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
40012730:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
40012734:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
40012738:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
4001273c:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
40012740:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
40012744:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012748:	caebc9eb 	bgt	3fb04efc <GPM4DAT+0x2eb04c18>
4001274c:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
40012750:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
40012754:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
40012758:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
4001275c:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
40012760:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
40012764:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012768:	daebd9eb 	ble	3fb08f1c <GPM4DAT+0x2eb08c38>
4001276c:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
40012770:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
40012774:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
40012778:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
4001277c:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40012780:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
40012784:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012788:	eaebe9eb 	b	3fb0cf3c <GPM4DAT+0x2eb0cc58>
4001278c:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
40012790:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
40012794:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
40012798:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
4001279c:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
400127a0:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
400127a4:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
400127a8:	faebf9eb 	blx	3fb10f5c <GPM4DAT+0x2eb10c78>
400127ac:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
400127b0:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
400127b4:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
400127b8:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
400127bc:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
400127c0:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400127c4:	3aec39ec 	bcc	3fb20f7c <GPM4DAT+0x2eb20c98>
400127c8:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
400127cc:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
400127d0:	40ec3fec 	rscmi	r3, ip, ip, ror #31
400127d4:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
400127d8:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
400127dc:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
400127e0:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400127e4:	4aec49ec 	bmi	3fb24f9c <GPM4DAT+0x2eb24cb8>
400127e8:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
400127ec:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
400127f0:	50ec4fec 	rscpl	r4, ip, ip, ror #31
400127f4:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
400127f8:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
400127fc:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
40012800:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012804:	5aec59ec 	bpl	3fb28fbc <GPM4DAT+0x2eb28cd8>
40012808:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
4001280c:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
40012810:	60ec5fec 	rscvs	r5, ip, ip, ror #31
40012814:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
40012818:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
4001281c:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
40012820:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012824:	6aec69ec 	bvs	3fb2cfdc <GPM4DAT+0x2eb2ccf8>
40012828:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
4001282c:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
40012830:	70ec6fec 	rscvc	r6, ip, ip, ror #31
40012834:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
40012838:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
4001283c:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
40012840:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012844:	7aec79ec 	bvc	3fb30ffc <GPM4DAT+0x2eb30d18>
40012848:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
4001284c:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
40012850:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
40012854:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
40012858:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
4001285c:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012860:	9aec99ec 	bls	3fb39018 <GPM4DAT+0x2eb38d34>
40012864:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
40012868:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
4001286c:	a0ec9fec 	rscge	r9, ip, ip, ror #31
40012870:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
40012874:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
40012878:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
4001287c:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012880:	aaeca9ec 	bge	3fb3d038 <GPM4DAT+0x2eb3cd54>
40012884:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40012888:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
4001288c:	b0ecafec 	rsclt	sl, ip, ip, ror #31
40012890:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
40012894:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
40012898:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
4001289c:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400128a0:	baecb9ec 	blt	3fb41058 <GPM4DAT+0x2eb40d74>
400128a4:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
400128a8:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
400128ac:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
400128b0:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
400128b4:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
400128b8:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
400128bc:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400128c0:	caecc9ec 	bgt	3fb45078 <GPM4DAT+0x2eb44d94>
400128c4:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
400128c8:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
400128cc:	d0eccfec 	rscle	ip, ip, ip, ror #31
400128d0:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
400128d4:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
400128d8:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
400128dc:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400128e0:	daecd9ec 	ble	3fb49098 <GPM4DAT+0x2eb48db4>
400128e4:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
400128e8:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
400128ec:	e0ecdfec 	rsc	sp, ip, ip, ror #31
400128f0:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
400128f4:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
400128f8:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
400128fc:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012900:	eaece9ec 	b	3fb4d0b8 <GPM4DAT+0x2eb4cdd4>
40012904:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
40012908:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
4001290c:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
40012910:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
40012914:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
40012918:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
4001291c:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
40012920:	faecf9ec 	blx	3fb510d8 <GPM4DAT+0x2eb50df4>
40012924:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
40012928:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
4001292c:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
40012930:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
40012934:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
40012938:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001293c:	3aed39ed 	bcc	3fb610f8 <GPM4DAT+0x2eb60e14>
40012940:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
40012944:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
40012948:	40ed3fed 	rscmi	r3, sp, sp, ror #31
4001294c:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
40012950:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
40012954:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
40012958:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
4001295c:	4aed49ed 	bmi	3fb65118 <GPM4DAT+0x2eb64e34>
40012960:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
40012964:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40012968:	50ed4fed 	rscpl	r4, sp, sp, ror #31
4001296c:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40012970:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
40012974:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40012978:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001297c:	5aed59ed 	bpl	3fb69138 <GPM4DAT+0x2eb68e54>
40012980:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
40012984:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
40012988:	60ed5fed 	rscvs	r5, sp, sp, ror #31
4001298c:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
40012990:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
40012994:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
40012998:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001299c:	6aed69ed 	bvs	3fb6d158 <GPM4DAT+0x2eb6ce74>
400129a0:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
400129a4:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
400129a8:	70ed6fed 	rscvc	r6, sp, sp, ror #31
400129ac:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
400129b0:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
400129b4:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
400129b8:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400129bc:	7aed79ed 	bvc	3fb71178 <GPM4DAT+0x2eb70e94>
400129c0:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
400129c4:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
400129c8:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
400129cc:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
400129d0:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
400129d4:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400129d8:	9aed99ed 	bls	3fb79194 <GPM4DAT+0x2eb78eb0>
400129dc:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
400129e0:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
400129e4:	a0ed9fed 	rscge	r9, sp, sp, ror #31
400129e8:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
400129ec:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
400129f0:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
400129f4:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400129f8:	aaeda9ed 	bge	3fb7d1b4 <GPM4DAT+0x2eb7ced0>
400129fc:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
40012a00:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
40012a04:	b0edafed 	rsclt	sl, sp, sp, ror #31
40012a08:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
40012a0c:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
40012a10:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
40012a14:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012a18:	baedb9ed 	blt	3fb811d4 <GPM4DAT+0x2eb80ef0>
40012a1c:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
40012a20:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
40012a24:	c0edbfed 	rscgt	fp, sp, sp, ror #31
40012a28:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
40012a2c:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
40012a30:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
40012a34:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012a38:	caedc9ed 	bgt	3fb851f4 <GPM4DAT+0x2eb84f10>
40012a3c:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
40012a40:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
40012a44:	d0edcfed 	rscle	ip, sp, sp, ror #31
40012a48:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
40012a4c:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
40012a50:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
40012a54:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012a58:	daedd9ed 	ble	3fb89214 <GPM4DAT+0x2eb88f30>
40012a5c:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
40012a60:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
40012a64:	e0eddfed 	rsc	sp, sp, sp, ror #31
40012a68:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
40012a6c:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40012a70:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
40012a74:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012a78:	eaede9ed 	b	3fb8d234 <GPM4DAT+0x2eb8cf50>
40012a7c:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40012a80:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
40012a84:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
40012a88:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
40012a8c:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
40012a90:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
40012a94:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
40012a98:	faedf9ed 	blx	3fb91254 <GPM4DAT+0x2eb90f70>
40012a9c:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
40012aa0:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
40012aa4:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
40012aa8:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
40012aac:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
40012ab0:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012ab4:	3aee39ee 	bcc	3fba1274 <GPM4DAT+0x2eba0f90>
40012ab8:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
40012abc:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
40012ac0:	40ee3fee 	rscmi	r3, lr, lr, ror #31
40012ac4:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
40012ac8:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
40012acc:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
40012ad0:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40012ad4:	4aee49ee 	bmi	3fba5294 <GPM4DAT+0x2eba4fb0>
40012ad8:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
40012adc:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
40012ae0:	50ee4fee 	rscpl	r4, lr, lr, ror #31
40012ae4:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
40012ae8:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
40012aec:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
40012af0:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012af4:	5aee59ee 	bpl	3fba92b4 <GPM4DAT+0x2eba8fd0>
40012af8:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
40012afc:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
40012b00:	60ee5fee 	rscvs	r5, lr, lr, ror #31
40012b04:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
40012b08:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
40012b0c:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
40012b10:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012b14:	6aee69ee 	bvs	3fbad2d4 <GPM4DAT+0x2ebacff0>
40012b18:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
40012b1c:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
40012b20:	70ee6fee 	rscvc	r6, lr, lr, ror #31
40012b24:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
40012b28:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
40012b2c:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
40012b30:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012b34:	7aee79ee 	bvc	3fbb12f4 <GPM4DAT+0x2ebb1010>
40012b38:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
40012b3c:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
40012b40:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
40012b44:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
40012b48:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
40012b4c:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012b50:	9aee99ee 	bls	3fbb9310 <GPM4DAT+0x2ebb902c>
40012b54:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
40012b58:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
40012b5c:	a0ee9fee 	rscge	r9, lr, lr, ror #31
40012b60:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
40012b64:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40012b68:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
40012b6c:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012b70:	aaeea9ee 	bge	3fbbd330 <GPM4DAT+0x2ebbd04c>
40012b74:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40012b78:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
40012b7c:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40012b80:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
40012b84:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
40012b88:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
40012b8c:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012b90:	baeeb9ee 	blt	3fbc1350 <GPM4DAT+0x2ebc106c>
40012b94:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
40012b98:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
40012b9c:	c0eebfee 	rscgt	fp, lr, lr, ror #31
40012ba0:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
40012ba4:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
40012ba8:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
40012bac:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012bb0:	caeec9ee 	bgt	3fbc5370 <GPM4DAT+0x2ebc508c>
40012bb4:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
40012bb8:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
40012bbc:	d0eecfee 	rscle	ip, lr, lr, ror #31
40012bc0:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
40012bc4:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
40012bc8:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
40012bcc:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012bd0:	daeed9ee 	ble	3fbc9390 <GPM4DAT+0x2ebc90ac>
40012bd4:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
40012bd8:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
40012bdc:	e0eedfee 	rsc	sp, lr, lr, ror #31
40012be0:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
40012be4:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
40012be8:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
40012bec:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012bf0:	eaeee9ee 	b	3fbcd3b0 <GPM4DAT+0x2ebcd0cc>
40012bf4:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
40012bf8:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
40012bfc:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
40012c00:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
40012c04:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
40012c08:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
40012c0c:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
40012c10:	faeef9ee 	blx	3fbd13d0 <GPM4DAT+0x2ebd10ec>
40012c14:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
40012c18:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
40012c1c:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
40012c20:	34ef33ef 	strbtcc	r3, [pc], #1007	; 40012c28 <HanTable+0x3430>
40012c24:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
40012c28:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
40012c2c:	3aef39ef 	bcc	3fbe13f0 <GPM4DAT+0x2ebe110c>
40012c30:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
40012c34:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
40012c38:	40ef3fef 	rscmi	r3, pc, pc, ror #31
40012c3c:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
40012c40:	44ef43ef 	strbtmi	r4, [pc], #1007	; 40012c48 <HanTable+0x3450>
40012c44:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
40012c48:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40012c4c:	4aef49ef 	bmi	3fbe5410 <GPM4DAT+0x2ebe512c>
40012c50:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
40012c54:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
40012c58:	50ef4fef 	rscpl	r4, pc, pc, ror #31
40012c5c:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
40012c60:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40012c68 <HanTable+0x3470>
40012c64:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40012c68:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40012c6c:	5aef59ef 	bpl	3fbe9430 <GPM4DAT+0x2ebe914c>
40012c70:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
40012c74:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40012c78:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40012c7c:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40012c80:	64ef63ef 	strbtvs	r6, [pc], #1007	; 40012c88 <HanTable+0x3490>
40012c84:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
40012c88:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40012c8c:	6aef69ef 	bvs	3fbed450 <GPM4DAT+0x2ebed16c>
40012c90:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
40012c94:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
40012c98:	70ef6fef 	rscvc	r6, pc, pc, ror #31
40012c9c:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
40012ca0:	74ef73ef 	strbtvc	r7, [pc], #1007	; 40012ca8 <HanTable+0x34b0>
40012ca4:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
40012ca8:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
40012cac:	7aef79ef 	bvc	3fbf1470 <GPM4DAT+0x2ebf118c>
40012cb0:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
40012cb4:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
40012cb8:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
40012cbc:	94ef93ef 	strbtls	r9, [pc], #1007	; 40012cc4 <HanTable+0x34cc>
40012cc0:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
40012cc4:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
40012cc8:	9aef99ef 	bls	3fbf948c <GPM4DAT+0x2ebf91a8>
40012ccc:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
40012cd0:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
40012cd4:	a0ef9fef 	rscge	r9, pc, pc, ror #31
40012cd8:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
40012cdc:	a4efa3ef 	strbtge	sl, [pc], #1007	; 40012ce4 <HanTable+0x34ec>
40012ce0:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
40012ce4:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40012ce8:	aaefa9ef 	bge	3fbfd4ac <GPM4DAT+0x2ebfd1c8>
40012cec:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
40012cf0:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
40012cf4:	b0efafef 	rsclt	sl, pc, pc, ror #31
40012cf8:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
40012cfc:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 40012d04 <HanTable+0x350c>
40012d00:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
40012d04:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40012d08:	baefb9ef 	blt	3fc014cc <GPM4DAT+0x2ec011e8>
40012d0c:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
40012d10:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
40012d14:	c0efbfef 	rscgt	fp, pc, pc, ror #31
40012d18:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
40012d1c:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 40012d24 <HanTable+0x352c>
40012d20:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
40012d24:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
40012d28:	caefc9ef 	bgt	3fc054ec <GPM4DAT+0x2ec05208>
40012d2c:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
40012d30:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
40012d34:	d0efcfef 	rscle	ip, pc, pc, ror #31
40012d38:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
40012d3c:	d4efd3ef 	strbtle	sp, [pc], #1007	; 40012d44 <HanTable+0x354c>
40012d40:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
40012d44:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
40012d48:	daefd9ef 	ble	3fc0950c <GPM4DAT+0x2ec09228>
40012d4c:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
40012d50:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
40012d54:	e0efdfef 	rsc	sp, pc, pc, ror #31
40012d58:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
40012d5c:	e4efe3ef 	strbt	lr, [pc], #1007	; 40012d64 <HanTable+0x356c>
40012d60:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
40012d64:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40012d68:	eaefe9ef 	b	3fc0d52c <GPM4DAT+0x2ec0d248>
40012d6c:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
40012d70:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
40012d74:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
40012d78:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
40012d7c:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40012d80:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
40012d84:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
40012d88:	faeff9ef 	blx	3fc1154c <GPM4DAT+0x2ec11268>
40012d8c:	fceffbef 	stc2l	11, cr15, [pc], #956	; 40013150 <HanTable+0x3958>
40012d90:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
40012d94:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
40012d98:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
40012d9c:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
40012da0:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012da4:	3af039f0 	bcc	3fc2156c <GPM4DAT+0x2ec21288>
40012da8:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
40012dac:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
40012db0:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
40012db4:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
40012db8:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
40012dbc:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
40012dc0:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
40012dc4:	4af049f0 	bmi	3fc2558c <GPM4DAT+0x2ec252a8>
40012dc8:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
40012dcc:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
40012dd0:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
40012dd4:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
40012dd8:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
40012ddc:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
40012de0:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012de4:	5af059f0 	bpl	3fc295ac <GPM4DAT+0x2ec292c8>
40012de8:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
40012dec:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
40012df0:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
40012df4:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
40012df8:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
40012dfc:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
40012e00:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012e04:	6af069f0 	bvs	3fc2d5cc <GPM4DAT+0x2ec2d2e8>
40012e08:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
40012e0c:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
40012e10:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
40012e14:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
40012e18:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
40012e1c:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
40012e20:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012e24:	7af079f0 	bvc	3fc315ec <GPM4DAT+0x2ec31308>
40012e28:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
40012e2c:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
40012e30:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
40012e34:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
40012e38:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
40012e3c:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012e40:	9af099f0 	bls	3fc39608 <GPM4DAT+0x2ec39324>
40012e44:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
40012e48:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
40012e4c:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
40012e50:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
40012e54:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
40012e58:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
40012e5c:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012e60:	aaf0a9f0 	bge	3fc3d628 <GPM4DAT+0x2ec3d344>
40012e64:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
40012e68:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
40012e6c:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
40012e70:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
40012e74:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
40012e78:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
40012e7c:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012e80:	baf0b9f0 	blt	3fc41648 <GPM4DAT+0x2ec41364>
40012e84:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
40012e88:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
40012e8c:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
40012e90:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
40012e94:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
40012e98:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
40012e9c:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012ea0:	caf0c9f0 	bgt	3fc45668 <GPM4DAT+0x2ec45384>
40012ea4:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
40012ea8:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
40012eac:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
40012eb0:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
40012eb4:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
40012eb8:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
40012ebc:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012ec0:	daf0d9f0 	ble	3fc49688 <GPM4DAT+0x2ec493a4>
40012ec4:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
40012ec8:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
40012ecc:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
40012ed0:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
40012ed4:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
40012ed8:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
40012edc:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012ee0:	eaf0e9f0 	b	3fc4d6a8 <GPM4DAT+0x2ec4d3c4>
40012ee4:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40012ee8:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
40012eec:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40012ef0:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
40012ef4:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40012ef8:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
40012efc:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40012f00:	faf0f9f0 	blx	3fc516c8 <GPM4DAT+0x2ec513e4>
40012f04:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
40012f08:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
40012f0c:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
40012f10:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
40012f14:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
40012f18:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012f1c:	3af139f1 	bcc	3fc616e8 <GPM4DAT+0x2ec61404>
40012f20:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
40012f24:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
40012f28:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
40012f2c:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
40012f30:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
40012f34:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
40012f38:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
40012f3c:	4af149f1 	bmi	3fc65708 <GPM4DAT+0x2ec65424>
40012f40:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
40012f44:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
40012f48:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
40012f4c:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
40012f50:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
40012f54:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
40012f58:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012f5c:	5af159f1 	bpl	3fc69728 <GPM4DAT+0x2ec69444>
40012f60:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
40012f64:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
40012f68:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
40012f6c:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
40012f70:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
40012f74:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
40012f78:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012f7c:	6af169f1 	bvs	3fc6d748 <GPM4DAT+0x2ec6d464>
40012f80:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
40012f84:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
40012f88:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
40012f8c:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
40012f90:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
40012f94:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
40012f98:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012f9c:	7af179f1 	bvc	3fc71768 <GPM4DAT+0x2ec71484>
40012fa0:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
40012fa4:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
40012fa8:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
40012fac:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
40012fb0:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
40012fb4:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012fb8:	9af199f1 	bls	3fc79784 <GPM4DAT+0x2ec794a0>
40012fbc:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
40012fc0:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
40012fc4:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
40012fc8:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
40012fcc:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
40012fd0:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
40012fd4:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012fd8:	aaf1a9f1 	bge	3fc7d7a4 <GPM4DAT+0x2ec7d4c0>
40012fdc:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
40012fe0:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
40012fe4:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40012fe8:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
40012fec:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40012ff0:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
40012ff4:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012ff8:	baf1b9f1 	blt	3fc817c4 <GPM4DAT+0x2ec814e0>
40012ffc:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40013000:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
40013004:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
40013008:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
4001300c:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
40013010:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
40013014:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013018:	caf1c9f1 	bgt	3fc857e4 <GPM4DAT+0x2ec85500>
4001301c:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
40013020:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
40013024:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
40013028:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
4001302c:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
40013030:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
40013034:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013038:	daf1d9f1 	ble	3fc89804 <GPM4DAT+0x2ec89520>
4001303c:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
40013040:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
40013044:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
40013048:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
4001304c:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
40013050:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
40013054:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013058:	eaf1e9f1 	b	3fc8d824 <GPM4DAT+0x2ec8d540>
4001305c:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
40013060:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
40013064:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
40013068:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
4001306c:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
40013070:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
40013074:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
40013078:	faf1f9f1 	blx	3fc91844 <GPM4DAT+0x2ec91560>
4001307c:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40013080:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
40013084:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
40013088:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
4001308c:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
40013090:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013094:	3af239f2 	bcc	3fca1864 <GPM4DAT+0x2eca1580>
40013098:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
4001309c:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
400130a0:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
400130a4:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
400130a8:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
400130ac:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
400130b0:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
400130b4:	4af249f2 	bmi	3fca5884 <GPM4DAT+0x2eca55a0>
400130b8:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
400130bc:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
400130c0:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
400130c4:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
400130c8:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
400130cc:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
400130d0:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400130d4:	5af259f2 	bpl	3fca98a4 <GPM4DAT+0x2eca95c0>
400130d8:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
400130dc:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
400130e0:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
400130e4:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
400130e8:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
400130ec:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
400130f0:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400130f4:	6af269f2 	bvs	3fcad8c4 <GPM4DAT+0x2ecad5e0>
400130f8:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
400130fc:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
40013100:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
40013104:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
40013108:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
4001310c:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
40013110:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013114:	7af279f2 	bvc	3fcb18e4 <GPM4DAT+0x2ecb1600>
40013118:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
4001311c:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
40013120:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
40013124:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
40013128:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
4001312c:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013130:	9af299f2 	bls	3fcb9900 <GPM4DAT+0x2ecb961c>
40013134:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
40013138:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
4001313c:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
40013140:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
40013144:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
40013148:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
4001314c:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013150:	aaf2a9f2 	bge	3fcbd920 <GPM4DAT+0x2ecbd63c>
40013154:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
40013158:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
4001315c:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
40013160:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
40013164:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
40013168:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
4001316c:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013170:	baf2b9f2 	blt	3fcc1940 <GPM4DAT+0x2ecc165c>
40013174:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
40013178:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
4001317c:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40013180:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
40013184:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
40013188:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
4001318c:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013190:	caf2c9f2 	bgt	3fcc5960 <GPM4DAT+0x2ecc567c>
40013194:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
40013198:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
4001319c:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
400131a0:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
400131a4:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
400131a8:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
400131ac:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400131b0:	daf2d9f2 	ble	3fcc9980 <GPM4DAT+0x2ecc969c>
400131b4:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
400131b8:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
400131bc:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
400131c0:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
400131c4:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
400131c8:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
400131cc:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400131d0:	eaf2e9f2 	b	3fccd9a0 <GPM4DAT+0x2eccd6bc>
400131d4:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
400131d8:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
400131dc:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
400131e0:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
400131e4:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
400131e8:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
400131ec:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
400131f0:	faf2f9f2 	blx	3fcd19c0 <GPM4DAT+0x2ecd16dc>
400131f4:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
400131f8:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
400131fc:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
40013200:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
40013204:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
40013208:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001320c:	3af339f3 	bcc	3fce19e0 <GPM4DAT+0x2ece16fc>
40013210:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
40013214:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40013218:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
4001321c:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
40013220:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
40013224:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
40013228:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
4001322c:	4af349f3 	bmi	3fce5a00 <GPM4DAT+0x2ece571c>
40013230:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
40013234:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
40013238:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
4001323c:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
40013240:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
40013244:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
40013248:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001324c:	5af359f3 	bpl	3fce9a20 <GPM4DAT+0x2ece973c>
40013250:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
40013254:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
40013258:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
4001325c:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
40013260:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
40013264:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
40013268:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001326c:	6af369f3 	bvs	3fceda40 <GPM4DAT+0x2eced75c>
40013270:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
40013274:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
40013278:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
4001327c:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40013280:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
40013284:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
40013288:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001328c:	7af379f3 	bvc	3fcf1a60 <GPM4DAT+0x2ecf177c>
40013290:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
40013294:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
40013298:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
4001329c:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
400132a0:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
400132a4:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400132a8:	9af399f3 	bls	3fcf9a7c <GPM4DAT+0x2ecf9798>
400132ac:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
400132b0:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
400132b4:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
400132b8:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
400132bc:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
400132c0:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
400132c4:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400132c8:	aaf3a9f3 	bge	3fcfda9c <GPM4DAT+0x2ecfd7b8>
400132cc:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
400132d0:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
400132d4:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
400132d8:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
400132dc:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
400132e0:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
400132e4:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400132e8:	baf3b9f3 	blt	3fd01abc <GPM4DAT+0x2ed017d8>
400132ec:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
400132f0:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
400132f4:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
400132f8:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
400132fc:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
40013300:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
40013304:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013308:	caf3c9f3 	bgt	3fd05adc <GPM4DAT+0x2ed057f8>
4001330c:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
40013310:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
40013314:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
40013318:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
4001331c:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
40013320:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
40013324:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013328:	daf3d9f3 	ble	3fd09afc <GPM4DAT+0x2ed09818>
4001332c:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
40013330:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
40013334:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
40013338:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
4001333c:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
40013340:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
40013344:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013348:	eaf3e9f3 	b	3fd0db1c <GPM4DAT+0x2ed0d838>
4001334c:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
40013350:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
40013354:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
40013358:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
4001335c:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
40013360:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
40013364:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
40013368:	faf3f9f3 	blx	3fd11b3c <GPM4DAT+0x2ed11858>
4001336c:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
40013370:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
40013374:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
40013378:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
4001337c:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40013380:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013384:	3af439f4 	bcc	3fd21b5c <GPM4DAT+0x2ed21878>
40013388:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
4001338c:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
40013390:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
40013394:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
40013398:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
4001339c:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
400133a0:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
400133a4:	4af449f4 	bmi	3fd25b7c <GPM4DAT+0x2ed25898>
400133a8:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
400133ac:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
400133b0:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
400133b4:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
400133b8:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
400133bc:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
400133c0:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400133c4:	5af459f4 	bpl	3fd29b9c <GPM4DAT+0x2ed298b8>
400133c8:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
400133cc:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
400133d0:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
400133d4:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
400133d8:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
400133dc:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
400133e0:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400133e4:	6af469f4 	bvs	3fd2dbbc <GPM4DAT+0x2ed2d8d8>
400133e8:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
400133ec:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
400133f0:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
400133f4:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
400133f8:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
400133fc:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
40013400:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013404:	7af479f4 	bvc	3fd31bdc <GPM4DAT+0x2ed318f8>
40013408:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
4001340c:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
40013410:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
40013414:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
40013418:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
4001341c:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013420:	9af499f4 	bls	3fd39bf8 <GPM4DAT+0x2ed39914>
40013424:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
40013428:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
4001342c:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
40013430:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
40013434:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
40013438:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
4001343c:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013440:	aaf4a9f4 	bge	3fd3dc18 <GPM4DAT+0x2ed3d934>
40013444:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
40013448:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
4001344c:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
40013450:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
40013454:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
40013458:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
4001345c:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013460:	baf4b9f4 	blt	3fd41c38 <GPM4DAT+0x2ed41954>
40013464:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
40013468:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
4001346c:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
40013470:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
40013474:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
40013478:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
4001347c:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013480:	caf4c9f4 	bgt	3fd45c58 <GPM4DAT+0x2ed45974>
40013484:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40013488:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
4001348c:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
40013490:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
40013494:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
40013498:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
4001349c:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400134a0:	daf4d9f4 	ble	3fd49c78 <GPM4DAT+0x2ed49994>
400134a4:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
400134a8:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
400134ac:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
400134b0:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
400134b4:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
400134b8:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
400134bc:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400134c0:	eaf4e9f4 	b	3fd4dc98 <GPM4DAT+0x2ed4d9b4>
400134c4:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
400134c8:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
400134cc:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
400134d0:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
400134d4:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
400134d8:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
400134dc:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
400134e0:	faf4f9f4 	blx	3fd51cb8 <GPM4DAT+0x2ed519d4>
400134e4:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
400134e8:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
400134ec:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
400134f0:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
400134f4:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
400134f8:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400134fc:	3af539f5 	bcc	3fd61cd8 <GPM4DAT+0x2ed619f4>
40013500:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
40013504:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
40013508:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
4001350c:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
40013510:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
40013514:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
40013518:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001351c:	4af549f5 	bmi	3fd65cf8 <GPM4DAT+0x2ed65a14>
40013520:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
40013524:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
40013528:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
4001352c:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
40013530:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
40013534:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
40013538:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001353c:	5af559f5 	bpl	3fd69d18 <GPM4DAT+0x2ed69a34>
40013540:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
40013544:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
40013548:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
4001354c:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
40013550:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
40013554:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
40013558:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001355c:	6af569f5 	bvs	3fd6dd38 <GPM4DAT+0x2ed6da54>
40013560:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
40013564:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
40013568:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
4001356c:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
40013570:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
40013574:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
40013578:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001357c:	7af579f5 	bvc	3fd71d58 <GPM4DAT+0x2ed71a74>
40013580:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
40013584:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40013588:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
4001358c:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
40013590:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
40013594:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013598:	9af599f5 	bls	3fd79d74 <GPM4DAT+0x2ed79a90>
4001359c:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
400135a0:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
400135a4:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
400135a8:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
400135ac:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
400135b0:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
400135b4:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400135b8:	aaf5a9f5 	bge	3fd7dd94 <GPM4DAT+0x2ed7dab0>
400135bc:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
400135c0:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
400135c4:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
400135c8:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
400135cc:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
400135d0:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
400135d4:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400135d8:	baf5b9f5 	blt	3fd81db4 <GPM4DAT+0x2ed81ad0>
400135dc:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
400135e0:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
400135e4:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
400135e8:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
400135ec:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
400135f0:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
400135f4:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400135f8:	caf5c9f5 	bgt	3fd85dd4 <GPM4DAT+0x2ed85af0>
400135fc:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
40013600:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
40013604:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
40013608:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
4001360c:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
40013610:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
40013614:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013618:	daf5d9f5 	ble	3fd89df4 <GPM4DAT+0x2ed89b10>
4001361c:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
40013620:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
40013624:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
40013628:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
4001362c:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
40013630:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
40013634:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013638:	eaf5e9f5 	b	3fd8de14 <GPM4DAT+0x2ed8db30>
4001363c:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
40013640:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
40013644:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
40013648:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
4001364c:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
40013650:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
40013654:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
40013658:	faf5f9f5 	blx	3fd91e34 <GPM4DAT+0x2ed91b50>
4001365c:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
40013660:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
40013664:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
40013668:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
4001366c:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
40013670:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013674:	3af639f6 	bcc	3fda1e54 <GPM4DAT+0x2eda1b70>
40013678:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
4001367c:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40013680:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
40013684:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40013688:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
4001368c:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
40013690:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40013694:	4af649f6 	bmi	3fda5e74 <GPM4DAT+0x2eda5b90>
40013698:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
4001369c:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
400136a0:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
400136a4:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
400136a8:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
400136ac:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
400136b0:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400136b4:	5af659f6 	bpl	3fda9e94 <GPM4DAT+0x2eda9bb0>
400136b8:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
400136bc:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
400136c0:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
400136c4:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
400136c8:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
400136cc:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
400136d0:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400136d4:	6af669f6 	bvs	3fdadeb4 <GPM4DAT+0x2edadbd0>
400136d8:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
400136dc:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
400136e0:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
400136e4:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
400136e8:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
400136ec:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
400136f0:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400136f4:	7af679f6 	bvc	3fdb1ed4 <GPM4DAT+0x2edb1bf0>
400136f8:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
400136fc:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
40013700:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
40013704:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
40013708:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
4001370c:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013710:	9af699f6 	bls	3fdb9ef0 <GPM4DAT+0x2edb9c0c>
40013714:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
40013718:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
4001371c:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
40013720:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
40013724:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
40013728:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
4001372c:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013730:	aaf6a9f6 	bge	3fdbdf10 <GPM4DAT+0x2edbdc2c>
40013734:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
40013738:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
4001373c:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
40013740:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
40013744:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
40013748:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
4001374c:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013750:	baf6b9f6 	blt	3fdc1f30 <GPM4DAT+0x2edc1c4c>
40013754:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
40013758:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
4001375c:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
40013760:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
40013764:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
40013768:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
4001376c:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013770:	caf6c9f6 	bgt	3fdc5f50 <GPM4DAT+0x2edc5c6c>
40013774:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
40013778:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
4001377c:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40013780:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
40013784:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40013788:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
4001378c:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013790:	daf6d9f6 	ble	3fdc9f70 <GPM4DAT+0x2edc9c8c>
40013794:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
40013798:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
4001379c:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
400137a0:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
400137a4:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
400137a8:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
400137ac:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400137b0:	eaf6e9f6 	b	3fdcdf90 <GPM4DAT+0x2edcdcac>
400137b4:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
400137b8:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
400137bc:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
400137c0:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
400137c4:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
400137c8:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
400137cc:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
400137d0:	faf6f9f6 	blx	3fdd1fb0 <GPM4DAT+0x2edd1ccc>
400137d4:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
400137d8:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
400137dc:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

400137e0 <.LANCHOR1>:
400137e0:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
400137e4:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
400137e8:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400137ec:	3af739f7 	bcc	3fde1fd0 <GPM4DAT+0x2ede1cec>
400137f0:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
400137f4:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
400137f8:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
400137fc:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
40013800:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
40013804:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
40013808:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001380c:	4af749f7 	bmi	3fde5ff0 <GPM4DAT+0x2ede5d0c>
40013810:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
40013814:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
40013818:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
4001381c:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
40013820:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
40013824:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
40013828:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001382c:	5af759f7 	bpl	3fdea010 <GPM4DAT+0x2ede9d2c>
40013830:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
40013834:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
40013838:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
4001383c:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
40013840:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
40013844:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
40013848:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001384c:	6af769f7 	bvs	3fdee030 <GPM4DAT+0x2ededd4c>
40013850:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
40013854:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
40013858:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
4001385c:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
40013860:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
40013864:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
40013868:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001386c:	7af779f7 	bvc	3fdf2050 <GPM4DAT+0x2edf1d6c>
40013870:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
40013874:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
40013878:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
4001387c:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40013880:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
40013884:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013888:	9af799f7 	bls	3fdfa06c <GPM4DAT+0x2edf9d88>
4001388c:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
40013890:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
40013894:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
40013898:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
4001389c:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
400138a0:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
400138a4:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400138a8:	aaf7a9f7 	bge	3fdfe08c <GPM4DAT+0x2edfdda8>
400138ac:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
400138b0:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
400138b4:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
400138b8:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
400138bc:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
400138c0:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
400138c4:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400138c8:	baf7b9f7 	blt	3fe020ac <GPM4DAT+0x2ee01dc8>
400138cc:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
400138d0:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
400138d4:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
400138d8:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
400138dc:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
400138e0:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
400138e4:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400138e8:	caf7c9f7 	bgt	3fe060cc <GPM4DAT+0x2ee05de8>
400138ec:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
400138f0:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
400138f4:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
400138f8:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
400138fc:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
40013900:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
40013904:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013908:	daf7d9f7 	ble	3fe0a0ec <GPM4DAT+0x2ee09e08>
4001390c:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
40013910:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
40013914:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
40013918:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
4001391c:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
40013920:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
40013924:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013928:	eaf7e9f7 	b	3fe0e10c <GPM4DAT+0x2ee0de28>
4001392c:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
40013930:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
40013934:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
40013938:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
4001393c:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
40013940:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
40013944:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
40013948:	faf7f9f7 	blx	3fe1212c <GPM4DAT+0x2ee11e48>
4001394c:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
40013950:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
40013954:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
40013958:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
4001395c:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
40013960:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013964:	3af839f8 	bcc	3fe2214c <GPM4DAT+0x2ee21e68>
40013968:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
4001396c:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40013970:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
40013974:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40013978:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
4001397c:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40013980:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40013984:	4af849f8 	bmi	3fe2616c <GPM4DAT+0x2ee25e88>
40013988:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
4001398c:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
40013990:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
40013994:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
40013998:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
4001399c:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
400139a0:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400139a4:	5af859f8 	bpl	3fe2a18c <GPM4DAT+0x2ee29ea8>
400139a8:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
400139ac:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
400139b0:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
400139b4:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
400139b8:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
400139bc:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
400139c0:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400139c4:	6af869f8 	bvs	3fe2e1ac <GPM4DAT+0x2ee2dec8>
400139c8:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
400139cc:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
400139d0:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
400139d4:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
400139d8:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
400139dc:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
400139e0:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400139e4:	7af879f8 	bvc	3fe321cc <GPM4DAT+0x2ee31ee8>
400139e8:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
400139ec:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
400139f0:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
400139f4:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
400139f8:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
400139fc:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013a00:	9af899f8 	bls	3fe3a1e8 <GPM4DAT+0x2ee39f04>
40013a04:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
40013a08:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
40013a0c:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
40013a10:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
40013a14:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
40013a18:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
40013a1c:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013a20:	aaf8a9f8 	bge	3fe3e208 <GPM4DAT+0x2ee3df24>
40013a24:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
40013a28:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
40013a2c:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
40013a30:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
40013a34:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
40013a38:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
40013a3c:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013a40:	baf8b9f8 	blt	3fe42228 <GPM4DAT+0x2ee41f44>
40013a44:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
40013a48:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
40013a4c:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
40013a50:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
40013a54:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
40013a58:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
40013a5c:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013a60:	caf8c9f8 	bgt	3fe46248 <GPM4DAT+0x2ee45f64>
40013a64:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40013a68:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
40013a6c:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40013a70:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
40013a74:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40013a78:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
40013a7c:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013a80:	daf8d9f8 	ble	3fe4a268 <GPM4DAT+0x2ee49f84>
40013a84:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
40013a88:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
40013a8c:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
40013a90:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
40013a94:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
40013a98:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
40013a9c:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013aa0:	eaf8e9f8 	b	3fe4e288 <GPM4DAT+0x2ee4dfa4>
40013aa4:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
40013aa8:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
40013aac:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
40013ab0:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
40013ab4:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
40013ab8:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
40013abc:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
40013ac0:	faf8f9f8 	blx	3fe522a8 <GPM4DAT+0x2ee51fc4>
40013ac4:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
40013ac8:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
40013acc:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
40013ad0:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
40013ad4:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
40013ad8:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013adc:	3af939f9 	bcc	3fe622c8 <GPM4DAT+0x2ee61fe4>
40013ae0:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
40013ae4:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
40013ae8:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
40013aec:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
40013af0:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
40013af4:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
40013af8:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40013afc:	4af949f9 	bmi	3fe662e8 <GPM4DAT+0x2ee66004>
40013b00:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
40013b04:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
40013b08:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
40013b0c:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
40013b10:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
40013b14:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
40013b18:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013b1c:	5af959f9 	bpl	3fe6a308 <GPM4DAT+0x2ee6a024>
40013b20:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
40013b24:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
40013b28:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
40013b2c:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
40013b30:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
40013b34:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
40013b38:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013b3c:	6af969f9 	bvs	3fe6e328 <GPM4DAT+0x2ee6e044>
40013b40:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
40013b44:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
40013b48:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
40013b4c:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
40013b50:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
40013b54:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
40013b58:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013b5c:	7af979f9 	bvc	3fe72348 <GPM4DAT+0x2ee72064>
40013b60:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
40013b64:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40013b68:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
40013b6c:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40013b70:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
40013b74:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013b78:	9af999f9 	bls	3fe7a364 <GPM4DAT+0x2ee7a080>
40013b7c:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40013b80:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
40013b84:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
40013b88:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
40013b8c:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
40013b90:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
40013b94:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013b98:	aaf9a9f9 	bge	3fe7e384 <GPM4DAT+0x2ee7e0a0>
40013b9c:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
40013ba0:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
40013ba4:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
40013ba8:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
40013bac:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
40013bb0:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
40013bb4:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013bb8:	baf9b9f9 	blt	3fe823a4 <GPM4DAT+0x2ee820c0>
40013bbc:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
40013bc0:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
40013bc4:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
40013bc8:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
40013bcc:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
40013bd0:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
40013bd4:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013bd8:	caf9c9f9 	bgt	3fe863c4 <GPM4DAT+0x2ee860e0>
40013bdc:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
40013be0:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
40013be4:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
40013be8:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
40013bec:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
40013bf0:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
40013bf4:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013bf8:	daf9d9f9 	ble	3fe8a3e4 <GPM4DAT+0x2ee8a100>
40013bfc:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
40013c00:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
40013c04:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
40013c08:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
40013c0c:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
40013c10:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
40013c14:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013c18:	eaf9e9f9 	b	3fe8e404 <GPM4DAT+0x2ee8e120>
40013c1c:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
40013c20:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
40013c24:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
40013c28:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
40013c2c:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
40013c30:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
40013c34:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
40013c38:	faf9f9f9 	blx	3fe92424 <GPM4DAT+0x2ee92140>
40013c3c:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
40013c40:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
40013c44:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40013c48:	daa0dafe 	ble	3e84a848 <GPM4DAT+0x2d84a564>
40013c4c:	dba0dbfe 	blle	3e84ac4c <GPM4DAT+0x2d84a968>
40013c50:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
40013c54:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
40013c58:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
40013c5c:	dfa0dffe 	svcle	0x00a0dffe
40013c60:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
40013c64:	8f918ccb 	svchi	0x00918ccb
40013c68:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40013c6c:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40013c70:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
40013c74:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40013c78:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40013c7c:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40013c80:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
40013c84:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
40013c88:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
40013c8c:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
40013c90:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
40013c94:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
40013c98:	e1fee0a0 	mvns	lr, r0, lsr #1
40013c9c:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
40013ca0:	e3fee2a0 	mvns	lr, #160, 4
40013ca4:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
40013ca8:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
40013cac:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
40013cb0:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
40013cb4:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
40013cb8:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
40013cbc:	eafee9a0 	b	3ffce344 <GPM4DAT+0x2efce060>
40013cc0:	ebfeeaa0 	bl	3ffce748 <GPM4DAT+0x2efce464>
40013cc4:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
40013cc8:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
40013ccc:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
40013cd0:	effeeea0 	svc	0x00feeea0
40013cd4:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
40013cd8:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
40013cdc:	f2fef1a0 	vext.8	d31, d30, d16, #1
40013ce0:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
40013ce4:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
40013ce8:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
40013cec:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
40013cf0:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
40013cf4:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
40013cf8:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
40013cfc:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

40013d00 <_first>:
40013d00:	02010000 	andeq	r0, r1, #0
40013d04:	06050403 	streq	r0, [r5], -r3, lsl #8
40013d08:	0a090807 	beq	40255d2c <__ZI_LIMIT__+0x23c490>
40013d0c:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40013d10:	1211100f 	andsne	r1, r1, #15
40013d14:	00000013 	andeq	r0, r0, r3, lsl r0

40013d18 <_middle>:
40013d18:	01000000 	mrseq	r0, (UNDEF: 0)
40013d1c:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
40013d20:	07060000 	streq	r0, [r6, -r0]
40013d24:	0b0a0908 	bleq	4029614c <__ZI_LIMIT__+0x27c8b0>
40013d28:	0d0c0000 	stceq	0, cr0, [ip, #-0]
40013d2c:	11100f0e 	tstne	r0, lr, lsl #30
40013d30:	13120000 	tstne	r2, #0
40013d34:	00001514 	andeq	r1, r0, r4, lsl r5

40013d38 <_last>:
40013d38:	02010000 	andeq	r0, r1, #0
40013d3c:	06050403 	streq	r0, [r5], -r3, lsl #8
40013d40:	0a090807 	beq	40255d64 <__ZI_LIMIT__+0x23c4c8>
40013d44:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40013d48:	1100100f 	tstne	r0, pc
40013d4c:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
40013d50:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
40013d54:	00001b1a 	andeq	r1, r0, sl, lsl fp

40013d58 <han16x16>:
	...
40013d7c:	803f0000 	eorshi	r0, pc, r0
40013d80:	80018001 	andhi	r8, r1, r1
40013d84:	00060003 	andeq	r0, r6, r3
40013d88:	0030000c 	eorseq	r0, r0, ip
	...
40013d9c:	807f0000 	rsbshi	r0, pc, r0
40013da0:	800d800d 	andhi	r8, sp, sp
40013da4:	001b001b 	andseq	r0, fp, fp, lsl r0
40013da8:	00480036 	subeq	r0, r8, r6, lsr r0
	...
40013dbc:	00700000 	rsbseq	r0, r0, r0
40013dc0:	00300030 	eorseq	r0, r0, r0, lsr r0
40013dc4:	00300030 	eorseq	r0, r0, r0, lsr r0
40013dc8:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013ddc:	007f0000 	rsbseq	r0, pc, r0
40013de0:	00300030 	eorseq	r0, r0, r0, lsr r0
40013de4:	00300030 	eorseq	r0, r0, r0, lsr r0
40013de8:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013dfc:	807f0000 	rsbshi	r0, pc, r0
40013e00:	00360036 	eorseq	r0, r6, r6, lsr r0
40013e04:	00360036 	eorseq	r0, r6, r6, lsr r0
40013e08:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40013e1c:	803f0000 	eorshi	r0, pc, r0
40013e20:	80018001 	andhi	r8, r1, r1
40013e24:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013e28:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013e3c:	807f0000 	rsbshi	r0, pc, r0
40013e40:	80318031 	eorshi	r8, r1, r1, lsr r0
40013e44:	80318031 	eorshi	r8, r1, r1, lsr r0
40013e48:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013e5c:	80030000 	andhi	r0, r3, r0
40013e60:	80318071 	eorshi	r8, r1, r1, ror r0
40013e64:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013e68:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013e7c:	80030000 	andhi	r0, r3, r0
40013e80:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40013e84:	806d807f 	rsbhi	r8, sp, pc, ror r0
40013e88:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40013e9c:	0006000e 	andeq	r0, r6, lr
40013ea0:	00060006 	andeq	r0, r6, r6
40013ea4:	000b000e 	andeq	r0, fp, lr
40013ea8:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
40013ebc:	00330000 	eorseq	r0, r3, r0
40013ec0:	00330033 	eorseq	r0, r3, r3, lsr r0
40013ec4:	002d0033 	eoreq	r0, sp, r3, lsr r0
40013ec8:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
40013edc:	001e0000 	andseq	r0, lr, r0
40013ee0:	80610033 	rsbhi	r0, r1, r3, lsr r0
40013ee4:	80618061 	rsbhi	r8, r1, r1, rrx
40013ee8:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40013efc:	007f0000 	rsbseq	r0, pc, r0
40013f00:	00030003 	andeq	r0, r3, r3
40013f04:	000c0006 	andeq	r0, ip, r6
40013f08:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40013f1c:	807f0000 	rsbshi	r0, pc, r0
40013f20:	800d800d 	andhi	r8, sp, sp
40013f24:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013f28:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
40013f3c:	0000001e 	andeq	r0, r0, lr, lsl r0
40013f40:	0003007f 	andeq	r0, r3, pc, ror r0
40013f44:	000e0006 	andeq	r0, lr, r6
40013f48:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40013f5c:	807f0000 	rsbshi	r0, pc, r0
40013f60:	807f8001 	rsbshi	r8, pc, r1
40013f64:	00060003 	andeq	r0, r6, r3
40013f68:	0070000c 	rsbseq	r0, r0, ip
	...
40013f7c:	807f0000 	rsbshi	r0, pc, r0
40013f80:	00300030 	eorseq	r0, r0, r0, lsr r0
40013f84:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013f88:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013f9c:	c0ff0000 	rscsgt	r0, pc, r0
40013fa0:	00330033 	eorseq	r0, r3, r3, lsr r0
40013fa4:	00330033 	eorseq	r0, r3, r3, lsr r0
40013fa8:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40013fbc:	c07f000e 	rsbsgt	r0, pc, lr
40013fc0:	001f0000 	andseq	r0, pc, r0
40013fc4:	80318031 	eorshi	r8, r1, r1, lsr r0
40013fc8:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013ffc:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014000:	30003000 	andcc	r3, r0, r0
40014004:	20003000 	andcs	r3, r0, r0
	...
4001401c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014020:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40014024:	10021803 	andne	r1, r2, r3, lsl #16
	...
4001403c:	00180038 	andseq	r0, r8, r8, lsr r0
40014040:	00180018 	andseq	r0, r8, r8, lsl r0
40014044:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001405c:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40014060:	00180018 	andseq	r0, r8, r8, lsl r0
40014064:	0000f00f 	andeq	pc, r0, pc
	...
4001407c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014080:	c018c018 	andsgt	ip, r8, r8, lsl r0
40014084:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001409c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400140a0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400140a4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400140bc:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400140c0:	30183018 	andscc	r3, r8, r8, lsl r0
400140c4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
400140dc:	30187038 	andscc	r7, r8, r8, lsr r0
400140e0:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
400140e4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
400140fc:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40014100:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014104:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001411c:	80018003 	andhi	r8, r1, r3
40014120:	3006c003 	andcc	ip, r6, r3
40014124:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
4001413c:	600c600c 	andvs	r6, ip, ip
40014140:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
40014144:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
4001415c:	3018e00f 	andscc	lr, r8, pc
40014160:	30183018 	andscc	r3, r8, r8, lsl r0
40014164:	0000e00f 	andeq	lr, r0, pc
	...
4001417c:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014180:	6003c000 	andvs	ip, r3, r0
40014184:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
4001419c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
400141a0:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
400141a4:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
400141b8:	c0030000 	andgt	r0, r3, r0
400141bc:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
400141c0:	6003c001 	andvs	ip, r3, r1
400141c4:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
400141dc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400141e0:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
400141e4:	18001800 	stmdane	r0, {fp, ip}
400141e8:	00001000 	andeq	r1, r0, r0
	...
400141fc:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014200:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014204:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001421c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40014220:	60066006 	andvs	r6, r6, r6
40014224:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014238:	c0030000 	andgt	r0, r3, r0
4001423c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40014240:	300c300c 	andcc	r3, ip, ip
40014244:	0000e007 	andeq	lr, r0, r7
	...
4001427c:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014280:	30003000 	andcc	r3, r0, r0
40014284:	20003000 	andcs	r3, r0, r0
	...
4001429c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400142a0:	18031803 	stmdane	r3, {r0, r1, fp, ip}
400142a4:	00001002 	andeq	r1, r0, r2
	...
400142bc:	00180038 	andseq	r0, r8, r8, lsr r0
400142c0:	00180018 	andseq	r0, r8, r8, lsl r0
400142c4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400142dc:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400142e0:	00180018 	andseq	r0, r8, r8, lsl r0
400142e4:	0000f00f 	andeq	pc, r0, pc
	...
400142fc:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014300:	c018c018 	andsgt	ip, r8, r8, lsl r0
40014304:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001431c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014320:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014324:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001433c:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40014340:	30183018 	andscc	r3, r8, r8, lsl r0
40014344:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001435c:	30187038 	andscc	r7, r8, r8, lsr r0
40014360:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40014364:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001437c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40014380:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014384:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014398:	80030000 	andhi	r0, r3, r0
4001439c:	c0038001 	andgt	r8, r3, r1
400143a0:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
400143a4:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
400143b8:	600c0000 	andvs	r0, ip, r0
400143bc:	e00e600c 	and	r6, lr, ip
400143c0:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
400143c4:	00000c61 	andeq	r0, r0, r1, ror #24
	...
400143d8:	e0070000 	and	r0, r7, r0
400143dc:	300c300c 	andcc	r3, ip, ip
400143e0:	e007300c 	and	r3, r7, ip
	...
400143f8:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
400143fc:	c0006000 	andgt	r6, r0, r0
40014400:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
40014404:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
4001441c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40014420:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40014424:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40014438:	c0030000 	andgt	r0, r3, r0
4001443c:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40014440:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
40014444:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
4001445c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014460:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014464:	10001800 	andne	r1, r0, r0, lsl #16
	...
4001447c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014480:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014484:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001449c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
400144a0:	60066006 	andvs	r6, r6, r6
400144a4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400144b8:	c0030000 	andgt	r0, r3, r0
400144bc:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
400144c0:	300c300c 	andcc	r3, ip, ip
400144c4:	0000e007 	andeq	lr, r0, r7
	...
400144fc:	8001803f 	andhi	r8, r1, pc, lsr r0
40014500:	80018001 	andhi	r8, r1, r1
40014504:	00018001 	andeq	r8, r1, r1
	...
4001451c:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40014520:	c00cc00c 	andgt	ip, ip, ip
40014524:	8008c00c 	andhi	ip, r8, ip
	...
4001453c:	00300070 	eorseq	r0, r0, r0, ror r0
40014540:	00300030 	eorseq	r0, r0, r0, lsr r0
40014544:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
4001455c:	0030807f 	eorseq	r8, r0, pc, ror r0
40014560:	00300030 	eorseq	r0, r0, r0, lsr r0
40014564:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001457c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014580:	00330033 	eorseq	r0, r3, r3, lsr r0
40014584:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001459c:	8001803f 	andhi	r8, r1, pc, lsr r0
400145a0:	0030803f 	eorseq	r8, r0, pc, lsr r0
400145a4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400145bc:	8031807f 	eorshi	r8, r1, pc, ror r0
400145c0:	80318031 	eorshi	r8, r1, r1, lsr r0
400145c4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400145dc:	80318073 	eorshi	r8, r1, r3, ror r0
400145e0:	8031803f 	eorshi	r8, r1, pc, lsr r0
400145e4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400145fc:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014600:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40014604:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
4001461c:	0006000e 	andeq	r0, r6, lr
40014620:	8019000e 	andshi	r0, r9, lr
40014624:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
4001463c:	80198019 	andshi	r8, r9, r9, lsl r0
40014640:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40014644:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
4001465c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40014660:	80318031 	eorshi	r8, r1, r1, lsr r0
40014664:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001467c:	0003803f 	andeq	r8, r3, pc, lsr r0
40014680:	800d0006 	andhi	r0, sp, r6
40014684:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
4001469c:	800dc03f 	andhi	ip, sp, pc, lsr r0
400146a0:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400146a4:	0000c064 	andeq	ip, r0, r4, rrx
	...
400146bc:	803f000e 	eorshi	r0, pc, lr
400146c0:	00060003 	andeq	r0, r6, r3
400146c4:	c030800d 	eorsgt	r8, r0, sp
	...
400146dc:	c000c03f 	andgt	ip, r0, pc, lsr r0
400146e0:	c000c03f 	andgt	ip, r0, pc, lsr r0
400146e4:	8000c000 	andhi	ip, r0, r0
	...
400146fc:	0030807f 	eorseq	r8, r0, pc, ror r0
40014700:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014704:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001471c:	8019c03f 	andshi	ip, r9, pc, lsr r0
40014720:	80198019 	andshi	r8, r9, r9, lsl r0
40014724:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014738:	000e0000 	andeq	r0, lr, r0
4001473c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40014740:	80318031 	eorshi	r8, r1, r1, lsr r0
40014744:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001477c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014780:	80018001 	andhi	r8, r1, r1
40014784:	00018001 	andeq	r8, r1, r1
	...
4001479c:	c00cc03f 	andgt	ip, ip, pc, lsr r0
400147a0:	c00cc00c 	andgt	ip, ip, ip
400147a4:	8008c00c 	andhi	ip, r8, ip
	...
400147bc:	00300070 	eorseq	r0, r0, r0, ror r0
400147c0:	00300030 	eorseq	r0, r0, r0, lsr r0
400147c4:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400147dc:	0030807f 	eorseq	r8, r0, pc, ror r0
400147e0:	00300030 	eorseq	r0, r0, r0, lsr r0
400147e4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400147fc:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014800:	00330033 	eorseq	r0, r3, r3, lsr r0
40014804:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001481c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014820:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014824:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001483c:	8031807f 	eorshi	r8, r1, pc, ror r0
40014840:	80318031 	eorshi	r8, r1, r1, lsr r0
40014844:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001485c:	80318073 	eorshi	r8, r1, r3, ror r0
40014860:	8031803f 	eorshi	r8, r1, pc, lsr r0
40014864:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001487c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014880:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40014884:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
4001489c:	0006000e 	andeq	r0, r6, lr
400148a0:	8019000e 	andshi	r0, r9, lr
400148a4:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
400148bc:	80198019 	andshi	r8, r9, r9, lsl r0
400148c0:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
400148c4:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
400148dc:	8031001f 	eorshi	r0, r1, pc, lsl r0
400148e0:	80318031 	eorshi	r8, r1, r1, lsr r0
400148e4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400148fc:	0003803f 	andeq	r8, r3, pc, lsr r0
40014900:	800d0006 	andhi	r0, sp, r6
40014904:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
4001491c:	800dc03f 	andhi	ip, sp, pc, lsr r0
40014920:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40014924:	0000c064 	andeq	ip, r0, r4, rrx
	...
4001493c:	803f000e 	eorshi	r0, pc, lr
40014940:	00060003 	andeq	r0, r6, r3
40014944:	c030800d 	eorsgt	r8, r0, sp
	...
4001495c:	c000c03f 	andgt	ip, r0, pc, lsr r0
40014960:	c000c03f 	andgt	ip, r0, pc, lsr r0
40014964:	8000c000 	andhi	ip, r0, r0
	...
4001497c:	0030807f 	eorseq	r8, r0, pc, ror r0
40014980:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014984:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001499c:	8019c03f 	andshi	ip, r9, pc, lsr r0
400149a0:	80198019 	andshi	r8, r9, r9, lsl r0
400149a4:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400149b8:	000e0000 	andeq	r0, lr, r0
400149bc:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400149c0:	80318031 	eorshi	r8, r1, r1, lsr r0
400149c4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400149fc:	8001803f 	andhi	r8, r1, pc, lsr r0
40014a00:	00038001 	andeq	r8, r3, r1
40014a04:	000c0006 	andeq	r0, ip, r6
40014a08:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40014a1c:	800d807f 	andhi	r8, sp, pc, ror r0
40014a20:	001b800d 	andseq	r8, fp, sp
40014a24:	0036001b 	eorseq	r0, r6, fp, lsl r0
40014a28:	00000048 	andeq	r0, r0, r8, asr #32
	...
40014a3c:	00300070 	eorseq	r0, r0, r0, ror r0
40014a40:	00300030 	eorseq	r0, r0, r0, lsr r0
40014a44:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40014a5c:	0030007f 	eorseq	r0, r0, pc, ror r0
40014a60:	00300030 	eorseq	r0, r0, r0, lsr r0
40014a64:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40014a7c:	0036807f 	eorseq	r8, r6, pc, ror r0
40014a80:	00360036 	eorseq	r0, r6, r6, lsr r0
40014a84:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40014a9c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014aa0:	803f8001 	eorshi	r8, pc, r1
40014aa4:	00300030 	eorseq	r0, r0, r0, lsr r0
40014aa8:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40014abc:	8031807f 	eorshi	r8, r1, pc, ror r0
40014ac0:	80318031 	eorshi	r8, r1, r1, lsr r0
40014ac4:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014adc:	80318073 	eorshi	r8, r1, r3, ror r0
40014ae0:	8031803f 	eorshi	r8, r1, pc, lsr r0
40014ae4:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014afc:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40014b00:	806d807f 	rsbhi	r8, sp, pc, ror r0
40014b04:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40014b1c:	0006000e 	andeq	r0, r6, lr
40014b20:	000e0006 	andeq	r0, lr, r6
40014b24:	8019000b 	andshi	r0, r9, fp
40014b28:	0000c060 	andeq	ip, r0, r0, rrx
	...
40014b3c:	001b001b 	andseq	r0, fp, fp, lsl r0
40014b40:	0015001b 	andseq	r0, r5, fp, lsl r0
40014b44:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
40014b5c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40014b60:	80318031 	eorshi	r8, r1, r1, lsr r0
40014b64:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014b7c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014b80:	00060003 	andeq	r0, r6, r3
40014b84:	c030800d 	eorsgt	r8, r0, sp
	...
40014b9c:	800d807f 	andhi	r8, sp, pc, ror r0
40014ba0:	001b800d 	andseq	r8, fp, sp
40014ba4:	806d003f 	rsbhi	r0, sp, pc, lsr r0
40014ba8:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
40014bbc:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
40014bc0:	00060003 	andeq	r0, r6, r3
40014bc4:	001b000e 	andseq	r0, fp, lr
40014bc8:	00008061 	andeq	r8, r0, r1, rrx
	...
40014bdc:	8001803f 	andhi	r8, r1, pc, lsr r0
40014be0:	0003803f 	andeq	r8, r3, pc, lsr r0
40014be4:	000c0006 	andeq	r0, ip, r6
40014be8:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40014bfc:	0030007f 	eorseq	r0, r0, pc, ror r0
40014c00:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
40014c04:	00300030 	eorseq	r0, r0, r0, lsr r0
40014c08:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014c1c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014c20:	00330033 	eorseq	r0, r3, r3, lsr r0
40014c24:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40014c38:	000c0000 	andeq	r0, ip, r0
40014c3c:	001e807f 	andseq	r8, lr, pc, ror r0
40014c40:	00330033 	eorseq	r0, r3, r3, lsr r0
40014c44:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40014c7c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014c80:	18001800 	stmdane	r0, {fp, ip}
40014c84:	00001000 	andeq	r1, r0, r0
	...
40014c9c:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40014ca0:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014ca4:	00001004 	andeq	r1, r0, r4
	...
40014cbc:	00180038 	andseq	r0, r8, r8, lsr r0
40014cc0:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40014cdc:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014ce0:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40014cfc:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014d00:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
40014d1c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014d20:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014d24:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014d3c:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014d40:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
40014d5c:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40014d60:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014d64:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014d7c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40014d80:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014d84:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014d98:	80030000 	andhi	r0, r3, r0
40014d9c:	c0038001 	andgt	r8, r3, r1
40014da0:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40014da4:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40014db8:	600c0000 	andvs	r0, ip, r0
40014dbc:	600e600c 	andvs	r6, lr, ip
40014dc0:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
40014dc4:	00008c61 	andeq	r8, r0, r1, ror #24
	...
40014ddc:	300ce007 	andcc	lr, ip, r7
40014de0:	300c300c 	andcc	r3, ip, ip
40014de4:	0000e007 	andeq	lr, r0, r7
	...
40014dfc:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014e00:	6003c000 	andvs	ip, r3, r0
40014e04:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
40014e1c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40014e20:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40014e24:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40014e38:	c0010000 	andgt	r0, r1, r0
40014e3c:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40014e40:	30066003 	andcc	r6, r6, r3
40014e44:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40014e5c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014e60:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014e64:	00001000 	andeq	r1, r0, r0
	...
40014e7c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014e80:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014e84:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014e9c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40014ea0:	60066006 	andvs	r6, r6, r6
40014ea4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014eb8:	c0030000 	andgt	r0, r3, r0
40014ebc:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40014ec0:	300c300c 	andcc	r3, ip, ip
40014ec4:	0000e007 	andeq	lr, r0, r7
	...
40014efc:	8001803f 	andhi	r8, r1, pc, lsr r0
40014f00:	80018001 	andhi	r8, r1, r1
40014f04:	00000001 	andeq	r0, r0, r1
	...
40014f1c:	8019807f 	andshi	r8, r9, pc, ror r0
40014f20:	80198019 	andshi	r8, r9, r9, lsl r0
40014f24:	00000011 	andeq	r0, r0, r1, lsl r0
	...
40014f3c:	00300070 	eorseq	r0, r0, r0, ror r0
40014f40:	00300030 	eorseq	r0, r0, r0, lsr r0
40014f44:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014f5c:	0030807f 	eorseq	r8, r0, pc, ror r0
40014f60:	00300030 	eorseq	r0, r0, r0, lsr r0
40014f64:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014f7c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014f80:	00330033 	eorseq	r0, r3, r3, lsr r0
40014f84:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40014f9c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014fa0:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014fa4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014fbc:	8031807f 	eorshi	r8, r1, pc, ror r0
40014fc0:	80318031 	eorshi	r8, r1, r1, lsr r0
40014fc4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014fdc:	80318073 	eorshi	r8, r1, r3, ror r0
40014fe0:	8031803f 	eorshi	r8, r1, pc, lsr r0
40014fe4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014ffc:	c036c076 	eorsgt	ip, r6, r6, ror r0
40015000:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40015004:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40015018:	000e0000 	andeq	r0, lr, r0
4001501c:	000e0006 	andeq	r0, lr, r6
40015020:	c0308019 	eorsgt	r8, r0, r9, lsl r0
40015024:	00004040 	andeq	r4, r0, r0, asr #32
	...
4001503c:	80198019 	andshi	r8, r9, r9, lsl r0
40015040:	c036801f 	eorsgt	r8, r6, pc, lsl r0
40015044:	00006066 	andeq	r6, r0, r6, rrx
	...
4001505c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40015060:	80318031 	eorshi	r8, r1, r1, lsr r0
40015064:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001507c:	0003803f 	andeq	r8, r3, pc, lsr r0
40015080:	80190006 	andshi	r0, r9, r6
40015084:	0000c060 	andeq	ip, r0, r0, rrx
	...
4001509c:	800dc07f 	andhi	ip, sp, pc, ror r0
400150a0:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400150a4:	0000c064 	andeq	ip, r0, r4, rrx
	...
400150b8:	000e0000 	andeq	r0, lr, r0
400150bc:	0003807f 	andeq	r8, r3, pc, ror r0
400150c0:	80190006 	andshi	r0, r9, r6
400150c4:	0000c060 	andeq	ip, r0, r0, rrx
	...
400150dc:	8001803f 	andhi	r8, r1, pc, lsr r0
400150e0:	8001803f 	andhi	r8, r1, pc, lsr r0
400150e4:	00018001 	andeq	r8, r1, r1
	...
400150fc:	0030807f 	eorseq	r8, r0, pc, ror r0
40015100:	0030803f 	eorseq	r8, r0, pc, lsr r0
40015104:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001511c:	0033807f 	eorseq	r8, r3, pc, ror r0
40015120:	00330033 	eorseq	r0, r3, r3, lsr r0
40015124:	0000807f 	andeq	r8, r0, pc, ror r0
	...
40015138:	000e0000 	andeq	r0, lr, r0
4001513c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40015140:	80318031 	eorshi	r8, r1, r1, lsr r0
40015144:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40015178:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001517c:	18001800 	stmdane	r0, {fp, ip}
40015180:	18001800 	stmdane	r0, {fp, ip}
40015184:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015188:	18001800 	stmdane	r0, {fp, ip}
4001518c:	18001800 	stmdane	r0, {fp, ip}
40015190:	18001800 	stmdane	r0, {fp, ip}
40015194:	00001000 	andeq	r1, r0, r0
40015198:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001519c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400151a0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400151a4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400151a8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400151ac:	36003600 	strcc	r3, [r0], -r0, lsl #12
400151b0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400151b4:	00000400 	andeq	r0, r0, r0, lsl #8
400151b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400151bc:	18001800 	stmdane	r0, {fp, ip}
400151c0:	1f001800 	svcne	0x00001800
400151c4:	18001800 	stmdane	r0, {fp, ip}
400151c8:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400151cc:	18001800 	stmdane	r0, {fp, ip}
400151d0:	18001800 	stmdane	r0, {fp, ip}
400151d4:	00001000 	andeq	r1, r0, r0
400151d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400151dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400151e0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400151e4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400151e8:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400151ec:	36003600 	strcc	r3, [r0], -r0, lsl #12
400151f0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400151f4:	00000400 	andeq	r0, r0, r0, lsl #8
400151f8:	1c000000 	stcne	0, cr0, [r0], {-0}
400151fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015200:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015204:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015208:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001520c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015210:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015214:	00000800 	andeq	r0, r0, r0, lsl #16
40015218:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001521c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015220:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015224:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40015228:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001522c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015230:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015234:	00000400 	andeq	r0, r0, r0, lsl #8
40015238:	1c000000 	stcne	0, cr0, [r0], {-0}
4001523c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015240:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015244:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015248:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001524c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015250:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015254:	00000800 	andeq	r0, r0, r0, lsl #16
40015258:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001525c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015260:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40015264:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40015268:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001526c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015270:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015274:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015288:	80018001 	andhi	r8, r1, r1
4001528c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40015298:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001529c:	18001800 	stmdane	r0, {fp, ip}
400152a0:	18001800 	stmdane	r0, {fp, ip}
400152a4:	1f001800 	svcne	0x00001800
400152a8:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400152ac:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
400152b0:	18001800 	stmdane	r0, {fp, ip}
400152b4:	00001000 	andeq	r1, r0, r0
400152b8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400152bc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400152c0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400152c4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400152c8:	36183618 			; <UNDEFINED> instruction: 0x36183618
400152cc:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
400152d0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400152d4:	00000400 	andeq	r0, r0, r0, lsl #8
400152d8:	1c000000 	stcne	0, cr0, [r0], {-0}
400152dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152e0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152e4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152e8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400152ec:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
400152f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152f4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015308:	600ce00c 	andvs	lr, ip, ip
4001530c:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
40015328:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
4001532c:	80018001 	andhi	r8, r1, r1
40015330:	80018001 	andhi	r8, r1, r1
40015334:	00000001 	andeq	r0, r0, r1
40015338:	1c000000 	stcne	0, cr0, [r0], {-0}
4001533c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015340:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015344:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015348:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001534c:	0c067c06 	stceq	12, cr7, [r6], {6}
40015350:	0c040c06 	stceq	12, cr0, [r4], {6}
40015354:	00000800 	andeq	r0, r0, r0, lsl #16
40015358:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001535c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015360:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015364:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015368:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
4001536c:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40015370:	2608360c 	strcs	r3, [r8], -ip, lsl #12
40015374:	00000400 	andeq	r0, r0, r0, lsl #8
40015378:	1c000000 	stcne	0, cr0, [r0], {-0}
4001537c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015380:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015384:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015388:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001538c:	0c060c06 	stceq	12, cr0, [r6], {6}
40015390:	0c040c06 	stceq	12, cr0, [r4], {6}
40015394:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400153a8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
400153ac:	60066006 	andvs	r6, r6, r6
400153b0:	60066006 	andvs	r6, r6, r6
400153b4:	00004004 	andeq	r4, r0, r4
	...
400153cc:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
400153d8:	1c000000 	stcne	0, cr0, [r0], {-0}
400153dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153e0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153e4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153e8:	ec000c00 	stc	12, cr0, [r0], {-0}
400153ec:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
400153f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153f4:	00000800 	andeq	r0, r0, r0, lsl #16
400153f8:	1c000000 	stcne	0, cr0, [r0], {-0}
400153fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015400:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015404:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015408:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001540c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015410:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015414:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015438:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001543c:	18001800 	stmdane	r0, {fp, ip}
40015440:	18001800 	stmdane	r0, {fp, ip}
40015444:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015448:	18001800 	stmdane	r0, {fp, ip}
4001544c:	18001800 	stmdane	r0, {fp, ip}
40015450:	18001800 	stmdane	r0, {fp, ip}
40015454:	00001000 	andeq	r1, r0, r0
40015458:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001545c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015460:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015464:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015468:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001546c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015470:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015474:	00000400 	andeq	r0, r0, r0, lsl #8
40015478:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001547c:	18001800 	stmdane	r0, {fp, ip}
40015480:	1f001800 	svcne	0x00001800
40015484:	18001800 	stmdane	r0, {fp, ip}
40015488:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001548c:	18001800 	stmdane	r0, {fp, ip}
40015490:	18001800 	stmdane	r0, {fp, ip}
40015494:	00001000 	andeq	r1, r0, r0
40015498:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001549c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400154a0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400154a4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400154a8:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400154ac:	36003600 	strcc	r3, [r0], -r0, lsl #12
400154b0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400154b4:	00000400 	andeq	r0, r0, r0, lsl #8
400154b8:	1c000000 	stcne	0, cr0, [r0], {-0}
400154bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154c4:	0c007c00 	stceq	12, cr7, [r0], {-0}
400154c8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154d4:	00000800 	andeq	r0, r0, r0, lsl #16
400154d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400154dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400154e0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400154e4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400154e8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400154ec:	36003600 	strcc	r3, [r0], -r0, lsl #12
400154f0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400154f4:	00000400 	andeq	r0, r0, r0, lsl #8
400154f8:	1c000000 	stcne	0, cr0, [r0], {-0}
400154fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015500:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015504:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015508:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001550c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015510:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015514:	00000800 	andeq	r0, r0, r0, lsl #16
40015518:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001551c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015520:	76003600 	strvc	r3, [r0], -r0, lsl #12
40015524:	76003600 	strvc	r3, [r0], -r0, lsl #12
40015528:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001552c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015530:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015534:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015548:	80018001 	andhi	r8, r1, r1
4001554c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40015558:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001555c:	18001800 	stmdane	r0, {fp, ip}
40015560:	18001800 	stmdane	r0, {fp, ip}
40015564:	1f001800 	svcne	0x00001800
40015568:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
4001556c:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40015570:	18001800 	stmdane	r0, {fp, ip}
40015574:	00001000 	andeq	r1, r0, r0
40015578:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001557c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015580:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015584:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015588:	360c360c 	strcc	r3, [ip], -ip, lsl #12
4001558c:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40015590:	26003600 	strcs	r3, [r0], -r0, lsl #12
40015594:	00000400 	andeq	r0, r0, r0, lsl #8
40015598:	1c000000 	stcne	0, cr0, [r0], {-0}
4001559c:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155a0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155a4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155a8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400155ac:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
400155b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155b4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400155c8:	60066006 	andvs	r6, r6, r6
400155cc:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
400155e8:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
400155ec:	80018001 	andhi	r8, r1, r1
400155f0:	80018001 	andhi	r8, r1, r1
400155f4:	00000001 	andeq	r0, r0, r1
400155f8:	1c000000 	stcne	0, cr0, [r0], {-0}
400155fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015600:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015604:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015608:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001560c:	0c067c06 	stceq	12, cr7, [r6], {6}
40015610:	0c040c06 	stceq	12, cr0, [r4], {6}
40015614:	00000800 	andeq	r0, r0, r0, lsl #16
40015618:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001561c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015620:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015624:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015628:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
4001562c:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40015630:	26003618 			; <UNDEFINED> instruction: 0x26003618
40015634:	00000400 	andeq	r0, r0, r0, lsl #8
40015638:	1c000000 	stcne	0, cr0, [r0], {-0}
4001563c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015640:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015644:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015648:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001564c:	0c060c06 	stceq	12, cr0, [r6], {6}
40015650:	0c040c06 	stceq	12, cr0, [r4], {6}
40015654:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015668:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
4001566c:	60066006 	andvs	r6, r6, r6
40015670:	60066006 	andvs	r6, r6, r6
40015674:	00004004 	andeq	r4, r0, r4
	...
4001568c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40015698:	1c000000 	stcne	0, cr0, [r0], {-0}
4001569c:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156a0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156a4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156a8:	ec000c00 	stc	12, cr0, [r0], {-0}
400156ac:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
400156b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156b4:	00000800 	andeq	r0, r0, r0, lsl #16
400156b8:	1c000000 	stcne	0, cr0, [r0], {-0}
400156bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156c4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156c8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156d4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400156f8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400156fc:	18001800 	stmdane	r0, {fp, ip}
40015700:	1f001800 	svcne	0x00001800
40015704:	18001800 	stmdane	r0, {fp, ip}
40015708:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015718:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001571c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015720:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015724:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015728:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015738:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001573c:	18001800 	stmdane	r0, {fp, ip}
40015740:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015744:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015748:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015758:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001575c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015760:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015764:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015768:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015778:	1c000000 	stcne	0, cr0, [r0], {-0}
4001577c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015780:	fc000c00 	stc2	12, cr0, [r0], {-0}
40015784:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015788:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015798:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001579c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400157a0:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
400157a4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400157a8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400157b8:	1c000000 	stcne	0, cr0, [r0], {-0}
400157bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400157c0:	0c007c00 	stceq	12, cr7, [r0], {-0}
400157c4:	0c007c00 	stceq	12, cr7, [r0], {-0}
400157c8:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400157d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400157dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400157e0:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400157e4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400157e8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015804:	80018001 	andhi	r8, r1, r1
40015808:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015818:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001581c:	18001800 	stmdane	r0, {fp, ip}
40015820:	1f001800 	svcne	0x00001800
40015824:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015828:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40015838:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001583c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015840:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015844:	36183618 			; <UNDEFINED> instruction: 0x36183618
40015848:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40015858:	1c000000 	stcne	0, cr0, [r0], {-0}
4001585c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015860:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015864:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015868:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015884:	600c600c 	andvs	r6, ip, ip
40015888:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400158a4:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
400158a8:	00018001 	andeq	r8, r1, r1
	...
400158bc:	0c001c00 	stceq	12, cr1, [r0], {-0}
400158c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400158c4:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400158c8:	0c067c06 	stceq	12, cr7, [r6], {6}
400158cc:	00000804 	andeq	r0, r0, r4, lsl #16
	...
400158d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400158dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400158e0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400158e4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400158e8:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400158ec:	00002408 	andeq	r2, r0, r8, lsl #8
	...
400158f8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400158fc:	06000600 	streq	r0, [r0], -r0, lsl #12
40015900:	06000600 	streq	r0, [r0], -r0, lsl #12
40015904:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015908:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40015928:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40015948:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015958:	1c000000 	stcne	0, cr0, [r0], {-0}
4001595c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015960:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015964:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015968:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015978:	1c000000 	stcne	0, cr0, [r0], {-0}
4001597c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015980:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015984:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015988:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400159b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400159bc:	18001800 	stmdane	r0, {fp, ip}
400159c0:	1f001800 	svcne	0x00001800
400159c4:	18001800 	stmdane	r0, {fp, ip}
400159c8:	10001800 	andne	r1, r0, r0, lsl #16
	...
400159d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400159dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400159e0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400159e4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400159e8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400159f8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400159fc:	18001800 	stmdane	r0, {fp, ip}
40015a00:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015a04:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015a08:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015a18:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015a1c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015a20:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015a24:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015a28:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015a38:	1c000000 	stcne	0, cr0, [r0], {-0}
40015a3c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a40:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015a44:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a48:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015a58:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015a5c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015a60:	76003600 	strvc	r3, [r0], -r0, lsl #12
40015a64:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015a68:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015a78:	1c000000 	stcne	0, cr0, [r0], {-0}
40015a7c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a80:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015a84:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015a88:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015a98:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015a9c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015aa0:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015aa4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015aa8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015ac4:	80018001 	andhi	r8, r1, r1
40015ac8:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015ad8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015adc:	18001800 	stmdane	r0, {fp, ip}
40015ae0:	1f001800 	svcne	0x00001800
40015ae4:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015ae8:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40015af8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015afc:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015b00:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015b04:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40015b08:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40015b18:	1c000000 	stcne	0, cr0, [r0], {-0}
40015b1c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015b20:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015b24:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015b28:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015b44:	60066006 	andvs	r6, r6, r6
40015b48:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015b68:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40015b78:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015b7c:	06000600 	streq	r0, [r0], -r0, lsl #12
40015b80:	06000600 	streq	r0, [r0], -r0, lsl #12
40015b84:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015b88:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
40015b98:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015b9c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015ba0:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40015ba4:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
40015ba8:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
40015bb8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015bbc:	06000600 	streq	r0, [r0], -r0, lsl #12
40015bc0:	06000600 	streq	r0, [r0], -r0, lsl #12
40015bc4:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015bc8:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40015be8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40015c08:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015c18:	1c000000 	stcne	0, cr0, [r0], {-0}
40015c1c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c20:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c24:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c28:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015c38:	1c000000 	stcne	0, cr0, [r0], {-0}
40015c3c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c40:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c44:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c48:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015c8c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015c90:	18001800 	stmdane	r0, {fp, ip}
40015c94:	00001000 	andeq	r1, r0, r0
	...
40015cac:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015cb0:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40015cb4:	00001002 	andeq	r1, r0, r2
	...
40015ccc:	3003301f 	andcc	r3, r3, pc, lsl r0
40015cd0:	6c033803 	stcvs	8, cr3, [r3], {3}
40015cd4:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40015cec:	00030007 	andeq	r0, r3, r7
40015cf0:	00030003 	andeq	r0, r3, r3
40015cf4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015d0c:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
40015d10:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
40015d14:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
40015d2c:	fc0c301c 	stc2	0, cr3, [ip], {28}
40015d30:	cc0c780c 	stcgt	8, cr7, [ip], {12}
40015d34:	00007807 	andeq	r7, r0, r7, lsl #16
	...
40015d4c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40015d50:	00060006 	andeq	r0, r6, r6
40015d54:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40015d6c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015d70:	000cf80f 	andeq	pc, ip, pc, lsl #16
40015d74:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015d8c:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
40015d90:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40015d94:	0000100f 	andeq	r1, r0, pc
	...
40015dac:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40015db0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015db4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015dcc:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015dd0:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40015dd4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015dec:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015df0:	3c0c980f 	stccc	8, cr9, [ip], {15}
40015df4:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40015e0c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40015e10:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40015e14:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015e2c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015e30:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015e34:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40015e4c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015e50:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40015e54:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40015e6c:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015e70:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015e74:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015e8c:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
40015e90:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
40015e94:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015eac:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015eb0:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015eb4:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40015ecc:	c000c000 	andgt	ip, r0, r0
40015ed0:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40015ed4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015eec:	30033003 	andcc	r3, r3, r3
40015ef0:	cc0cf807 	stcgt	8, cr15, [ip], {7}
40015ef4:	00008619 	andeq	r8, r0, r9, lsl r6
	...
40015f0c:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40015f10:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015f14:	0000f003 	andeq	pc, r0, r3
	...
40015f2c:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40015f30:	3003e001 	andcc	lr, r3, r1
40015f34:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015f4c:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40015f50:	3003e001 	andcc	lr, r3, r1
40015f54:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015f6c:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40015f70:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40015f74:	00001000 	andeq	r1, r0, r0
	...
40015f8c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40015f90:	0006f807 	andeq	pc, r6, r7, lsl #16
40015f94:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40015fac:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40015fb0:	30033003 	andcc	r3, r3, r3
40015fb4:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40015fcc:	fc0fe001 	stc2	0, cr14, [pc], {1}
40015fd0:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40015fd4:	0000f003 	andeq	pc, r0, r3
	...
4001600c:	0c00fc07 	stceq	12, cr15, [r0], {7}
40016010:	0c000c00 	stceq	12, cr0, [r0], {-0}
40016014:	00000800 	andeq	r0, r0, r0, lsl #16
	...
4001602c:	8c01fc0f 	stchi	12, cr15, [r1], {15}
40016030:	8c018c01 	stchi	12, cr8, [r1], {1}
40016034:	00000801 	andeq	r0, r0, r1, lsl #16
	...
4001604c:	3003301f 	andcc	r3, r3, pc, lsl r0
40016050:	6c033803 	stcvs	8, cr3, [r3], {3}
40016054:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
4001606c:	00030007 	andeq	r0, r3, r7
40016070:	00030003 	andeq	r0, r3, r3
40016074:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001608c:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
40016090:	3c061806 	stccc	8, cr1, [r6], {6}
40016094:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
400160ac:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
400160b0:	66063c06 	strvs	r3, [r6], -r6, lsl #24
400160b4:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
400160cc:	0003fc07 	andeq	pc, r3, r7, lsl #24
400160d0:	00030003 	andeq	r0, r3, r3
400160d4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
400160ec:	0c00fc07 	stceq	12, cr15, [r0], {7}
400160f0:	0006fc07 	andeq	pc, r6, r7, lsl #24
400160f4:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001610c:	8c01bc0f 	stchi	12, cr11, [r1], {15}
40016110:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
40016114:	00008807 	andeq	r8, r0, r7, lsl #16
	...
4001612c:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40016130:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40016134:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001614c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40016150:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40016154:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001616c:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40016170:	3c0c980f 	stccc	8, cr9, [ip], {15}
40016174:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
4001618c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40016190:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40016194:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400161ac:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400161b0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400161b4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400161cc:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
400161d0:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
400161d4:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
400161ec:	0c03fc07 	stceq	12, cr15, [r3], {7}
400161f0:	0c030c03 	stceq	12, cr0, [r3], {3}
400161f4:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001620c:	0c031c07 	stceq	12, cr1, [r3], {7}
40016210:	0c03fc03 	stceq	12, cr15, [r3], {3}
40016214:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001622c:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40016230:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40016234:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
4001624c:	c000c000 	andgt	ip, r0, r0
40016250:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40016254:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001626c:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40016270:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40016274:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001628c:	0c03f801 	stceq	8, cr15, [r3], {1}
40016290:	0c030c03 	stceq	12, cr0, [r3], {3}
40016294:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
400162ac:	c000fc0f 	andgt	pc, r0, pc, lsl #24
400162b0:	3003e001 	andcc	lr, r3, r1
400162b4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400162cc:	fc0fc000 	stc2	0, cr12, [pc], {-0}
400162d0:	3003e001 	andcc	lr, r3, r1
400162d4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400162ec:	0c00fc03 	stceq	12, cr15, [r0], {3}
400162f0:	0c00fc03 	stceq	12, cr15, [r0], {3}
400162f4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
4001630c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40016310:	0003fc03 	andeq	pc, r3, r3, lsl #24
40016314:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001632c:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40016330:	30033003 	andcc	r3, r3, r3
40016334:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
4001634c:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40016350:	0c03f801 	stceq	8, cr15, [r3], {1}
40016354:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001638c:	0600fe07 	streq	pc, [r0], -r7, lsl #28
40016390:	06000600 	streq	r0, [r0], -r0, lsl #12
40016394:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400163ac:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
400163b0:	c600c600 	strgt	ip, [r0], -r0, lsl #12
400163b4:	00008400 	andeq	r8, r0, r0, lsl #8
	...
400163cc:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
400163d0:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
400163d4:	00006601 	andeq	r6, r0, r1, lsl #12
	...
400163ec:	00030007 	andeq	r0, r3, r7
400163f0:	00030003 	andeq	r0, r3, r3
400163f4:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001640c:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
40016410:	3c0c180c 	stccc	8, cr1, [ip], {12}
40016414:	00006607 	andeq	r6, r0, r7, lsl #12
	...
4001642c:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
40016430:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
40016434:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
4001644c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40016450:	00030003 	andeq	r0, r3, r3
40016454:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001646c:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40016470:	0003fe03 	andeq	pc, r3, r3, lsl #28
40016474:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001648c:	c600de07 	strgt	sp, [r0], -r7, lsl #28
40016490:	0606c607 	streq	ip, [r6], -r7, lsl #12
40016494:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
400164ac:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
400164b0:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
400164b4:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400164cc:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
400164d0:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
400164d4:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400164ec:	cc00cc07 	stcgt	12, cr12, [r0], {7}
400164f0:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
400164f4:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
4001650c:	b001be0f 	andlt	fp, r1, pc, lsl #28
40016510:	300cbe0f 	andcc	fp, ip, pc, lsl #28
40016514:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
4001652c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40016530:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40016534:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
4001654c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40016550:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40016554:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
4001656c:	0603fe07 	streq	pc, [r3], -r7, lsl #28
40016570:	06030603 	streq	r0, [r3], -r3, lsl #12
40016574:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
4001658c:	06030e07 	streq	r0, [r3], -r7, lsl #28
40016590:	0603fe03 	streq	pc, [r3], -r3, lsl #28
40016594:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
400165ac:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
400165b0:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
400165b4:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
400165cc:	60006000 	andvs	r6, r0, r0
400165d0:	8c01d800 	stchi	8, cr13, [r1], {-0}
400165d4:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400165ec:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400165f0:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
400165f4:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001660c:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
40016610:	86018601 	strhi	r8, [r1], -r1, lsl #12
40016614:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
4001662c:	6000fe07 	andvs	pc, r0, r7, lsl #28
40016630:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40016634:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001664c:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
40016650:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40016654:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001666c:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40016670:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40016674:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001668c:	8001fe03 	andhi	pc, r1, r3, lsl #28
40016690:	8001fe01 	andhi	pc, r1, r1, lsl #28
40016694:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
400166ac:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
400166b0:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400166b4:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
400166cc:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
400166d0:	0c03f801 	stceq	8, cr15, [r3], {1}
400166d4:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001670c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016710:	18001800 	stmdane	r0, {fp, ip}
40016714:	00001000 	andeq	r1, r0, r0
	...
4001672c:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40016730:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40016734:	00001004 	andeq	r1, r0, r4
	...
4001674c:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
40016750:	db00ce00 	blle	40049f58 <__ZI_LIMIT__+0x306bc>
40016754:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
4001676c:	00180038 	andseq	r0, r8, r8, lsr r0
40016770:	00180018 	andseq	r0, r8, r8, lsl r0
40016774:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001678c:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
40016790:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
40016794:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
400167ac:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
400167b0:	cc187818 	ldcgt	8, cr7, [r8], {24}
400167b4:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
400167cc:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
400167d0:	00180018 	andseq	r0, r8, r8, lsl r0
400167d4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400167ec:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400167f0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400167f4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001680c:	0c037c1f 	stceq	12, cr7, [r3], {31}
40016810:	0c180c1f 	ldceq	12, cr0, [r8], {31}
40016814:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
4001682c:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
40016830:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
40016834:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
4001684c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40016850:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40016854:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001686c:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
40016870:	3c18181f 	ldccc	8, cr1, [r8], {31}
40016874:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
4001688c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40016890:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40016894:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400168ac:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400168b0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400168b4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400168cc:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
400168d0:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
400168d4:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
400168ec:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400168f0:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400168f4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001690c:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40016910:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016914:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001692c:	301b301b 	andscc	r3, fp, fp, lsl r0
40016930:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
40016934:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
4001694c:	80018001 	andhi	r8, r1, r1
40016950:	30066003 	andcc	r6, r6, r3
40016954:	00001818 	andeq	r1, r0, r8, lsl r8
	...
4001696c:	300c300c 	andcc	r3, ip, ip
40016970:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
40016974:	00008661 	andeq	r8, r0, r1, ror #12
	...
4001698c:	300ce007 	andcc	lr, ip, r7
40016990:	300c300c 	andcc	r3, ip, ip
40016994:	0000e007 	andeq	lr, r0, r7
	...
400169ac:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
400169b0:	6006c003 	andvs	ip, r6, r3
400169b4:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400169cc:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
400169d0:	6006c003 	andvs	ip, r6, r3
400169d4:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400169ec:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400169f0:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400169f4:	00001000 	andeq	r1, r0, r0
	...
40016a0c:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
40016a10:	000cf80f 	andeq	pc, ip, pc, lsl #16
40016a14:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40016a2c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40016a30:	60066006 	andvs	r6, r6, r6
40016a34:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40016a4c:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
40016a50:	300ce007 	andcc	lr, ip, r7
40016a54:	0000e007 	andeq	lr, r0, r7
40016a58:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016a5c:	00000000 	andeq	r0, r0, r0

40016a60 <cho>:
	...
40016a68:	03030100 	movweq	r0, #12544	; 0x3100
40016a6c:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40016a70:	01020404 	tsteq	r2, r4, lsl #8
40016a74:	00000003 	andeq	r0, r0, r3

40016a78 <cho2>:
40016a78:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
40016a7c:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40016a80:	07070605 	streq	r0, [r7, -r5, lsl #12]
40016a84:	07060607 	streq	r0, [r6, -r7, lsl #12]
40016a88:	06060707 	streq	r0, [r6], -r7, lsl #14
40016a8c:	00000507 	andeq	r0, r0, r7, lsl #10

40016a90 <jong>:
40016a90:	00020000 	andeq	r0, r2, r0
40016a94:	01020102 	tsteq	r2, r2, lsl #2
40016a98:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
40016a9c:	01030301 	tsteq	r3, r1, lsl #6
40016aa0:	03030102 	movweq	r0, #12546	; 0x3102
40016aa4:	00000101 	andeq	r0, r0, r1, lsl #2

40016aa8 <eng8x16>:
	...
40016ab8:	423c0000 	eorsmi	r0, ip, #0
40016abc:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
40016ac0:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
40016ac4:	0000003c 	andeq	r0, r0, ip, lsr r0
40016ac8:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
40016acc:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
40016ad0:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
40016ad4:	0000003c 	andeq	r0, r0, ip, lsr r0
40016ad8:	7f360000 	svcvc	0x00360000
40016adc:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
40016ae0:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40016ae4:	00000008 	andeq	r0, r0, r8
40016ae8:	1c080000 	stcne	0, cr0, [r8], {-0}
40016aec:	7f3e3e1c 	svcvc	0x003e3e1c
40016af0:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40016af4:	00000008 	andeq	r0, r0, r8
40016af8:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
40016afc:	7f7f1c1c 	svcvc	0x007f1c1c
40016b00:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
40016b04:	0000003e 	andeq	r0, r0, lr, lsr r0
40016b08:	1c080000 	stcne	0, cr0, [r8], {-0}
40016b0c:	7f7f3e3e 	svcvc	0x007f3e3e
40016b10:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
40016b14:	0000003e 	andeq	r0, r0, lr, lsr r0
40016b18:	00000000 	andeq	r0, r0, r0
40016b1c:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40016b20:	0000183c 	andeq	r1, r0, ip, lsr r8
40016b24:	00000000 	andeq	r0, r0, r0
40016b28:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016b2c:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
40016b30:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
40016b34:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016b38:	00000000 	andeq	r0, r0, r0
40016b3c:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40016b40:	003c6666 	eorseq	r6, ip, r6, ror #12
40016b44:	00000000 	andeq	r0, r0, r0
40016b48:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016b4c:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
40016b50:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
40016b54:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016b58:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016b5c:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
40016b60:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016b64:	0000003c 	andeq	r0, r0, ip, lsr r0
40016b68:	663c0000 	ldrtvs	r0, [ip], -r0
40016b6c:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40016b70:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
40016b74:	00000018 	andeq	r0, r0, r8, lsl r0
40016b78:	1b1e0000 	blne	40796b80 <__ZI_LIMIT__+0x77d2e4>
40016b7c:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40016b80:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
40016b84:	00000030 	andeq	r0, r0, r0, lsr r0
40016b88:	333f0000 	teqcc	pc, #0
40016b8c:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
40016b90:	6ff77333 	svcvs	0x00f77333
40016b94:	00000006 	andeq	r0, r0, r6
40016b98:	db180000 	blle	40616ba0 <__ZI_LIMIT__+0x5fd304>
40016b9c:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
40016ba0:	db7e3c66 	blle	41fa5d40 <__ZI_LIMIT__+0x1f8c4a4>
40016ba4:	00000018 	andeq	r0, r0, r8, lsl r0
40016ba8:	60400000 	subvs	r0, r0, r0
40016bac:	7f7c7870 	svcvc	0x007c7870
40016bb0:	6070787c 	rsbsvs	r7, r0, ip, ror r8
40016bb4:	00000040 	andeq	r0, r0, r0, asr #32
40016bb8:	03010000 	movweq	r0, #4096	; 0x1000
40016bbc:	7f1f0f07 	svcvc	0x001f0f07
40016bc0:	03070f1f 	movweq	r0, #32543	; 0x7f1f
40016bc4:	00000001 	andeq	r0, r0, r1
40016bc8:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016bcc:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016bd0:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40016bd4:	00000018 	andeq	r0, r0, r8, lsl r0
40016bd8:	66660000 	strbtvs	r0, [r6], -r0
40016bdc:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016be0:	66006666 	strvs	r6, [r0], -r6, ror #12
40016be4:	00000066 	andeq	r0, r0, r6, rrx
40016be8:	db7f0000 	blle	41fd6bf0 <__ZI_LIMIT__+0x1fbd354>
40016bec:	7bdbdbdb 	blvc	3f70db60 <GPM4DAT+0x2e70d87c>
40016bf0:	1b1b1b1b 	blne	406dd864 <__ZI_LIMIT__+0x6c3fc8>
40016bf4:	0000001b 	andeq	r0, r0, fp, lsl r0
40016bf8:	60633e00 	rsbvs	r3, r3, r0, lsl #28
40016bfc:	63633e60 	cmnvs	r3, #96, 28	; 0x600
40016c00:	03033e63 	movweq	r3, #15971	; 0x3e63
40016c04:	00003e63 	andeq	r3, r0, r3, ror #28
	...
40016c10:	7f7f7f7f 	svcvc	0x007f7f7f
40016c14:	0000007f 	andeq	r0, r0, pc, ror r0
40016c18:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016c1c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016c20:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40016c24:	00007e18 	andeq	r7, r0, r8, lsl lr
40016c28:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016c2c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016c30:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016c34:	00000018 	andeq	r0, r0, r8, lsl r0
40016c38:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016c3c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016c40:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40016c44:	00000018 	andeq	r0, r0, r8, lsl r0
40016c48:	00000000 	andeq	r0, r0, r0
40016c4c:	7f0e0c08 	svcvc	0x000e0c08
40016c50:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
40016c5c:	7f381808 	svcvc	0x00381808
40016c60:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40016c70:	60606060 	rsbvs	r6, r0, r0, rrx
40016c74:	0000007f 	andeq	r0, r0, pc, ror r0
40016c78:	00000000 	andeq	r0, r0, r0
40016c7c:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40016c80:	00082c6e 	andeq	r2, r8, lr, ror #24
40016c84:	00000000 	andeq	r0, r0, r0
40016c88:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40016c8c:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
40016c90:	7f3e3e3e 	svcvc	0x003e3e3e
40016c94:	0000007f 	andeq	r0, r0, pc, ror r0
40016c98:	7f7f0000 	svcvc	0x007f0000
40016c9c:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
40016ca0:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
40016ca4:	00000008 	andeq	r0, r0, r8
	...
40016cb8:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016cbc:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
40016cc0:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40016cc4:	00000018 	andeq	r0, r0, r8, lsl r0
40016cc8:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40016ccc:	00000066 	andeq	r0, r0, r6, rrx
	...
40016cd8:	36360000 	ldrtcc	r0, [r6], -r0
40016cdc:	36367f36 	shasxcc	r7, r6, r6
40016ce0:	36367f36 	shasxcc	r7, r6, r6
40016ce4:	00000036 	andeq	r0, r0, r6, lsr r0
40016ce8:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
40016cec:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40016cf0:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
40016cf4:	00001c1c 	andeq	r1, r0, ip, lsl ip
40016cf8:	63630000 	cmnvs	r3, #0
40016cfc:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
40016d00:	63333318 	teqvs	r3, #24, 6	; 0x60000000
40016d04:	00000063 	andeq	r0, r0, r3, rrx
40016d08:	6c380000 	ldcvs	0, cr0, [r8], #-0
40016d0c:	3b386c6c 	blcc	40e31ec4 <__ZI_LIMIT__+0xe18628>
40016d10:	6f66666f 	svcvs	0x0066666f
40016d14:	0000003b 	andeq	r0, r0, fp, lsr r0
40016d18:	18181800 	ldmdane	r8, {fp, ip}
40016d1c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
40016d28:	180c0600 	stmdane	ip, {r9, sl}
40016d2c:	30303018 	eorscc	r3, r0, r8, lsl r0
40016d30:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40016d34:	0000060c 	andeq	r0, r0, ip, lsl #12
40016d38:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016d3c:	0606060c 	streq	r0, [r6], -ip, lsl #12
40016d40:	0c0c0606 	stceq	6, cr0, [ip], {6}
40016d44:	00003018 	andeq	r3, r0, r8, lsl r0
40016d48:	00000000 	andeq	r0, r0, r0
40016d4c:	7f1c3663 	svcvc	0x001c3663
40016d50:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
40016d5c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016d60:	00181818 	andseq	r1, r8, r8, lsl r8
	...
40016d70:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016d74:	00301818 	eorseq	r1, r0, r8, lsl r8
40016d78:	00000000 	andeq	r0, r0, r0
40016d7c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40016d90:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016d94:	00000018 	andeq	r0, r0, r8, lsl r0
40016d98:	03030000 	movweq	r0, #12288	; 0x3000
40016d9c:	0c0c0606 	stceq	6, cr0, [ip], {6}
40016da0:	30301818 	eorscc	r1, r0, r8, lsl r8
40016da4:	00000060 	andeq	r0, r0, r0, rrx
40016da8:	633e0000 	teqvs	lr, #0
40016dac:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016db0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016db4:	0000003e 	andeq	r0, r0, lr, lsr r0
40016db8:	1c0c0000 	stcne	0, cr0, [ip], {-0}
40016dbc:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016dc0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016dc4:	0000001e 	andeq	r0, r0, lr, lsl r0
40016dc8:	633e0000 	teqvs	lr, #0
40016dcc:	0c060303 	stceq	3, cr0, [r6], {3}
40016dd0:	60603018 	rsbvs	r3, r0, r8, lsl r0
40016dd4:	0000007f 	andeq	r0, r0, pc, ror r0
40016dd8:	633e0000 	teqvs	lr, #0
40016ddc:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
40016de0:	63030303 	movwvs	r0, #13059	; 0x3303
40016de4:	0000003e 	andeq	r0, r0, lr, lsr r0
40016de8:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
40016dec:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
40016df0:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
40016df4:	00000006 	andeq	r0, r0, r6
40016df8:	607f0000 	rsbsvs	r0, pc, r0
40016dfc:	037e6060 	cmneq	lr, #96	; 0x60
40016e00:	63030303 	movwvs	r0, #13059	; 0x3303
40016e04:	0000003e 	andeq	r0, r0, lr, lsr r0
40016e08:	603e0000 	eorsvs	r0, lr, r0
40016e0c:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
40016e10:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016e14:	0000003e 	andeq	r0, r0, lr, lsr r0
40016e18:	637f0000 	cmnvs	pc, #0
40016e1c:	0c060303 	stceq	3, cr0, [r6], {3}
40016e20:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e24:	00000018 	andeq	r0, r0, r8, lsl r0
40016e28:	633e0000 	teqvs	lr, #0
40016e2c:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
40016e30:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016e34:	0000003e 	andeq	r0, r0, lr, lsr r0
40016e38:	633e0000 	teqvs	lr, #0
40016e3c:	3f636363 	svccc	0x00636363
40016e40:	63030303 	movwvs	r0, #13059	; 0x3303
40016e44:	0000003e 	andeq	r0, r0, lr, lsr r0
40016e48:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40016e4c:	00001818 	andeq	r1, r0, r8, lsl r8
40016e50:	18181800 	ldmdane	r8, {fp, ip}
40016e54:	00000000 	andeq	r0, r0, r0
40016e58:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40016e5c:	00001818 	andeq	r1, r0, r8, lsl r8
40016e60:	18181800 	ldmdane	r8, {fp, ip}
40016e64:	00003018 	andeq	r3, r0, r8, lsl r0
40016e68:	06030000 	streq	r0, [r3], -r0
40016e6c:	6030180c 	eorsvs	r1, r0, ip, lsl #16
40016e70:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
40016e74:	00000003 	andeq	r0, r0, r3
40016e78:	00000000 	andeq	r0, r0, r0
40016e7c:	007f0000 	rsbseq	r0, pc, r0
40016e80:	00007f00 	andeq	r7, r0, r0, lsl #30
40016e84:	00000000 	andeq	r0, r0, r0
40016e88:	30600000 	rsbcc	r0, r0, r0
40016e8c:	03060c18 	movweq	r0, #27672	; 0x6c18
40016e90:	30180c06 	andscc	r0, r8, r6, lsl #24
40016e94:	00000060 	andeq	r0, r0, r0, rrx
40016e98:	633e0000 	teqvs	lr, #0
40016e9c:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
40016ea0:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40016ea4:	00000018 	andeq	r0, r0, r8, lsl r0
40016ea8:	633e0000 	teqvs	lr, #0
40016eac:	6f6f6f63 	svcvs	0x006f6f63
40016eb0:	60606e6e 	rsbvs	r6, r0, lr, ror #28
40016eb4:	0000003e 	andeq	r0, r0, lr, lsr r0
40016eb8:	1c080000 	stcne	0, cr0, [r8], {-0}
40016ebc:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40016ec0:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016ec4:	00000063 	andeq	r0, r0, r3, rrx
40016ec8:	637e0000 	cmnvs	lr, #0
40016ecc:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
40016ed0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016ed4:	0000007e 	andeq	r0, r0, lr, ror r0
40016ed8:	633e0000 	teqvs	lr, #0
40016edc:	60606063 	rsbvs	r6, r0, r3, rrx
40016ee0:	63636060 	cmnvs	r3, #96	; 0x60
40016ee4:	0000003e 	andeq	r0, r0, lr, lsr r0
40016ee8:	667c0000 	ldrbtvs	r0, [ip], -r0
40016eec:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016ef0:	66636363 	strbtvs	r6, [r3], -r3, ror #6
40016ef4:	0000007c 	andeq	r0, r0, ip, ror r0
40016ef8:	607f0000 	rsbsvs	r0, pc, r0
40016efc:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40016f00:	60606060 	rsbvs	r6, r0, r0, rrx
40016f04:	0000007f 	andeq	r0, r0, pc, ror r0
40016f08:	607f0000 	rsbsvs	r0, pc, r0
40016f0c:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40016f10:	60606060 	rsbvs	r6, r0, r0, rrx
40016f14:	00000060 	andeq	r0, r0, r0, rrx
40016f18:	633e0000 	teqvs	lr, #0
40016f1c:	60606063 	rsbvs	r6, r0, r3, rrx
40016f20:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
40016f24:	0000003b 	andeq	r0, r0, fp, lsr r0
40016f28:	63630000 	cmnvs	r3, #0
40016f2c:	7f636363 	svcvc	0x00636363
40016f30:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016f34:	00000063 	andeq	r0, r0, r3, rrx
40016f38:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016f3c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f40:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f44:	00000018 	andeq	r0, r0, r8, lsl r0
40016f48:	03030000 	movweq	r0, #12288	; 0x3000
40016f4c:	03030303 	movweq	r0, #13059	; 0x3303
40016f50:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40016f54:	0000003e 	andeq	r0, r0, lr, lsr r0
40016f58:	63630000 	cmnvs	r3, #0
40016f5c:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
40016f60:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40016f64:	00000063 	andeq	r0, r0, r3, rrx
40016f68:	60600000 	rsbvs	r0, r0, r0
40016f6c:	60606060 	rsbvs	r6, r0, r0, rrx
40016f70:	60606060 	rsbvs	r6, r0, r0, rrx
40016f74:	0000007f 	andeq	r0, r0, pc, ror r0
40016f78:	63630000 	cmnvs	r3, #0
40016f7c:	6b7f7f77 	blvs	41ff6d60 <__ZI_LIMIT__+0x1fdd4c4>
40016f80:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016f84:	00000063 	andeq	r0, r0, r3, rrx
40016f88:	63630000 	cmnvs	r3, #0
40016f8c:	6b7b7373 	blvs	41ef3d60 <__ZI_LIMIT__+0x1eda4c4>
40016f90:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40016f94:	00000063 	andeq	r0, r0, r3, rrx
40016f98:	633e0000 	teqvs	lr, #0
40016f9c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016fa0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016fa4:	0000003e 	andeq	r0, r0, lr, lsr r0
40016fa8:	337e0000 	cmncc	lr, #0
40016fac:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
40016fb0:	30303030 	eorscc	r3, r0, r0, lsr r0
40016fb4:	00000078 	andeq	r0, r0, r8, ror r0
40016fb8:	633e0000 	teqvs	lr, #0
40016fbc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016fc0:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
40016fc4:	0007063e 	andeq	r0, r7, lr, lsr r6
40016fc8:	637e0000 	cmnvs	lr, #0
40016fcc:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40016fd0:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40016fd4:	00000063 	andeq	r0, r0, r3, rrx
40016fd8:	633e0000 	teqvs	lr, #0
40016fdc:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40016fe0:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40016fe4:	0000003e 	andeq	r0, r0, lr, lsr r0
40016fe8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
40016fec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016ff0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016ff4:	00000018 	andeq	r0, r0, r8, lsl r0
40016ff8:	63630000 	cmnvs	r3, #0
40016ffc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017000:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017004:	0000003e 	andeq	r0, r0, lr, lsr r0
40017008:	63630000 	cmnvs	r3, #0
4001700c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017010:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40017014:	00000008 	andeq	r0, r0, r8
40017018:	63630000 	cmnvs	r3, #0
4001701c:	6b636363 	blvs	418efdb0 <__ZI_LIMIT__+0x18d6514>
40017020:	63777f7f 	cmnvs	r7, #508	; 0x1fc
40017024:	00000063 	andeq	r0, r0, r3, rrx
40017028:	63630000 	cmnvs	r3, #0
4001702c:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40017030:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40017034:	00000063 	andeq	r0, r0, r3, rrx
40017038:	c3c30000 	bicgt	r0, r3, #0
4001703c:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
40017040:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017044:	0000003c 	andeq	r0, r0, ip, lsr r0
40017048:	437f0000 	cmnmi	pc, #0
4001704c:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
40017050:	7f606030 	svcvc	0x00606030
40017054:	0000007f 	andeq	r0, r0, pc, ror r0
40017058:	303e0000 	eorscc	r0, lr, r0
4001705c:	30303030 	eorscc	r3, r0, r0, lsr r0
40017060:	30303030 	eorscc	r3, r0, r0, lsr r0
40017064:	0000003e 	andeq	r0, r0, lr, lsr r0
40017068:	60600000 	rsbvs	r0, r0, r0
4001706c:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40017070:	06060c0c 	streq	r0, [r6], -ip, lsl #24
40017074:	00000003 	andeq	r0, r0, r3
40017078:	063e0000 	ldrteq	r0, [lr], -r0
4001707c:	06060606 	streq	r0, [r6], -r6, lsl #12
40017080:	06060606 	streq	r0, [r6], -r6, lsl #12
40017084:	0000003e 	andeq	r0, r0, lr, lsr r0
40017088:	1c080000 	stcne	0, cr0, [r8], {-0}
4001708c:	00006336 	andeq	r6, r0, r6, lsr r3
	...
400170a4:	0000ff00 	andeq	pc, r0, r0, lsl #30
400170a8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400170ac:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
400170bc:	03633e00 	cmneq	r3, #0, 28
400170c0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400170c4:	0000003f 	andeq	r0, r0, pc, lsr r0
400170c8:	60600000 	rsbvs	r0, r0, r0
400170cc:	63637e60 	cmnvs	r3, #96, 28	; 0x600
400170d0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400170d4:	0000007e 	andeq	r0, r0, lr, ror r0
400170d8:	00000000 	andeq	r0, r0, r0
400170dc:	63633e00 	cmnvs	r3, #0, 28
400170e0:	63636060 	cmnvs	r3, #96	; 0x60
400170e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400170e8:	03030000 	movweq	r0, #12288	; 0x3000
400170ec:	63633f03 	cmnvs	r3, #3, 30
400170f0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400170f4:	0000003f 	andeq	r0, r0, pc, lsr r0
400170f8:	00000000 	andeq	r0, r0, r0
400170fc:	63633e00 	cmnvs	r3, #0, 28
40017100:	6363607f 	cmnvs	r3, #127	; 0x7f
40017104:	0000003e 	andeq	r0, r0, lr, lsr r0
40017108:	331e0000 	tstcc	lr, #0
4001710c:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
40017110:	30303030 	eorscc	r3, r0, r0, lsr r0
40017114:	00000030 	andeq	r0, r0, r0, lsr r0
40017118:	00000000 	andeq	r0, r0, r0
4001711c:	63633e00 	cmnvs	r3, #0, 28
40017120:	3f636363 	svccc	0x00636363
40017124:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40017128:	60600000 	rsbvs	r0, r0, r0
4001712c:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40017130:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017134:	00000063 	andeq	r0, r0, r3, rrx
40017138:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001713c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017140:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017144:	00000018 	andeq	r0, r0, r8, lsl r0
40017148:	06060000 	streq	r0, [r6], -r0
4001714c:	06060000 	streq	r0, [r6], -r0
40017150:	06060606 	streq	r0, [r6], -r6, lsl #12
40017154:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
40017158:	60600000 	rsbvs	r0, r0, r0
4001715c:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
40017160:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
40017164:	00000063 	andeq	r0, r0, r3, rrx
40017168:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001716c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017170:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017174:	00000018 	andeq	r0, r0, r8, lsl r0
40017178:	00000000 	andeq	r0, r0, r0
4001717c:	6b7f7600 	blvs	41ff4984 <__ZI_LIMIT__+0x1fdb0e8>
40017180:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
40017184:	00000063 	andeq	r0, r0, r3, rrx
40017188:	00000000 	andeq	r0, r0, r0
4001718c:	63637e00 	cmnvs	r3, #0, 28
40017190:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017194:	00000063 	andeq	r0, r0, r3, rrx
40017198:	00000000 	andeq	r0, r0, r0
4001719c:	63633e00 	cmnvs	r3, #0, 28
400171a0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400171a4:	0000003e 	andeq	r0, r0, lr, lsr r0
400171a8:	00000000 	andeq	r0, r0, r0
400171ac:	63637e00 	cmnvs	r3, #0, 28
400171b0:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
400171b4:	60606060 	rsbvs	r6, r0, r0, rrx
400171b8:	00000000 	andeq	r0, r0, r0
400171bc:	63633f00 	cmnvs	r3, #0, 30
400171c0:	3f636363 	svccc	0x00636363
400171c4:	03030303 	movweq	r0, #13059	; 0x3303
400171c8:	00000000 	andeq	r0, r0, r0
400171cc:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
400171d0:	60606060 	rsbvs	r6, r0, r0, rrx
400171d4:	00000060 	andeq	r0, r0, r0, rrx
400171d8:	00000000 	andeq	r0, r0, r0
400171dc:	63633e00 	cmnvs	r3, #0, 28
400171e0:	63630e38 	cmnvs	r3, #56, 28	; 0x380
400171e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400171e8:	30300000 	eorscc	r0, r0, r0
400171ec:	30307e30 	eorscc	r7, r0, r0, lsr lr
400171f0:	33333030 	teqcc	r3, #48	; 0x30
400171f4:	0000001e 	andeq	r0, r0, lr, lsl r0
400171f8:	00000000 	andeq	r0, r0, r0
400171fc:	63636300 	cmnvs	r3, #0, 6
40017200:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017204:	0000003f 	andeq	r0, r0, pc, lsr r0
40017208:	00000000 	andeq	r0, r0, r0
4001720c:	63636300 	cmnvs	r3, #0, 6
40017210:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40017214:	00000008 	andeq	r0, r0, r8
40017218:	00000000 	andeq	r0, r0, r0
4001721c:	63636300 	cmnvs	r3, #0, 6
40017220:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
40017224:	00000063 	andeq	r0, r0, r3, rrx
40017228:	00000000 	andeq	r0, r0, r0
4001722c:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
40017230:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
40017234:	00000063 	andeq	r0, r0, r3, rrx
40017238:	00000000 	andeq	r0, r0, r0
4001723c:	63636300 	cmnvs	r3, #0, 6
40017240:	3f636363 	svccc	0x00636363
40017244:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40017248:	00000000 	andeq	r0, r0, r0
4001724c:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
40017250:	6130180c 	teqvs	r0, ip, lsl #16
40017254:	0000007f 	andeq	r0, r0, pc, ror r0
40017258:	18180e00 	ldmdane	r8, {r9, sl, fp}
4001725c:	70181818 	andsvc	r1, r8, r8, lsl r8
40017260:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017264:	00000e18 	andeq	r0, r0, r8, lsl lr
40017268:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001726c:	00181818 	andseq	r1, r8, r8, lsl r8
40017270:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017274:	00000018 	andeq	r0, r0, r8, lsl r0
40017278:	18187000 	ldmdane	r8, {ip, sp, lr}
4001727c:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40017280:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017284:	00007018 	andeq	r7, r0, r8, lsl r0
40017288:	00000000 	andeq	r0, r0, r0
4001728c:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
40017298:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
4001729c:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
400172a0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400172a4:	0000007f 	andeq	r0, r0, pc, ror r0
400172a8:	633e0000 	teqvs	lr, #0
400172ac:	60606063 	rsbvs	r6, r0, r3, rrx
400172b0:	63636060 	cmnvs	r3, #96	; 0x60
400172b4:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
400172b8:	63630000 	cmnvs	r3, #0
400172bc:	63636300 	cmnvs	r3, #0, 6
400172c0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400172c4:	0000003f 	andeq	r0, r0, pc, lsr r0
400172c8:	180c0600 	stmdane	ip, {r9, sl}
400172cc:	63633e00 	cmnvs	r3, #0, 28
400172d0:	6360607f 	cmnvs	r0, #127	; 0x7f
400172d4:	0000003e 	andeq	r0, r0, lr, lsr r0
400172d8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400172dc:	03633e00 	cmneq	r3, #0, 28
400172e0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400172e4:	0000003f 	andeq	r0, r0, pc, lsr r0
400172e8:	36360000 	ldrtcc	r0, [r6], -r0
400172ec:	03633e00 	cmneq	r3, #0, 28
400172f0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400172f4:	0000003f 	andeq	r0, r0, pc, lsr r0
400172f8:	0c183000 	ldceq	0, cr3, [r8], {-0}
400172fc:	03633e00 	cmneq	r3, #0, 28
40017300:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40017304:	0000003f 	andeq	r0, r0, pc, lsr r0
40017308:	1c361c00 	ldcne	12, cr1, [r6], #-0
4001730c:	03633e00 	cmneq	r3, #0, 28
40017310:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40017314:	0000003f 	andeq	r0, r0, pc, lsr r0
40017318:	00000000 	andeq	r0, r0, r0
4001731c:	63633e00 	cmnvs	r3, #0, 28
40017320:	63606060 	cmnvs	r0, #96	; 0x60
40017324:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40017328:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
4001732c:	63633e00 	cmnvs	r3, #0, 28
40017330:	6360607f 	cmnvs	r0, #127	; 0x7f
40017334:	0000003e 	andeq	r0, r0, lr, lsr r0
40017338:	36360000 	ldrtcc	r0, [r6], -r0
4001733c:	63633e00 	cmnvs	r3, #0, 28
40017340:	6360607f 	cmnvs	r0, #127	; 0x7f
40017344:	0000003e 	andeq	r0, r0, lr, lsr r0
40017348:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001734c:	63633e00 	cmnvs	r3, #0, 28
40017350:	6360607f 	cmnvs	r0, #127	; 0x7f
40017354:	0000003e 	andeq	r0, r0, lr, lsr r0
40017358:	66660000 	strbtvs	r0, [r6], -r0
4001735c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017360:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017364:	00000018 	andeq	r0, r0, r8, lsl r0
40017368:	3c180000 	ldccc	0, cr0, [r8], {-0}
4001736c:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
40017370:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017374:	00000018 	andeq	r0, r0, r8, lsl r0
40017378:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
4001737c:	1818000c 	ldmdane	r8, {r2, r3}
40017380:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017384:	00000018 	andeq	r0, r0, r8, lsl r0
40017388:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
4001738c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017390:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40017394:	00000063 	andeq	r0, r0, r3, rrx
40017398:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
4001739c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400173a0:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
400173a4:	00000063 	andeq	r0, r0, r3, rrx
400173a8:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
400173ac:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
400173b0:	63636060 	cmnvs	r3, #96	; 0x60
400173b4:	0000007f 	andeq	r0, r0, pc, ror r0
400173b8:	00000000 	andeq	r0, r0, r0
400173bc:	1b3b6e00 	blne	40ef2bc4 <__ZI_LIMIT__+0xed9328>
400173c0:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
400173c4:	00000077 	andeq	r0, r0, r7, ror r0
400173c8:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 400173d0 <eng8x16+0x928>
400173cc:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
400173d0:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
400173d4:	0000006f 	andeq	r0, r0, pc, rrx
400173d8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400173dc:	63633e00 	cmnvs	r3, #0, 28
400173e0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400173e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400173e8:	36360000 	ldrtcc	r0, [r6], -r0
400173ec:	63633e00 	cmnvs	r3, #0, 28
400173f0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400173f4:	0000003e 	andeq	r0, r0, lr, lsr r0
400173f8:	0c183000 	ldceq	0, cr3, [r8], {-0}
400173fc:	63633e00 	cmnvs	r3, #0, 28
40017400:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017404:	0000003e 	andeq	r0, r0, lr, lsr r0
40017408:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
4001740c:	63636300 	cmnvs	r3, #0, 6
40017410:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017414:	0000003f 	andeq	r0, r0, pc, lsr r0
40017418:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001741c:	63636300 	cmnvs	r3, #0, 6
40017420:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017424:	0000003f 	andeq	r0, r0, pc, lsr r0
40017428:	36360000 	ldrtcc	r0, [r6], -r0
4001742c:	63636300 	cmnvs	r3, #0, 6
40017430:	3f636363 	svccc	0x00636363
40017434:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40017438:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
4001743c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017440:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017444:	0000003e 	andeq	r0, r0, lr, lsr r0
40017448:	63006363 	movwvs	r6, #867	; 0x363
4001744c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017450:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017454:	0000003f 	andeq	r0, r0, pc, lsr r0
40017458:	0c0c0000 	stceq	0, cr0, [ip], {-0}
4001745c:	6063633e 	rsbvs	r6, r3, lr, lsr r3
40017460:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
40017464:	0000000c 	andeq	r0, r0, ip
40017468:	361c0000 	ldrcc	r0, [ip], -r0
4001746c:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
40017470:	73303030 	teqvc	r0, #48	; 0x30
40017474:	0000007e 	andeq	r0, r0, lr, ror r0
40017478:	c3c30000 	bicgt	r0, r3, #0
4001747c:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40017480:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
40017484:	0000003c 	andeq	r0, r0, ip, lsr r0
40017488:	66fc0000 	ldrbtvs	r0, [ip], r0
4001748c:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
40017490:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
40017494:	000000f3 	strdeq	r0, [r0], -r3
40017498:	1b0e0000 	blne	403974a0 <__ZI_LIMIT__+0x37dc04>
4001749c:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
400174a0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400174a4:	00000070 	andeq	r0, r0, r0, ror r0
400174a8:	30180c00 	andscc	r0, r8, r0, lsl #24
400174ac:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
400174b0:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
400174b4:	0000003b 	andeq	r0, r0, fp, lsr r0
400174b8:	30180c00 	andscc	r0, r8, r0, lsl #24
400174bc:	18183800 	ldmdane	r8, {fp, ip, sp}
400174c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400174c4:	0000003c 	andeq	r0, r0, ip, lsr r0
400174c8:	180c0600 	stmdane	ip, {r9, sl}
400174cc:	63633e00 	cmnvs	r3, #0, 28
400174d0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400174d4:	0000003e 	andeq	r0, r0, lr, lsr r0
400174d8:	30180c00 	andscc	r0, r8, r0, lsl #24
400174dc:	63636300 	cmnvs	r3, #0, 6
400174e0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400174e4:	0000003f 	andeq	r0, r0, pc, lsr r0
400174e8:	3b6e0000 	blcc	41b974f0 <__ZI_LIMIT__+0x1b7dc54>
400174ec:	63637e00 	cmnvs	r3, #0, 28
400174f0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400174f4:	00000063 	andeq	r0, r0, r3, rrx
400174f8:	63006e3b 	movwvs	r6, #3643	; 0xe3b
400174fc:	6b7b7373 	blvs	41ef42d0 <__ZI_LIMIT__+0x1edaa34>
40017500:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40017504:	00000063 	andeq	r0, r0, r3, rrx
40017508:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
4001750c:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
40017518:	6c6c3800 	stclvs	8, cr3, [ip], #-0
4001751c:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
40017528:	0c0c0000 	stceq	0, cr0, [ip], {-0}
4001752c:	180c0c00 	stmdane	ip, {sl, fp}
40017530:	63636030 	cmnvs	r3, #48	; 0x30
40017534:	0000003e 	andeq	r0, r0, lr, lsr r0
40017538:	00000000 	andeq	r0, r0, r0
4001753c:	7f000000 	svcvc	0x00000000
40017540:	60606060 	rsbvs	r6, r0, r0, rrx
40017544:	00000060 	andeq	r0, r0, r0, rrx
40017548:	00000000 	andeq	r0, r0, r0
4001754c:	7f000000 	svcvc	0x00000000
40017550:	03030303 	movweq	r0, #13059	; 0x3303
40017554:	00000003 	andeq	r0, r0, r3
40017558:	63e06000 	mvnvs	r6, #0
4001755c:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
40017560:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
40017564:	0000001f 	andeq	r0, r0, pc, lsl r0
40017568:	63e06000 	mvnvs	r6, #0
4001756c:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
40017570:	3f36de6e 	svccc	0x0036de6e
40017574:	00000006 	andeq	r0, r0, r6
40017578:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001757c:	18181800 	ldmdane	r8, {fp, ip}
40017580:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
40017584:	00000018 	andeq	r0, r0, r8, lsl r0
40017588:	1b090000 	blne	40257590 <__ZI_LIMIT__+0x23dcf4>
4001758c:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
40017590:	1b1b3636 	blne	406e4e70 <__ZI_LIMIT__+0x6cb5d4>
40017594:	00000009 	andeq	r0, r0, r9
40017598:	6c480000 	marvs	acc0, r0, r8
4001759c:	1b36366c 	blne	40da4f54 <__ZI_LIMIT__+0xd8b6b8>
400175a0:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
400175a4:	00000048 	andeq	r0, r0, r8, asr #32
400175a8:	11441144 	cmpne	r4, r4, asr #2
400175ac:	11441144 	cmpne	r4, r4, asr #2
400175b0:	11441144 	cmpne	r4, r4, asr #2
400175b4:	11441144 	cmpne	r4, r4, asr #2
400175b8:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400175bc:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400175c0:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400175c4:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400175c8:	bbeebbee 	bllt	3fbc6588 <GPM4DAT+0x2ebc62a4>
400175cc:	bbeebbee 	bllt	3fbc658c <GPM4DAT+0x2ebc62a8>
400175d0:	bbeebbee 	bllt	3fbc6590 <GPM4DAT+0x2ebc62ac>
400175d4:	bbeebbee 	bllt	3fbc6594 <GPM4DAT+0x2ebc62b0>
400175d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175dc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175e4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175ec:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
400175f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175f4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175fc:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40017600:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40017604:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017608:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001760c:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
40017610:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017614:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017618:	00000000 	andeq	r0, r0, r0
4001761c:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
40017620:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017624:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017628:	00000000 	andeq	r0, r0, r0
4001762c:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
40017630:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40017634:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017638:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001763c:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40017640:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40017644:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017648:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001764c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017650:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017654:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017658:	00000000 	andeq	r0, r0, r0
4001765c:	06fe0000 	ldrbteq	r0, [lr], r0
40017660:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40017664:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017668:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001766c:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40017670:	000000fe 	strdeq	r0, [r0], -lr
40017674:	00000000 	andeq	r0, r0, r0
40017678:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001767c:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40017688:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001768c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40017690:	000000f8 	strdeq	r0, [r0], -r8
	...
4001769c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
400176a0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176a4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176ac:	1f181818 	svcne	0x00181818
	...
400176b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176bc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
400176cc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
400176d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176dc:	1f181818 	svcne	0x00181818
400176e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176e4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176e8:	00000000 	andeq	r0, r0, r0
400176ec:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
400176f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176fc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40017700:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017704:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017708:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001770c:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40017710:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40017714:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017718:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001771c:	37363636 			; <UNDEFINED> instruction: 0x37363636
40017720:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017724:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017728:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001772c:	30373636 	eorscc	r3, r7, r6, lsr r6
40017730:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
4001773c:	303f0000 	eorscc	r0, pc, r0
40017740:	36363637 			; <UNDEFINED> instruction: 0x36363637
40017744:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017748:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001774c:	00f73636 	rscseq	r3, r7, r6, lsr r6
40017750:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
4001775c:	00ff0000 	rscseq	r0, pc, r0
40017760:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
40017764:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017768:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001776c:	36373636 			; <UNDEFINED> instruction: 0x36373636
40017770:	36363637 			; <UNDEFINED> instruction: 0x36363637
40017774:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017778:	00000000 	andeq	r0, r0, r0
4001777c:	00ff0000 	rscseq	r0, pc, r0
40017780:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40017784:	00000000 	andeq	r0, r0, r0
40017788:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001778c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40017790:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017794:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017798:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001779c:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
400177a0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400177a4:	00000000 	andeq	r0, r0, r0
400177a8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400177ac:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
400177bc:	00ff0000 	rscseq	r0, pc, r0
400177c0:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
400177c4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400177c8:	00000000 	andeq	r0, r0, r0
400177cc:	ff000000 			; <UNDEFINED> instruction: 0xff000000

400177d0 <.LANCHOR2>:
400177d0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400177d4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400177d8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400177dc:	3f363636 	svccc	0x00363636
	...
400177e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400177ec:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
400177f0:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400177fc:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
40017800:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40017804:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017808:	00000000 	andeq	r0, r0, r0
4001780c:	3f000000 	svccc	0x00000000
40017810:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017814:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017818:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001781c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40017820:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017824:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017828:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001782c:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40017830:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40017834:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017838:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001783c:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
4001784c:	1f000000 	svcne	0x00000000
40017850:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017854:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017858:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001785c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017860:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017870:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017874:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017878:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
4001787c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017880:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017884:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017888:	0f0f0f0f 	svceq	0x000f0f0f
4001788c:	0f0f0f0f 	svceq	0x000f0f0f
40017890:	0f0f0f0f 	svceq	0x000f0f0f
40017894:	0f0f0f0f 	svceq	0x000f0f0f
40017898:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001789c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400178ac:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
400178b0:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
400178b4:	0000003b 	andeq	r0, r0, fp, lsr r0
400178b8:	663c0000 	ldrtvs	r0, [ip], -r0
400178bc:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
400178c0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400178c4:	6060607c 	rsbvs	r6, r0, ip, ror r0
400178c8:	637f0000 	cmnvs	pc, #0
400178cc:	60606063 	rsbvs	r6, r0, r3, rrx
400178d0:	60606060 	rsbvs	r6, r0, r0, rrx
400178d4:	00000060 	andeq	r0, r0, r0, rrx
400178d8:	00000000 	andeq	r0, r0, r0
400178dc:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
400178e0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400178e4:	00000036 	andeq	r0, r0, r6, lsr r0
400178e8:	637f0000 	cmnvs	pc, #0
400178ec:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
400178f0:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
400178f4:	0000007f 	andeq	r0, r0, pc, ror r0
400178f8:	00000000 	andeq	r0, r0, r0
400178fc:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
40017900:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40017904:	0000003c 	andeq	r0, r0, ip, lsr r0
40017908:	00000000 	andeq	r0, r0, r0
4001790c:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40017910:	76666666 	strbtvc	r6, [r6], -r6, ror #12
40017914:	6060607f 	rsbvs	r6, r0, pc, ror r0
40017918:	00000000 	andeq	r0, r0, r0
4001791c:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
40017920:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40017924:	0000000c 	andeq	r0, r0, ip
40017928:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
4001792c:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40017930:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
40017934:	0000007e 	andeq	r0, r0, lr, ror r0
40017938:	663c0000 	ldrtvs	r0, [ip], -r0
4001793c:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
40017940:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40017944:	0000003c 	andeq	r0, r0, ip, lsr r0
40017948:	633e0000 	teqvs	lr, #0
4001794c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017950:	36363677 			; <UNDEFINED> instruction: 0x36363677
40017954:	00000077 	andeq	r0, r0, r7, ror r0
40017958:	1b0e0000 	blne	40397960 <__ZI_LIMIT__+0x37e0c4>
4001795c:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
40017960:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40017964:	0000003c 	andeq	r0, r0, ip, lsr r0
40017968:	00000000 	andeq	r0, r0, r0
4001796c:	6b7f3600 	blvs	41fe5174 <__ZI_LIMIT__+0x1fcb8d8>
40017970:	0000367f 	andeq	r3, r0, pc, ror r6
40017974:	00000000 	andeq	r0, r0, r0
40017978:	06060000 	streq	r0, [r6], -r0
4001797c:	6f673e1e 	svcvs	0x00673e1e
40017980:	3e737b7f 	vmovcc.s8	r7, d3[7]
40017984:	0030303c 	eorseq	r3, r0, ip, lsr r0
40017988:	1f000000 	svcne	0x00000000
4001798c:	7f606030 	svcvc	0x00606030
40017990:	1f306060 	svcne	0x00306060
40017994:	00000000 	andeq	r0, r0, r0
40017998:	633e0000 	teqvs	lr, #0
4001799c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400179a0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400179a4:	00000063 	andeq	r0, r0, r3, rrx
400179a8:	00000000 	andeq	r0, r0, r0
400179ac:	7f00007f 	svcvc	0x0000007f
400179b0:	007f0000 	rsbseq	r0, pc, r0
	...
400179bc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400179c0:	00181818 	andseq	r1, r8, r8, lsl r8
400179c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400179c8:	30600000 	rsbcc	r0, r0, r0
400179cc:	0c060c18 	stceq	12, cr0, [r6], {24}
400179d0:	00603018 	rsbeq	r3, r0, r8, lsl r0
400179d4:	0000007e 	andeq	r0, r0, lr, ror r0
400179d8:	0c060000 	stceq	0, cr0, [r6], {-0}
400179dc:	30603018 	rsbcc	r3, r0, r8, lsl r0
400179e0:	00060c18 	andeq	r0, r6, r8, lsl ip
400179e4:	0000007e 	andeq	r0, r0, lr, ror r0
400179e8:	1b0e0000 	blne	403979f0 <__ZI_LIMIT__+0x37e154>
400179ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179f4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179fc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017a00:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
40017a04:	00000070 	andeq	r0, r0, r0, ror r0
40017a08:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40017a0c:	ff000018 			; <UNDEFINED> instruction: 0xff000018
40017a10:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
40017a1c:	700edb70 	andvc	sp, lr, r0, ror fp
40017a20:	00000edb 	ldrdeq	r0, [r0], -fp
40017a24:	00000000 	andeq	r0, r0, r0
40017a28:	361c0000 	ldrcc	r0, [ip], -r0
40017a2c:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
40017a3c:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
40017a40:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
40017a4c:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40017a50:	00000018 	andeq	r0, r0, r8, lsl r0
40017a54:	00000000 	andeq	r0, r0, r0
40017a58:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
40017a5c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40017a60:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
40017a64:	0000000c 	andeq	r0, r0, ip
40017a68:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
40017a6c:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40017a78:	0c6c3800 	stcleq	8, cr3, [ip], #-0
40017a7c:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
40017a8c:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
40017a90:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

40017aa8 <_ctype_>:
40017aa8:	20202000 	eorcs	r2, r0, r0
40017aac:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ab0:	28282020 	stmdacs	r8!, {r5, sp}
40017ab4:	20282828 	eorcs	r2, r8, r8, lsr #16
40017ab8:	20202020 	eorcs	r2, r0, r0, lsr #32
40017abc:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ac0:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ac4:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ac8:	10108820 	andsne	r8, r0, r0, lsr #16
40017acc:	10101010 	andsne	r1, r0, r0, lsl r0
40017ad0:	10101010 	andsne	r1, r0, r0, lsl r0
40017ad4:	10101010 	andsne	r1, r0, r0, lsl r0
40017ad8:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
40017adc:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
40017ae0:	10040404 	andne	r0, r4, r4, lsl #8
40017ae4:	10101010 	andsne	r1, r0, r0, lsl r0
40017ae8:	41411010 	cmpmi	r1, r0, lsl r0
40017aec:	41414141 	cmpmi	r1, r1, asr #2
40017af0:	01010101 	tsteq	r1, r1, lsl #2
40017af4:	01010101 	tsteq	r1, r1, lsl #2
40017af8:	01010101 	tsteq	r1, r1, lsl #2
40017afc:	01010101 	tsteq	r1, r1, lsl #2
40017b00:	01010101 	tsteq	r1, r1, lsl #2
40017b04:	10101010 	andsne	r1, r0, r0, lsl r0
40017b08:	42421010 	submi	r1, r2, #16
40017b0c:	42424242 	submi	r4, r2, #536870916	; 0x20000004
40017b10:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017b14:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017b18:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017b1c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017b20:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017b24:	10101010 	andsne	r1, r0, r0, lsl r0
40017b28:	00000020 	andeq	r0, r0, r0, lsr #32
	...

40017bac <_global_impure_ptr>:
40017bac:	400186c0 	andmi	r8, r1, r0, asr #13

40017bb0 <blanks.6744>:
40017bb0:	20202020 	eorcs	r2, r0, r0, lsr #32
40017bb4:	20202020 	eorcs	r2, r0, r0, lsr #32
40017bb8:	20202020 	eorcs	r2, r0, r0, lsr #32
40017bbc:	20202020 	eorcs	r2, r0, r0, lsr #32

40017bc0 <zeroes.6745>:
40017bc0:	30303030 	eorscc	r3, r0, r0, lsr r0
40017bc4:	30303030 	eorscc	r3, r0, r0, lsr r0
40017bc8:	30303030 	eorscc	r3, r0, r0, lsr r0
40017bcc:	30303030 	eorscc	r3, r0, r0, lsr r0

40017bd0 <p05.5289>:
40017bd0:	00000005 	andeq	r0, r0, r5
40017bd4:	00000019 	andeq	r0, r0, r9, lsl r0
40017bd8:	0000007d 	andeq	r0, r0, sp, ror r0
40017bdc:	00000000 	andeq	r0, r0, r0

40017be0 <__mprec_tens>:
40017be0:	00000000 	andeq	r0, r0, r0
40017be4:	3ff00000 	svccc	0x00f00000	; IMB
40017be8:	00000000 	andeq	r0, r0, r0
40017bec:	40240000 	eormi	r0, r4, r0
40017bf0:	00000000 	andeq	r0, r0, r0
40017bf4:	40590000 	subsmi	r0, r9, r0
40017bf8:	00000000 	andeq	r0, r0, r0
40017bfc:	408f4000 	addmi	r4, pc, r0
40017c00:	00000000 	andeq	r0, r0, r0
40017c04:	40c38800 	sbcmi	r8, r3, r0, lsl #16
40017c08:	00000000 	andeq	r0, r0, r0
40017c0c:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
40017c10:	00000000 	andeq	r0, r0, r0
40017c14:	412e8480 	smlawbmi	lr, r0, r4, r8
40017c18:	00000000 	andeq	r0, r0, r0
40017c1c:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
40017c20:	00000000 	andeq	r0, r0, r0
40017c24:	4197d784 	orrsmi	sp, r7, r4, lsl #15
40017c28:	00000000 	andeq	r0, r0, r0
40017c2c:	41cdcd65 	bicmi	ip, sp, r5, ror #26
40017c30:	20000000 	andcs	r0, r0, r0
40017c34:	4202a05f 	andmi	sl, r2, #95	; 0x5f
40017c38:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
40017c3c:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
40017c40:	a2000000 	andge	r0, r0, #0
40017c44:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
40017c48:	e5400000 	strb	r0, [r0, #-0]
40017c4c:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
40017c50:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
40017c54:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
40017c58:	26340000 	ldrtcs	r0, [r4], -r0
40017c5c:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
40017c60:	37e08000 	strbcc	r8, [r0, r0]!
40017c64:	4341c379 	movtmi	ip, #4985	; 0x1379
40017c68:	85d8a000 	ldrbhi	sl, [r8]
40017c6c:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40017c70:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
40017c74:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40017c78:	60913d00 	addsvs	r3, r1, r0, lsl #26
40017c7c:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40017c80:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
40017c84:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
40017c88:	d6e2ef50 	usatle	lr, #2, r0, asr #30
40017c8c:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
40017c90:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
40017c94:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
40017c98:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
40017c9c:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
40017ca0:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
40017ca4:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

40017ca8 <__mprec_tinytens>:
40017ca8:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
40017cac:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
40017cb0:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
40017cb4:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
40017cb8:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
40017cbc:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
40017cc0:	cf8c979d 	svcgt	0x008c979d
40017cc4:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
40017cc8:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
40017ccc:	0ac80628 	beq	3f219574 <GPM4DAT+0x2e219290>

40017cd0 <__mprec_bigtens>:
40017cd0:	37e08000 	strbcc	r8, [r0, r0]!
40017cd4:	4341c379 	movtmi	ip, #4985	; 0x1379
40017cd8:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
40017cdc:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
40017ce0:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
40017ce4:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
40017ce8:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
40017cec:	5a827748 	bpl	3e0b5a14 <GPM4DAT+0x2d0b5730>
40017cf0:	7f73bf3c 	svcvc	0x0073bf3c
40017cf4:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

40017cf8 <blanks.6688>:
40017cf8:	20202020 	eorcs	r2, r0, r0, lsr #32
40017cfc:	20202020 	eorcs	r2, r0, r0, lsr #32
40017d00:	20202020 	eorcs	r2, r0, r0, lsr #32
40017d04:	20202020 	eorcs	r2, r0, r0, lsr #32

40017d08 <zeroes.6689>:
40017d08:	30303030 	eorscc	r3, r0, r0, lsr r0
40017d0c:	30303030 	eorscc	r3, r0, r0, lsr r0
40017d10:	30303030 	eorscc	r3, r0, r0, lsr r0
40017d14:	30303030 	eorscc	r3, r0, r0, lsr r0
40017d18:	61766e49 	cmnvs	r6, r9, asr #28
40017d1c:	5f64696c 	svcpl	0x0064696c
40017d20:	0a525349 	beq	414aca4c <__ZI_LIMIT__+0x14931b0>
40017d24:	00000000 	andeq	r0, r0, r0
40017d28:	30435653 	subcc	r5, r3, r3, asr r6
40017d2c:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
40017d30:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
40017d34:	0a2e2e2e 	beq	40ba35f4 <__ZI_LIMIT__+0xb89d58>
40017d38:	00000000 	andeq	r0, r0, r0
40017d3c:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
40017d40:	00000a6f 	andeq	r0, r0, pc, ror #20
40017d44:	31435653 	cmpcc	r3, r3, asr r6
40017d48:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
40017d4c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
40017d50:	0a2e2e2e 	beq	40ba3610 <__ZI_LIMIT__+0xb89d74>
40017d54:	00000000 	andeq	r0, r0, r0
40017d58:	32435653 	subcc	r5, r3, #87031808	; 0x5300000
40017d5c:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
40017d60:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
40017d64:	0a2e2e2e 	beq	40ba3624 <__ZI_LIMIT__+0xb89d88>
40017d68:	00000000 	andeq	r0, r0, r0
40017d6c:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
40017d70:	3e3d2031 	mrccc	0, 1, r2, cr13, cr1, {1}
40017d74:	0a632520 	beq	418e11fc <__ZI_LIMIT__+0x18c7960>
40017d78:	00000000 	andeq	r0, r0, r0
40017d7c:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
40017d80:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40017d84:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40017d88:	0000000a 	andeq	r0, r0, sl
40017d8c:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40017d90:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40017d94:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40017d98:	0000000a 	andeq	r0, r0, sl
40017d9c:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
40017da0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40017da4:	6f697470 	svcvs	0x00697470
40017da8:	5b40206e 	blpl	4101ff68 <__ZI_LIMIT__+0x10066cc>
40017dac:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017db0:	6f4d0a5d 	svcvs	0x004d0a5d
40017db4:	305b6564 	subscc	r6, fp, r4, ror #10
40017db8:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017dbc:	0000000a 	andeq	r0, r0, sl
40017dc0:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
40017dc4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
40017dc8:	6f432064 	svcvs	0x00432064
40017dcc:	56206564 	strtpl	r6, [r0], -r4, ror #10
40017dd0:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
40017dd4:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40017dd8:	000a5d58 	andeq	r5, sl, r8, asr sp
40017ddc:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40017de0:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40017de4:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40017de8:	40206e6f 	eormi	r6, r0, pc, ror #28
40017dec:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40017df0:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40017df4:	5b65646f 	blpl	41970fb8 <__ZI_LIMIT__+0x195771c>
40017df8:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017dfc:	00000a5d 	andeq	r0, r0, sp, asr sl
40017e00:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40017e04:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40017e08:	4120746c 	teqmi	r0, ip, ror #8
40017e0c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40017e10:	305b7373 	subscc	r7, fp, r3, ror r3
40017e14:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017e18:	0000000a 	andeq	r0, r0, sl
40017e1c:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40017e20:	305b6e6f 	subscc	r6, fp, pc, ror #28
40017e24:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017e28:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 40017e08 <zeroes.6689+0x100>
40017e2c:	5b6e6961 	blpl	41bb23b8 <__ZI_LIMIT__+0x1b98b1c>
40017e30:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017e34:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
40017e38:	30286461 	eorcc	r6, r8, r1, ror #8
40017e3c:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
40017e40:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40017e44:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
40017e48:	410a5d64 	tstmi	sl, r4, ror #26
40017e4c:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
40017e50:	646f6365 	strbtvs	r6, [pc], #-869	; 40017e58 <zeroes.6689+0x150>
40017e54:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
40017e58:	616c532f 	cmnvs	ip, pc, lsr #6
40017e5c:	31286576 	teqcc	r8, r6, ror r5
40017e60:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
40017e64:	00000a5d 	andeq	r0, r0, sp, asr sl
40017e68:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40017e6c:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40017e70:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40017e74:	40206e6f 	eormi	r6, r0, pc, ror #28
40017e78:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40017e7c:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40017e80:	5b65646f 	blpl	41971044 <__ZI_LIMIT__+0x19577a8>
40017e84:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017e88:	00000a5d 	andeq	r0, r0, sp, asr sl
40017e8c:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40017e90:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40017e94:	4120746c 	teqmi	r0, ip, ror #8
40017e98:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40017e9c:	305b7373 	subscc	r7, fp, r3, ror r3
40017ea0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017ea4:	0000000a 	andeq	r0, r0, sl
40017ea8:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40017eac:	305b6e6f 	subscc	r6, fp, pc, ror #28
40017eb0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017eb4:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
40017eb8:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40017ebc:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40017ec0:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
40017ec4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
40017ec8:	5b293128 	blpl	40a64370 <__ZI_LIMIT__+0xa4aad4>
40017ecc:	0a5d6425 	beq	41770f68 <__ZI_LIMIT__+0x17576cc>
40017ed0:	00000000 	andeq	r0, r0, r0
40017ed4:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40017ed8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40017edc:	6f697470 	svcvs	0x00697470
40017ee0:	5b40206e 	blpl	410200a0 <__ZI_LIMIT__+0x1006804>
40017ee4:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017ee8:	6f4d0a5d 	svcvs	0x004d0a5d
40017eec:	305b6564 	subscc	r6, fp, r4, ror #10
40017ef0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017ef4:	0000000a 	andeq	r0, r0, sl
40017ef8:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40017efc:	255b4449 	ldrbcs	r4, [fp, #-1097]	; 0xfffffbb7
40017f00:	000a5d75 	andeq	r5, sl, r5, ror sp
40017f04:	30505041 	subscc	r5, r0, r1, asr #32
40017f08:	41545320 	cmpmi	r4, r0, lsr #6
40017f0c:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40017f10:	00747365 	rsbseq	r7, r4, r5, ror #6
40017f14:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
40017f18:	202c7823 	eorcs	r7, ip, r3, lsr #16
40017f1c:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40017f20:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
40017f24:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
40017f28:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
40017f2c:	0a64253d 	beq	41921428 <__ZI_LIMIT__+0x1907b8c>
40017f30:	00000000 	andeq	r0, r0, r0
40017f34:	20534f0a 	subscs	r4, r3, sl, lsl #30
40017f38:	706d6554 	rsbvc	r6, sp, r4, asr r5
40017f3c:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
40017f40:	0000000a 	andeq	r0, r0, sl
40017f44:	5050410a 	subspl	r4, r0, sl, lsl #2
40017f48:	55522030 	ldrbpl	r2, [r2, #-48]	; 0xffffffd0
40017f4c:	00000a4e 	andeq	r0, r0, lr, asr #20
40017f50:	00082008 	andeq	r2, r8, r8
40017f54:	00000043 	andeq	r0, r0, r3, asr #32
40017f58:	00464e49 	subeq	r4, r6, r9, asr #28
40017f5c:	00666e69 	rsbeq	r6, r6, r9, ror #28
40017f60:	004e414e 	subeq	r4, lr, lr, asr #2
40017f64:	006e616e 	rsbeq	r6, lr, lr, ror #2
40017f68:	33323130 	teqcc	r2, #48, 2
40017f6c:	37363534 			; <UNDEFINED> instruction: 0x37363534
40017f70:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
40017f74:	46454443 	strbmi	r4, [r5], -r3, asr #8
40017f78:	00000000 	andeq	r0, r0, r0
40017f7c:	33323130 	teqcc	r2, #48, 2
40017f80:	37363534 			; <UNDEFINED> instruction: 0x37363534
40017f84:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
40017f88:	66656463 	strbtvs	r6, [r5], -r3, ror #8
40017f8c:	00000000 	andeq	r0, r0, r0
40017f90:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
40017f94:	0000296c 	andeq	r2, r0, ip, ror #18
40017f98:	00000030 	andeq	r0, r0, r0, lsr r0
40017f9c:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
40017fa0:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40017fa4:	00000000 	andeq	r0, r0, r0
40017fa8:	004e614e 	subeq	r6, lr, lr, asr #2
40017fac:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
40017fb0:	00000058 	andeq	r0, r0, r8, asr r0
40017fb4:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

40017fb8 <.ARM.exidx>:
40017fb8:	7fff6eb0 	svcvc	0x00ff6eb0
40017fbc:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

40017fc0 <SVC_Handler_Vector>:
40017fc0:	400039c8 	andmi	r3, r0, r8, asr #19
40017fc4:	40003aec 	andmi	r3, r0, ip, ror #21
40017fc8:	40006298 	mulmi	r0, r8, r2
40017fcc:	40004b64 	andmi	r4, r0, r4, ror #22
40017fd0:	40004a20 	andmi	r4, r0, r0, lsr #20
40017fd4:	40004a34 	andmi	r4, r0, r4, lsr sl
40017fd8:	40004a4c 	andmi	r4, r0, ip, asr #20
40017fdc:	40000224 	andmi	r0, r0, r4, lsr #4
40017fe0:	40000250 	andmi	r0, r0, r0, asr r2
40017fe4:	40000274 	andmi	r0, r0, r4, ror r2

40017fe8 <ISR_Vector>:
40017fe8:	400001f8 	strdmi	r0, [r0], -r8
40017fec:	400001f8 	strdmi	r0, [r0], -r8
40017ff0:	400001f8 	strdmi	r0, [r0], -r8
40017ff4:	400001f8 	strdmi	r0, [r0], -r8
40017ff8:	400001f8 	strdmi	r0, [r0], -r8
40017ffc:	400001f8 	strdmi	r0, [r0], -r8
40018000:	400001f8 	strdmi	r0, [r0], -r8
40018004:	400001f8 	strdmi	r0, [r0], -r8
40018008:	400001f8 	strdmi	r0, [r0], -r8
4001800c:	400001f8 	strdmi	r0, [r0], -r8
40018010:	400001f8 	strdmi	r0, [r0], -r8
40018014:	400001f8 	strdmi	r0, [r0], -r8
40018018:	400001f8 	strdmi	r0, [r0], -r8
4001801c:	400001f8 	strdmi	r0, [r0], -r8
40018020:	400001f8 	strdmi	r0, [r0], -r8
40018024:	400001f8 	strdmi	r0, [r0], -r8
40018028:	400001f8 	strdmi	r0, [r0], -r8
4001802c:	400001f8 	strdmi	r0, [r0], -r8
40018030:	400001f8 	strdmi	r0, [r0], -r8
40018034:	400001f8 	strdmi	r0, [r0], -r8
40018038:	400001f8 	strdmi	r0, [r0], -r8
4001803c:	400001f8 	strdmi	r0, [r0], -r8
40018040:	400001f8 	strdmi	r0, [r0], -r8
40018044:	400001f8 	strdmi	r0, [r0], -r8
40018048:	400001f8 	strdmi	r0, [r0], -r8
4001804c:	400001f8 	strdmi	r0, [r0], -r8
40018050:	400001f8 	strdmi	r0, [r0], -r8
40018054:	400001f8 	strdmi	r0, [r0], -r8
40018058:	400001f8 	strdmi	r0, [r0], -r8
4001805c:	400001f8 	strdmi	r0, [r0], -r8
40018060:	400001f8 	strdmi	r0, [r0], -r8
40018064:	400001f8 	strdmi	r0, [r0], -r8
40018068:	400001f8 	strdmi	r0, [r0], -r8
4001806c:	400001f8 	strdmi	r0, [r0], -r8
40018070:	400001f8 	strdmi	r0, [r0], -r8
40018074:	400001f8 	strdmi	r0, [r0], -r8
40018078:	400001f8 	strdmi	r0, [r0], -r8
4001807c:	400001f8 	strdmi	r0, [r0], -r8
40018080:	400001f8 	strdmi	r0, [r0], -r8
40018084:	400001f8 	strdmi	r0, [r0], -r8
40018088:	400001f8 	strdmi	r0, [r0], -r8
4001808c:	400001f8 	strdmi	r0, [r0], -r8
40018090:	400001f8 	strdmi	r0, [r0], -r8
40018094:	400001f8 	strdmi	r0, [r0], -r8
40018098:	400001f8 	strdmi	r0, [r0], -r8
4001809c:	400001f8 	strdmi	r0, [r0], -r8
400180a0:	400001f8 	strdmi	r0, [r0], -r8
400180a4:	400001f8 	strdmi	r0, [r0], -r8
400180a8:	400001f8 	strdmi	r0, [r0], -r8
400180ac:	400001f8 	strdmi	r0, [r0], -r8
400180b0:	400001f8 	strdmi	r0, [r0], -r8
400180b4:	400003fc 	strdmi	r0, [r0], -ip
400180b8:	4000044c 	andmi	r0, r0, ip, asr #8
400180bc:	400001f8 	strdmi	r0, [r0], -r8
400180c0:	400001f8 	strdmi	r0, [r0], -r8
400180c4:	400001f8 	strdmi	r0, [r0], -r8
400180c8:	400001f8 	strdmi	r0, [r0], -r8
400180cc:	400001f8 	strdmi	r0, [r0], -r8
400180d0:	400001f8 	strdmi	r0, [r0], -r8
400180d4:	400001f8 	strdmi	r0, [r0], -r8
400180d8:	400001f8 	strdmi	r0, [r0], -r8
400180dc:	400001f8 	strdmi	r0, [r0], -r8
400180e0:	400001f8 	strdmi	r0, [r0], -r8
400180e4:	400001f8 	strdmi	r0, [r0], -r8
400180e8:	400001f8 	strdmi	r0, [r0], -r8
400180ec:	400001f8 	strdmi	r0, [r0], -r8
400180f0:	400001f8 	strdmi	r0, [r0], -r8
400180f4:	400001f8 	strdmi	r0, [r0], -r8
400180f8:	400001f8 	strdmi	r0, [r0], -r8
400180fc:	400067b8 			; <UNDEFINED> instruction: 0x400067b8
40018100:	400001f8 	strdmi	r0, [r0], -r8
40018104:	400001f8 	strdmi	r0, [r0], -r8
40018108:	400001f8 	strdmi	r0, [r0], -r8
4001810c:	400001f8 	strdmi	r0, [r0], -r8
40018110:	400001f8 	strdmi	r0, [r0], -r8
40018114:	400001f8 	strdmi	r0, [r0], -r8
40018118:	400001f8 	strdmi	r0, [r0], -r8
4001811c:	400001f8 	strdmi	r0, [r0], -r8
40018120:	400001f8 	strdmi	r0, [r0], -r8
40018124:	400001f8 	strdmi	r0, [r0], -r8
40018128:	400001f8 	strdmi	r0, [r0], -r8
4001812c:	400001f8 	strdmi	r0, [r0], -r8
40018130:	400001f8 	strdmi	r0, [r0], -r8
40018134:	400001f8 	strdmi	r0, [r0], -r8
40018138:	400001f8 	strdmi	r0, [r0], -r8
4001813c:	400003a0 	andmi	r0, r0, r0, lsr #7
40018140:	400001f8 	strdmi	r0, [r0], -r8
40018144:	400001f8 	strdmi	r0, [r0], -r8
40018148:	400001f8 	strdmi	r0, [r0], -r8
4001814c:	400001f8 	strdmi	r0, [r0], -r8
40018150:	400001f8 	strdmi	r0, [r0], -r8
40018154:	400001f8 	strdmi	r0, [r0], -r8
40018158:	400001f8 	strdmi	r0, [r0], -r8
4001815c:	400001f8 	strdmi	r0, [r0], -r8
40018160:	400001f8 	strdmi	r0, [r0], -r8
40018164:	400001f8 	strdmi	r0, [r0], -r8
40018168:	400001f8 	strdmi	r0, [r0], -r8
4001816c:	400001f8 	strdmi	r0, [r0], -r8
40018170:	400001f8 	strdmi	r0, [r0], -r8
40018174:	400001f8 	strdmi	r0, [r0], -r8
40018178:	400001f8 	strdmi	r0, [r0], -r8
4001817c:	400001f8 	strdmi	r0, [r0], -r8
40018180:	400001f8 	strdmi	r0, [r0], -r8
40018184:	400001f8 	strdmi	r0, [r0], -r8
40018188:	400001f8 	strdmi	r0, [r0], -r8
4001818c:	400001f8 	strdmi	r0, [r0], -r8
40018190:	400001f8 	strdmi	r0, [r0], -r8
40018194:	400002a8 	andmi	r0, r0, r8, lsr #5
40018198:	400001f8 	strdmi	r0, [r0], -r8
4001819c:	400001f8 	strdmi	r0, [r0], -r8
400181a0:	400001f8 	strdmi	r0, [r0], -r8
400181a4:	400001f8 	strdmi	r0, [r0], -r8
400181a8:	400001f8 	strdmi	r0, [r0], -r8
400181ac:	400001f8 	strdmi	r0, [r0], -r8
400181b0:	400001f8 	strdmi	r0, [r0], -r8
400181b4:	400001f8 	strdmi	r0, [r0], -r8
400181b8:	400001f8 	strdmi	r0, [r0], -r8
400181bc:	400001f8 	strdmi	r0, [r0], -r8
400181c0:	400001f8 	strdmi	r0, [r0], -r8
400181c4:	400001f8 	strdmi	r0, [r0], -r8

400181c8 <ICCICR>:
400181c8:	10480000 	subne	r0, r8, r0
400181cc:	10484000 	subne	r4, r8, r0
400181d0:	10488000 	subne	r8, r8, r0
400181d4:	1048c000 	subne	ip, r8, r0

400181d8 <ICCPMR>:
400181d8:	10480004 	subne	r0, r8, r4
400181dc:	10484004 	subne	r4, r8, r4
400181e0:	10488004 	subne	r8, r8, r4
400181e4:	1048c004 	subne	ip, r8, r4

400181e8 <ICDISER0>:
400181e8:	10490100 	subne	r0, r9, r0, lsl #2
400181ec:	10494100 	subne	r4, r9, r0, lsl #2
400181f0:	10498100 	subne	r8, r9, r0, lsl #2
400181f4:	1049c100 	subne	ip, r9, r0, lsl #2

400181f8 <ICDISERn>:
400181f8:	00000000 	andeq	r0, r0, r0
400181fc:	10490104 	subne	r0, r9, r4, lsl #2
40018200:	10490108 	subne	r0, r9, r8, lsl #2
40018204:	1049010c 	subne	r0, r9, ip, lsl #2

40018208 <ICDICER0>:
40018208:	10490180 	subne	r0, r9, r0, lsl #3
4001820c:	10494180 	subne	r4, r9, r0, lsl #3
40018210:	10498180 	subne	r8, r9, r0, lsl #3
40018214:	1049c180 	subne	ip, r9, r0, lsl #3

40018218 <ICDICERn>:
40018218:	00000000 	andeq	r0, r0, r0
4001821c:	10490184 	subne	r0, r9, r4, lsl #3
40018220:	10490188 	subne	r0, r9, r8, lsl #3
40018224:	1049018c 	subne	r0, r9, ip, lsl #3

40018228 <ICDIPR0>:
40018228:	10490400 	subne	r0, r9, r0, lsl #8
4001822c:	10494400 	subne	r4, r9, r0, lsl #8
40018230:	10498400 	subne	r8, r9, r0, lsl #8
40018234:	1049c400 	subne	ip, r9, r0, lsl #8

40018238 <ICDIPTR0>:
40018238:	10490800 	subne	r0, r9, r0, lsl #16
4001823c:	10494800 	subne	r4, r9, r0, lsl #16
40018240:	10498800 	subne	r8, r9, r0, lsl #16
40018244:	1049c800 	subne	ip, r9, r0, lsl #16

40018248 <ICDICPR0>:
40018248:	10490280 	subne	r0, r9, r0, lsl #5
4001824c:	10494280 	subne	r4, r9, r0, lsl #5
40018250:	10498280 	subne	r8, r9, r0, lsl #5
40018254:	1049c280 	subne	ip, r9, r0, lsl #5

40018258 <ICCIAR>:
40018258:	1048000c 	subne	r0, r8, ip
4001825c:	1048400c 	subne	r4, r8, ip
40018260:	1048800c 	subne	r8, r8, ip
40018264:	1048c00c 	subne	ip, r8, ip

40018268 <ICCEOIR>:
40018268:	10480010 	subne	r0, r8, r0, lsl r0
4001826c:	10484010 	subne	r4, r8, r0, lsl r0
40018270:	10488010 	subne	r8, r8, r0, lsl r0
40018274:	1048c010 	subne	ip, r8, r0, lsl r0

40018278 <ArrFbSel>:
40018278:	4b000000 	blmi	40018280 <ArrFbSel+0x8>
4001827c:	4b400000 	blmi	41018284 <__ZI_LIMIT__+0xffe9e8>
40018280:	4b800000 	blmi	3e018288 <GPM4DAT+0x2d017fa4>
40018284:	4bc00000 	blmi	3f01828c <GPM4DAT+0x2e017fa8>
40018288:	4c000000 	stcmi	0, cr0, [r0], {-0}
4001828c:	4c400000 	marmi	acc0, r0, r0
40018290:	4c800000 	stcmi	0, cr0, [r0], {0}
40018294:	4cc00000 	stclmi	0, cr0, [r0], {0}
40018298:	4d000000 	stcmi	0, cr0, [r0, #-0]
4001829c:	4d400000 	stclmi	0, cr0, [r0, #-0]

400182a0 <__ctype_ptr__>:
400182a0:	40017aa8 	andmi	r7, r1, r8, lsr #21

400182a4 <__malloc_av_>:
	...
400182ac:	400182a4 	andmi	r8, r1, r4, lsr #5
400182b0:	400182a4 	andmi	r8, r1, r4, lsr #5
400182b4:	400182ac 	andmi	r8, r1, ip, lsr #5
400182b8:	400182ac 	andmi	r8, r1, ip, lsr #5
400182bc:	400182b4 			; <UNDEFINED> instruction: 0x400182b4
400182c0:	400182b4 			; <UNDEFINED> instruction: 0x400182b4
400182c4:	400182bc 			; <UNDEFINED> instruction: 0x400182bc
400182c8:	400182bc 			; <UNDEFINED> instruction: 0x400182bc
400182cc:	400182c4 	andmi	r8, r1, r4, asr #5
400182d0:	400182c4 	andmi	r8, r1, r4, asr #5
400182d4:	400182cc 	andmi	r8, r1, ip, asr #5
400182d8:	400182cc 	andmi	r8, r1, ip, asr #5
400182dc:	400182d4 	ldrdmi	r8, [r1], -r4
400182e0:	400182d4 	ldrdmi	r8, [r1], -r4
400182e4:	400182dc 	ldrdmi	r8, [r1], -ip
400182e8:	400182dc 	ldrdmi	r8, [r1], -ip
400182ec:	400182e4 	andmi	r8, r1, r4, ror #5
400182f0:	400182e4 	andmi	r8, r1, r4, ror #5
400182f4:	400182ec 	andmi	r8, r1, ip, ror #5
400182f8:	400182ec 	andmi	r8, r1, ip, ror #5
400182fc:	400182f4 	strdmi	r8, [r1], -r4
40018300:	400182f4 	strdmi	r8, [r1], -r4
40018304:	400182fc 	strdmi	r8, [r1], -ip
40018308:	400182fc 	strdmi	r8, [r1], -ip
4001830c:	40018304 	andmi	r8, r1, r4, lsl #6
40018310:	40018304 	andmi	r8, r1, r4, lsl #6
40018314:	4001830c 	andmi	r8, r1, ip, lsl #6
40018318:	4001830c 	andmi	r8, r1, ip, lsl #6
4001831c:	40018314 	andmi	r8, r1, r4, lsl r3
40018320:	40018314 	andmi	r8, r1, r4, lsl r3
40018324:	4001831c 	andmi	r8, r1, ip, lsl r3
40018328:	4001831c 	andmi	r8, r1, ip, lsl r3
4001832c:	40018324 	andmi	r8, r1, r4, lsr #6
40018330:	40018324 	andmi	r8, r1, r4, lsr #6
40018334:	4001832c 	andmi	r8, r1, ip, lsr #6
40018338:	4001832c 	andmi	r8, r1, ip, lsr #6
4001833c:	40018334 	andmi	r8, r1, r4, lsr r3
40018340:	40018334 	andmi	r8, r1, r4, lsr r3
40018344:	4001833c 	andmi	r8, r1, ip, lsr r3
40018348:	4001833c 	andmi	r8, r1, ip, lsr r3
4001834c:	40018344 	andmi	r8, r1, r4, asr #6
40018350:	40018344 	andmi	r8, r1, r4, asr #6
40018354:	4001834c 	andmi	r8, r1, ip, asr #6
40018358:	4001834c 	andmi	r8, r1, ip, asr #6
4001835c:	40018354 	andmi	r8, r1, r4, asr r3
40018360:	40018354 	andmi	r8, r1, r4, asr r3
40018364:	4001835c 	andmi	r8, r1, ip, asr r3
40018368:	4001835c 	andmi	r8, r1, ip, asr r3
4001836c:	40018364 	andmi	r8, r1, r4, ror #6
40018370:	40018364 	andmi	r8, r1, r4, ror #6
40018374:	4001836c 	andmi	r8, r1, ip, ror #6
40018378:	4001836c 	andmi	r8, r1, ip, ror #6
4001837c:	40018374 	andmi	r8, r1, r4, ror r3
40018380:	40018374 	andmi	r8, r1, r4, ror r3
40018384:	4001837c 	andmi	r8, r1, ip, ror r3
40018388:	4001837c 	andmi	r8, r1, ip, ror r3
4001838c:	40018384 	andmi	r8, r1, r4, lsl #7
40018390:	40018384 	andmi	r8, r1, r4, lsl #7
40018394:	4001838c 	andmi	r8, r1, ip, lsl #7
40018398:	4001838c 	andmi	r8, r1, ip, lsl #7
4001839c:	40018394 	mulmi	r1, r4, r3
400183a0:	40018394 	mulmi	r1, r4, r3
400183a4:	4001839c 	mulmi	r1, ip, r3
400183a8:	4001839c 	mulmi	r1, ip, r3
400183ac:	400183a4 	andmi	r8, r1, r4, lsr #7
400183b0:	400183a4 	andmi	r8, r1, r4, lsr #7
400183b4:	400183ac 	andmi	r8, r1, ip, lsr #7
400183b8:	400183ac 	andmi	r8, r1, ip, lsr #7
400183bc:	400183b4 			; <UNDEFINED> instruction: 0x400183b4
400183c0:	400183b4 			; <UNDEFINED> instruction: 0x400183b4
400183c4:	400183bc 			; <UNDEFINED> instruction: 0x400183bc
400183c8:	400183bc 			; <UNDEFINED> instruction: 0x400183bc
400183cc:	400183c4 	andmi	r8, r1, r4, asr #7
400183d0:	400183c4 	andmi	r8, r1, r4, asr #7
400183d4:	400183cc 	andmi	r8, r1, ip, asr #7
400183d8:	400183cc 	andmi	r8, r1, ip, asr #7
400183dc:	400183d4 	ldrdmi	r8, [r1], -r4
400183e0:	400183d4 	ldrdmi	r8, [r1], -r4
400183e4:	400183dc 	ldrdmi	r8, [r1], -ip
400183e8:	400183dc 	ldrdmi	r8, [r1], -ip
400183ec:	400183e4 	andmi	r8, r1, r4, ror #7
400183f0:	400183e4 	andmi	r8, r1, r4, ror #7
400183f4:	400183ec 	andmi	r8, r1, ip, ror #7
400183f8:	400183ec 	andmi	r8, r1, ip, ror #7
400183fc:	400183f4 	strdmi	r8, [r1], -r4
40018400:	400183f4 	strdmi	r8, [r1], -r4
40018404:	400183fc 	strdmi	r8, [r1], -ip
40018408:	400183fc 	strdmi	r8, [r1], -ip
4001840c:	40018404 	andmi	r8, r1, r4, lsl #8
40018410:	40018404 	andmi	r8, r1, r4, lsl #8
40018414:	4001840c 	andmi	r8, r1, ip, lsl #8
40018418:	4001840c 	andmi	r8, r1, ip, lsl #8
4001841c:	40018414 	andmi	r8, r1, r4, lsl r4
40018420:	40018414 	andmi	r8, r1, r4, lsl r4
40018424:	4001841c 	andmi	r8, r1, ip, lsl r4
40018428:	4001841c 	andmi	r8, r1, ip, lsl r4
4001842c:	40018424 	andmi	r8, r1, r4, lsr #8
40018430:	40018424 	andmi	r8, r1, r4, lsr #8
40018434:	4001842c 	andmi	r8, r1, ip, lsr #8
40018438:	4001842c 	andmi	r8, r1, ip, lsr #8
4001843c:	40018434 	andmi	r8, r1, r4, lsr r4
40018440:	40018434 	andmi	r8, r1, r4, lsr r4
40018444:	4001843c 	andmi	r8, r1, ip, lsr r4
40018448:	4001843c 	andmi	r8, r1, ip, lsr r4
4001844c:	40018444 	andmi	r8, r1, r4, asr #8
40018450:	40018444 	andmi	r8, r1, r4, asr #8
40018454:	4001844c 	andmi	r8, r1, ip, asr #8
40018458:	4001844c 	andmi	r8, r1, ip, asr #8
4001845c:	40018454 	andmi	r8, r1, r4, asr r4
40018460:	40018454 	andmi	r8, r1, r4, asr r4
40018464:	4001845c 	andmi	r8, r1, ip, asr r4
40018468:	4001845c 	andmi	r8, r1, ip, asr r4
4001846c:	40018464 	andmi	r8, r1, r4, ror #8
40018470:	40018464 	andmi	r8, r1, r4, ror #8
40018474:	4001846c 	andmi	r8, r1, ip, ror #8
40018478:	4001846c 	andmi	r8, r1, ip, ror #8
4001847c:	40018474 	andmi	r8, r1, r4, ror r4
40018480:	40018474 	andmi	r8, r1, r4, ror r4
40018484:	4001847c 	andmi	r8, r1, ip, ror r4
40018488:	4001847c 	andmi	r8, r1, ip, ror r4
4001848c:	40018484 	andmi	r8, r1, r4, lsl #9
40018490:	40018484 	andmi	r8, r1, r4, lsl #9
40018494:	4001848c 	andmi	r8, r1, ip, lsl #9
40018498:	4001848c 	andmi	r8, r1, ip, lsl #9
4001849c:	40018494 	mulmi	r1, r4, r4
400184a0:	40018494 	mulmi	r1, r4, r4
400184a4:	4001849c 	mulmi	r1, ip, r4
400184a8:	4001849c 	mulmi	r1, ip, r4
400184ac:	400184a4 	andmi	r8, r1, r4, lsr #9
400184b0:	400184a4 	andmi	r8, r1, r4, lsr #9
400184b4:	400184ac 	andmi	r8, r1, ip, lsr #9
400184b8:	400184ac 	andmi	r8, r1, ip, lsr #9
400184bc:	400184b4 			; <UNDEFINED> instruction: 0x400184b4
400184c0:	400184b4 			; <UNDEFINED> instruction: 0x400184b4
400184c4:	400184bc 			; <UNDEFINED> instruction: 0x400184bc
400184c8:	400184bc 			; <UNDEFINED> instruction: 0x400184bc
400184cc:	400184c4 	andmi	r8, r1, r4, asr #9
400184d0:	400184c4 	andmi	r8, r1, r4, asr #9
400184d4:	400184cc 	andmi	r8, r1, ip, asr #9
400184d8:	400184cc 	andmi	r8, r1, ip, asr #9
400184dc:	400184d4 	ldrdmi	r8, [r1], -r4
400184e0:	400184d4 	ldrdmi	r8, [r1], -r4
400184e4:	400184dc 	ldrdmi	r8, [r1], -ip
400184e8:	400184dc 	ldrdmi	r8, [r1], -ip
400184ec:	400184e4 	andmi	r8, r1, r4, ror #9
400184f0:	400184e4 	andmi	r8, r1, r4, ror #9
400184f4:	400184ec 	andmi	r8, r1, ip, ror #9
400184f8:	400184ec 	andmi	r8, r1, ip, ror #9
400184fc:	400184f4 	strdmi	r8, [r1], -r4
40018500:	400184f4 	strdmi	r8, [r1], -r4
40018504:	400184fc 	strdmi	r8, [r1], -ip
40018508:	400184fc 	strdmi	r8, [r1], -ip
4001850c:	40018504 	andmi	r8, r1, r4, lsl #10
40018510:	40018504 	andmi	r8, r1, r4, lsl #10
40018514:	4001850c 	andmi	r8, r1, ip, lsl #10
40018518:	4001850c 	andmi	r8, r1, ip, lsl #10
4001851c:	40018514 	andmi	r8, r1, r4, lsl r5
40018520:	40018514 	andmi	r8, r1, r4, lsl r5
40018524:	4001851c 	andmi	r8, r1, ip, lsl r5
40018528:	4001851c 	andmi	r8, r1, ip, lsl r5
4001852c:	40018524 	andmi	r8, r1, r4, lsr #10
40018530:	40018524 	andmi	r8, r1, r4, lsr #10
40018534:	4001852c 	andmi	r8, r1, ip, lsr #10
40018538:	4001852c 	andmi	r8, r1, ip, lsr #10
4001853c:	40018534 	andmi	r8, r1, r4, lsr r5
40018540:	40018534 	andmi	r8, r1, r4, lsr r5
40018544:	4001853c 	andmi	r8, r1, ip, lsr r5
40018548:	4001853c 	andmi	r8, r1, ip, lsr r5
4001854c:	40018544 	andmi	r8, r1, r4, asr #10
40018550:	40018544 	andmi	r8, r1, r4, asr #10
40018554:	4001854c 	andmi	r8, r1, ip, asr #10
40018558:	4001854c 	andmi	r8, r1, ip, asr #10
4001855c:	40018554 	andmi	r8, r1, r4, asr r5
40018560:	40018554 	andmi	r8, r1, r4, asr r5
40018564:	4001855c 	andmi	r8, r1, ip, asr r5
40018568:	4001855c 	andmi	r8, r1, ip, asr r5
4001856c:	40018564 	andmi	r8, r1, r4, ror #10
40018570:	40018564 	andmi	r8, r1, r4, ror #10
40018574:	4001856c 	andmi	r8, r1, ip, ror #10
40018578:	4001856c 	andmi	r8, r1, ip, ror #10
4001857c:	40018574 	andmi	r8, r1, r4, ror r5
40018580:	40018574 	andmi	r8, r1, r4, ror r5
40018584:	4001857c 	andmi	r8, r1, ip, ror r5
40018588:	4001857c 	andmi	r8, r1, ip, ror r5
4001858c:	40018584 	andmi	r8, r1, r4, lsl #11
40018590:	40018584 	andmi	r8, r1, r4, lsl #11
40018594:	4001858c 	andmi	r8, r1, ip, lsl #11
40018598:	4001858c 	andmi	r8, r1, ip, lsl #11
4001859c:	40018594 	mulmi	r1, r4, r5
400185a0:	40018594 	mulmi	r1, r4, r5
400185a4:	4001859c 	mulmi	r1, ip, r5
400185a8:	4001859c 	mulmi	r1, ip, r5
400185ac:	400185a4 	andmi	r8, r1, r4, lsr #11
400185b0:	400185a4 	andmi	r8, r1, r4, lsr #11
400185b4:	400185ac 	andmi	r8, r1, ip, lsr #11
400185b8:	400185ac 	andmi	r8, r1, ip, lsr #11
400185bc:	400185b4 			; <UNDEFINED> instruction: 0x400185b4
400185c0:	400185b4 			; <UNDEFINED> instruction: 0x400185b4
400185c4:	400185bc 			; <UNDEFINED> instruction: 0x400185bc
400185c8:	400185bc 			; <UNDEFINED> instruction: 0x400185bc
400185cc:	400185c4 	andmi	r8, r1, r4, asr #11
400185d0:	400185c4 	andmi	r8, r1, r4, asr #11
400185d4:	400185cc 	andmi	r8, r1, ip, asr #11
400185d8:	400185cc 	andmi	r8, r1, ip, asr #11
400185dc:	400185d4 	ldrdmi	r8, [r1], -r4
400185e0:	400185d4 	ldrdmi	r8, [r1], -r4
400185e4:	400185dc 	ldrdmi	r8, [r1], -ip
400185e8:	400185dc 	ldrdmi	r8, [r1], -ip
400185ec:	400185e4 	andmi	r8, r1, r4, ror #11
400185f0:	400185e4 	andmi	r8, r1, r4, ror #11
400185f4:	400185ec 	andmi	r8, r1, ip, ror #11
400185f8:	400185ec 	andmi	r8, r1, ip, ror #11
400185fc:	400185f4 	strdmi	r8, [r1], -r4
40018600:	400185f4 	strdmi	r8, [r1], -r4
40018604:	400185fc 	strdmi	r8, [r1], -ip
40018608:	400185fc 	strdmi	r8, [r1], -ip
4001860c:	40018604 	andmi	r8, r1, r4, lsl #12
40018610:	40018604 	andmi	r8, r1, r4, lsl #12
40018614:	4001860c 	andmi	r8, r1, ip, lsl #12
40018618:	4001860c 	andmi	r8, r1, ip, lsl #12
4001861c:	40018614 	andmi	r8, r1, r4, lsl r6
40018620:	40018614 	andmi	r8, r1, r4, lsl r6
40018624:	4001861c 	andmi	r8, r1, ip, lsl r6
40018628:	4001861c 	andmi	r8, r1, ip, lsl r6
4001862c:	40018624 	andmi	r8, r1, r4, lsr #12
40018630:	40018624 	andmi	r8, r1, r4, lsr #12
40018634:	4001862c 	andmi	r8, r1, ip, lsr #12
40018638:	4001862c 	andmi	r8, r1, ip, lsr #12
4001863c:	40018634 	andmi	r8, r1, r4, lsr r6
40018640:	40018634 	andmi	r8, r1, r4, lsr r6
40018644:	4001863c 	andmi	r8, r1, ip, lsr r6
40018648:	4001863c 	andmi	r8, r1, ip, lsr r6
4001864c:	40018644 	andmi	r8, r1, r4, asr #12
40018650:	40018644 	andmi	r8, r1, r4, asr #12
40018654:	4001864c 	andmi	r8, r1, ip, asr #12
40018658:	4001864c 	andmi	r8, r1, ip, asr #12
4001865c:	40018654 	andmi	r8, r1, r4, asr r6
40018660:	40018654 	andmi	r8, r1, r4, asr r6
40018664:	4001865c 	andmi	r8, r1, ip, asr r6
40018668:	4001865c 	andmi	r8, r1, ip, asr r6
4001866c:	40018664 	andmi	r8, r1, r4, ror #12
40018670:	40018664 	andmi	r8, r1, r4, ror #12
40018674:	4001866c 	andmi	r8, r1, ip, ror #12
40018678:	4001866c 	andmi	r8, r1, ip, ror #12
4001867c:	40018674 	andmi	r8, r1, r4, ror r6
40018680:	40018674 	andmi	r8, r1, r4, ror r6
40018684:	4001867c 	andmi	r8, r1, ip, ror r6
40018688:	4001867c 	andmi	r8, r1, ip, ror r6
4001868c:	40018684 	andmi	r8, r1, r4, lsl #13
40018690:	40018684 	andmi	r8, r1, r4, lsl #13
40018694:	4001868c 	andmi	r8, r1, ip, lsl #13
40018698:	4001868c 	andmi	r8, r1, ip, lsl #13
4001869c:	40018694 	mulmi	r1, r4, r6
400186a0:	40018694 	mulmi	r1, r4, r6
400186a4:	4001869c 	mulmi	r1, ip, r6
400186a8:	4001869c 	mulmi	r1, ip, r6

400186ac <__malloc_sbrk_base>:
400186ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

400186b0 <__malloc_trim_threshold>:
400186b0:	00020000 	andeq	r0, r2, r0
400186b4:	00000000 	andeq	r0, r0, r0

400186b8 <_impure_ptr>:
400186b8:	400186c0 	andmi	r8, r1, r0, asr #13
400186bc:	00000000 	andeq	r0, r0, r0

400186c0 <impure_data>:
400186c0:	00000000 	andeq	r0, r0, r0
400186c4:	400189ac 	andmi	r8, r1, ip, lsr #19
400186c8:	40018a14 	andmi	r8, r1, r4, lsl sl
400186cc:	40018a7c 	andmi	r8, r1, ip, ror sl
	...
400186f4:	40017f54 	andmi	r7, r1, r4, asr pc
	...
40018768:	00000001 	andeq	r0, r0, r1
4001876c:	00000000 	andeq	r0, r0, r0
40018770:	abcd330e 	blge	3f3653b0 <GPM4DAT+0x2e3650cc>
40018774:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
40018778:	0005deec 	andeq	sp, r5, ip, ror #29
4001877c:	0000000b 	andeq	r0, r0, fp
	...

40018ae8 <lc_ctype_charset>:
40018ae8:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40018aec:	00000049 	andeq	r0, r0, r9, asr #32
	...

40018b08 <__mb_cur_max>:
40018b08:	00000001 	andeq	r0, r0, r1

40018b0c <lc_message_charset>:
40018b0c:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40018b10:	00000049 	andeq	r0, r0, r9, asr #32
	...

40018b2c <lconv>:
40018b2c:	40017fb4 			; <UNDEFINED> instruction: 0x40017fb4
40018b30:	40017d38 	andmi	r7, r1, r8, lsr sp
40018b34:	40017d38 	andmi	r7, r1, r8, lsr sp
40018b38:	40017d38 	andmi	r7, r1, r8, lsr sp
40018b3c:	40017d38 	andmi	r7, r1, r8, lsr sp
40018b40:	40017d38 	andmi	r7, r1, r8, lsr sp
40018b44:	40017d38 	andmi	r7, r1, r8, lsr sp
40018b48:	40017d38 	andmi	r7, r1, r8, lsr sp
40018b4c:	40017d38 	andmi	r7, r1, r8, lsr sp
40018b50:	40017d38 	andmi	r7, r1, r8, lsr sp
40018b54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b60:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .bss:

40018b68 <__ZI_BASE__>:
40018b68:	00000000 	andeq	r0, r0, r0

40018b6c <sd_rd_buffer_flag>:
40018b6c:	00000000 	andeq	r0, r0, r0

40018b70 <sd_wr_buffer_flag>:
40018b70:	00000000 	andeq	r0, r0, r0

40018b74 <sd_tr_flag>:
40018b74:	00000000 	andeq	r0, r0, r0

40018b78 <sd_command_complete_flag>:
40018b78:	00000000 	andeq	r0, r0, r0

40018b7c <value.7038>:
40018b7c:	00000000 	andeq	r0, r0, r0

40018b80 <pLcdFb>:
40018b80:	00000000 	andeq	r0, r0, r0

40018b84 <ArrWinInfo>:
	...

40018c24 <Selected_win>:
40018c24:	00000000 	andeq	r0, r0, r0

40018c28 <Selected_frame>:
	...

40018c30 <Display_frame>:
	...

40018c38 <swap_flag>:
40018c38:	00000000 	andeq	r0, r0, r0

40018c3c <page_counter>:
40018c3c:	00000000 	andeq	r0, r0, r0

40018c40 <PA_page_info_list>:
	...

40019840 <ptr_PCB_Creator>:
40019840:	00000000 	andeq	r0, r0, r0

40019844 <ptr_PCB_Current>:
40019844:	00000000 	andeq	r0, r0, r0

40019848 <ptr_PCB_Head>:
40019848:	00000000 	andeq	r0, r0, r0

4001984c <pcb_app0_addr>:
4001984c:	00000000 	andeq	r0, r0, r0

40019850 <pcb_app1_addr>:
40019850:	00000000 	andeq	r0, r0, r0

40019854 <heap>:
40019854:	00000000 	andeq	r0, r0, r0

40019858 <sd_rca>:
40019858:	00000000 	andeq	r0, r0, r0

4001985c <__malloc_top_pad>:
4001985c:	00000000 	andeq	r0, r0, r0

40019860 <__malloc_current_mallinfo>:
	...

40019888 <__malloc_max_sbrked_mem>:
40019888:	00000000 	andeq	r0, r0, r0

4001988c <__malloc_max_total_mem>:
4001988c:	00000000 	andeq	r0, r0, r0

40019890 <_PathLocale>:
40019890:	00000000 	andeq	r0, r0, r0

40019894 <__mlocale_changed>:
40019894:	00000000 	andeq	r0, r0, r0

40019898 <__nlocale_changed>:
40019898:	00000000 	andeq	r0, r0, r0

4001989c <__ZI_LIMIT__>:
4001989c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	0000085b 	andeq	r0, r0, fp, asr r8
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000002ae 	andeq	r0, r0, lr, lsr #5
      10:	00038c01 	andeq	r8, r3, r1, lsl #24
      14:	00022200 	andeq	r2, r2, r0, lsl #4
      18:	0001f800 	andeq	pc, r1, r0, lsl #16
      1c:	00054440 	andeq	r4, r5, r0, asr #8
      20:	00000000 	andeq	r0, r0, r0
      24:	07080200 	streq	r0, [r8, -r0, lsl #4]
      28:	00000166 	andeq	r0, r0, r6, ror #2
      2c:	39060102 	stmdbcc	r6, {r1, r8}
      30:	02000001 	andeq	r0, r0, #1
      34:	01370801 	teqeq	r7, r1, lsl #16
      38:	02020000 	andeq	r0, r2, #0
      3c:	00005305 	andeq	r5, r0, r5, lsl #6
      40:	07020200 	streq	r0, [r2, -r0, lsl #4]
      44:	00000201 	andeq	r0, r0, r1, lsl #4
      48:	69050403 	stmdbvs	r5, {r0, r1, sl}
      4c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      50:	01700704 	cmneq	r0, r4, lsl #14
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	0000f405 	andeq	pc, r0, r5, lsl #8
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	000000f9 	strdeq	r0, [r0], -r9
      64:	6e070402 	cdpvs	4, 0, cr0, cr7, cr2, {0}
      68:	04000000 	streq	r0, [r0], #-0
      6c:	07040204 	streq	r0, [r4, -r4, lsl #4]
      70:	0000016b 	andeq	r0, r0, fp, ror #2
      74:	007a0405 	rsbseq	r0, sl, r5, lsl #8
      78:	02060000 	andeq	r0, r6, #0
      7c:	01400801 	cmpeq	r0, r1, lsl #16
      80:	04050000 	streq	r0, [r5], #-0
      84:	00000088 	andeq	r0, r0, r8, lsl #1
      88:	00007b07 	andeq	r7, r0, r7, lsl #22
      8c:	00940800 	addseq	r0, r4, r0, lsl #16
      90:	07050000 	streq	r0, [r5, -r0]
      94:	0000004f 	andeq	r0, r0, pc, asr #32
      98:	00012209 	andeq	r2, r1, r9, lsl #4
      9c:	f8cd0100 			; <UNDEFINED> instruction: 0xf8cd0100
      a0:	2c400001 	mcrrcs	0, 0, r0, r0, cr1
      a4:	01000000 	mrseq	r0, (UNDEF: 0)
      a8:	0000c19c 	muleq	r0, ip, r1
      ac:	02140a00 	andseq	r0, r4, #0, 20
      b0:	077f4000 	ldrbeq	r4, [pc, -r0]!
      b4:	010b0000 	mrseq	r0, (UNDEF: 11)
      b8:	18030550 	stmdane	r3, {r4, r6, r8, sl}
      bc:	0040017d 	subeq	r0, r0, sp, ror r1
      c0:	01b60c00 			; <UNDEFINED> instruction: 0x01b60c00
      c4:	50010000 	andpl	r0, r1, r0
      c8:	00022401 	andeq	r2, r2, r1, lsl #8
      cc:	00002c40 	andeq	r2, r0, r0, asr #24
      d0:	029c0100 	addseq	r0, ip, #0, 2
      d4:	0d000001 	stceq	0, cr0, [r0, #-4]
      d8:	4000023c 	andmi	r0, r0, ip, lsr r2
      dc:	0000077f 	andeq	r0, r0, pc, ror r7
      e0:	000000ee 	andeq	r0, r0, lr, ror #1
      e4:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
      e8:	017d2803 	cmneq	sp, r3, lsl #16
      ec:	500e0040 	andpl	r0, lr, r0, asr #32
      f0:	7f400002 	svcvc	0x00400002
      f4:	0b000007 	bleq	118 <NOINT+0x58>
      f8:	03055001 	movweq	r5, #20481	; 0x5001
      fc:	40017d3c 	andmi	r7, r1, ip, lsr sp
     100:	530f0000 	movwpl	r0, #61440	; 0xf000
     104:	01007271 	tsteq	r0, r1, ror r2
     108:	00480156 	subeq	r0, r8, r6, asr r1
     10c:	02500000 	subseq	r0, r0, #0
     110:	00244000 	eoreq	r4, r4, r0
     114:	9c010000 	stcls	0, cr0, [r1], {-0}
     118:	0000013e 	andeq	r0, r0, lr, lsr r1
     11c:	01006110 	tsteq	r0, r0, lsl r1
     120:	00480156 	subeq	r0, r8, r6, asr r1
     124:	00000000 	andeq	r0, r0, r0
     128:	6c0a0000 	stcvs	0, cr0, [sl], {-0}
     12c:	7f400002 	svcvc	0x00400002
     130:	0b000007 	bleq	154 <NOINT+0x94>
     134:	03055001 	movweq	r5, #20481	; 0x5001
     138:	40017d44 	andmi	r7, r1, r4, asr #26
     13c:	88110000 	ldmdahi	r1, {}	; <UNPREDICTABLE>
     140:	01000002 	tsteq	r0, r2
     144:	0056015c 	subseq	r0, r6, ip, asr r1
     148:	02740000 	rsbseq	r0, r4, #0
     14c:	00344000 	eorseq	r4, r4, r0
     150:	9c010000 	stcls	0, cr0, [r1], {-0}
     154:	00000188 	andeq	r0, r0, r8, lsl #3
     158:	01006110 	tsteq	r0, r0, lsl r1
     15c:	0056015c 	subseq	r0, r6, ip, asr r1
     160:	001e0000 	andseq	r0, lr, r0
     164:	62100000 	andsvs	r0, r0, #0
     168:	015c0100 	cmpeq	ip, r0, lsl #2
     16c:	00000056 	andeq	r0, r0, r6, asr r0
     170:	00000046 	andeq	r0, r0, r6, asr #32
     174:	00029c0a 	andeq	r9, r2, sl, lsl #24
     178:	00077f40 	andeq	r7, r7, r0, asr #30
     17c:	50010b00 	andpl	r0, r1, r0, lsl #22
     180:	7d580305 	ldclvc	3, cr0, [r8, #-20]	; 0xffffffec
     184:	00004001 	andeq	r4, r0, r1
     188:	00027f09 	andeq	r7, r2, r9, lsl #30
     18c:	a8d80100 	ldmge	r8, {r8}^
     190:	f8400002 			; <UNDEFINED> instruction: 0xf8400002
     194:	01000000 	mrseq	r0, (UNDEF: 0)
     198:	0001da9c 	muleq	r1, ip, sl
     19c:	6d741200 	lfmvs	f1, 2, [r4, #-0]
     1a0:	da010070 	ble	40368 <IRQ_STACK_SIZE+0x38368>
     1a4:	000001da 	ldrdeq	r0, [r0], -sl
     1a8:	0d5c9102 	ldfeqp	f1, [ip, #-8]
     1ac:	40000384 	andmi	r0, r0, r4, lsl #7
     1b0:	00000791 	muleq	r0, r1, r7
     1b4:	000001c4 	andeq	r0, r0, r4, asr #3
     1b8:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     1bc:	010b6b08 	tsteq	fp, r8, lsl #22
     1c0:	00300150 	eorseq	r0, r0, r0, asr r1
     1c4:	0003900a 	andeq	r9, r3, sl
     1c8:	0007a740 	andeq	sl, r7, r0, asr #14
     1cc:	51010b00 	tstpl	r1, r0, lsl #22
     1d0:	0b6b0802 	bleq	1ac21e0 <STACK_SIZE+0x12c21e0>
     1d4:	30015001 	andcc	r5, r1, r1
     1d8:	4f130000 	svcmi	0x00130000
     1dc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     1e0:	0000010d 	andeq	r0, r0, sp, lsl #2
     1e4:	03a0ef01 	moveq	lr, #1, 30
     1e8:	005c4000 	subseq	r4, ip, r0
     1ec:	9c010000 	stcls	0, cr0, [r1], {-0}
     1f0:	0000023a 	andeq	r0, r0, sl, lsr r2
     1f4:	0003d00d 	andeq	sp, r3, sp
     1f8:	00079140 	andeq	r9, r7, r0, asr #2
     1fc:	00020d00 	andeq	r0, r2, r0, lsl #26
     200:	51010b00 	tstpl	r1, r0, lsl #22
     204:	0b550802 	bleq	1542214 <STACK_SIZE+0xd42214>
     208:	30015001 	andcc	r5, r1, r1
     20c:	03dc0d00 	bicseq	r0, ip, #0, 26
     210:	07a74000 	streq	r4, [r7, r0]!
     214:	02260000 	eoreq	r0, r6, #0
     218:	010b0000 	mrseq	r0, (UNDEF: 11)
     21c:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
     220:	0150010b 	cmpeq	r0, fp, lsl #2
     224:	ec0a0030 	stc	0, cr0, [sl], {48}	; 0x30
     228:	7f400003 	svcvc	0x00400003
     22c:	0b000007 	bleq	250 <NOINT+0x190>
     230:	03055001 	movweq	r5, #20481	; 0x5001
     234:	40017d6c 	andmi	r7, r1, ip, ror #26
     238:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
     23c:	01000001 	tsteq	r0, r1
     240:	0003fcfa 	strdeq	pc, [r3], -sl
     244:	00005040 	andeq	r5, r0, r0, asr #32
     248:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
     24c:	0d000002 	stceq	0, cr0, [r0, #-8]
     250:	40000424 	andmi	r0, r0, r4, lsr #8
     254:	0000077f 	andeq	r0, r0, pc, ror r7
     258:	00000266 	andeq	r0, r0, r6, ror #4
     25c:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     260:	017d7c03 	cmneq	sp, r3, lsl #24
     264:	300d0040 	andcc	r0, sp, r0, asr #32
     268:	91400004 	cmpls	r0, r4
     26c:	7f000007 	svcvc	0x00000007
     270:	0b000002 	bleq	280 <NOINT+0x1c0>
     274:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     278:	50010b33 	andpl	r0, r1, r3, lsr fp
     27c:	0a003001 	beq	c288 <IRQ_STACK_SIZE+0x4288>
     280:	4000043c 	andmi	r0, r0, ip, lsr r4
     284:	000007a7 	andeq	r0, r0, r7, lsr #15
     288:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     28c:	010b3308 	tsteq	fp, r8, lsl #6
     290:	00300150 	eorseq	r0, r0, r0, asr r1
     294:	02a50c00 	adceq	r0, r5, #0, 24
     298:	04010000 	streq	r0, [r1], #-0
     29c:	00044c01 	andeq	r4, r4, r1, lsl #24
     2a0:	00005040 	andeq	r5, r0, r0, asr #32
     2a4:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
     2a8:	0d000002 	stceq	0, cr0, [r0, #-8]
     2ac:	40000474 	andmi	r0, r0, r4, ror r4
     2b0:	0000077f 	andeq	r0, r0, pc, ror r7
     2b4:	000002c2 	andeq	r0, r0, r2, asr #5
     2b8:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     2bc:	017d8c03 	cmneq	sp, r3, lsl #24
     2c0:	800d0040 	andhi	r0, sp, r0, asr #32
     2c4:	91400004 	cmpls	r0, r4
     2c8:	db000007 	blle	2ec <NOINT+0x22c>
     2cc:	0b000002 	bleq	2dc <NOINT+0x21c>
     2d0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     2d4:	50010b34 	andpl	r0, r1, r4, lsr fp
     2d8:	0a003001 	beq	c2e4 <IRQ_STACK_SIZE+0x42e4>
     2dc:	4000048c 	andmi	r0, r0, ip, lsl #9
     2e0:	000007a7 	andeq	r0, r0, r7, lsr #15
     2e4:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     2e8:	010b3408 	tsteq	fp, r8, lsl #8
     2ec:	00300150 	eorseq	r0, r0, r0, asr r1
     2f0:	01f30900 	mvnseq	r0, r0, lsl #18
     2f4:	07010000 	streq	r0, [r1, -r0]
     2f8:	4000049c 	mulmi	r0, ip, r4
     2fc:	00000038 	andeq	r0, r0, r8, lsr r0
     300:	035c9c01 	cmpeq	ip, #256	; 0x100
     304:	e4140000 	ldr	r0, [r4], #-0
     308:	0100000e 	tsteq	r0, lr
     30c:	00004f07 	andeq	r4, r0, r7, lsl #30
     310:	00006e00 	andeq	r6, r0, r0, lsl #28
     314:	0b4f1400 	bleq	13c531c <STACK_SIZE+0xbc531c>
     318:	07010000 	streq	r0, [r1, -r0]
     31c:	0000004f 	andeq	r0, r0, pc, asr #32
     320:	0000008c 	andeq	r0, r0, ip, lsl #1
     324:	0004c00d 	andeq	ip, r4, sp
     328:	00077f40 	andeq	r7, r7, r0, asr #30
     32c:	00034800 	andeq	r4, r3, r0, lsl #16
     330:	52010b00 	andpl	r0, r1, #0, 22
     334:	5101f303 	tstpl	r1, r3, lsl #6
     338:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     33c:	010b0074 	tsteq	fp, r4, ror r0
     340:	9c030550 	cfstr32ls	mvfx0, [r3], {80}	; 0x50
     344:	0040017d 	subeq	r0, r0, sp, ror r1
     348:	0004d00a 	andeq	sp, r4, sl
     34c:	00077f40 	andeq	r7, r7, r0, asr #30
     350:	50010b00 	andpl	r0, r1, r0, lsl #22
     354:	7dc00305 	stclvc	3, cr0, [r0, #20]
     358:	00004001 	andeq	r4, r0, r1
     35c:	00007709 	andeq	r7, r0, r9, lsl #14
     360:	d40e0100 	strle	r0, [lr], #-256	; 0xffffff00
     364:	70400004 	subvc	r0, r0, r4
     368:	01000000 	mrseq	r0, (UNDEF: 0)
     36c:	0004339c 	muleq	r4, ip, r3
     370:	0ee41400 	cdpeq	4, 14, cr1, cr4, cr0, {0}
     374:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
     378:	0000004f 	andeq	r0, r0, pc, asr #32
     37c:	000000b8 	strheq	r0, [r0], -r8
     380:	000b4f14 	andeq	r4, fp, r4, lsl pc
     384:	4f0e0100 	svcmi	0x000e0100
     388:	e4000000 	str	r0, [r0], #-0
     38c:	15000000 	strne	r0, [r0, #-0]
     390:	10010072 	andne	r0, r1, r2, ror r0
     394:	0000004f 	andeq	r0, r0, pc, asr #32
     398:	00000110 	andeq	r0, r0, r0, lsl r1
     39c:	01006415 	tsteq	r0, r5, lsl r4
     3a0:	00004f10 	andeq	r4, r0, r0, lsl pc
     3a4:	00014600 	andeq	r4, r1, r0, lsl #12
     3a8:	00731500 	rsbseq	r1, r3, r0, lsl #10
     3ac:	004f1001 	subeq	r1, pc, r1
     3b0:	015f0000 	cmpeq	pc, r0
     3b4:	77150000 	ldrvc	r0, [r5, -r0]
     3b8:	4f100100 	svcmi	0x00100100
     3bc:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     3c0:	15000001 	strne	r0, [r0, #-1]
     3c4:	01006473 	tsteq	r0, r3, ror r4
     3c8:	00004f10 	andeq	r4, r0, r0, lsl pc
     3cc:	00019100 	andeq	r9, r1, r0, lsl #2
     3d0:	04fc0d00 	ldrbteq	r0, [ip], #3328	; 0xd00
     3d4:	077f4000 	ldrbeq	r4, [pc, -r0]!
     3d8:	03f60000 	mvnseq	r0, #0
     3dc:	010b0000 	mrseq	r0, (UNDEF: 11)
     3e0:	01f30352 	mvnseq	r0, r2, asr r3
     3e4:	51010b51 	tstpl	r1, r1, asr fp
     3e8:	5001f303 	andpl	pc, r1, r3, lsl #6
     3ec:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     3f0:	017ddc03 	cmneq	sp, r3, lsl #24
     3f4:	00160040 	andseq	r0, r6, r0, asr #32
     3f8:	bd400005 	stcllt	0, cr0, [r0, #-20]	; 0xffffffec
     3fc:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
     400:	40000510 	andmi	r0, r0, r0, lsl r5
     404:	0000077f 	andeq	r0, r0, pc, ror r7
     408:	00000416 	andeq	r0, r0, r6, lsl r4
     40c:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     410:	017e0003 	cmneq	lr, r3
     414:	14160040 	ldrne	r0, [r6], #-64	; 0xffffffc0
     418:	c8400005 	stmdagt	r0, {r0, r2}^
     41c:	0a000007 	beq	440 <ABORT_STACK_SIZE+0x40>
     420:	40000540 	andmi	r0, r0, r0, asr #10
     424:	0000077f 	andeq	r0, r0, pc, ror r7
     428:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     42c:	017e1c03 	cmneq	lr, r3, lsl #24
     430:	09000040 	stmdbeq	r0, {r6}
     434:	00000367 	andeq	r0, r0, r7, ror #6
     438:	05442201 	strbeq	r2, [r4, #-513]	; 0xfffffdff
     43c:	00604000 	rsbeq	r4, r0, r0
     440:	9c010000 	stcls	0, cr0, [r1], {-0}
     444:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     448:	000ee414 	andeq	lr, lr, r4, lsl r4
     44c:	4f220100 	svcmi	0x00220100
     450:	c0000000 	andgt	r0, r0, r0
     454:	14000001 	strne	r0, [r0], #-1
     458:	00000b4f 	andeq	r0, r0, pc, asr #22
     45c:	004f2201 	subeq	r2, pc, r1, lsl #4
     460:	01ec0000 	mvneq	r0, r0
     464:	72150000 	andsvc	r0, r5, #0
     468:	4f240100 	svcmi	0x00240100
     46c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     470:	15000002 	strne	r0, [r0, #-2]
     474:	24010073 	strcs	r0, [r1], #-115	; 0xffffff8d
     478:	0000004f 	andeq	r0, r0, pc, asr #32
     47c:	00000236 	andeq	r0, r0, r6, lsr r2
     480:	00647315 	rsbeq	r7, r4, r5, lsl r3
     484:	004f2401 	subeq	r2, pc, r1, lsl #8
     488:	024f0000 	subeq	r0, pc, #0
     48c:	680d0000 	stmdavs	sp, {}	; <UNPREDICTABLE>
     490:	7f400005 	svcvc	0x00400005
     494:	b3000007 	movwlt	r0, #7
     498:	0b000004 	bleq	4b0 <ABORT_STACK_SIZE+0xb0>
     49c:	f3035201 	vhsub.u8	d5, d3, d1
     4a0:	010b5101 	tsteq	fp, r1, lsl #2
     4a4:	01f30351 	mvnseq	r0, r1, asr r3
     4a8:	50010b50 	andpl	r0, r1, r0, asr fp
     4ac:	7e680305 	cdpvc	3, 6, cr0, cr8, cr5, {0}
     4b0:	16004001 	strne	r4, [r0], -r1
     4b4:	4000056c 	andmi	r0, r0, ip, ror #10
     4b8:	000007d3 	ldrdeq	r0, [r0], -r3
     4bc:	00057c0d 	andeq	r7, r5, sp, lsl #24
     4c0:	00077f40 	andeq	r7, r7, r0, asr #30
     4c4:	0004d300 	andeq	sp, r4, r0, lsl #6
     4c8:	50010b00 	andpl	r0, r1, r0, lsl #22
     4cc:	7e8c0305 	cdpvc	3, 8, cr0, cr12, cr5, {0}
     4d0:	16004001 	strne	r4, [r0], -r1
     4d4:	40000580 	andmi	r0, r0, r0, lsl #11
     4d8:	000007de 	ldrdeq	r0, [r0], -lr
     4dc:	0005a00a 	andeq	sl, r5, sl
     4e0:	00077f40 	andeq	r7, r7, r0, asr #30
     4e4:	50010b00 	andpl	r0, r1, r0, lsl #22
     4e8:	7ea80305 	cdpvc	3, 10, cr0, cr8, cr5, {0}
     4ec:	00004001 	andeq	r4, r0, r1
     4f0:	00019709 	andeq	r9, r1, r9, lsl #14
     4f4:	a4310100 	ldrtge	r0, [r1], #-256	; 0xffffff00
     4f8:	40400005 	submi	r0, r0, r5
     4fc:	01000000 	mrseq	r0, (UNDEF: 0)
     500:	00055b9c 	muleq	r5, ip, fp
     504:	0ee41400 	cdpeq	4, 14, cr1, cr4, cr0, {0}
     508:	31010000 	mrscc	r0, (UNDEF: 1)
     50c:	0000004f 	andeq	r0, r0, pc, asr #32
     510:	0000027e 	andeq	r0, r0, lr, ror r2
     514:	000b4f14 	andeq	r4, fp, r4, lsl pc
     518:	4f310100 	svcmi	0x00310100
     51c:	aa000000 	bge	524 <ABORT_STACK_SIZE+0x124>
     520:	0d000002 	stceq	0, cr0, [r0, #-8]
     524:	400005c8 	andmi	r0, r0, r8, asr #11
     528:	0000077f 	andeq	r0, r0, pc, ror r7
     52c:	00000547 	andeq	r0, r0, r7, asr #10
     530:	0352010b 	cmpeq	r2, #-1073741822	; 0xc0000002
     534:	0b5101f3 	bleq	1440d08 <STACK_SIZE+0xc40d08>
     538:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
     53c:	50010b00 	andpl	r0, r1, r0, lsl #22
     540:	7ed40305 	cdpvc	3, 13, cr0, cr4, cr5, {0}
     544:	0e004001 	cdpeq	0, 0, cr4, cr0, cr1, {0}
     548:	400005e4 	andmi	r0, r0, r4, ror #11
     54c:	0000077f 	andeq	r0, r0, pc, ror r7
     550:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     554:	017ef803 	cmneq	lr, r3, lsl #16
     558:	09000040 	stmdbeq	r0, {r6}
     55c:	0000003b 	andeq	r0, r0, fp, lsr r0
     560:	05e43701 	strbeq	r3, [r4, #1793]!	; 0x701
     564:	00284000 	eoreq	r4, r8, r0
     568:	9c010000 	stcls	0, cr0, [r1], {-0}
     56c:	000005a3 	andeq	r0, r0, r3, lsr #11
     570:	000ee414 	andeq	lr, lr, r4, lsl r4
     574:	4f370100 	svcmi	0x00370100
     578:	d6000000 	strle	r0, [r0], -r0
     57c:	16000002 	strne	r0, [r0], -r2
     580:	400005f8 	strdmi	r0, [r0], -r8
     584:	000007e9 	andeq	r0, r0, r9, ror #15
     588:	0005fc16 	andeq	pc, r5, r6, lsl ip	; <UNPREDICTABLE>
     58c:	0007f040 	andeq	pc, r7, r0, asr #32
     590:	060c0e00 	streq	r0, [ip], -r0, lsl #28
     594:	07f74000 	ldrbeq	r4, [r7, r0]!
     598:	010b0000 	mrseq	r0, (UNDEF: 11)
     59c:	01f30350 	mvnseq	r0, r0, asr r3
     5a0:	09000050 	stmdbeq	r0, {r4, r6}
     5a4:	0000014e 	andeq	r0, r0, lr, asr #2
     5a8:	060c3f01 	streq	r3, [ip], -r1, lsl #30
     5ac:	00284000 	eoreq	r4, r8, r0
     5b0:	9c010000 	stcls	0, cr0, [r1], {-0}
     5b4:	000005eb 	andeq	r0, r0, fp, ror #11
     5b8:	000ee414 	andeq	lr, lr, r4, lsl r4
     5bc:	4f3f0100 	svcmi	0x003f0100
     5c0:	0d000000 	stceq	0, cr0, [r0, #-0]
     5c4:	16000003 	strne	r0, [r0], -r3
     5c8:	40000620 	andmi	r0, r0, r0, lsr #12
     5cc:	000007e9 	andeq	r0, r0, r9, ror #15
     5d0:	00062416 	andeq	r2, r6, r6, lsl r4
     5d4:	0007f040 	andeq	pc, r7, r0, asr #32
     5d8:	06340e00 	ldrteq	r0, [r4], -r0, lsl #28
     5dc:	07f74000 	ldrbeq	r4, [r7, r0]!
     5e0:	010b0000 	mrseq	r0, (UNDEF: 11)
     5e4:	01f30350 	mvnseq	r0, r0, asr r3
     5e8:	0c000050 	stceq	0, cr0, [r0], {80}	; 0x50
     5ec:	000000ae 	andeq	r0, r0, lr, lsr #1
     5f0:	34010e01 	strcc	r0, [r1], #-3585	; 0xfffff1ff
     5f4:	7c400006 	mcrrvc	0, 0, r0, r0, cr6
     5f8:	01000000 	mrseq	r0, (UNDEF: 0)
     5fc:	00064f9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
     600:	00a81700 	adceq	r1, r8, r0, lsl #14
     604:	10010000 	andne	r0, r1, r0
     608:	00004801 	andeq	r4, r0, r1, lsl #16
     60c:	7c030500 	cfstr32vc	mvfx0, [r3], {-0}
     610:	0d40018b 	stfeqe	f0, [r0, #-556]	; 0xfffffdd4
     614:	4000066c 	andmi	r0, r0, ip, ror #12
     618:	00000791 	muleq	r0, r1, r7
     61c:	0000062c 	andeq	r0, r0, ip, lsr #12
     620:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     624:	010b4508 	tsteq	fp, r8, lsl #10
     628:	00300150 	eorseq	r0, r0, r0, asr r1
     62c:	0006780d 	andeq	r7, r6, sp, lsl #16
     630:	0007a740 	andeq	sl, r7, r0, asr #14
     634:	00064500 	andeq	r4, r6, r0, lsl #10
     638:	51010b00 	tstpl	r1, r0, lsl #22
     63c:	0b450802 	bleq	114264c <STACK_SIZE+0x94264c>
     640:	30015001 	andcc	r5, r1, r1
     644:	06801600 	streq	r1, [r0], r0, lsl #12
     648:	08084000 	stmdaeq	r8, {lr}
     64c:	0c000000 	stceq	0, cr0, [r0], {-0}
     650:	0000017d 	andeq	r0, r0, sp, ror r1
     654:	b0011a01 	andlt	r1, r1, r1, lsl #20
     658:	8c400006 	mcrrhi	0, 0, r0, r0, cr6
     65c:	01000000 	mrseq	r0, (UNDEF: 0)
     660:	0006e79c 	muleq	r6, ip, r7
     664:	0dfd1800 	ldcleq	8, cr1, [sp]
     668:	35010000 	strcc	r0, [r1, #-0]
     66c:	00004f01 	andeq	r4, r0, r1, lsl #30
     670:	00034400 	andeq	r4, r3, r0, lsl #8
     674:	06e00d00 	strbteq	r0, [r0], r0, lsl #26
     678:	07914000 	ldreq	r4, [r1, r0]
     67c:	068e0000 	streq	r0, [lr], r0
     680:	010b0000 	mrseq	r0, (UNDEF: 11)
     684:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
     688:	0150010b 	cmpeq	r0, fp, lsl #2
     68c:	ec0d0030 	stc	0, cr0, [sp], {48}	; 0x30
     690:	a7400006 	strbge	r0, [r0, -r6]
     694:	a7000007 	strge	r0, [r0, -r7]
     698:	0b000006 	bleq	6b8 <ABORT_STACK_SIZE+0x2b8>
     69c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     6a0:	50010b45 	andpl	r0, r1, r5, asr #22
     6a4:	16003001 	strne	r3, [r0], -r1
     6a8:	400006f0 	strdmi	r0, [r0], -r0	; <UNPREDICTABLE>
     6ac:	00000819 	andeq	r0, r0, r9, lsl r8
     6b0:	0006f416 	andeq	pc, r6, r6, lsl r4	; <UNPREDICTABLE>
     6b4:	00082a40 	andeq	r2, r8, r0, asr #20
     6b8:	07001600 	streq	r1, [r0, -r0, lsl #12]
     6bc:	08354000 	ldmdaeq	r5!, {lr}
     6c0:	04160000 	ldreq	r0, [r6], #-0
     6c4:	2a400007 	bcs	10006e8 <STACK_SIZE+0x8006e8>
     6c8:	16000008 	strne	r0, [r0], -r8
     6cc:	40000724 	andmi	r0, r0, r4, lsr #14
     6d0:	00000846 	andeq	r0, r0, r6, asr #16
     6d4:	00072816 	andeq	r2, r7, r6, lsl r8
     6d8:	0007e940 	andeq	lr, r7, r0, asr #18
     6dc:	072c1600 	streq	r1, [ip, -r0, lsl #12]!
     6e0:	08574000 	ldmdaeq	r7, {lr}^
     6e4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     6e8:	00000074 	andeq	r0, r0, r4, ror r0
     6ec:	000006f7 	strdeq	r0, [r0], -r7
     6f0:	0000641a 	andeq	r6, r0, sl, lsl r4
     6f4:	1b007700 	blne	1e2fc <IRQ_STACK_SIZE+0x162fc>
     6f8:	00000117 	andeq	r0, r0, r7, lsl r1
     6fc:	06e75101 	strbteq	r5, [r7], r1, lsl #2
     700:	03050000 	movweq	r0, #20480	; 0x5000
     704:	40017fe8 	andmi	r7, r1, r8, ror #31
     708:	0002961b 	andeq	r9, r2, fp, lsl r6
     70c:	dad20100 	ble	ff480b14 <IRQ_STACK_BASE+0xbb480b14>
     710:	05000001 	streq	r0, [r0, #-1]
     714:	018b6803 	orreq	r6, fp, r3, lsl #16
     718:	01da1b40 	bicseq	r1, sl, r0, asr #22
     71c:	d3010000 	movwle	r0, #4096	; 0x1000
     720:	000001da 	ldrdeq	r0, [r0], -sl
     724:	8b780305 	blhi	1e01340 <STACK_SIZE+0x1601340>
     728:	171b4001 	ldrne	r4, [fp, -r1]
     72c:	01000000 	mrseq	r0, (UNDEF: 0)
     730:	0001dad4 	ldrdeq	sp, [r1], -r4
     734:	6c030500 	cfstr32vs	mvfx0, [r3], {-0}
     738:	1b40018b 	blne	1000d6c <STACK_SIZE+0x800d6c>
     73c:	00000029 	andeq	r0, r0, r9, lsr #32
     740:	01dad501 	bicseq	sp, sl, r1, lsl #10
     744:	03050000 	movweq	r0, #20480	; 0x5000
     748:	40018b70 	andmi	r8, r1, r0, ror fp
     74c:	0001021b 	andeq	r0, r1, fp, lsl r2
     750:	dad60100 	ble	ff580b58 <IRQ_STACK_BASE+0xbb580b58>
     754:	05000001 	streq	r0, [r0, #-1]
     758:	018b7403 	orreq	r7, fp, r3, lsl #8
     75c:	006b1940 	rsbeq	r1, fp, r0, asr #18
     760:	076d0000 	strbeq	r0, [sp, -r0]!
     764:	641a0000 	ldrvs	r0, [sl], #-0
     768:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     76c:	01a31c00 			; <UNDEFINED> instruction: 0x01a31c00
     770:	62010000 	andvs	r0, r1, #0
     774:	00075d01 	andeq	r5, r7, r1, lsl #26
     778:	c0030500 	andgt	r0, r3, r0, lsl #10
     77c:	1d40017f 	stfnee	f0, [r0, #-508]	; 0xfffffe04
     780:	0000037f 	andeq	r0, r0, pc, ror r3
     784:	07912202 	ldreq	r2, [r1, r2, lsl #4]
     788:	821e0000 	andshi	r0, lr, #0
     78c:	1f000000 	svcne	0x00000000
     790:	01c21d00 	biceq	r1, r2, r0, lsl #26
     794:	4d020000 	stcmi	0, cr0, [r2, #-0]
     798:	000007a7 	andeq	r0, r0, r7, lsr #15
     79c:	0000481e 	andeq	r4, r0, lr, lsl r8
     7a0:	00481e00 	subeq	r1, r8, r0, lsl #28
     7a4:	1d000000 	stcne	0, cr0, [r0, #-0]
     7a8:	00000214 	andeq	r0, r0, r4, lsl r2
     7ac:	07bd5002 	ldreq	r5, [sp, r2]!
     7b0:	481e0000 	ldmdami	lr, {}	; <UNPREDICTABLE>
     7b4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     7b8:	00000048 	andeq	r0, r0, r8, asr #32
     7bc:	00e12000 	rsceq	r2, r1, r0
     7c0:	2c020000 	stccs	0, cr0, [r2], {-0}
     7c4:	0000004f 	andeq	r0, r0, pc, asr #32
     7c8:	00039820 	andeq	r9, r3, r0, lsr #16
     7cc:	4f2b0200 	svcmi	0x002b0200
     7d0:	20000000 	andcs	r0, r0, r0
     7d4:	000000b9 	strheq	r0, [r0], -r9
     7d8:	004f2a02 	subeq	r2, pc, r2, lsl #20
     7dc:	aa200000 	bge	8007e4 <STACK_SIZE+0x7e4>
     7e0:	02000003 	andeq	r0, r0, #3
     7e4:	00004f29 	andeq	r4, r0, r9, lsr #30
     7e8:	026b2100 	rsbeq	r2, fp, #0, 2
     7ec:	b7030000 	strlt	r0, [r3, -r0]
     7f0:	0000d821 	andeq	sp, r0, r1, lsr #16
     7f4:	1d360200 	lfmne	f0, 4, [r6, #-0]
     7f8:	00000086 	andeq	r0, r0, r6, lsl #1
     7fc:	08080e04 	stmdaeq	r8, {r2, r9, sl, fp}
     800:	4f1e0000 	svcmi	0x001e0000
     804:	00000000 	andeq	r0, r0, r0
     808:	00009c1d 	andeq	r9, r0, sp, lsl ip
     80c:	19190200 	ldmdbne	r9, {r9}
     810:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
     814:	00000048 	andeq	r0, r0, r8, asr #32
     818:	005d2200 	subseq	r2, sp, r0, lsl #4
     81c:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
     820:	0000008d 	andeq	r0, r0, sp, lsl #1
     824:	0000082a 	andeq	r0, r0, sl, lsr #16
     828:	7620001f 			; <UNDEFINED> instruction: 0x7620001f
     82c:	02000003 	andeq	r0, r0, #3
     830:	00004f34 	andeq	r4, r0, r4, lsr pc
     834:	01451d00 	cmpeq	r5, r0, lsl #26
     838:	35020000 	strcc	r0, [r2, #-0]
     83c:	00000846 	andeq	r0, r0, r6, asr #16
     840:	00004f1e 	andeq	r4, r0, lr, lsl pc
     844:	cc1d0000 	ldcgt	0, cr0, [sp], {-0}
     848:	03000000 	movweq	r0, #0
     84c:	000857ad 	andeq	r5, r8, sp, lsr #15
     850:	004f1e00 	subeq	r1, pc, r0, lsl #28
     854:	21000000 	mrscs	r0, (UNDEF: 0)
     858:	00000000 	andeq	r0, r0, r0
     85c:	a0003302 	andge	r3, r0, r2, lsl #6
     860:	0400001c 	streq	r0, [r0], #-28	; 0xffffffe4
     864:	0001e900 	andeq	lr, r1, r0, lsl #18
     868:	ae010400 	cfcpysge	mvf0, mvf1
     86c:	01000002 	tsteq	r0, r2
     870:	000005f6 	strdeq	r0, [r0], -r6
     874:	00000222 	andeq	r0, r0, r2, lsr #4
     878:	4000073c 	andmi	r0, r0, ip, lsr r7
     87c:	0000241c 	andeq	r2, r0, ip, lsl r4
     880:	0000012e 	andeq	r0, r0, lr, lsr #2
     884:	0006a302 	andeq	sl, r6, r2, lsl #6
     888:	01500100 	cmpeq	r0, r0, lsl #2
     88c:	0000003c 	andeq	r0, r0, ip, lsr r0
     890:	00617003 	rsbeq	r7, r1, r3
     894:	003c5001 	eorseq	r5, ip, r1
     898:	04000000 	streq	r0, [r0], #-0
     89c:	01700704 	cmneq	r0, r4, lsl #14
     8a0:	1f020000 	svcne	0x00020000
     8a4:	01000005 	tsteq	r0, r5
     8a8:	005a0164 	subseq	r0, sl, r4, ror #2
     8ac:	70030000 	andvc	r0, r3, r0
     8b0:	64010061 	strvs	r0, [r1], #-97	; 0xffffff9f
     8b4:	0000003c 	andeq	r0, r0, ip, lsr r0
     8b8:	04740200 	ldrbteq	r0, [r4], #-512	; 0xfffffe00
     8bc:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
     8c0:	00007101 	andeq	r7, r0, r1, lsl #2
     8c4:	61700300 	cmnvs	r0, r0, lsl #6
     8c8:	3c7e0100 	ldfcce	f0, [lr], #-0
     8cc:	00000000 	andeq	r0, r0, r0
     8d0:	0006f502 	andeq	pc, r6, r2, lsl #10
     8d4:	01910100 	orrseq	r0, r1, r0, lsl #2
     8d8:	000000c9 	andeq	r0, r0, r9, asr #1
     8dc:	0004fe05 	andeq	pc, r4, r5, lsl #28
     8e0:	3c910100 	ldfccs	f0, [r1], {0}
     8e4:	05000000 	streq	r0, [r0, #-0]
     8e8:	00000544 	andeq	r0, r0, r4, asr #10
     8ec:	003c9101 	eorseq	r9, ip, r1, lsl #2
     8f0:	73050000 	movwvc	r0, #20480	; 0x5000
     8f4:	01000006 	tsteq	r0, r6
     8f8:	00003c91 	muleq	r0, r1, ip
     8fc:	053f0500 	ldreq	r0, [pc, #-1280]!	; 404 <ABORT_STACK_SIZE+0x4>
     900:	91010000 	mrsls	r0, (UNDEF: 1)
     904:	0000003c 	andeq	r0, r0, ip, lsr r0
     908:	01006906 	tsteq	r0, r6, lsl #18
     90c:	0000c993 	muleq	r0, r3, r9
     910:	54700600 	ldrbtpl	r0, [r0], #-1536	; 0xfffffa00
     914:	94010054 	strls	r0, [r1], #-84	; 0xffffffac
     918:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     91c:	00046a07 	andeq	r6, r4, r7, lsl #20
     920:	3c950100 	ldfccs	f0, [r5], {0}
     924:	00000000 	andeq	r0, r0, r0
     928:	69050408 	stmdbvs	r5, {r3, sl}
     92c:	0900746e 	stmdbeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     930:	00003c04 	andeq	r3, r0, r4, lsl #24
     934:	06c80a00 	strbeq	r0, [r8], r0, lsl #20
     938:	77010000 	strvc	r0, [r1, -r0]
     93c:	07520201 	ldrbeq	r0, [r2, -r1, lsl #4]
     940:	a2010000 	andge	r0, r1, #0
     944:	00013601 	andeq	r3, r1, r1, lsl #12
     948:	04fe0500 	ldrbteq	r0, [lr], #1280	; 0x500
     94c:	a2010000 	andge	r0, r1, #0
     950:	0000003c 	andeq	r0, r0, ip, lsr r0
     954:	00054405 	andeq	r4, r5, r5, lsl #8
     958:	3ca20100 	stfccs	f0, [r2]
     95c:	05000000 	streq	r0, [r0, #-0]
     960:	00000673 	andeq	r0, r0, r3, ror r6
     964:	003ca201 	eorseq	sl, ip, r1, lsl #4
     968:	3f050000 	svccc	0x00050000
     96c:	01000005 	tsteq	r0, r5
     970:	00003ca2 	andeq	r3, r0, r2, lsr #25
     974:	00690600 	rsbeq	r0, r9, r0, lsl #12
     978:	00c9a401 	sbceq	sl, r9, r1, lsl #8
     97c:	70060000 	andvc	r0, r6, r0
     980:	01005454 	tsteq	r0, r4, asr r4
     984:	0000d0a5 	andeq	sp, r0, r5, lsr #1
     988:	046a0700 	strbteq	r0, [sl], #-1792	; 0xfffff900
     98c:	a6010000 	strge	r0, [r1], -r0
     990:	0000003c 	andeq	r0, r0, ip, lsr r0
     994:	04f10b00 	ldrbteq	r0, [r1], #2816	; 0xb00
     998:	a5010000 	strge	r0, [r1, #-0]
     99c:	00073c01 	andeq	r3, r7, r1, lsl #24
     9a0:	00084840 	andeq	r4, r8, r0, asr #16
     9a4:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
     9a8:	0c000006 	stceq	0, cr0, [r0], {6}
     9ac:	00000071 	andeq	r0, r0, r1, ror r0
     9b0:	40000750 	andmi	r0, r0, r0, asr r7
     9b4:	00000000 	andeq	r0, r0, r0
     9b8:	9b01a701 	blls	6a5c4 <IRQ_STACK_SIZE+0x625c4>
     9bc:	0d000001 	stceq	0, cr0, [r0, #-4]
     9c0:	0000009e 	muleq	r0, lr, r0
     9c4:	930e0c22 	movwls	r0, #60450	; 0xec22
     9c8:	00000000 	andeq	r0, r0, r0
     9cc:	0000880f 	andeq	r8, r0, pc, lsl #16
     9d0:	dfffff00 	svcle	0x00ffff00
     9d4:	007d0e0c 	rsbseq	r0, sp, ip, lsl #28
     9d8:	10000000 	andne	r0, r0, r0
     9dc:	00000000 	andeq	r0, r0, r0
     9e0:	0000a911 	andeq	sl, r0, r1, lsl r9
     9e4:	00036400 	andeq	r6, r3, r0, lsl #8
     9e8:	00b21100 	adcseq	r1, r2, r0, lsl #2
     9ec:	03b30000 			; <UNDEFINED> instruction: 0x03b30000
     9f0:	bd120000 	ldclt	0, cr0, [r2, #-0]
     9f4:	cd000000 	stcgt	0, cr0, [r0, #-0]
     9f8:	71130000 	tstvc	r3, r0
     9fc:	3c000000 	stccc	0, cr0, [r0], {-0}
     a00:	ec400008 	mcrr	0, 0, r0, r0, cr8
     a04:	01000000 	mrseq	r0, (UNDEF: 0)
     a08:	01e501a8 	mvneq	r0, r8, lsr #3
     a0c:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     a10:	14000000 	strne	r0, [r0], #-0
     a14:	00000093 	muleq	r0, r3, r0
     a18:	00008814 	andeq	r8, r0, r4, lsl r8
     a1c:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     a20:	3c150000 	ldccc	0, cr0, [r5], {-0}
     a24:	ec400008 	mcrr	0, 0, r0, r0, cr8
     a28:	11000000 	mrsne	r0, (UNDEF: 0)
     a2c:	000000a9 	andeq	r0, r0, r9, lsr #1
     a30:	000003ee 	andeq	r0, r0, lr, ror #7
     a34:	0000b211 	andeq	fp, r0, r1, lsl r2
     a38:	00043100 	andeq	r3, r4, r0, lsl #2
     a3c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     a40:	00000000 	andeq	r0, r0, r0
     a44:	0000710c 	andeq	r7, r0, ip, lsl #2
     a48:	00092800 	andeq	r2, r9, r0, lsl #16
     a4c:	00001840 	andeq	r1, r0, r0, asr #16
     a50:	01a90100 			; <UNDEFINED> instruction: 0x01a90100
     a54:	0000022b 	andeq	r0, r0, fp, lsr #4
     a58:	00009e14 	andeq	r9, r0, r4, lsl lr
     a5c:	00931400 	addseq	r1, r3, r0, lsl #8
     a60:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     a64:	14000000 	strne	r0, [r0], #-0
     a68:	0000007d 	andeq	r0, r0, sp, ror r0
     a6c:	00001810 	andeq	r1, r0, r0, lsl r8
     a70:	00a91100 	adceq	r1, r9, r0, lsl #2
     a74:	04850000 	streq	r0, [r5], #0
     a78:	b2110000 	andslt	r0, r1, #0
     a7c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     a80:	16000004 	strne	r0, [r0], -r4
     a84:	000000bd 	strheq	r0, [r0], -sp
     a88:	710c0000 	mrsvc	r0, (UNDEF: 12)
     a8c:	24000000 	strcs	r0, [r0], #-0
     a90:	3840000a 	stmdacc	r0, {r1, r3}^
     a94:	01000000 	mrseq	r0, (UNDEF: 0)
     a98:	027101aa 	rsbseq	r0, r1, #-2147483606	; 0x8000002a
     a9c:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     aa0:	14000000 	strne	r0, [r0], #-0
     aa4:	00000093 	muleq	r0, r3, r0
     aa8:	00008814 	andeq	r8, r0, r4, lsl r8
     aac:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     ab0:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
     ab4:	11000000 	mrsne	r0, (UNDEF: 0)
     ab8:	000000a9 	andeq	r0, r0, r9, lsr #1
     abc:	000004f5 	strdeq	r0, [r0], -r5
     ac0:	0000b211 	andeq	fp, r0, r1, lsl r2
     ac4:	00052000 	andeq	r2, r5, r0
     ac8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     acc:	00000000 	andeq	r0, r0, r0
     ad0:	00007113 	andeq	r7, r0, r3, lsl r1
     ad4:	000a5400 	andeq	r5, sl, r0, lsl #8
     ad8:	00002040 	andeq	r2, r0, r0, asr #32
     adc:	01ab0100 			; <UNDEFINED> instruction: 0x01ab0100
     ae0:	000002bb 			; <UNDEFINED> instruction: 0x000002bb
     ae4:	00009e14 	andeq	r9, r0, r4, lsl lr
     ae8:	00931400 	addseq	r1, r3, r0, lsl #8
     aec:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     af0:	14000000 	strne	r0, [r0], #-0
     af4:	0000007d 	andeq	r0, r0, sp, ror r0
     af8:	000a5415 	andeq	r5, sl, r5, lsl r4
     afc:	00002040 	andeq	r2, r0, r0, asr #32
     b00:	00a91100 	adceq	r1, r9, r0, lsl #2
     b04:	05330000 	ldreq	r0, [r3, #-0]!
     b08:	b2170000 	andslt	r0, r7, #0
     b0c:	04000000 	streq	r0, [r0], #-0
     b10:	16440011 			; <UNDEFINED> instruction: 0x16440011
     b14:	000000bd 	strheq	r0, [r0], -sp
     b18:	71130000 	tstvc	r3, r0
     b1c:	74000000 	strvc	r0, [r0], #-0
     b20:	ec40000a 	mcrr	0, 0, r0, r0, cr10
     b24:	01000000 	mrseq	r0, (UNDEF: 0)
     b28:	030501ae 	movweq	r0, #20910	; 0x51ae
     b2c:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     b30:	14000000 	strne	r0, [r0], #-0
     b34:	00000093 	muleq	r0, r3, r0
     b38:	00008814 	andeq	r8, r0, r4, lsl r8
     b3c:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     b40:	74150000 	ldrvc	r0, [r5], #-0
     b44:	ec40000a 	mcrr	0, 0, r0, r0, cr10
     b48:	11000000 	mrsne	r0, (UNDEF: 0)
     b4c:	000000a9 	andeq	r0, r0, r9, lsr #1
     b50:	00000553 	andeq	r0, r0, r3, asr r5
     b54:	0000b211 	andeq	fp, r0, r1, lsl r2
     b58:	0005a200 	andeq	sl, r5, r0, lsl #4
     b5c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     b60:	00000000 	andeq	r0, r0, r0
     b64:	0000710c 	andeq	r7, r0, ip, lsl #2
     b68:	000b6000 	andeq	r6, fp, r0
     b6c:	00005840 	andeq	r5, r0, r0, asr #16
     b70:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
     b74:	0000034b 	andeq	r0, r0, fp, asr #6
     b78:	00009e14 	andeq	r9, r0, r4, lsl lr
     b7c:	00931400 	addseq	r1, r3, r0, lsl #8
     b80:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     b84:	14000000 	strne	r0, [r0], #-0
     b88:	0000007d 	andeq	r0, r0, sp, ror r0
     b8c:	00005810 	andeq	r5, r0, r0, lsl r8
     b90:	00a91100 	adceq	r1, r9, r0, lsl #2
     b94:	06130000 	ldreq	r0, [r3], -r0
     b98:	b2110000 	andslt	r0, r1, #0
     b9c:	57000000 	strpl	r0, [r0, -r0]
     ba0:	16000006 	strne	r0, [r0], -r6
     ba4:	000000bd 	strheq	r0, [r0], -sp
     ba8:	710c0000 	mrsvc	r0, (UNDEF: 12)
     bac:	64000000 	strvs	r0, [r0], #-0
     bb0:	b040000b 	sublt	r0, r0, fp
     bb4:	01000000 	mrseq	r0, (UNDEF: 0)
     bb8:	039101b1 	orrseq	r0, r1, #1073741868	; 0x4000002c
     bbc:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     bc0:	14000000 	strne	r0, [r0], #-0
     bc4:	00000093 	muleq	r0, r3, r0
     bc8:	00008814 	andeq	r8, r0, r4, lsl r8
     bcc:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     bd0:	b0100000 	andslt	r0, r0, r0
     bd4:	11000000 	mrsne	r0, (UNDEF: 0)
     bd8:	000000a9 	andeq	r0, r0, r9, lsr #1
     bdc:	0000069f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
     be0:	0000b211 	andeq	fp, r0, r1, lsl r2
     be4:	0006d700 	andeq	sp, r6, r0, lsl #14
     be8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     bec:	00000000 	andeq	r0, r0, r0
     bf0:	0000710c 	andeq	r7, r0, ip, lsl #2
     bf4:	000b8400 	andeq	r8, fp, r0, lsl #8
     bf8:	0000f840 	andeq	pc, r0, r0, asr #16
     bfc:	01b20100 			; <UNDEFINED> instruction: 0x01b20100
     c00:	000003d7 	ldrdeq	r0, [r0], -r7
     c04:	00009e14 	andeq	r9, r0, r4, lsl lr
     c08:	00931400 	addseq	r1, r3, r0, lsl #8
     c0c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     c10:	14000000 	strne	r0, [r0], #-0
     c14:	0000007d 	andeq	r0, r0, sp, ror r0
     c18:	0000f810 	andeq	pc, r0, r0, lsl r8	; <UNPREDICTABLE>
     c1c:	00a91100 	adceq	r1, r9, r0, lsl #2
     c20:	071f0000 	ldreq	r0, [pc, -r0]
     c24:	b2110000 	andslt	r0, r1, #0
     c28:	3f000000 	svccc	0x00000000
     c2c:	16000007 	strne	r0, [r0], -r7
     c30:	000000bd 	strheq	r0, [r0], -sp
     c34:	710c0000 	mrsvc	r0, (UNDEF: 12)
     c38:	94000000 	strls	r0, [r0], #-0
     c3c:	3840000b 	stmdacc	r0, {r0, r1, r3}^
     c40:	01000001 	tsteq	r0, r1
     c44:	041d01b3 	ldreq	r0, [sp], #-435	; 0xfffffe4d
     c48:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     c4c:	14000000 	strne	r0, [r0], #-0
     c50:	00000093 	muleq	r0, r3, r0
     c54:	00008814 	andeq	r8, r0, r4, lsl r8
     c58:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     c5c:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
     c60:	11000001 	tstne	r0, r1
     c64:	000000a9 	andeq	r0, r0, r9, lsr #1
     c68:	00000767 	andeq	r0, r0, r7, ror #14
     c6c:	0000b211 	andeq	fp, r0, r1, lsl r2
     c70:	00079300 	andeq	r9, r7, r0, lsl #6
     c74:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     c78:	00000000 	andeq	r0, r0, r0
     c7c:	0000710c 	andeq	r7, r0, ip, lsl #2
     c80:	000bb400 	andeq	fp, fp, r0, lsl #8
     c84:	00018040 	andeq	r8, r1, r0, asr #32
     c88:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
     c8c:	00000463 	andeq	r0, r0, r3, ror #8
     c90:	00009e14 	andeq	r9, r0, r4, lsl lr
     c94:	00931400 	addseq	r1, r3, r0, lsl #8
     c98:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     c9c:	14000000 	strne	r0, [r0], #-0
     ca0:	0000007d 	andeq	r0, r0, sp, ror r0
     ca4:	00018010 	andeq	r8, r1, r0, lsl r0
     ca8:	00a91100 	adceq	r1, r9, r0, lsl #2
     cac:	07cb0000 	strbeq	r0, [fp, r0]
     cb0:	b2110000 	andslt	r0, r1, #0
     cb4:	03000000 	movweq	r0, #0
     cb8:	16000008 	strne	r0, [r0], -r8
     cbc:	000000bd 	strheq	r0, [r0], -sp
     cc0:	710c0000 	mrsvc	r0, (UNDEF: 12)
     cc4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     cc8:	c840000b 	stmdagt	r0, {r0, r1, r3}^
     ccc:	01000001 	tsteq	r0, r1
     cd0:	04a901b5 	strteq	r0, [r9], #437	; 0x1b5
     cd4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     cd8:	14000000 	strne	r0, [r0], #-0
     cdc:	00000093 	muleq	r0, r3, r0
     ce0:	00008814 	andeq	r8, r0, r4, lsl r8
     ce4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     ce8:	c8100000 	ldmdagt	r0, {}	; <UNPREDICTABLE>
     cec:	11000001 	tstne	r0, r1
     cf0:	000000a9 	andeq	r0, r0, r9, lsr #1
     cf4:	0000083b 	andeq	r0, r0, fp, lsr r8
     cf8:	0000b211 	andeq	fp, r0, r1, lsl r2
     cfc:	00087300 	andeq	r7, r8, r0, lsl #6
     d00:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     d04:	00000000 	andeq	r0, r0, r0
     d08:	0000710c 	andeq	r7, r0, ip, lsl #2
     d0c:	000bdc00 	andeq	sp, fp, r0, lsl #24
     d10:	00021840 	andeq	r1, r2, r0, asr #16
     d14:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
     d18:	000004ef 	andeq	r0, r0, pc, ror #9
     d1c:	00009e14 	andeq	r9, r0, r4, lsl lr
     d20:	00931400 	addseq	r1, r3, r0, lsl #8
     d24:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     d28:	14000000 	strne	r0, [r0], #-0
     d2c:	0000007d 	andeq	r0, r0, sp, ror r0
     d30:	00021810 	andeq	r1, r2, r0, lsl r8
     d34:	00a91100 	adceq	r1, r9, r0, lsl #2
     d38:	08ab0000 	stmiaeq	fp!, {}	; <UNPREDICTABLE>
     d3c:	b2110000 	andslt	r0, r1, #0
     d40:	ef000000 	svc	0x00000000
     d44:	16000008 	strne	r0, [r0], -r8
     d48:	000000bd 	strheq	r0, [r0], -sp
     d4c:	710c0000 	mrsvc	r0, (UNDEF: 12)
     d50:	1c000000 	stcne	0, cr0, [r0], {-0}
     d54:	7040000c 	subvc	r0, r0, ip
     d58:	01000002 	tsteq	r0, r2
     d5c:	053201b7 	ldreq	r0, [r2, #-439]!	; 0xfffffe49
     d60:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     d64:	14000000 	strne	r0, [r0], #-0
     d68:	00000093 	muleq	r0, r3, r0
     d6c:	00008814 	andeq	r8, r0, r4, lsl r8
     d70:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     d74:	70100000 	andsvc	r0, r0, r0
     d78:	12000002 	andne	r0, r0, #2
     d7c:	000000a9 	andeq	r0, r0, r9, lsr #1
     d80:	00b21704 	adcseq	r1, r2, r4, lsl #14
     d84:	13300000 	teqne	r0, #0
     d88:	bd164400 	cfldrslt	mvf4, [r6, #-0]
     d8c:	00000000 	andeq	r0, r0, r0
     d90:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     d94:	0c4c0000 	mareq	acc0, r0, ip
     d98:	02d84000 	sbcseq	r4, r8, #0
     d9c:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
     da0:	00057801 	andeq	r7, r5, r1, lsl #16
     da4:	009e1400 	addseq	r1, lr, r0, lsl #8
     da8:	93140000 	tstls	r4, #0
     dac:	14000000 	strne	r0, [r0], #-0
     db0:	00000088 	andeq	r0, r0, r8, lsl #1
     db4:	00007d14 	andeq	r7, r0, r4, lsl sp
     db8:	02d81000 	sbcseq	r1, r8, #0
     dbc:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     dc0:	37000000 	strcc	r0, [r0, -r0]
     dc4:	11000009 	tstne	r0, r9
     dc8:	000000b2 	strheq	r0, [r0], -r2
     dcc:	0000096f 	andeq	r0, r0, pc, ror #18
     dd0:	0000bd16 	andeq	fp, r0, r6, lsl sp
     dd4:	0c000000 	stceq	0, cr0, [r0], {-0}
     dd8:	00000071 	andeq	r0, r0, r1, ror r0
     ddc:	40000cd4 	ldrdmi	r0, [r0], -r4
     de0:	00000338 	andeq	r0, r0, r8, lsr r3
     de4:	be01b901 	cdplt	9, 0, cr11, cr1, cr1, {0}
     de8:	14000005 	strne	r0, [r0], #-5
     dec:	0000009e 	muleq	r0, lr, r0
     df0:	00009314 	andeq	r9, r0, r4, lsl r3
     df4:	00881400 	addeq	r1, r8, r0, lsl #8
     df8:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     dfc:	10000000 	andne	r0, r0, r0
     e00:	00000338 	andeq	r0, r0, r8, lsr r3
     e04:	0000a911 	andeq	sl, r0, r1, lsl r9
     e08:	0009a700 	andeq	sl, r9, r0, lsl #14
     e0c:	00b21100 	adcseq	r1, r2, r0, lsl #2
     e10:	09eb0000 	stmibeq	fp!, {}^	; <UNPREDICTABLE>
     e14:	bd160000 	ldclt	0, cr0, [r6, #-0]
     e18:	00000000 	andeq	r0, r0, r0
     e1c:	00711300 	rsbseq	r1, r1, r0, lsl #6
     e20:	0d6c0000 	stcleq	0, cr0, [ip, #-0]
     e24:	01144000 	tsteq	r4, r0
     e28:	bc010000 	stclt	0, cr0, [r1], {-0}
     e2c:	00060801 	andeq	r0, r6, r1, lsl #16
     e30:	009e1400 	addseq	r1, lr, r0, lsl #8
     e34:	93140000 	tstls	r4, #0
     e38:	14000000 	strne	r0, [r0], #-0
     e3c:	00000088 	andeq	r0, r0, r8, lsl #1
     e40:	00007d14 	andeq	r7, r0, r4, lsl sp
     e44:	0d6c1500 	cfstr64eq	mvdx1, [ip, #-0]
     e48:	01144000 	tsteq	r4, r0
     e4c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     e50:	33000000 	movwcc	r0, #0
     e54:	1100000a 	tstne	r0, sl
     e58:	000000b2 	strheq	r0, [r0], -r2
     e5c:	00000a82 	andeq	r0, r0, r2, lsl #21
     e60:	0000bd16 	andeq	fp, r0, r6, lsl sp
     e64:	13000000 	movwne	r0, #0
     e68:	00000071 	andeq	r0, r0, r1, ror r0
     e6c:	40000e80 	andmi	r0, r0, r0, lsl #29
     e70:	000000e4 	andeq	r0, r0, r4, ror #1
     e74:	5201bd01 	andpl	fp, r1, #1, 26	; 0x40
     e78:	14000006 	strne	r0, [r0], #-6
     e7c:	0000009e 	muleq	r0, lr, r0
     e80:	00009314 	andeq	r9, r0, r4, lsl r3
     e84:	00881400 	addeq	r1, r8, r0, lsl #8
     e88:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     e8c:	15000000 	strne	r0, [r0, #-0]
     e90:	40000e80 	andmi	r0, r0, r0, lsl #29
     e94:	000000e4 	andeq	r0, r0, r4, ror #1
     e98:	0000a911 	andeq	sl, r0, r1, lsl r9
     e9c:	000af300 	andeq	pc, sl, r0, lsl #6
     ea0:	00b21100 	adcseq	r1, r2, r0, lsl #2
     ea4:	0b360000 	bleq	d80eac <STACK_SIZE+0x580eac>
     ea8:	bd160000 	ldclt	0, cr0, [r6, #-0]
     eac:	00000000 	andeq	r0, r0, r0
     eb0:	0f701800 	svceq	0x00701800
     eb4:	1b9b4000 	blne	fe6d0ebc <IRQ_STACK_BASE+0xba6d0ebc>
     eb8:	84190000 	ldrhi	r0, [r9], #-0
     ebc:	ac40000f 	mcrrge	0, 0, r0, r0, cr15
     ec0:	0000001b 	andeq	r0, r0, fp, lsl r0
     ec4:	00042c1a 	andeq	r2, r4, sl, lsl ip
     ec8:	3c060100 	stfccs	f0, [r6], {-0}
     ecc:	01000000 	mrseq	r0, (UNDEF: 0)
     ed0:	00000694 	muleq	r0, r4, r6
     ed4:	00617603 	rsbeq	r7, r1, r3, lsl #12
     ed8:	003c0601 	eorseq	r0, ip, r1, lsl #12
     edc:	4f050000 	svcmi	0x00050000
     ee0:	0100000b 	tsteq	r0, fp
     ee4:	0000c906 	andeq	ip, r0, r6, lsl #18
     ee8:	00720600 	rsbseq	r0, r2, r0, lsl #12
     eec:	003c0801 	eorseq	r0, ip, r1, lsl #16
     ef0:	1b000000 	blne	ef8 <ABORT_STACK_SIZE+0xaf8>
     ef4:	00000665 	andeq	r0, r0, r5, ror #12
     ef8:	40000f84 	andmi	r0, r0, r4, lsl #31
     efc:	00000080 	andeq	r0, r0, r0, lsl #1
     f00:	06e79c01 	strbteq	r9, [r7], r1, lsl #24
     f04:	751c0000 	ldrvc	r0, [ip, #-0]
     f08:	63000006 	movwvs	r0, #6
     f0c:	1c00000b 	stcne	0, cr0, [r0], {11}
     f10:	0000067f 	andeq	r0, r0, pc, ror r6
     f14:	00000be7 	andeq	r0, r0, r7, ror #23
     f18:	00068a11 	andeq	r8, r6, r1, lsl sl
     f1c:	000c5e00 	andeq	r5, ip, r0, lsl #28
     f20:	0fb41800 	svceq	0x00b41800
     f24:	1bbd4000 	blne	fef50f2c <IRQ_STACK_BASE+0xbaf50f2c>
     f28:	d0180000 	andsle	r0, r8, r0
     f2c:	d240000f 	suble	r0, r0, #15
     f30:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
     f34:	40000ff0 	strdmi	r0, [r0], -r0	; <UNPREDICTABLE>
     f38:	00001be7 	andeq	r1, r0, r7, ror #23
     f3c:	000ff818 	andeq	pc, pc, r8, lsl r8	; <UNPREDICTABLE>
     f40:	001bfc40 	andseq	pc, fp, r0, asr #24
     f44:	251d0000 	ldrcs	r0, [sp, #-0]
     f48:	01000007 	tsteq	r0, r7
     f4c:	00100416 	andseq	r0, r0, r6, lsl r4
     f50:	00008840 	andeq	r8, r0, r0, asr #16
     f54:	919c0100 	orrsls	r0, ip, r0, lsl #2
     f58:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
     f5c:	01006176 	tsteq	r0, r6, ror r1
     f60:	00003c16 	andeq	r3, r0, r6, lsl ip
     f64:	000cce00 	andeq	ip, ip, r0, lsl #28
     f68:	0b4f1f00 	bleq	13c8b70 <STACK_SIZE+0xbc8b70>
     f6c:	16010000 	strne	r0, [r1], -r0
     f70:	000000c9 	andeq	r0, r0, r9, asr #1
     f74:	00000d52 	andeq	r0, r0, r2, asr sp
     f78:	01007206 	tsteq	r0, r6, lsl #4
     f7c:	00003c18 	andeq	r3, r0, r8, lsl ip
     f80:	06652000 	strbteq	r2, [r5], -r0
     f84:	10140000 	andsne	r0, r4, r0
     f88:	03704000 	cmneq	r0, #0
     f8c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
     f90:	0000077b 	andeq	r0, r0, fp, ror r7
     f94:	00067f1c 	andeq	r7, r6, ip, lsl pc
     f98:	000dc900 	andeq	ip, sp, r0, lsl #18
     f9c:	06751c00 	ldrbteq	r1, [r5], -r0, lsl #24
     fa0:	0e400000 	cdpeq	0, 4, cr0, cr0, cr0, {0}
     fa4:	70100000 	andsvc	r0, r0, r0
     fa8:	11000003 	tstne	r0, r3
     fac:	0000068a 	andeq	r0, r0, sl, lsl #13
     fb0:	00000ec4 	andeq	r0, r0, r4, asr #29
     fb4:	00103418 	andseq	r3, r0, r8, lsl r4
     fb8:	001bbd40 	andseq	fp, fp, r0, asr #26
     fbc:	10701800 	rsbsne	r1, r0, r0, lsl #16
     fc0:	1bd24000 	blne	ff490fc8 <IRQ_STACK_BASE+0xbb490fc8>
     fc4:	78180000 	ldmdavc	r8, {}	; <UNPREDICTABLE>
     fc8:	fc400010 	mcrr2	0, 1, r0, r0, cr0
     fcc:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
     fd0:	40001080 	andmi	r1, r0, r0, lsl #1
     fd4:	00001be7 	andeq	r1, r0, r7, ror #23
     fd8:	25210000 	strcs	r0, [r1, #-0]!
     fdc:	50000000 	andpl	r0, r0, r0
     fe0:	1c400010 	mcrrne	0, 1, r0, r0, cr0
     fe4:	01000000 	mrseq	r0, (UNDEF: 0)
     fe8:	0031141b 	eorseq	r1, r1, fp, lsl r4
     fec:	00000000 	andeq	r0, r0, r0
     ff0:	0007971d 	andeq	r9, r7, sp, lsl r7
     ff4:	8c1e0100 	ldfhis	f0, [lr], {-0}
     ff8:	88400010 	stmdahi	r0, {r4}^
     ffc:	01000000 	mrseq	r0, (UNDEF: 0)
    1000:	00083b9c 	muleq	r8, ip, fp
    1004:	61761e00 	cmnvs	r6, r0, lsl #28
    1008:	3c1e0100 	ldfccs	f0, [lr], {-0}
    100c:	34000000 	strcc	r0, [r0], #-0
    1010:	1f00000f 	svcne	0x0000000f
    1014:	00000b4f 	andeq	r0, r0, pc, asr #22
    1018:	00c91e01 	sbceq	r1, r9, r1, lsl #28
    101c:	0fb80000 	svceq	0x00b80000
    1020:	72060000 	andvc	r0, r6, #0
    1024:	3c200100 	stfccs	f0, [r0], #-0
    1028:	20000000 	andcs	r0, r0, r0
    102c:	00000665 	andeq	r0, r0, r5, ror #12
    1030:	4000109c 	mulmi	r0, ip, r0
    1034:	00000388 	andeq	r0, r0, r8, lsl #7
    1038:	08252001 	stmdaeq	r5!, {r0, sp}
    103c:	7f1c0000 	svcvc	0x001c0000
    1040:	2f000006 	svccs	0x00000006
    1044:	1c000010 	stcne	0, cr0, [r0], {16}
    1048:	00000675 	andeq	r0, r0, r5, ror r6
    104c:	000010a6 	andeq	r1, r0, r6, lsr #1
    1050:	00038810 	andeq	r8, r3, r0, lsl r8
    1054:	068a1100 	streq	r1, [sl], r0, lsl #2
    1058:	112a0000 	teqne	sl, r0
    105c:	bc180000 	ldclt	0, cr0, [r8], {-0}
    1060:	bd400010 	stcllt	0, cr0, [r0, #-64]	; 0xffffffc0
    1064:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1068:	400010f8 	strdmi	r1, [r0], -r8
    106c:	00001bd2 	ldrdeq	r1, [r0], -r2
    1070:	00110018 	andseq	r0, r1, r8, lsl r0
    1074:	001bfc40 	andseq	pc, fp, r0, asr #24
    1078:	11081800 	tstne	r8, r0, lsl #16
    107c:	1be74000 	blne	ff9d1084 <IRQ_STACK_BASE+0xbb9d1084>
    1080:	00000000 	andeq	r0, r0, r0
    1084:	00004321 	andeq	r4, r0, r1, lsr #6
    1088:	0010d800 	andseq	sp, r0, r0, lsl #16
    108c:	00001c40 	andeq	r1, r0, r0, asr #24
    1090:	14230100 	strtne	r0, [r3], #-256	; 0xffffff00
    1094:	0000004f 	andeq	r0, r0, pc, asr #32
    1098:	621d0000 	andsvs	r0, sp, #0
    109c:	01000005 	tsteq	r0, r5
    10a0:	00111426 	andseq	r1, r1, r6, lsr #8
    10a4:	00008840 	andeq	r8, r0, r0, asr #16
    10a8:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    10ac:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    10b0:	01006176 	tsteq	r0, r6, ror r1
    10b4:	00003c26 	andeq	r3, r0, r6, lsr #24
    10b8:	00119a00 	andseq	r9, r1, r0, lsl #20
    10bc:	0b4f1f00 	bleq	13c8cc4 <STACK_SIZE+0xbc8cc4>
    10c0:	26010000 	strcs	r0, [r1], -r0
    10c4:	000000c9 	andeq	r0, r0, r9, asr #1
    10c8:	0000121e 	andeq	r1, r0, lr, lsl r2
    10cc:	01007206 	tsteq	r0, r6, lsl #4
    10d0:	00003c28 	andeq	r3, r0, r8, lsr #24
    10d4:	06652000 	strbteq	r2, [r5], -r0
    10d8:	11240000 	teqne	r4, r0
    10dc:	03a04000 	moveq	r4, #0
    10e0:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    10e4:	000008cf 	andeq	r0, r0, pc, asr #17
    10e8:	00067f1c 	andeq	r7, r6, ip, lsl pc
    10ec:	00129500 	andseq	r9, r2, r0, lsl #10
    10f0:	06751c00 	ldrbteq	r1, [r5], -r0, lsl #24
    10f4:	130c0000 	movwne	r0, #49152	; 0xc000
    10f8:	a0100000 	andsge	r0, r0, r0
    10fc:	11000003 	tstne	r0, r3
    1100:	0000068a 	andeq	r0, r0, sl, lsl #13
    1104:	00001390 	muleq	r0, r0, r3
    1108:	00114418 	andseq	r4, r1, r8, lsl r4
    110c:	001bbd40 	andseq	fp, fp, r0, asr #26
    1110:	11801800 	orrne	r1, r0, r0, lsl #16
    1114:	1bd24000 	blne	ff49111c <IRQ_STACK_BASE+0xbb49111c>
    1118:	88180000 	ldmdahi	r8, {}	; <UNPREDICTABLE>
    111c:	fc400011 	mcrr2	0, 1, r0, r0, cr1
    1120:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1124:	40001190 	mulmi	r0, r0, r1
    1128:	00001be7 	andeq	r1, r0, r7, ror #23
    112c:	5a210000 	bpl	841134 <STACK_SIZE+0x41134>
    1130:	60000000 	andvs	r0, r0, r0
    1134:	1c400011 	mcrrne	0, 1, r0, r0, cr1
    1138:	01000000 	mrseq	r0, (UNDEF: 0)
    113c:	0066142b 	rsbeq	r1, r6, fp, lsr #8
    1140:	00000000 	andeq	r0, r0, r0
    1144:	00043a0a 	andeq	r3, r4, sl, lsl #20
    1148:	012e0100 	teqeq	lr, r0, lsl #2
    114c:	0008e51b 	andeq	lr, r8, fp, lsl r5
    1150:	00119c00 	andseq	r9, r1, r0, lsl #24
    1154:	00005c40 	andeq	r5, r0, r0, asr #24
    1158:	6d9c0100 	ldfvss	f0, [ip]
    115c:	22000009 	andcs	r0, r0, #9
    1160:	400011c0 	andmi	r1, r0, r0, asr #3
    1164:	00001c11 	andeq	r1, r0, r1, lsl ip
    1168:	00000922 	andeq	r0, r0, r2, lsr #18
    116c:	03520123 	cmpeq	r2, #-1073741816	; 0xc0000008
    1170:	2301200a 	movwcs	r2, #4106	; 0x100a
    1174:	0a035101 	beq	d5580 <IRQ_STACK_SIZE+0xcd580>
    1178:	01230110 	teqeq	r3, r0, lsl r1
    117c:	ea090250 	b	241ac4 <IRQ_STACK_SIZE+0x239ac4>
    1180:	11d82200 	bicsne	r2, r8, r0, lsl #4
    1184:	1c114000 	ldcne	0, cr4, [r1], {-0}
    1188:	09400000 	stmdbeq	r0, {}^	; <UNPREDICTABLE>
    118c:	01230000 	teqeq	r3, r0
    1190:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1194:	30015101 	andcc	r5, r1, r1, lsl #2
    1198:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    119c:	2200e909 	andcs	lr, r0, #147456	; 0x24000
    11a0:	400011ec 	andmi	r1, r0, ip, ror #3
    11a4:	00001c11 	andeq	r1, r0, r1, lsl ip
    11a8:	00000963 	andeq	r0, r0, r3, ror #18
    11ac:	01530123 	cmpeq	r3, r3, lsr #2
    11b0:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    11b4:	01233001 	teqeq	r3, r1
    11b8:	23310151 	teqcs	r1, #1073741844	; 0x40000014
    11bc:	09025001 	stmdbeq	r2, {r0, ip, lr}
    11c0:	f81900eb 			; <UNDEFINED> instruction: 0xf81900eb
    11c4:	31400011 	cmpcc	r0, r1, lsl r0
    11c8:	0000001c 	andeq	r0, r0, ip, lsl r0
    11cc:	0005ea0a 	andeq	lr, r5, sl, lsl #20
    11d0:	013e0100 	teqeq	lr, r0, lsl #2
    11d4:	00096d1b 	andeq	r6, r9, fp, lsl sp
    11d8:	0011f800 	andseq	pc, r1, r0, lsl #16
    11dc:	00002c40 	andeq	r2, r0, r0, asr #24
    11e0:	b19c0100 	orrslt	r0, ip, r0, lsl #2
    11e4:	18000009 	stmdane	r0, {r0, r3}
    11e8:	40001208 	andmi	r1, r0, r8, lsl #4
    11ec:	00001c38 	andeq	r1, r0, r8, lsr ip
    11f0:	00122424 	andseq	r2, r2, r4, lsr #8
    11f4:	001c1140 	andseq	r1, ip, r0, asr #2
    11f8:	53012300 	movwpl	r2, #4864	; 0x1300
    11fc:	01233001 	teqeq	r3, r1
    1200:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1204:	30015101 	andcc	r5, r1, r1, lsl #2
    1208:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    120c:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1210:	00052c25 	andeq	r2, r5, r5, lsr #24
    1214:	24490100 	strbcs	r0, [r9], #-256	; 0xffffff00
    1218:	30400012 	subcc	r0, r0, r2, lsl r0
    121c:	01000000 	mrseq	r0, (UNDEF: 0)
    1220:	00251b9c 	mlaeq	r5, ip, fp, r1
    1224:	12540000 	subsne	r0, r4, #0
    1228:	001c4000 	andseq	r4, ip, r0
    122c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1230:	000009df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1234:	0000311c 	andeq	r3, r0, ip, lsl r1
    1238:	00140000 	andseq	r0, r4, r0
    123c:	b51d0000 	ldrlt	r0, [sp, #-0]
    1240:	01000006 	tsteq	r0, r6
    1244:	00127056 	andseq	r7, r2, r6, asr r0
    1248:	00003440 	andeq	r3, r0, r0, asr #8
    124c:	049c0100 	ldreq	r0, [ip], #256	; 0x100
    1250:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1254:	00796177 	rsbseq	r6, r9, r7, ror r1
    1258:	003c5601 	eorseq	r5, ip, r1, lsl #12
    125c:	14210000 	strtne	r0, [r1], #-0
    1260:	25000000 	strcs	r0, [r0, #-0]
    1264:	00000717 	andeq	r0, r0, r7, lsl r7
    1268:	12a45d01 	adcne	r5, r4, #1, 26	; 0x40
    126c:	00304000 	eorseq	r4, r0, r0
    1270:	9c010000 	stcls	0, cr0, [r1], {-0}
    1274:	0000431b 	andeq	r4, r0, fp, lsl r3
    1278:	0012d400 	andseq	sp, r2, r0, lsl #8
    127c:	00001c40 	andeq	r1, r0, r0, asr #24
    1280:	329c0100 	addscc	r0, ip, #0, 2
    1284:	1c00000a 	stcne	0, cr0, [r0], {10}
    1288:	0000004f 	andeq	r0, r0, pc, asr #32
    128c:	00001442 	andeq	r1, r0, r2, asr #8
    1290:	067c1d00 	ldrbteq	r1, [ip], -r0, lsl #26
    1294:	6a010000 	bvs	4129c <IRQ_STACK_SIZE+0x3929c>
    1298:	400012f0 	strdmi	r1, [r0], -r0
    129c:	00000020 	andeq	r0, r0, r0, lsr #32
    12a0:	0a669c01 	beq	19a82ac <STACK_SIZE+0x11a82ac>
    12a4:	731e0000 	tstvc	lr, #0
    12a8:	01007465 	tsteq	r0, r5, ror #8
    12ac:	00003c6a 	andeq	r3, r0, sl, ror #24
    12b0:	00146300 	andseq	r6, r4, r0, lsl #6
    12b4:	61771e00 	cmnvs	r7, r0, lsl #28
    12b8:	6a010079 	bvs	414a4 <IRQ_STACK_SIZE+0x394a4>
    12bc:	0000003c 	andeq	r0, r0, ip, lsr r0
    12c0:	00001484 	andeq	r1, r0, r4, lsl #9
    12c4:	062e1d00 	strteq	r1, [lr], -r0, lsl #26
    12c8:	70010000 	andvc	r0, r1, r0
    12cc:	40001310 	andmi	r1, r0, r0, lsl r3
    12d0:	00000034 	andeq	r0, r0, r4, lsr r0
    12d4:	0a8b9c01 	beq	fe2e82e0 <IRQ_STACK_BASE+0xba2e82e0>
    12d8:	771e0000 	ldrvc	r0, [lr, -r0]
    12dc:	01007961 	tsteq	r0, r1, ror #18
    12e0:	00003c70 	andeq	r3, r0, r0, ror ip
    12e4:	0014a500 	andseq	sl, r4, r0, lsl #10
    12e8:	d6260000 	strtle	r0, [r6], -r0
    12ec:	44000000 	strmi	r0, [r0], #-0
    12f0:	30400013 	subcc	r0, r0, r3, lsl r0
    12f4:	01000000 	mrseq	r0, (UNDEF: 0)
    12f8:	005a1b9c 			; <UNDEFINED> instruction: 0x005a1b9c
    12fc:	13740000 	cmnne	r4, #0
    1300:	001c4000 	andseq	r4, ip, r0
    1304:	9c010000 	stcls	0, cr0, [r1], {-0}
    1308:	00000ab7 			; <UNDEFINED> instruction: 0x00000ab7
    130c:	0000661c 	andeq	r6, r0, ip, lsl r6
    1310:	0014c600 	andseq	ip, r4, r0, lsl #12
    1314:	f81d0000 			; <UNDEFINED> instruction: 0xf81d0000
    1318:	01000003 	tsteq	r0, r3
    131c:	00139084 	andseq	r9, r3, r4, lsl #1
    1320:	00002040 	andeq	r2, r0, r0, asr #32
    1324:	eb9c0100 	bl	fe70172c <IRQ_STACK_BASE+0xba70172c>
    1328:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    132c:	00746573 	rsbseq	r6, r4, r3, ror r5
    1330:	003c8401 	eorseq	r8, ip, r1, lsl #8
    1334:	14e70000 	strbtne	r0, [r7], #0
    1338:	771e0000 	ldrvc	r0, [lr, -r0]
    133c:	01007961 	tsteq	r0, r1, ror #18
    1340:	00003c84 	andeq	r3, r0, r4, lsl #25
    1344:	00150800 	andseq	r0, r5, r0, lsl #16
    1348:	581d0000 	ldmdapl	sp, {}	; <UNPREDICTABLE>
    134c:	01000006 	tsteq	r0, r6
    1350:	0013b08a 	andseq	fp, r3, sl, lsl #1
    1354:	00003440 	andeq	r3, r0, r0, asr #8
    1358:	109c0100 	addsne	r0, ip, r0, lsl #2
    135c:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    1360:	00796177 	rsbseq	r6, r9, r7, ror r1
    1364:	003c8a01 	eorseq	r8, ip, r1, lsl #20
    1368:	15290000 	strne	r0, [r9, #-0]!
    136c:	1b000000 	blne	1374 <ABORT_STACK_SIZE+0xf74>
    1370:	00000071 	andeq	r0, r0, r1, ror r0
    1374:	400013e4 	andmi	r1, r0, r4, ror #7
    1378:	00000044 	andeq	r0, r0, r4, asr #32
    137c:	0b5d9c01 	bleq	1768388 <STACK_SIZE+0xf68388>
    1380:	7d1c0000 	ldcvc	0, cr0, [ip, #-0]
    1384:	4a000000 	bmi	138c <ABORT_STACK_SIZE+0xf8c>
    1388:	1c000015 	stcne	0, cr0, [r0], {21}
    138c:	00000088 	andeq	r0, r0, r8, lsl #1
    1390:	0000157e 	andeq	r1, r0, lr, ror r5
    1394:	0000931c 	andeq	r9, r0, ip, lsl r3
    1398:	00159f00 	andseq	r9, r5, r0, lsl #30
    139c:	009e2700 	addseq	r2, lr, r0, lsl #14
    13a0:	53010000 	movwpl	r0, #4096	; 0x1000
    13a4:	0000a911 	andeq	sl, r0, r1, lsl r9
    13a8:	0015dd00 	andseq	sp, r5, r0, lsl #26
    13ac:	00b22800 	adcseq	r2, r2, r0, lsl #16
    13b0:	51010000 	mrspl	r0, (UNDEF: 1)
    13b4:	0000bd28 	andeq	fp, r0, r8, lsr #26
    13b8:	005c0100 	subseq	r0, ip, r0, lsl #2
    13bc:	0000de1b 	andeq	sp, r0, fp, lsl lr
    13c0:	00142800 	andseq	r2, r4, r0, lsl #16
    13c4:	00004840 	andeq	r4, r0, r0, asr #16
    13c8:	aa9c0100 	bge	fe7017d0 <IRQ_STACK_BASE+0xba7017d0>
    13cc:	1c00000b 	stcne	0, cr0, [r0], {11}
    13d0:	000000ea 	andeq	r0, r0, sl, ror #1
    13d4:	00001614 	andeq	r1, r0, r4, lsl r6
    13d8:	0000f51c 	andeq	pc, r0, ip, lsl r5	; <UNPREDICTABLE>
    13dc:	00164800 	andseq	r4, r6, r0, lsl #16
    13e0:	01001c00 	tsteq	r0, r0, lsl #24
    13e4:	16690000 	strbtne	r0, [r9], -r0
    13e8:	0b270000 	bleq	9c13f0 <STACK_SIZE+0x1c13f0>
    13ec:	01000001 	tsteq	r0, r1
    13f0:	01161153 	tsteq	r6, r3, asr r1
    13f4:	16a70000 	strtne	r0, [r7], r0
    13f8:	1f280000 	svcne	0x00280000
    13fc:	01000001 	tsteq	r0, r1
    1400:	012a2850 	teqeq	sl, r0, asr r8
    1404:	5c010000 	stcpl	0, cr0, [r1], {-0}
    1408:	03bc1d00 			; <UNDEFINED> instruction: 0x03bc1d00
    140c:	b3010000 	movwlt	r0, #4096	; 0x1000
    1410:	40001470 	andmi	r1, r0, r0, ror r4
    1414:	0000003c 	andeq	r0, r0, ip, lsr r0
    1418:	0bcf9c01 	bleq	ff3e8424 <IRQ_STACK_BASE+0xbb3e8424>
    141c:	70290000 	eorvc	r0, r9, r0
    1420:	01005454 	tsteq	r0, r4, asr r4
    1424:	0000d0b5 	strheq	sp, [r0], -r5
    1428:	0016de00 	andseq	sp, r6, r0, lsl #28
    142c:	da1d0000 	ble	741434 <IRQ_STACK_SIZE+0x739434>
    1430:	01000003 	tsteq	r0, r3
    1434:	0014acbd 			; <UNDEFINED> instruction: 0x0014acbd
    1438:	00003c40 	andeq	r3, r0, r0, asr #24
    143c:	f49c0100 			; <UNDEFINED> instruction: 0xf49c0100
    1440:	2900000b 	stmdbcs	r0, {r0, r1, r3}
    1444:	00545470 	subseq	r5, r4, r0, ror r4
    1448:	00d0bf01 	sbcseq	fp, r0, r1, lsl #30
    144c:	17160000 	ldrne	r0, [r6, -r0]
    1450:	1d000000 	stcne	0, cr0, [r0, #-0]
    1454:	000004ad 	andeq	r0, r0, sp, lsr #9
    1458:	14e8c801 	strbtne	ip, [r8], #2049	; 0x801
    145c:	01644000 	cmneq	r4, r0
    1460:	9c010000 	stcls	0, cr0, [r1], {-0}
    1464:	00000c26 	andeq	r0, r0, r6, lsr #24
    1468:	54547029 	ldrbpl	r7, [r4], #-41	; 0xffffffd7
    146c:	d0ca0100 	sbcle	r0, sl, r0, lsl #2
    1470:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    1474:	29000017 	stmdbcs	r0, {r0, r1, r2, r4}
    1478:	cb010069 	blgt	41624 <IRQ_STACK_SIZE+0x39624>
    147c:	000000c9 	andeq	r0, r0, r9, asr #1
    1480:	00001896 	muleq	r0, r6, r8
    1484:	04cf1d00 	strbeq	r1, [pc], #3328	; 148c <ABORT_STACK_SIZE+0x108c>
    1488:	ea010000 	b	41490 <IRQ_STACK_SIZE+0x39490>
    148c:	4000164c 	andmi	r1, r0, ip, asr #12
    1490:	00000164 	andeq	r0, r0, r4, ror #2
    1494:	0c589c01 	mrrceq	12, 0, r9, r8, cr1
    1498:	70290000 	eorvc	r0, r9, r0
    149c:	01005454 	tsteq	r0, r4, asr r4
    14a0:	0000d0ec 	andeq	sp, r0, ip, ror #1
    14a4:	0018aa00 	andseq	sl, r8, r0, lsl #20
    14a8:	00692900 	rsbeq	r2, r9, r0, lsl #18
    14ac:	00c9ed01 	sbceq	lr, r9, r1, lsl #26
    14b0:	19f20000 	ldmibne	r2!, {}^	; <UNPREDICTABLE>
    14b4:	2a000000 	bcs	14bc <ABORT_STACK_SIZE+0x10bc>
    14b8:	0000068d 	andeq	r0, r0, sp, lsl #13
    14bc:	b0010a01 	andlt	r0, r1, r1, lsl #20
    14c0:	a8400017 	stmdage	r0, {r0, r1, r2, r4}^
    14c4:	01000000 	mrseq	r0, (UNDEF: 0)
    14c8:	000d429c 	muleq	sp, ip, r2
    14cc:	00692b00 	rsbeq	r2, r9, r0, lsl #22
    14d0:	c9010c01 	stmdbgt	r1, {r0, sl, fp}
    14d4:	06000000 	streq	r0, [r0], -r0
    14d8:	2b00001a 	blcs	1548 <ABORT_STACK_SIZE+0x1148>
    14dc:	0c01006a 	stceq	0, cr0, [r1], {106}	; 0x6a
    14e0:	0000c901 	andeq	ip, r0, r1, lsl #18
    14e4:	001a1900 	andseq	r1, sl, r0, lsl #18
    14e8:	096d1300 	stmdbeq	sp!, {r8, r9, ip}^
    14ec:	17f40000 	ldrbne	r0, [r4, r0]!
    14f0:	00184000 	andseq	r4, r8, r0
    14f4:	1a010000 	bne	414fc <IRQ_STACK_SIZE+0x394fc>
    14f8:	000cc701 	andeq	ip, ip, r1, lsl #14
    14fc:	17f81800 	ldrbne	r1, [r8, r0, lsl #16]!
    1500:	1c384000 	ldcne	0, cr4, [r8], #-0
    1504:	0c2c0000 	stceq	0, cr0, [ip], #-0
    1508:	11400018 	cmpne	r0, r8, lsl r0
    150c:	2300001c 	movwcs	r0, #28
    1510:	30015301 	andcc	r5, r1, r1, lsl #6
    1514:	01520123 	cmpeq	r2, r3, lsr #2
    1518:	51012330 	tstpl	r1, r0, lsr r3
    151c:	01233001 	teqeq	r3, r1
    1520:	eb090250 	bl	241e68 <IRQ_STACK_SIZE+0x239e68>
    1524:	d62d0000 	strtle	r0, [sp], -r0
    1528:	0c000000 	stceq	0, cr0, [r0], {-0}
    152c:	2c400018 	mcrrcs	0, 1, r0, r0, cr8
    1530:	01000000 	mrseq	r0, (UNDEF: 0)
    1534:	c018011b 	andsgt	r0, r8, fp, lsl r1
    1538:	3f400017 	svccc	0x00400017
    153c:	1800001c 	stmdane	r0, {r2, r3, r4}
    1540:	400017c8 	andmi	r1, r0, r8, asr #15
    1544:	00001c46 	andeq	r1, r0, r6, asr #24
    1548:	0017dc22 	andseq	sp, r7, r2, lsr #24
    154c:	001c4d40 	andseq	r4, ip, r0, asr #26
    1550:	000d0200 	andeq	r0, sp, r0, lsl #4
    1554:	50012300 	andpl	r2, r1, r0, lsl #6
    1558:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; 1159 <ABORT_STACK_SIZE+0xd59>
    155c:	21007524 	tstcs	r0, r4, lsr #10
    1560:	17f41800 	ldrbne	r1, [r4, r0, lsl #16]!
    1564:	1c5e4000 	mrane	r4, lr, acc0
    1568:	3c180000 	ldccc	0, cr0, [r8], {-0}
    156c:	65400018 	strbvs	r0, [r0, #-24]	; 0xffffffe8
    1570:	1800001c 	stmdane	r0, {r2, r3, r4}
    1574:	40001840 	andmi	r1, r0, r0, asr #16
    1578:	00001c6c 	andeq	r1, r0, ip, ror #24
    157c:	00184418 	andseq	r4, r8, r8, lsl r4
    1580:	001c7340 	andseq	r7, ip, r0, asr #6
    1584:	18481800 	stmdane	r8, {fp, ip}^
    1588:	1c7a4000 	ldclne	0, cr4, [sl], #-0
    158c:	4c180000 	ldcmi	0, cr0, [r8], {-0}
    1590:	81400018 	cmphi	r0, r8, lsl r0
    1594:	1900001c 	stmdbne	r0, {r2, r3, r4}
    1598:	40001858 	andmi	r1, r0, r8, asr r8
    159c:	00001c88 	andeq	r1, r0, r8, lsl #25
    15a0:	06162e00 	ldreq	r2, [r6], -r0, lsl #28
    15a4:	87010000 	strhi	r0, [r1, -r0]
    15a8:	032a0101 	teqeq	sl, #1073741824	; 0x40000000
    15ac:	01000007 	tsteq	r0, r7
    15b0:	18580125 	ldmdane	r8, {r0, r2, r5, r8}^
    15b4:	08dc4000 	ldmeq	ip, {lr}^
    15b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    15bc:	0000136e 	andeq	r1, r0, lr, ror #6
    15c0:	0100692b 	tsteq	r0, fp, lsr #18
    15c4:	00c90127 	sbceq	r0, r9, r7, lsr #2
    15c8:	1a500000 	bne	14015d0 <STACK_SIZE+0xc015d0>
    15cc:	6a2b0000 	bvs	ac15d4 <STACK_SIZE+0x2c15d4>
    15d0:	01270100 	teqeq	r7, r0, lsl #2
    15d4:	000000c9 	andeq	r0, r0, r9, asr #1
    15d8:	00001a63 	andeq	r1, r0, r3, ror #20
    15dc:	00096d13 	andeq	r6, r9, r3, lsl sp
    15e0:	0018a000 	andseq	sl, r8, r0
    15e4:	00001840 	andeq	r1, r0, r0, asr #16
    15e8:	01350100 	teqeq	r5, r0, lsl #2
    15ec:	00000dba 			; <UNDEFINED> instruction: 0x00000dba
    15f0:	0018a418 	andseq	sl, r8, r8, lsl r4
    15f4:	001c3840 	andseq	r3, ip, r0, asr #16
    15f8:	18b82c00 	ldmne	r8!, {sl, fp, sp}
    15fc:	1c114000 	ldcne	0, cr4, [r1], {-0}
    1600:	01230000 	teqeq	r3, r0
    1604:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1608:	30015201 	andcc	r5, r1, r1, lsl #4
    160c:	01510123 	cmpeq	r1, r3, lsr #2
    1610:	50012330 	andpl	r2, r1, r0, lsr r3
    1614:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    1618:	00d62d00 	sbcseq	r2, r6, r0, lsl #26
    161c:	18b80000 	ldmne	r8!, {}	; <UNPREDICTABLE>
    1620:	002c4000 	eoreq	r4, ip, r0
    1624:	36010000 	strcc	r0, [r1], -r0
    1628:	0d420c01 	stcleq	12, cr0, [r2, #-4]
    162c:	18f40000 	ldmne	r4!, {}^	; <UNPREDICTABLE>
    1630:	03b84000 			; <UNDEFINED> instruction: 0x03b84000
    1634:	3b010000 	blcc	4163c <IRQ_STACK_SIZE+0x3963c>
    1638:	0012fa01 	andseq	pc, r2, r1, lsl #20
    163c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1640:	18f40000 	ldmne	r4!, {}^	; <UNPREDICTABLE>
    1644:	03d04000 	bicseq	r4, r0, #0
    1648:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    164c:	000e2d01 	andeq	r2, lr, r1, lsl #26
    1650:	009e0d00 	addseq	r0, lr, r0, lsl #26
    1654:	0c220000 	stceq	0, cr0, [r2], #-0
    1658:	0000930e 	andeq	r9, r0, lr, lsl #6
    165c:	880f0000 	stmdahi	pc, {}	; <UNPREDICTABLE>
    1660:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    1664:	0e0cdfff 	mcreq	15, 0, sp, cr12, cr15, {7}
    1668:	0000007d 	andeq	r0, r0, sp, ror r0
    166c:	03d01000 	bicseq	r1, r0, #0
    1670:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1674:	9a000000 	bls	167c <ABORT_STACK_SIZE+0x127c>
    1678:	1100001a 	tstne	r0, sl, lsl r0
    167c:	000000b2 	strheq	r0, [r0], -r2
    1680:	00001ae9 	andeq	r1, r0, r9, ror #21
    1684:	0000bd12 	andeq	fp, r0, r2, lsl sp
    1688:	0000cd00 	andeq	ip, r0, r0, lsl #26
    168c:	00007113 	andeq	r7, r0, r3, lsl r1
    1690:	0019e000 	andseq	lr, r9, r0
    1694:	0000ec40 	andeq	lr, r0, r0, asr #24
    1698:	018a0100 	orreq	r0, sl, r0, lsl #2
    169c:	00000e77 	andeq	r0, r0, r7, ror lr
    16a0:	00009e14 	andeq	r9, r0, r4, lsl lr
    16a4:	00931400 	addseq	r1, r3, r0, lsl #8
    16a8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    16ac:	14000000 	strne	r0, [r0], #-0
    16b0:	0000007d 	andeq	r0, r0, sp, ror r0
    16b4:	0019e015 	andseq	lr, r9, r5, lsl r0
    16b8:	0000ec40 	andeq	lr, r0, r0, asr #24
    16bc:	00a91100 	adceq	r1, r9, r0, lsl #2
    16c0:	1b240000 	blne	9016c8 <STACK_SIZE+0x1016c8>
    16c4:	b2110000 	andslt	r0, r1, #0
    16c8:	67000000 	strvs	r0, [r0, -r0]
    16cc:	1600001b 			; <UNDEFINED> instruction: 0x1600001b
    16d0:	000000bd 	strheq	r0, [r0], -sp
    16d4:	710c0000 	mrsvc	r0, (UNDEF: 12)
    16d8:	cc000000 	stcgt	0, cr0, [r0], {-0}
    16dc:	e840001a 	stmda	r0, {r1, r3, r4}^
    16e0:	01000003 	tsteq	r0, r3
    16e4:	0ebd018b 	frdeq<illegal precision>	f0, f5, #3.0
    16e8:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    16ec:	14000000 	strne	r0, [r0], #-0
    16f0:	00000093 	muleq	r0, r3, r0
    16f4:	00008814 	andeq	r8, r0, r4, lsl r8
    16f8:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    16fc:	e8100000 	ldmda	r0, {}	; <UNPREDICTABLE>
    1700:	11000003 	tstne	r0, r3
    1704:	000000a9 	andeq	r0, r0, r9, lsr #1
    1708:	00001bbb 			; <UNDEFINED> instruction: 0x00001bbb
    170c:	0000b211 	andeq	fp, r0, r1, lsl r2
    1710:	001bfe00 	andseq	pc, fp, r0, lsl #28
    1714:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0000710c 	andeq	r7, r0, ip, lsl #2
    1720:	001bc800 	andseq	ip, fp, r0, lsl #16
    1724:	00040840 	andeq	r0, r4, r0, asr #16
    1728:	018c0100 	orreq	r0, ip, r0, lsl #2
    172c:	00000f03 	andeq	r0, r0, r3, lsl #30
    1730:	00009e14 	andeq	r9, r0, r4, lsl lr
    1734:	00931400 	addseq	r1, r3, r0, lsl #8
    1738:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    173c:	14000000 	strne	r0, [r0], #-0
    1740:	0000007d 	andeq	r0, r0, sp, ror r0
    1744:	00040810 	andeq	r0, r4, r0, lsl r8
    1748:	00a91100 	adceq	r1, r9, r0, lsl #2
    174c:	1c2b0000 	stcne	0, cr0, [fp], #-0
    1750:	b2110000 	andslt	r0, r1, #0
    1754:	56000000 	strpl	r0, [r0], -r0
    1758:	1600001c 			; <UNDEFINED> instruction: 0x1600001c
    175c:	000000bd 	strheq	r0, [r0], -sp
    1760:	71130000 	tstvc	r3, r0
    1764:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    1768:	2040001b 	subcs	r0, r0, fp, lsl r0
    176c:	01000000 	mrseq	r0, (UNDEF: 0)
    1770:	0f4d018d 	svceq	0x004d018d
    1774:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1778:	14000000 	strne	r0, [r0], #-0
    177c:	00000093 	muleq	r0, r3, r0
    1780:	00008814 	andeq	r8, r0, r4, lsl r8
    1784:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1788:	f8150000 			; <UNDEFINED> instruction: 0xf8150000
    178c:	2040001b 	subcs	r0, r0, fp, lsl r0
    1790:	11000000 	mrsne	r0, (UNDEF: 0)
    1794:	000000a9 	andeq	r0, r0, r9, lsr #1
    1798:	00001c69 	andeq	r1, r0, r9, ror #24
    179c:	0000b217 	andeq	fp, r0, r7, lsl r2
    17a0:	00110400 	andseq	r0, r1, r0, lsl #8
    17a4:	00bd1644 	adcseq	r1, sp, r4, asr #12
    17a8:	00000000 	andeq	r0, r0, r0
    17ac:	00007113 	andeq	r7, r0, r3, lsl r1
    17b0:	001c1800 	andseq	r1, ip, r0, lsl #16
    17b4:	0000e840 	andeq	lr, r0, r0, asr #16
    17b8:	01900100 	orrseq	r0, r0, r0, lsl #2
    17bc:	00000f97 	muleq	r0, r7, pc	; <UNPREDICTABLE>
    17c0:	00009e14 	andeq	r9, r0, r4, lsl lr
    17c4:	00931400 	addseq	r1, r3, r0, lsl #8
    17c8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    17cc:	14000000 	strne	r0, [r0], #-0
    17d0:	0000007d 	andeq	r0, r0, sp, ror r0
    17d4:	001c1815 	andseq	r1, ip, r5, lsl r8
    17d8:	0000e840 	andeq	lr, r0, r0, asr #16
    17dc:	00a91100 	adceq	r1, r9, r0, lsl #2
    17e0:	1c890000 	stcne	0, cr0, [r9], {0}
    17e4:	b2110000 	andslt	r0, r1, #0
    17e8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    17ec:	1600001c 			; <UNDEFINED> instruction: 0x1600001c
    17f0:	000000bd 	strheq	r0, [r0], -sp
    17f4:	710c0000 	mrsvc	r0, (UNDEF: 12)
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	2840001d 	stmdacs	r0, {r0, r2, r3, r4}^
    1800:	01000004 	tsteq	r0, r4
    1804:	0fdd019c 	svceq	0x00dd019c
    1808:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    180c:	14000000 	strne	r0, [r0], #-0
    1810:	00000093 	muleq	r0, r3, r0
    1814:	00008814 	andeq	r8, r0, r4, lsl r8
    1818:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    181c:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    1820:	11000004 	tstne	r0, r4
    1824:	000000a9 	andeq	r0, r0, r9, lsr #1
    1828:	00001d49 	andeq	r1, r0, r9, asr #26
    182c:	0000b211 	andeq	fp, r0, r1, lsl r2
    1830:	001d8d00 	andseq	r8, sp, r0, lsl #26
    1834:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1838:	00000000 	andeq	r0, r0, r0
    183c:	0000710c 	andeq	r7, r0, ip, lsl #2
    1840:	001d0400 	andseq	r0, sp, r0, lsl #8
    1844:	00048040 	andeq	r8, r4, r0, asr #32
    1848:	01930100 	orrseq	r0, r3, r0, lsl #2
    184c:	00001023 	andeq	r1, r0, r3, lsr #32
    1850:	00009e14 	andeq	r9, r0, r4, lsl lr
    1854:	00931400 	addseq	r1, r3, r0, lsl #8
    1858:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    185c:	14000000 	strne	r0, [r0], #-0
    1860:	0000007d 	andeq	r0, r0, sp, ror r0
    1864:	00048010 	andeq	r8, r4, r0, lsl r0
    1868:	00a91100 	adceq	r1, r9, r0, lsl #2
    186c:	1dd50000 	ldclne	0, cr0, [r5]
    1870:	b2110000 	andslt	r0, r1, #0
    1874:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1878:	1600001e 			; <UNDEFINED> instruction: 0x1600001e
    187c:	000000bd 	strheq	r0, [r0], -sp
    1880:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1884:	24000000 	strcs	r0, [r0], #-0
    1888:	d040001d 	suble	r0, r0, sp, lsl r0
    188c:	01000004 	tsteq	r0, r4
    1890:	10690194 	mlsne	r9, r4, r1, r0
    1894:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1898:	14000000 	strne	r0, [r0], #-0
    189c:	00000093 	muleq	r0, r3, r0
    18a0:	00008814 	andeq	r8, r0, r4, lsl r8
    18a4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    18a8:	d0100000 	andsle	r0, r0, r0
    18ac:	11000004 	tstne	r0, r4
    18b0:	000000a9 	andeq	r0, r0, r9, lsr #1
    18b4:	00001e61 	andeq	r1, r0, r1, ror #28
    18b8:	0000b211 	andeq	fp, r0, r1, lsl r2
    18bc:	001e8d00 	andseq	r8, lr, r0, lsl #26
    18c0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    18c4:	00000000 	andeq	r0, r0, r0
    18c8:	0000710c 	andeq	r7, r0, ip, lsl #2
    18cc:	001d3400 	andseq	r3, sp, r0, lsl #8
    18d0:	00051040 	andeq	r1, r5, r0, asr #32
    18d4:	01950100 	orrseq	r0, r5, r0, lsl #2
    18d8:	000010af 	andeq	r1, r0, pc, lsr #1
    18dc:	00009e14 	andeq	r9, r0, r4, lsl lr
    18e0:	00931400 	addseq	r1, r3, r0, lsl #8
    18e4:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    18e8:	14000000 	strne	r0, [r0], #-0
    18ec:	0000007d 	andeq	r0, r0, sp, ror r0
    18f0:	00051010 	andeq	r1, r5, r0, lsl r0
    18f4:	00a91100 	adceq	r1, r9, r0, lsl #2
    18f8:	1eb50000 	cdpne	0, 11, cr0, cr5, cr0, {0}
    18fc:	b2110000 	andslt	r0, r1, #0
    1900:	ed000000 	stc	0, cr0, [r0, #-0]
    1904:	1600001e 			; <UNDEFINED> instruction: 0x1600001e
    1908:	000000bd 	strheq	r0, [r0], -sp
    190c:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1910:	54000000 	strpl	r0, [r0], #-0
    1914:	5040001d 	subpl	r0, r0, sp, lsl r0
    1918:	01000005 	tsteq	r0, r5
    191c:	10f50196 	smlalsne	r0, r5, r6, r1
    1920:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1924:	14000000 	strne	r0, [r0], #-0
    1928:	00000093 	muleq	r0, r3, r0
    192c:	00008814 	andeq	r8, r0, r4, lsl r8
    1930:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1934:	50100000 	andspl	r0, r0, r0
    1938:	11000005 	tstne	r0, r5
    193c:	000000a9 	andeq	r0, r0, r9, lsr #1
    1940:	00001f35 	andeq	r1, r0, r5, lsr pc
    1944:	0000b211 	andeq	fp, r0, r1, lsl r2
    1948:	001f6d00 	andseq	r6, pc, r0, lsl #26
    194c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1950:	00000000 	andeq	r0, r0, r0
    1954:	0000710c 	andeq	r7, r0, ip, lsl #2
    1958:	001d6800 	andseq	r6, sp, r0, lsl #16
    195c:	0005b040 	andeq	fp, r5, r0, asr #32
    1960:	01970100 	orrseq	r0, r7, r0, lsl #2
    1964:	0000113b 	andeq	r1, r0, fp, lsr r1
    1968:	00009e14 	andeq	r9, r0, r4, lsl lr
    196c:	00931400 	addseq	r1, r3, r0, lsl #8
    1970:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1974:	14000000 	strne	r0, [r0], #-0
    1978:	0000007d 	andeq	r0, r0, sp, ror r0
    197c:	0005b010 	andeq	fp, r5, r0, lsl r0
    1980:	00a91100 	adceq	r1, r9, r0, lsl #2
    1984:	1fa50000 	svcne	0x00a50000
    1988:	b2110000 	andslt	r0, r1, #0
    198c:	dd000000 	stcle	0, cr0, [r0, #-0]
    1990:	1600001f 			; <UNDEFINED> instruction: 0x1600001f
    1994:	000000bd 	strheq	r0, [r0], -sp
    1998:	710c0000 	mrsvc	r0, (UNDEF: 12)
    199c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    19a0:	0840001d 	stmdaeq	r0, {r0, r2, r3, r4}^
    19a4:	01000006 	tsteq	r0, r6
    19a8:	11810198 			; <UNDEFINED> instruction: 0x11810198
    19ac:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    19b0:	14000000 	strne	r0, [r0], #-0
    19b4:	00000093 	muleq	r0, r3, r0
    19b8:	00008814 	andeq	r8, r0, r4, lsl r8
    19bc:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    19c0:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    19c4:	11000006 	tstne	r0, r6
    19c8:	000000a9 	andeq	r0, r0, r9, lsr #1
    19cc:	00002015 	andeq	r2, r0, r5, lsl r0
    19d0:	0000b211 	andeq	fp, r0, r1, lsl r2
    19d4:	00205900 	eoreq	r5, r0, r0, lsl #18
    19d8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    19dc:	00000000 	andeq	r0, r0, r0
    19e0:	0000710c 	andeq	r7, r0, ip, lsl #2
    19e4:	001d9c00 	andseq	r9, sp, r0, lsl #24
    19e8:	00066840 	andeq	r6, r6, r0, asr #16
    19ec:	01990100 	orrseq	r0, r9, r0, lsl #2
    19f0:	000011c7 	andeq	r1, r0, r7, asr #3
    19f4:	00009e14 	andeq	r9, r0, r4, lsl lr
    19f8:	00931400 	addseq	r1, r3, r0, lsl #8
    19fc:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1a00:	14000000 	strne	r0, [r0], #-0
    1a04:	0000007d 	andeq	r0, r0, sp, ror r0
    1a08:	00066810 	andeq	r6, r6, r0, lsl r8
    1a0c:	00a91100 	adceq	r1, r9, r0, lsl #2
    1a10:	20a10000 	adccs	r0, r1, r0
    1a14:	b2110000 	andslt	r0, r1, #0
    1a18:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
    1a1c:	16000020 	strne	r0, [r0], -r0, lsr #32
    1a20:	000000bd 	strheq	r0, [r0], -sp
    1a24:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1a28:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1a2c:	d040001d 	suble	r0, r0, sp, lsl r0
    1a30:	01000006 	tsteq	r0, r6
    1a34:	120d019a 	andne	r0, sp, #-2147483610	; 0x80000026
    1a38:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1a3c:	14000000 	strne	r0, [r0], #-0
    1a40:	00000093 	muleq	r0, r3, r0
    1a44:	00008814 	andeq	r8, r0, r4, lsl r8
    1a48:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1a4c:	d0100000 	andsle	r0, r0, r0
    1a50:	11000006 	tstne	r0, r6
    1a54:	000000a9 	andeq	r0, r0, r9, lsr #1
    1a58:	00002111 	andeq	r2, r0, r1, lsl r1
    1a5c:	0000b211 	andeq	fp, r0, r1, lsl r2
    1a60:	00215500 	eoreq	r5, r1, r0, lsl #10
    1a64:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	0000710c 	andeq	r7, r0, ip, lsl #2
    1a70:	001e7800 	andseq	r7, lr, r0, lsl #16
    1a74:	00072840 	andeq	r2, r7, r0, asr #16
    1a78:	019b0100 	orrseq	r0, fp, r0, lsl #2
    1a7c:	00001253 	andeq	r1, r0, r3, asr r2
    1a80:	00009e14 	andeq	r9, r0, r4, lsl lr
    1a84:	00931400 	addseq	r1, r3, r0, lsl #8
    1a88:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1a8c:	14000000 	strne	r0, [r0], #-0
    1a90:	0000007d 	andeq	r0, r0, sp, ror r0
    1a94:	00072810 	andeq	r2, r7, r0, lsl r8
    1a98:	00a91100 	adceq	r1, r9, r0, lsl #2
    1a9c:	219d0000 	orrscs	r0, sp, r0
    1aa0:	b2110000 	andslt	r0, r1, #0
    1aa4:	e1000000 	mrs	r0, (UNDEF: 0)
    1aa8:	16000021 	strne	r0, [r0], -r1, lsr #32
    1aac:	000000bd 	strheq	r0, [r0], -sp
    1ab0:	71130000 	tstvc	r3, r0
    1ab4:	0c000000 	stceq	0, cr0, [r0], {-0}
    1ab8:	1440001f 	strbne	r0, [r0], #-31	; 0xffffffe1
    1abc:	01000001 	tsteq	r0, r1
    1ac0:	129d019e 	addsne	r0, sp, #-2147483609	; 0x80000027
    1ac4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1ac8:	14000000 	strne	r0, [r0], #-0
    1acc:	00000093 	muleq	r0, r3, r0
    1ad0:	00008814 	andeq	r8, r0, r4, lsl r8
    1ad4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1ad8:	0c150000 	ldceq	0, cr0, [r5], {-0}
    1adc:	1440001f 	strbne	r0, [r0], #-31	; 0xffffffe1
    1ae0:	11000001 	tstne	r0, r1
    1ae4:	000000a9 	andeq	r0, r0, r9, lsr #1
    1ae8:	00002229 	andeq	r2, r0, r9, lsr #4
    1aec:	0000b211 	andeq	fp, r0, r1, lsl r2
    1af0:	00227800 	eoreq	r7, r2, r0, lsl #16
    1af4:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1af8:	00000000 	andeq	r0, r0, r0
    1afc:	00007113 	andeq	r7, r0, r3, lsl r1
    1b00:	00202000 	eoreq	r2, r0, r0
    1b04:	0000e440 	andeq	lr, r0, r0, asr #8
    1b08:	019f0100 	orrseq	r0, pc, r0, lsl #2
    1b0c:	000012e7 	andeq	r1, r0, r7, ror #5
    1b10:	00009e14 	andeq	r9, r0, r4, lsl lr
    1b14:	00931400 	addseq	r1, r3, r0, lsl #8
    1b18:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1b1c:	14000000 	strne	r0, [r0], #-0
    1b20:	0000007d 	andeq	r0, r0, sp, ror r0
    1b24:	00202015 	eoreq	r2, r0, r5, lsl r0
    1b28:	0000e440 	andeq	lr, r0, r0, asr #8
    1b2c:	00a91100 	adceq	r1, r9, r0, lsl #2
    1b30:	22e90000 	rsccs	r0, r9, #0
    1b34:	b2110000 	andslt	r0, r1, #0
    1b38:	2c000000 	stccs	0, cr0, [r0], {-0}
    1b3c:	16000023 	strne	r0, [r0], -r3, lsr #32
    1b40:	000000bd 	strheq	r0, [r0], -sp
    1b44:	10180000 	andsne	r0, r8, r0
    1b48:	9b400021 	blls	1001bd4 <STACK_SIZE+0x801bd4>
    1b4c:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1b50:	4000211c 	andmi	r2, r0, ip, lsl r1
    1b54:	00001bac 	andeq	r1, r0, ip, lsr #23
    1b58:	18701800 	ldmdane	r0!, {fp, ip}^
    1b5c:	1c3f4000 	ldcne	0, cr4, [pc], #-0	; 1b64 <ABORT_STACK_SIZE+0x1764>
    1b60:	74180000 	ldrvc	r0, [r8], #-0
    1b64:	46400018 			; <UNDEFINED> instruction: 0x46400018
    1b68:	2200001c 	andcs	r0, r0, #28
    1b6c:	40001888 	andmi	r1, r0, r8, lsl #17
    1b70:	00001c4d 	andeq	r1, r0, sp, asr #24
    1b74:	00001325 	andeq	r1, r0, r5, lsr #6
    1b78:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    1b7c:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1b80:	00210075 	eoreq	r0, r1, r5, ror r0
    1b84:	0018a018 	andseq	sl, r8, r8, lsl r0
    1b88:	001c5e40 	andseq	r5, ip, r0, asr #28
    1b8c:	18e81800 	stmiane	r8!, {fp, ip}^
    1b90:	1c654000 	stclne	0, cr4, [r5], #-0
    1b94:	ec180000 	ldc	0, cr0, [r8], {-0}
    1b98:	6c400018 	mcrrvs	0, 1, r0, r0, cr8
    1b9c:	1800001c 	stmdane	r0, {r2, r3, r4}
    1ba0:	400018f0 	strdmi	r1, [r0], -r0
    1ba4:	00001c73 	andeq	r1, r0, r3, ror ip
    1ba8:	00212018 	eoreq	r2, r1, r8, lsl r0
    1bac:	001c7a40 	andseq	r7, ip, r0, asr #20
    1bb0:	21241800 	teqcs	r4, r0, lsl #16
    1bb4:	1c814000 	stcne	0, cr4, [r1], {0}
    1bb8:	28180000 	ldmdacs	r8, {}	; <UNPREDICTABLE>
    1bbc:	8f400021 	svchi	0x00400021
    1bc0:	1900001c 	stmdbne	r0, {r2, r3, r4}
    1bc4:	40002134 	andmi	r2, r0, r4, lsr r1
    1bc8:	00001c88 	andeq	r1, r0, r8, lsl #25
    1bcc:	04162a00 	ldreq	r2, [r6], #-2560	; 0xfffff600
    1bd0:	43010000 	movwmi	r0, #4096	; 0x1000
    1bd4:	00213401 	eoreq	r3, r1, r1, lsl #8
    1bd8:	0000e040 	andeq	lr, r0, r0, asr #32
    1bdc:	fe9c0100 	cdp2	1, 9, cr0, cr12, cr0, {0}
    1be0:	2b000014 	blcs	1c38 <ABORT_STACK_SIZE+0x1838>
    1be4:	45010069 	strmi	r0, [r1, #-105]	; 0xffffff97
    1be8:	0000c901 	andeq	ip, r0, r1, lsl #18
    1bec:	00235900 	eoreq	r5, r3, r0, lsl #18
    1bf0:	006a2b00 	rsbeq	r2, sl, r0, lsl #22
    1bf4:	c9014501 	stmdbgt	r1, {r0, r8, sl, lr}
    1bf8:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1bfc:	13000023 	movwne	r0, #35	; 0x23
    1c00:	0000096d 	andeq	r0, r0, sp, ror #18
    1c04:	4000217c 	andmi	r2, r0, ip, ror r1
    1c08:	00000018 	andeq	r0, r0, r8, lsl r0
    1c0c:	dd015401 	cfstrsle	mvf5, [r1, #-4]
    1c10:	18000013 	stmdane	r0, {r0, r1, r4}
    1c14:	40002180 	andmi	r2, r0, r0, lsl #3
    1c18:	00001c38 	andeq	r1, r0, r8, lsr ip
    1c1c:	0021942c 	eoreq	r9, r1, ip, lsr #8
    1c20:	001c1140 	andseq	r1, ip, r0, asr #2
    1c24:	53012300 	movwpl	r2, #4864	; 0x1300
    1c28:	01233001 	teqeq	r3, r1
    1c2c:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1c30:	30015101 	andcc	r5, r1, r1, lsl #2
    1c34:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1c38:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1c3c:	0008e513 	andeq	lr, r8, r3, lsl r5
    1c40:	0021b800 	eoreq	fp, r1, r0, lsl #16
    1c44:	00004840 	andeq	r4, r0, r0, asr #16
    1c48:	01620100 	cmneq	r2, r0, lsl #2
    1c4c:	0000145e 	andeq	r1, r0, lr, asr r4
    1c50:	0021d022 	eoreq	sp, r1, r2, lsr #32
    1c54:	001c1140 	andseq	r1, ip, r0, asr #2
    1c58:	00141300 	andseq	r1, r4, r0, lsl #6
    1c5c:	52012300 	andpl	r2, r1, #0, 6
    1c60:	01200a03 	teqeq	r0, r3, lsl #20
    1c64:	03510123 	cmpeq	r1, #-1073741816	; 0xc0000008
    1c68:	2301100a 	movwcs	r1, #4106	; 0x100a
    1c6c:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1c70:	e82200ea 	stmda	r2!, {r1, r3, r5, r6, r7}
    1c74:	11400021 	cmpne	r0, r1, lsr #32
    1c78:	3100001c 	tstcc	r0, ip, lsl r0
    1c7c:	23000014 	movwcs	r0, #20
    1c80:	30015301 	andcc	r5, r1, r1, lsl #6
    1c84:	01510123 	cmpeq	r1, r3, lsr #2
    1c88:	50012330 	andpl	r2, r1, r0, lsr r3
    1c8c:	00e90902 	rsceq	r0, r9, r2, lsl #18
    1c90:	0021fc22 	eoreq	pc, r1, r2, lsr #24
    1c94:	001c1140 	andseq	r1, ip, r0, asr #2
    1c98:	00145400 	andseq	r5, r4, r0, lsl #8
    1c9c:	53012300 	movwpl	r2, #4864	; 0x1300
    1ca0:	01233001 	teqeq	r3, r1
    1ca4:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1ca8:	31015101 	tstcc	r1, r1, lsl #2
    1cac:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1cb0:	1800eb09 	stmdane	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
    1cb4:	40002200 	andmi	r2, r0, r0, lsl #4
    1cb8:	00001c31 	andeq	r1, r0, r1, lsr ip
    1cbc:	21441800 	cmpcs	r4, r0, lsl #16
    1cc0:	1c3f4000 	ldcne	0, cr4, [pc], #-0	; 1cc8 <ABORT_STACK_SIZE+0x18c8>
    1cc4:	4c180000 	ldcmi	0, cr0, [r8], {-0}
    1cc8:	46400021 	strbmi	r0, [r0], -r1, lsr #32
    1ccc:	1800001c 	stmdane	r0, {r2, r3, r4}
    1cd0:	40002150 	andmi	r2, r0, r0, asr r1
    1cd4:	00001c65 	andeq	r1, r0, r5, ror #24
    1cd8:	00216422 	eoreq	r6, r1, r2, lsr #8
    1cdc:	001c9640 	andseq	r9, ip, r0, asr #12
    1ce0:	00149200 	andseq	r9, r4, r0, lsl #4
    1ce4:	50012300 	andpl	r2, r1, r0, lsl #6
    1ce8:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; 18e9 <ABORT_STACK_SIZE+0x14e9>
    1cec:	21007524 	tstcs	r0, r4, lsr #10
    1cf0:	217c1800 	cmncs	ip, r0, lsl #16
    1cf4:	1c5e4000 	mrane	r4, lr, acc0
    1cf8:	a8220000 	stmdage	r2!, {}	; <UNPREDICTABLE>
    1cfc:	11400021 	cmpne	r0, r1, lsr #32
    1d00:	be00001c 	mcrlt	0, 0, r0, cr0, cr12, {0}
    1d04:	23000014 	movwcs	r0, #20
    1d08:	30015301 	andcc	r5, r1, r1, lsl #6
    1d0c:	01520123 	cmpeq	r2, r3, lsr #2
    1d10:	51012330 	tstpl	r1, r0, lsr r3
    1d14:	01233001 	teqeq	r3, r1
    1d18:	e8090250 	stmda	r9, {r4, r6, r9}
    1d1c:	21ac1800 			; <UNDEFINED> instruction: 0x21ac1800
    1d20:	1c6c4000 	stclne	0, cr4, [ip], #-0
    1d24:	b0180000 	andslt	r0, r8, r0
    1d28:	73400021 	movtvc	r0, #33	; 0x21
    1d2c:	1800001c 	stmdane	r0, {r2, r3, r4}
    1d30:	400021b4 			; <UNDEFINED> instruction: 0x400021b4
    1d34:	00000136 	andeq	r0, r0, r6, lsr r1
    1d38:	0021b818 	eoreq	fp, r1, r8, lsl r8
    1d3c:	001c7a40 	andseq	r7, ip, r0, asr #20
    1d40:	22041800 	andcs	r1, r4, #0, 16
    1d44:	1c814000 	stcne	0, cr4, [r1], {0}
    1d48:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    1d4c:	8f400022 	svchi	0x00400022
    1d50:	1900001c 	stmdbne	r0, {r2, r3, r4}
    1d54:	40002214 	andmi	r2, r0, r4, lsl r2
    1d58:	00001c88 	andeq	r1, r0, r8, lsl #25
    1d5c:	05a32a00 	streq	r2, [r3, #2560]!	; 0xa00
    1d60:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    1d64:	00221401 	eoreq	r1, r2, r1, lsl #8
    1d68:	0000f840 	andeq	pc, r0, r0, asr #16
    1d6c:	7f9c0100 	svcvc	0x009c0100
    1d70:	2b000016 	blcs	1dd0 <ABORT_STACK_SIZE+0x19d0>
    1d74:	6a010069 	bvs	41f20 <IRQ_STACK_SIZE+0x39f20>
    1d78:	0000c901 	andeq	ip, r0, r1, lsl #18
    1d7c:	0023a300 	eoreq	sl, r3, r0, lsl #6
    1d80:	006a2b00 	rsbeq	r2, sl, r0, lsl #22
    1d84:	c9016a01 	stmdbgt	r1, {r0, r9, fp, sp, lr}
    1d88:	b6000000 	strlt	r0, [r0], -r0
    1d8c:	13000023 	movwne	r0, #35	; 0x23
    1d90:	0000096d 	andeq	r0, r0, sp, ror #18
    1d94:	40002258 	andmi	r2, r0, r8, asr r2
    1d98:	00000018 	andeq	r0, r0, r8, lsl r0
    1d9c:	6d017801 	stcvs	8, cr7, [r1, #-4]
    1da0:	18000015 	stmdane	r0, {r0, r2, r4}
    1da4:	4000225c 	andmi	r2, r0, ip, asr r2
    1da8:	00001c38 	andeq	r1, r0, r8, lsr ip
    1dac:	0022702c 	eoreq	r7, r2, ip, lsr #32
    1db0:	001c1140 	andseq	r1, ip, r0, asr #2
    1db4:	53012300 	movwpl	r2, #4864	; 0x1300
    1db8:	01233001 	teqeq	r3, r1
    1dbc:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1dc0:	30015101 	andcc	r5, r1, r1, lsl #2
    1dc4:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1dc8:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1dcc:	0000d62d 	andeq	sp, r0, sp, lsr #12
    1dd0:	00227000 	eoreq	r7, r2, r0
    1dd4:	00002c40 	andeq	r2, r0, r0, asr #24
    1dd8:	01790100 	cmneq	r9, r0, lsl #2
    1ddc:	0008e513 	andeq	lr, r8, r3, lsl r5
    1de0:	0022b000 	eoreq	fp, r2, r0
    1de4:	00004840 	andeq	r4, r0, r0, asr #16
    1de8:	01810100 	orreq	r0, r1, r0, lsl #2
    1dec:	00001602 	andeq	r1, r0, r2, lsl #12
    1df0:	0022c822 	eoreq	ip, r2, r2, lsr #16
    1df4:	001c1140 	andseq	r1, ip, r0, asr #2
    1df8:	0015b300 	andseq	fp, r5, r0, lsl #6
    1dfc:	52012300 	andpl	r2, r1, #0, 6
    1e00:	01200a03 	teqeq	r0, r3, lsl #20
    1e04:	03510123 	cmpeq	r1, #-1073741816	; 0xc0000008
    1e08:	2301100a 	movwcs	r1, #4106	; 0x100a
    1e0c:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1e10:	e02200ea 	eor	r0, r2, sl, ror #1
    1e14:	11400022 	cmpne	r0, r2, lsr #32
    1e18:	d300001c 	movwle	r0, #28
    1e1c:	23000015 	movwcs	r0, #21
    1e20:	74025301 	strvc	r5, [r2], #-769	; 0xfffffcff
    1e24:	51012300 	mrspl	r2, SP_irq
    1e28:	23007402 	movwcs	r7, #1026	; 0x402
    1e2c:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1e30:	f42200e9 	vld4.<illegal width 64>	{d0-d3}, [r2 :128], r9
    1e34:	11400022 	cmpne	r0, r2, lsr #32
    1e38:	f800001c 			; <UNDEFINED> instruction: 0xf800001c
    1e3c:	23000015 	movwcs	r0, #21
    1e40:	74025301 	strvc	r5, [r2], #-769	; 0xfffffcff
    1e44:	52012300 	andpl	r2, r1, #0, 6
    1e48:	23007402 	movwcs	r7, #1026	; 0x402
    1e4c:	31015101 	tstcc	r1, r1, lsl #2
    1e50:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1e54:	1800eb09 	stmdane	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
    1e58:	400022f8 	strdmi	r2, [r0], -r8
    1e5c:	00001c31 	andeq	r1, r0, r1, lsr ip
    1e60:	22241800 	eorcs	r1, r4, #0, 16
    1e64:	1c3f4000 	ldcne	0, cr4, [pc], #-0	; 1e6c <ABORT_STACK_SIZE+0x1a6c>
    1e68:	2c180000 	ldccs	0, cr0, [r8], {-0}
    1e6c:	46400022 	strbmi	r0, [r0], -r2, lsr #32
    1e70:	2200001c 	andcs	r0, r0, #28
    1e74:	40002240 	andmi	r2, r0, r0, asr #4
    1e78:	00001c4d 	andeq	r1, r0, sp, asr #24
    1e7c:	0000162d 	andeq	r1, r0, sp, lsr #12
    1e80:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    1e84:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1e88:	00210075 	eoreq	r0, r1, r5, ror r0
    1e8c:	00225818 	eoreq	r5, r2, r8, lsl r8
    1e90:	001c5e40 	andseq	r5, ip, r0, asr #28
    1e94:	22a01800 	adccs	r1, r0, #0, 16
    1e98:	1c654000 	stclne	0, cr4, [r5], #-0
    1e9c:	a4180000 	ldrge	r0, [r8], #-0
    1ea0:	6c400022 	mcrrvs	0, 2, r0, r0, cr2
    1ea4:	1800001c 	stmdane	r0, {r2, r3, r4}
    1ea8:	400022a8 	andmi	r2, r0, r8, lsr #5
    1eac:	00001c73 	andeq	r1, r0, r3, ror ip
    1eb0:	0022ac18 	eoreq	sl, r2, r8, lsl ip
    1eb4:	00013640 	andeq	r3, r1, r0, asr #12
    1eb8:	22b01800 	adcscs	r1, r0, #0, 16
    1ebc:	1c7a4000 	ldclne	0, cr4, [sl], #-0
    1ec0:	fc180000 	ldc2	0, cr0, [r8], {-0}
    1ec4:	81400022 	cmphi	r0, r2, lsr #32
    1ec8:	1800001c 	stmdane	r0, {r2, r3, r4}
    1ecc:	40002300 	andmi	r2, r0, r0, lsl #6
    1ed0:	00001c8f 	andeq	r1, r0, pc, lsl #25
    1ed4:	00230c19 	eoreq	r0, r3, r9, lsl ip
    1ed8:	001c8840 	andseq	r8, ip, r0, asr #16
    1edc:	e32a0000 	teq	sl, #0
    1ee0:	01000006 	tsteq	r0, r6
    1ee4:	230c01c5 	movwcs	r0, #49605	; 0xc1c5
    1ee8:	084c4000 	stmdaeq	ip, {lr}^
    1eec:	9c010000 	stcls	0, cr0, [r1], {-0}
    1ef0:	00001b9b 	muleq	r0, fp, fp
    1ef4:	0000de0c 	andeq	sp, r0, ip, lsl #28
    1ef8:	00231400 	eoreq	r1, r3, r0, lsl #8
    1efc:	00075840 	andeq	r5, r7, r0, asr #16
    1f00:	01c70100 	biceq	r0, r7, r0, lsl #2
    1f04:	000016e4 	andeq	r1, r0, r4, ror #13
    1f08:	00010b0d 	andeq	r0, r1, sp, lsl #22
    1f0c:	0e0c2200 	cdpeq	2, 0, cr2, cr12, cr0, {0}
    1f10:	00000100 	andeq	r0, r0, r0, lsl #2
    1f14:	00f50f00 	rscseq	r0, r5, r0, lsl #30
    1f18:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    1f1c:	ea0e0cdf 	b	3852a0 <IRQ_STACK_SIZE+0x37d2a0>
    1f20:	00000000 	andeq	r0, r0, r0
    1f24:	00075810 	andeq	r5, r7, r0, lsl r8
    1f28:	01161100 	tsteq	r6, r0, lsl #2
    1f2c:	23ed0000 	mvncs	r0, #0
    1f30:	1f110000 	svcne	0x00110000
    1f34:	3c000001 	stccc	0, cr0, [r0], {1}
    1f38:	12000024 	andne	r0, r0, #36	; 0x24
    1f3c:	0000012a 	andeq	r0, r0, sl, lsr #2
    1f40:	130000cd 	movwne	r0, #205	; 0xcd
    1f44:	000000de 	ldrdeq	r0, [r0], -lr
    1f48:	40002404 	andmi	r2, r0, r4, lsl #8
    1f4c:	000000ec 	andeq	r0, r0, ip, ror #1
    1f50:	2e01c801 	cdpcs	8, 0, cr12, cr1, cr1, {0}
    1f54:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    1f58:	0000010b 	andeq	r0, r0, fp, lsl #2
    1f5c:	00010014 	andeq	r0, r1, r4, lsl r0
    1f60:	00f51400 	rscseq	r1, r5, r0, lsl #8
    1f64:	ea140000 	b	501f6c <IRQ_STACK_SIZE+0x4f9f6c>
    1f68:	15000000 	strne	r0, [r0, #-0]
    1f6c:	40002404 	andmi	r2, r0, r4, lsl #8
    1f70:	000000ec 	andeq	r0, r0, ip, ror #1
    1f74:	00011611 	andeq	r1, r1, r1, lsl r6
    1f78:	00247900 	eoreq	r7, r4, r0, lsl #18
    1f7c:	011f1100 	tsteq	pc, r0, lsl #2
    1f80:	24bc0000 	ldrtcs	r0, [ip], #0
    1f84:	2a160000 	bcs	581f8c <IRQ_STACK_SIZE+0x579f8c>
    1f88:	00000001 	andeq	r0, r0, r1
    1f8c:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    1f90:	24f00000 	ldrbtcs	r0, [r0], #0
    1f94:	07704000 	ldrbeq	r4, [r0, -r0]!
    1f98:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    1f9c:	00177401 	andseq	r7, r7, r1, lsl #8
    1fa0:	010b1400 	tsteq	fp, r0, lsl #8
    1fa4:	00140000 	andseq	r0, r4, r0
    1fa8:	14000001 	strne	r0, [r0], #-1
    1fac:	000000f5 	strdeq	r0, [r0], -r5
    1fb0:	0000ea14 	andeq	lr, r0, r4, lsl sl
    1fb4:	07701000 	ldrbeq	r1, [r0, -r0]!
    1fb8:	16110000 	ldrne	r0, [r1], -r0
    1fbc:	10000001 	andne	r0, r0, r1
    1fc0:	11000025 	tstne	r0, r5, lsr #32
    1fc4:	0000011f 	andeq	r0, r0, pc, lsl r1
    1fc8:	00002553 	andeq	r2, r0, r3, asr r5
    1fcc:	00012a16 	andeq	r2, r1, r6, lsl sl
    1fd0:	0c000000 	stceq	0, cr0, [r0], {-0}
    1fd4:	000000de 	ldrdeq	r0, [r0], -lr
    1fd8:	400025ec 	andmi	r2, r0, ip, ror #11
    1fdc:	00000790 	muleq	r0, r0, r7
    1fe0:	ba01ca01 	blt	747ec <IRQ_STACK_SIZE+0x6c7ec>
    1fe4:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    1fe8:	0000010b 	andeq	r0, r0, fp, lsl #2
    1fec:	00010014 	andeq	r0, r1, r4, lsl r0
    1ff0:	00f51400 	rscseq	r1, r5, r0, lsl #8
    1ff4:	ea140000 	b	501ffc <IRQ_STACK_SIZE+0x4f9ffc>
    1ff8:	10000000 	andne	r0, r0, r0
    1ffc:	00000790 	muleq	r0, r0, r7
    2000:	00011611 	andeq	r1, r1, r1, lsl r6
    2004:	00258000 	eoreq	r8, r5, r0
    2008:	011f1100 	tsteq	pc, r0, lsl #2
    200c:	25ab0000 	strcs	r0, [fp, #0]!
    2010:	2a160000 	bcs	582018 <IRQ_STACK_SIZE+0x57a018>
    2014:	00000001 	andeq	r0, r0, r1
    2018:	00de1300 	sbcseq	r1, lr, r0, lsl #6
    201c:	261c0000 	ldrcs	r0, [ip], -r0
    2020:	00204000 	eoreq	r4, r0, r0
    2024:	cb010000 	blgt	4202c <IRQ_STACK_SIZE+0x3a02c>
    2028:	00180401 	andseq	r0, r8, r1, lsl #8
    202c:	010b1400 	tsteq	fp, r0, lsl #8
    2030:	00140000 	andseq	r0, r4, r0
    2034:	14000001 	strne	r0, [r0], #-1
    2038:	000000f5 	strdeq	r0, [r0], -r5
    203c:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2040:	261c1500 	ldrcs	r1, [ip], -r0, lsl #10
    2044:	00204000 	eoreq	r4, r0, r0
    2048:	16110000 	ldrne	r0, [r1], -r0
    204c:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
    2050:	17000025 	strne	r0, [r0, -r5, lsr #32]
    2054:	0000011f 	andeq	r0, r0, pc, lsl r1
    2058:	44081104 	strmi	r1, [r8], #-260	; 0xfffffefc
    205c:	00012a16 	andeq	r2, r1, r6, lsl sl
    2060:	13000000 	movwne	r0, #0
    2064:	000000de 	ldrdeq	r0, [r0], -lr
    2068:	4000263c 	andmi	r2, r0, ip, lsr r6
    206c:	000000ec 	andeq	r0, r0, ip, ror #1
    2070:	4e01ce01 	cdpmi	14, 0, cr12, cr1, cr1, {0}
    2074:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    2078:	0000010b 	andeq	r0, r0, fp, lsl #2
    207c:	00010014 	andeq	r0, r1, r4, lsl r0
    2080:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2084:	ea140000 	b	50208c <IRQ_STACK_SIZE+0x4fa08c>
    2088:	15000000 	strne	r0, [r0, #-0]
    208c:	4000263c 	andmi	r2, r0, ip, lsr r6
    2090:	000000ec 	andeq	r0, r0, ip, ror #1
    2094:	00011611 	andeq	r1, r1, r1, lsl r6
    2098:	0025de00 	eoreq	sp, r5, r0, lsl #28
    209c:	011f1100 	tsteq	pc, r0, lsl #2
    20a0:	262d0000 	strtcs	r0, [sp], -r0
    20a4:	2a160000 	bcs	5820ac <IRQ_STACK_SIZE+0x57a0ac>
    20a8:	00000001 	andeq	r0, r0, r1
    20ac:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    20b0:	27280000 	strcs	r0, [r8, -r0]!
    20b4:	07b04000 	ldreq	r4, [r0, r0]!
    20b8:	d1010000 	mrsle	r0, (UNDEF: 1)
    20bc:	00189401 	andseq	r9, r8, r1, lsl #8
    20c0:	010b1400 	tsteq	fp, r0, lsl #8
    20c4:	00140000 	andseq	r0, r4, r0
    20c8:	14000001 	strne	r0, [r0], #-1
    20cc:	000000f5 	strdeq	r0, [r0], -r5
    20d0:	0000ea14 	andeq	lr, r0, r4, lsl sl
    20d4:	07b01000 	ldreq	r1, [r0, r0]!
    20d8:	16110000 	ldrne	r0, [r1], -r0
    20dc:	9e000001 	cdpls	0, 0, cr0, cr0, cr1, {0}
    20e0:	11000026 	tstne	r0, r6, lsr #32
    20e4:	0000011f 	andeq	r0, r0, pc, lsl r1
    20e8:	000026e2 	andeq	r2, r0, r2, ror #13
    20ec:	00012a16 	andeq	r2, r1, r6, lsl sl
    20f0:	0c000000 	stceq	0, cr0, [r0], {-0}
    20f4:	000000de 	ldrdeq	r0, [r0], -lr
    20f8:	4000272c 	andmi	r2, r0, ip, lsr #14
    20fc:	00000808 	andeq	r0, r0, r8, lsl #16
    2100:	da01da01 	ble	7890c <IRQ_STACK_SIZE+0x7090c>
    2104:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    2108:	0000010b 	andeq	r0, r0, fp, lsl #2
    210c:	00010014 	andeq	r0, r1, r4, lsl r0
    2110:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2114:	ea140000 	b	50211c <IRQ_STACK_SIZE+0x4fa11c>
    2118:	10000000 	andne	r0, r0, r0
    211c:	00000808 	andeq	r0, r0, r8, lsl #16
    2120:	00011611 	andeq	r1, r1, r1, lsl r6
    2124:	00272a00 	eoreq	r2, r7, r0, lsl #20
    2128:	011f1100 	tsteq	pc, r0, lsl #2
    212c:	276e0000 	strbcs	r0, [lr, -r0]!
    2130:	2a160000 	bcs	582138 <IRQ_STACK_SIZE+0x57a138>
    2134:	00000001 	andeq	r0, r0, r1
    2138:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    213c:	27300000 	ldrcs	r0, [r0, -r0]!
    2140:	08704000 	ldmdaeq	r0!, {lr}^
    2144:	d3010000 	movwle	r0, #4096	; 0x1000
    2148:	00192001 	andseq	r2, r9, r1
    214c:	010b1400 	tsteq	fp, r0, lsl #8
    2150:	00140000 	andseq	r0, r4, r0
    2154:	14000001 	strne	r0, [r0], #-1
    2158:	000000f5 	strdeq	r0, [r0], -r5
    215c:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2160:	08701000 	ldmdaeq	r0!, {ip}^
    2164:	16110000 	ldrne	r0, [r1], -r0
    2168:	b6000001 	strlt	r0, [r0], -r1
    216c:	11000027 	tstne	r0, r7, lsr #32
    2170:	0000011f 	andeq	r0, r0, pc, lsl r1
    2174:	000027e2 	andeq	r2, r0, r2, ror #15
    2178:	00012a16 	andeq	r2, r1, r6, lsl sl
    217c:	0c000000 	stceq	0, cr0, [r0], {-0}
    2180:	000000de 	ldrdeq	r0, [r0], -lr
    2184:	4000275c 	andmi	r2, r0, ip, asr r7
    2188:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
    218c:	6601d201 	strvs	sp, [r1], -r1, lsl #4
    2190:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
    2194:	0000010b 	andeq	r0, r0, fp, lsl #2
    2198:	00010014 	andeq	r0, r1, r4, lsl r0
    219c:	00f51400 	rscseq	r1, r5, r0, lsl #8
    21a0:	ea140000 	b	5021a8 <IRQ_STACK_SIZE+0x4fa1a8>
    21a4:	10000000 	andne	r0, r0, r0
    21a8:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
    21ac:	00011611 	andeq	r1, r1, r1, lsl r6
    21b0:	00280a00 	eoreq	r0, r8, r0, lsl #20
    21b4:	011f1100 	tsteq	pc, r0, lsl #2
    21b8:	284e0000 	stmdacs	lr, {}^	; <UNPREDICTABLE>
    21bc:	2a160000 	bcs	5821c4 <IRQ_STACK_SIZE+0x57a1c4>
    21c0:	00000001 	andeq	r0, r0, r1
    21c4:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    21c8:	27780000 	ldrbcs	r0, [r8, -r0]!
    21cc:	08f04000 	ldmeq	r0!, {lr}^
    21d0:	d6010000 	strle	r0, [r1], -r0
    21d4:	0019ac01 	andseq	sl, r9, r1, lsl #24
    21d8:	010b1400 	tsteq	fp, r0, lsl #8
    21dc:	00140000 	andseq	r0, r4, r0
    21e0:	14000001 	strne	r0, [r0], #-1
    21e4:	000000f5 	strdeq	r0, [r0], -r5
    21e8:	0000ea14 	andeq	lr, r0, r4, lsl sl
    21ec:	08f01000 	ldmeq	r0!, {ip}^
    21f0:	16110000 	ldrne	r0, [r1], -r0
    21f4:	96000001 	strls	r0, [r0], -r1
    21f8:	11000028 	tstne	r0, r8, lsr #32
    21fc:	0000011f 	andeq	r0, r0, pc, lsl r1
    2200:	000028ce 	andeq	r2, r0, lr, asr #17
    2204:	00012a16 	andeq	r2, r1, r6, lsl sl
    2208:	0c000000 	stceq	0, cr0, [r0], {-0}
    220c:	000000de 	ldrdeq	r0, [r0], -lr
    2210:	400027bc 			; <UNDEFINED> instruction: 0x400027bc
    2214:	00000968 	andeq	r0, r0, r8, ror #18
    2218:	f201d401 	vshl.s8	d13, d1, d1
    221c:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
    2220:	0000010b 	andeq	r0, r0, fp, lsl #2
    2224:	00010014 	andeq	r0, r1, r4, lsl r0
    2228:	00f51400 	rscseq	r1, r5, r0, lsl #8
    222c:	ea140000 	b	502234 <IRQ_STACK_SIZE+0x4fa234>
    2230:	10000000 	andne	r0, r0, r0
    2234:	00000968 	andeq	r0, r0, r8, ror #18
    2238:	00011611 	andeq	r1, r1, r1, lsl r6
    223c:	00290600 	eoreq	r0, r9, r0, lsl #12
    2240:	011f1100 	tsteq	pc, r0, lsl #2
    2244:	294a0000 	stmdbcs	sl, {}^	; <UNPREDICTABLE>
    2248:	2a160000 	bcs	582250 <IRQ_STACK_SIZE+0x57a250>
    224c:	00000001 	andeq	r0, r0, r1
    2250:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    2254:	280c0000 	stmdacs	ip, {}	; <UNPREDICTABLE>
    2258:	09d04000 	ldmibeq	r0, {lr}^
    225c:	d5010000 	strle	r0, [r1, #-0]
    2260:	001a3801 	andseq	r3, sl, r1, lsl #16
    2264:	010b1400 	tsteq	fp, r0, lsl #8
    2268:	00140000 	andseq	r0, r4, r0
    226c:	14000001 	strne	r0, [r0], #-1
    2270:	000000f5 	strdeq	r0, [r0], -r5
    2274:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2278:	09d01000 	ldmibeq	r0, {ip}^
    227c:	16110000 	ldrne	r0, [r1], -r0
    2280:	92000001 	andls	r0, r0, #1
    2284:	11000029 	tstne	r0, r9, lsr #32
    2288:	0000011f 	andeq	r0, r0, pc, lsl r1
    228c:	000029d6 	ldrdeq	r2, [r0], -r6
    2290:	00012a16 	andeq	r2, r1, r6, lsl sl
    2294:	0c000000 	stceq	0, cr0, [r0], {-0}
    2298:	000000de 	ldrdeq	r0, [r0], -lr
    229c:	4000281c 	andmi	r2, r0, ip, lsl r8
    22a0:	00000a28 	andeq	r0, r0, r8, lsr #20
    22a4:	7e01d701 	cdpvc	7, 0, cr13, cr1, cr1, {0}
    22a8:	1400001a 	strne	r0, [r0], #-26	; 0xffffffe6
    22ac:	0000010b 	andeq	r0, r0, fp, lsl #2
    22b0:	00010014 	andeq	r0, r1, r4, lsl r0
    22b4:	00f51400 	rscseq	r1, r5, r0, lsl #8
    22b8:	ea140000 	b	5022c0 <IRQ_STACK_SIZE+0x4fa2c0>
    22bc:	10000000 	andne	r0, r0, r0
    22c0:	00000a28 	andeq	r0, r0, r8, lsr #20
    22c4:	00011611 	andeq	r1, r1, r1, lsl r6
    22c8:	002a1e00 	eoreq	r1, sl, r0, lsl #28
    22cc:	011f1100 	tsteq	pc, r0, lsl #2
    22d0:	2a560000 	bcs	15822d8 <STACK_SIZE+0xd822d8>
    22d4:	2a160000 	bcs	5822dc <IRQ_STACK_SIZE+0x57a2dc>
    22d8:	00000001 	andeq	r0, r0, r1
    22dc:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    22e0:	285c0000 	ldmdacs	ip, {}^	; <UNPREDICTABLE>
    22e4:	0aa04000 	beq	fe8122ec <IRQ_STACK_BASE+0xba8122ec>
    22e8:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    22ec:	001ac401 	andseq	ip, sl, r1, lsl #8
    22f0:	010b1400 	tsteq	fp, r0, lsl #8
    22f4:	00140000 	andseq	r0, r4, r0
    22f8:	14000001 	strne	r0, [r0], #-1
    22fc:	000000f5 	strdeq	r0, [r0], -r5
    2300:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2304:	0aa01000 	beq	fe80630c <IRQ_STACK_BASE+0xba80630c>
    2308:	16110000 	ldrne	r0, [r1], -r0
    230c:	8e000001 	cdphi	0, 0, cr0, cr0, cr1, {0}
    2310:	1100002a 	tstne	r0, sl, lsr #32
    2314:	0000011f 	andeq	r0, r0, pc, lsl r1
    2318:	00002aba 			; <UNDEFINED> instruction: 0x00002aba
    231c:	00012a16 	andeq	r2, r1, r6, lsl sl
    2320:	0c000000 	stceq	0, cr0, [r0], {-0}
    2324:	000000de 	ldrdeq	r0, [r0], -lr
    2328:	400028ac 	andmi	r2, r0, ip, lsr #17
    232c:	00000b08 	andeq	r0, r0, r8, lsl #22
    2330:	0a01d901 	beq	7873c <IRQ_STACK_SIZE+0x7073c>
    2334:	1400001b 	strne	r0, [r0], #-27	; 0xffffffe5
    2338:	0000010b 	andeq	r0, r0, fp, lsl #2
    233c:	00010014 	andeq	r0, r1, r4, lsl r0
    2340:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2344:	ea140000 	b	50234c <IRQ_STACK_SIZE+0x4fa34c>
    2348:	10000000 	andne	r0, r0, r0
    234c:	00000b08 	andeq	r0, r0, r8, lsl #22
    2350:	00011611 	andeq	r1, r1, r1, lsl r6
    2354:	002af200 	eoreq	pc, sl, r0, lsl #4
    2358:	011f1100 	tsteq	pc, r0, lsl #2
    235c:	2b2a0000 	blcs	a82364 <STACK_SIZE+0x282364>
    2360:	2a160000 	bcs	582368 <IRQ_STACK_SIZE+0x57a368>
    2364:	00000001 	andeq	r0, r0, r1
    2368:	00de1300 	sbcseq	r1, lr, r0, lsl #6
    236c:	29540000 	ldmdbcs	r4, {}^	; <UNPREDICTABLE>
    2370:	01144000 	tsteq	r4, r0
    2374:	dc010000 	stcle	0, cr0, [r1], {-0}
    2378:	001b5401 	andseq	r5, fp, r1, lsl #8
    237c:	010b1400 	tsteq	fp, r0, lsl #8
    2380:	00140000 	andseq	r0, r4, r0
    2384:	14000001 	strne	r0, [r0], #-1
    2388:	000000f5 	strdeq	r0, [r0], -r5
    238c:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2390:	29541500 	ldmdbcs	r4, {r8, sl, ip}^
    2394:	01144000 	tsteq	r4, r0
    2398:	16110000 	ldrne	r0, [r1], -r0
    239c:	62000001 	andvs	r0, r0, #1
    23a0:	1100002b 	tstne	r0, fp, lsr #32
    23a4:	0000011f 	andeq	r0, r0, pc, lsl r1
    23a8:	00002bb1 			; <UNDEFINED> instruction: 0x00002bb1
    23ac:	00012a16 	andeq	r2, r1, r6, lsl sl
    23b0:	2f000000 	svccs	0x00000000
    23b4:	000000de 	ldrdeq	r0, [r0], -lr
    23b8:	40002a68 	andmi	r2, r0, r8, ror #20
    23bc:	000000e4 	andeq	r0, r0, r4, ror #1
    23c0:	1401dd01 	strne	sp, [r1], #-3329	; 0xfffff2ff
    23c4:	0000010b 	andeq	r0, r0, fp, lsl #2
    23c8:	00010014 	andeq	r0, r1, r4, lsl r0
    23cc:	00f51400 	rscseq	r1, r5, r0, lsl #8
    23d0:	ea140000 	b	5023d8 <IRQ_STACK_SIZE+0x4fa3d8>
    23d4:	15000000 	strne	r0, [r0, #-0]
    23d8:	40002a68 	andmi	r2, r0, r8, ror #20
    23dc:	000000e4 	andeq	r0, r0, r4, ror #1
    23e0:	00011611 	andeq	r1, r1, r1, lsl r6
    23e4:	002c2200 	eoreq	r2, ip, r0, lsl #4
    23e8:	011f1100 	tsteq	pc, r0, lsl #2
    23ec:	2c650000 	stclcs	0, cr0, [r5], #-0
    23f0:	2a160000 	bcs	5823f8 <IRQ_STACK_SIZE+0x57a3f8>
    23f4:	00000001 	andeq	r0, r0, r1
    23f8:	cc300000 	ldcgt	0, cr0, [r0], #-0
    23fc:	02000000 	andeq	r0, r0, #0
    2400:	001bacad 	andseq	sl, fp, sp, lsr #25
    2404:	003c3100 	eorseq	r3, ip, r0, lsl #2
    2408:	30000000 	andcc	r0, r0, r0
    240c:	00000737 	andeq	r0, r0, r7, lsr r7
    2410:	1bbdb002 	blne	fef6e420 <IRQ_STACK_BASE+0xbaf6e420>
    2414:	3c310000 	ldccc	0, cr0, [r1], #-0
    2418:	00000000 	andeq	r0, r0, r0
    241c:	00049c32 	andeq	r9, r4, r2, lsr ip
    2420:	3cd70200 	lfmcc	f0, 2, [r7], {0}
    2424:	d2000000 	andle	r0, r0, #0
    2428:	3100001b 	tstcc	r0, fp, lsl r0
    242c:	0000003c 	andeq	r0, r0, ip, lsr r0
    2430:	063c3200 	ldrteq	r3, [ip], -r0, lsl #4
    2434:	d6020000 	strle	r0, [r2], -r0
    2438:	0000003c 	andeq	r0, r0, ip, lsr r0
    243c:	00001be7 	andeq	r1, r0, r7, ror #23
    2440:	00003c31 	andeq	r3, r0, r1, lsr ip
    2444:	8e320000 	cdphi	0, 3, cr0, cr2, cr0, {0}
    2448:	02000004 	andeq	r0, r0, #4
    244c:	00003cd4 	ldrdeq	r3, [r0], -r4
    2450:	001bfc00 	andseq	pc, fp, r0, lsl #24
    2454:	003c3100 	eorseq	r3, ip, r0, lsl #2
    2458:	32000000 	andcc	r0, r0, #0
    245c:	00000765 	andeq	r0, r0, r5, ror #14
    2460:	003cd502 	eorseq	sp, ip, r2, lsl #10
    2464:	1c110000 	ldcne	0, cr0, [r1], {-0}
    2468:	3c310000 	ldccc	0, cr0, [r1], #-0
    246c:	00000000 	andeq	r0, r0, r0
    2470:	00044530 	andeq	r4, r4, r0, lsr r5
    2474:	31410200 	mrscc	r0, (UNDEF: 97)
    2478:	3100001c 	tstcc	r0, ip, lsl r0
    247c:	0000003c 	andeq	r0, r0, ip, lsr r0
    2480:	0000c931 	andeq	ip, r0, r1, lsr r9
    2484:	00c93100 	sbceq	r3, r9, r0, lsl #2
    2488:	c9310000 	ldmdbgt	r1!, {}	; <UNPREDICTABLE>
    248c:	00000000 	andeq	r0, r0, r0
    2490:	00054b33 	andeq	r4, r5, r3, lsr fp
    2494:	33740200 	cmncc	r4, #0, 4
    2498:	00000507 	andeq	r0, r0, r7, lsl #10
    249c:	da337502 	ble	cdf8ac <STACK_SIZE+0x4df8ac>
    24a0:	02000005 	andeq	r0, r0, #5
    24a4:	07743393 			; <UNDEFINED> instruction: 0x07743393
    24a8:	92020000 	andls	r0, r2, #0
    24ac:	0005ba30 	andeq	fp, r5, r0, lsr sl
    24b0:	5ea30200 	cdppl	2, 10, cr0, cr3, cr0, {0}
    24b4:	3100001c 	tstcc	r0, ip, lsl r0
    24b8:	0000003c 	andeq	r0, r0, ip, lsr r0
    24bc:	07843300 	streq	r3, [r4, r0, lsl #6]
    24c0:	9a020000 	bls	824c8 <IRQ_STACK_SIZE+0x7a4c8>
    24c4:	00062133 	andeq	r2, r6, r3, lsr r1
    24c8:	33ac0200 			; <UNDEFINED> instruction: 0x33ac0200
    24cc:	0000026b 	andeq	r0, r0, fp, ror #4
    24d0:	5033b702 	eorspl	fp, r3, r2, lsl #14
    24d4:	02000004 	andeq	r0, r0, #4
    24d8:	064c3399 			; <UNDEFINED> instruction: 0x064c3399
    24dc:	ab020000 	blge	824e4 <IRQ_STACK_SIZE+0x7a4e4>
    24e0:	00074333 	andeq	r4, r7, r3, lsr r3
    24e4:	33900200 	orrscc	r0, r0, #0, 4
    24e8:	000005fd 	strdeq	r0, [r0], -sp
    24ec:	94339802 	ldrtls	r9, [r3], #-2050	; 0xfffff7fe
    24f0:	02000005 	andeq	r0, r0, #5
    24f4:	057c3491 	ldrbeq	r3, [ip, #-1169]!	; 0xfffffb6f
    24f8:	9e020000 	cdpls	0, 0, cr0, cr2, cr0, {0}
    24fc:	00003c31 	andeq	r3, r0, r1, lsr ip
    2500:	8c000000 	stchi	0, cr0, [r0], {-0}
    2504:	04000003 	streq	r0, [r0], #-3
    2508:	0004c500 	andeq	ip, r4, r0, lsl #10
    250c:	ae010400 	cfcpysge	mvf0, mvf1
    2510:	01000002 	tsteq	r0, r2
    2514:	0000088a 	andeq	r0, r0, sl, lsl #17
    2518:	00000222 	andeq	r0, r0, r2, lsr #4
    251c:	40002b58 	andmi	r2, r0, r8, asr fp
    2520:	00000280 	andeq	r0, r0, r0, lsl #5
    2524:	00000491 	muleq	r0, r1, r4
    2528:	39060102 	stmdbcc	r6, {r1, r8}
    252c:	02000001 	andeq	r0, r0, #1
    2530:	01370801 	teqeq	r7, r1, lsl #16
    2534:	02020000 	andeq	r0, r2, #0
    2538:	00005305 	andeq	r5, r0, r5, lsl #6
    253c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2540:	00000201 	andeq	r0, r0, r1, lsl #4
    2544:	69050403 	stmdbvs	r5, {r0, r1, sl}
    2548:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    254c:	01700704 	cmneq	r0, r4, lsl #14
    2550:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2554:	0000f405 	andeq	pc, r0, r5, lsl #8
    2558:	07080200 	streq	r0, [r8, -r0, lsl #4]
    255c:	00000166 	andeq	r0, r0, r6, ror #2
    2560:	f9050402 			; <UNDEFINED> instruction: 0xf9050402
    2564:	02000000 	andeq	r0, r0, #0
    2568:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    256c:	04020000 	streq	r0, [r2], #-0
    2570:	00016b07 	andeq	r6, r1, r7, lsl #22
    2574:	08010200 	stmdaeq	r1, {r9}
    2578:	00000140 	andeq	r0, r0, r0, asr #2
    257c:	0008b104 	andeq	fp, r8, r4, lsl #2
    2580:	58150100 	ldmdapl	r5, {r8}
    2584:	1840002b 	stmdane	r0, {r0, r1, r3, r5}^
    2588:	01000000 	mrseq	r0, (UNDEF: 0)
    258c:	00009d9c 	muleq	r0, ip, sp
    2590:	6e650500 	cdpvs	5, 6, cr0, cr5, cr0, {0}
    2594:	41150100 	tstmi	r5, r0, lsl #2
    2598:	92000000 	andls	r0, r0, #0
    259c:	0000002c 	andeq	r0, r0, ip, lsr #32
    25a0:	0008e204 	andeq	lr, r8, r4, lsl #4
    25a4:	701a0100 	andsvc	r0, sl, r0, lsl #2
    25a8:	1440002b 	strbne	r0, [r0], #-43	; 0xffffffd5
    25ac:	01000000 	mrseq	r0, (UNDEF: 0)
    25b0:	0000cd9c 	muleq	r0, ip, sp
    25b4:	08560600 	ldmdaeq	r6, {r9, sl}^
    25b8:	1a010000 	bne	425c0 <IRQ_STACK_SIZE+0x3a5c0>
    25bc:	00000041 	andeq	r0, r0, r1, asr #32
    25c0:	a8065001 	stmdage	r6, {r0, ip, lr}
    25c4:	01000000 	mrseq	r0, (UNDEF: 0)
    25c8:	0000411a 	andeq	r4, r0, sl, lsl r1
    25cc:	00510100 	subseq	r0, r1, r0, lsl #2
    25d0:	0007b004 	andeq	fp, r7, r4
    25d4:	841f0100 	ldrhi	r0, [pc], #-256	; 25dc <ABORT_STACK_SIZE+0x21dc>
    25d8:	1840002b 	stmdane	r0, {r0, r1, r3, r5}^
    25dc:	01000000 	mrseq	r0, (UNDEF: 0)
    25e0:	0000ff9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    25e4:	08560700 	ldmdaeq	r6, {r8, r9, sl}^
    25e8:	1f010000 	svcne	0x00010000
    25ec:	00000041 	andeq	r0, r0, r1, asr #32
    25f0:	00002cb3 			; <UNDEFINED> instruction: 0x00002cb3
    25f4:	0007a406 	andeq	sl, r7, r6, lsl #8
    25f8:	411f0100 	tstmi	pc, r0, lsl #2
    25fc:	01000000 	mrseq	r0, (UNDEF: 0)
    2600:	5c040051 	stcpl	0, cr0, [r4], {81}	; 0x51
    2604:	01000008 	tsteq	r0, r8
    2608:	002b9c24 	eoreq	r9, fp, r4, lsr #24
    260c:	00004c40 	andeq	r4, r0, r0, asr #24
    2610:	319c0100 	orrscc	r0, ip, r0, lsl #2
    2614:	06000001 	streq	r0, [r0], -r1
    2618:	00000856 	andeq	r0, r0, r6, asr r8
    261c:	00412401 	subeq	r2, r1, r1, lsl #8
    2620:	50010000 	andpl	r0, r1, r0
    2624:	0008cf07 	andeq	ip, r8, r7, lsl #30
    2628:	41240100 	teqmi	r4, r0, lsl #2
    262c:	d4000000 	strle	r0, [r0], #-0
    2630:	0000002c 	andeq	r0, r0, ip, lsr #32
    2634:	00080e04 	andeq	r0, r8, r4, lsl #28
    2638:	e8300100 	ldmda	r0!, {r8}
    263c:	4c40002b 	mcrrmi	0, 2, r0, r0, cr11
    2640:	01000000 	mrseq	r0, (UNDEF: 0)
    2644:	0001639c 	muleq	r1, ip, r3
    2648:	08560600 	ldmdaeq	r6, {r9, sl}^
    264c:	30010000 	andcc	r0, r1, r0
    2650:	00000041 	andeq	r0, r0, r1, asr #32
    2654:	cf075001 	svcgt	0x00075001
    2658:	01000008 	tsteq	r0, r8
    265c:	00004130 	andeq	r4, r0, r0, lsr r1
    2660:	002d0e00 	eoreq	r0, sp, r0, lsl #28
    2664:	ea040000 	b	10266c <IRQ_STACK_SIZE+0xfa66c>
    2668:	01000007 	tsteq	r0, r7
    266c:	002c343c 	eoreq	r3, ip, ip, lsr r4
    2670:	00008440 	andeq	r8, r0, r0, asr #8
    2674:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    2678:	07000001 	streq	r0, [r0, -r1]
    267c:	00000856 	andeq	r0, r0, r6, asr r8
    2680:	00413c01 	subeq	r3, r1, r1, lsl #24
    2684:	2d480000 	stclcs	0, cr0, [r8, #-0]
    2688:	cf070000 	svcgt	0x00070000
    268c:	01000008 	tsteq	r0, r8
    2690:	0000413c 	andeq	r4, r0, ip, lsr r1
    2694:	002d8200 	eoreq	r8, sp, r0, lsl #4
    2698:	07a40700 	streq	r0, [r4, r0, lsl #14]!
    269c:	3c010000 	stccc	0, cr0, [r1], {-0}
    26a0:	00000041 	andeq	r0, r0, r1, asr #32
    26a4:	00002dbc 			; <UNDEFINED> instruction: 0x00002dbc
    26a8:	08240400 	stmdaeq	r4!, {sl}
    26ac:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    26b0:	40002cb8 			; <UNDEFINED> instruction: 0x40002cb8
    26b4:	0000008c 	andeq	r0, r0, ip, lsl #1
    26b8:	01e99c01 	mvneq	r9, r1, lsl #24
    26bc:	56070000 	strpl	r0, [r7], -r0
    26c0:	01000008 	tsteq	r0, r8
    26c4:	00004148 	andeq	r4, r0, r8, asr #2
    26c8:	002df600 	eoreq	pc, sp, r0, lsl #12
    26cc:	08cf0700 	stmiaeq	pc, {r8, r9, sl}^	; <UNPREDICTABLE>
    26d0:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    26d4:	00000041 	andeq	r0, r0, r1, asr #32
    26d8:	00002e30 	andeq	r2, r0, r0, lsr lr
    26dc:	0008c807 	andeq	ip, r8, r7, lsl #16
    26e0:	41480100 	mrsmi	r0, (UNDEF: 88)
    26e4:	6a000000 	bvs	26ec <ABORT_STACK_SIZE+0x22ec>
    26e8:	0000002e 	andeq	r0, r0, lr, lsr #32
    26ec:	0001c204 	andeq	ip, r1, r4, lsl #4
    26f0:	44540100 	ldrbmi	r0, [r4], #-256	; 0xffffff00
    26f4:	4840002d 	stmdami	r0, {r0, r2, r3, r5}^
    26f8:	01000000 	mrseq	r0, (UNDEF: 0)
    26fc:	00021d9c 	muleq	r2, ip, sp
    2700:	08560700 	ldmdaeq	r6, {r8, r9, sl}^
    2704:	54010000 	strpl	r0, [r1], #-0
    2708:	00000041 	andeq	r0, r0, r1, asr #32
    270c:	00002ea4 	andeq	r2, r0, r4, lsr #29
    2710:	0008cf07 	andeq	ip, r8, r7, lsl #30
    2714:	41540100 	cmpmi	r4, r0, lsl #2
    2718:	d0000000 	andle	r0, r0, r0
    271c:	0000002e 	andeq	r0, r0, lr, lsr #32
    2720:	00087108 	andeq	r7, r8, r8, lsl #2
    2724:	48600100 	stmdami	r0!, {r8}^
    2728:	8c000000 	stchi	0, cr0, [r0], {-0}
    272c:	1c40002d 	mcrrne	0, 2, r0, r0, cr13
    2730:	01000000 	mrseq	r0, (UNDEF: 0)
    2734:	0002469c 	muleq	r2, ip, r6
    2738:	08560700 	ldmdaeq	r6, {r8, r9, sl}^
    273c:	60010000 	andvs	r0, r1, r0
    2740:	00000041 	andeq	r0, r0, r1, asr #32
    2744:	00002f0a 	andeq	r2, r0, sl, lsl #30
    2748:	02140400 	andseq	r0, r4, #0, 8
    274c:	65010000 	strvs	r0, [r1, #-0]
    2750:	40002da8 	andmi	r2, r0, r8, lsr #27
    2754:	00000018 	andeq	r0, r0, r8, lsl r0
    2758:	02789c01 	rsbseq	r9, r8, #256	; 0x100
    275c:	56070000 	strpl	r0, [r7], -r0
    2760:	01000008 	tsteq	r0, r8
    2764:	00004165 	andeq	r4, r0, r5, ror #2
    2768:	002f2b00 	eoreq	r2, pc, r0, lsl #22
    276c:	07c60600 	strbeq	r0, [r6, r0, lsl #12]
    2770:	65010000 	strvs	r0, [r1, #-0]
    2774:	00000041 	andeq	r0, r0, r1, asr #32
    2778:	04005101 	streq	r5, [r0], #-257	; 0xfffffeff
    277c:	00000899 	muleq	r0, r9, r8
    2780:	2dc06a01 	vstrcs	s13, [r0, #4]
    2784:	00184000 	andseq	r4, r8, r0
    2788:	9c010000 	stcls	0, cr0, [r1], {-0}
    278c:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2790:	0008d507 	andeq	sp, r8, r7, lsl #10
    2794:	416a0100 	cmnmi	sl, r0, lsl #2
    2798:	4c000000 	stcmi	0, cr0, [r0], {-0}
    279c:	0600002f 	streq	r0, [r0], -pc, lsr #32
    27a0:	000008c8 	andeq	r0, r0, r8, asr #17
    27a4:	00416a01 	subeq	r6, r1, r1, lsl #20
    27a8:	51010000 	mrspl	r0, (UNDEF: 1)
    27ac:	0008cf07 	andeq	ip, r8, r7, lsl #30
    27b0:	416a0100 	cmnmi	sl, r0, lsl #2
    27b4:	6d000000 	stcvs	0, cr0, [r0, #-0]
    27b8:	0000002f 	andeq	r0, r0, pc, lsr #32
    27bc:	0002c909 	andeq	ip, r2, r9, lsl #18
    27c0:	0002c900 	andeq	ip, r2, r0, lsl #18
    27c4:	00640a00 	rsbeq	r0, r4, r0, lsl #20
    27c8:	00030000 	andeq	r0, r3, r0
    27cc:	02cf040b 	sbceq	r0, pc, #184549376	; 0xb000000
    27d0:	6b0c0000 	blvs	3027d8 <IRQ_STACK_SIZE+0x2fa7d8>
    27d4:	0d000000 	stceq	0, cr0, [r0, #-0]
    27d8:	000007d1 	ldrdeq	r0, [r0], -r1
    27dc:	02b90301 	adcseq	r0, r9, #67108864	; 0x4000000
    27e0:	03050000 	movweq	r0, #20480	; 0x5000
    27e4:	400181c8 	andmi	r8, r1, r8, asr #3
    27e8:	0007d80d 	andeq	sp, r7, sp, lsl #16
    27ec:	b9050100 	stmdblt	r5, {r8}
    27f0:	05000002 	streq	r0, [r0, #-2]
    27f4:	0181e803 	orreq	lr, r1, r3, lsl #16
    27f8:	08810d40 	stmeq	r1, {r6, r8, sl, fp}
    27fc:	06010000 	streq	r0, [r1], -r0
    2800:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2804:	81f80305 	mvnshi	r0, r5, lsl #6
    2808:	900d4001 	andls	r4, sp, r1
    280c:	01000008 	tsteq	r0, r8
    2810:	0002b908 	andeq	fp, r2, r8, lsl #18
    2814:	08030500 	stmdaeq	r3, {r8, sl}
    2818:	0d400182 	stfeqe	f0, [r0, #-520]	; 0xfffffdf8
    281c:	000007e1 	andeq	r0, r0, r1, ror #15
    2820:	02b90901 	adcseq	r0, r9, #16384	; 0x4000
    2824:	03050000 	movweq	r0, #20480	; 0x5000
    2828:	40018218 	andmi	r8, r1, r8, lsl r2
    282c:	0008450d 	andeq	r4, r8, sp, lsl #10
    2830:	b90b0100 	stmdblt	fp, {r8}
    2834:	05000002 	streq	r0, [r0, #-2]
    2838:	01823803 	orreq	r3, r2, r3, lsl #16
    283c:	08050d40 	stmdaeq	r5, {r6, r8, sl, fp}
    2840:	0d010000 	stceq	0, cr0, [r1, #-0]
    2844:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2848:	82480305 	subhi	r0, r8, #335544320	; 0x14000000
    284c:	3d0d4001 	stccc	0, cr4, [sp, #-4]
    2850:	01000008 	tsteq	r0, r8
    2854:	0002b90f 	andeq	fp, r2, pc, lsl #18
    2858:	28030500 	stmdacs	r3, {r8, sl}
    285c:	0d400182 	stfeqe	f0, [r0, #-520]	; 0xfffffdf8
    2860:	000008aa 	andeq	r0, r0, sl, lsr #17
    2864:	02b91001 	adcseq	r1, r9, #1
    2868:	03050000 	movweq	r0, #20480	; 0x5000
    286c:	400181d8 	ldrdmi	r8, [r1], -r8	; <UNPREDICTABLE>
    2870:	00084e0d 	andeq	r4, r8, sp, lsl #28
    2874:	b9120100 	ldmdblt	r2, {r8}
    2878:	05000002 	streq	r0, [r0, #-2]
    287c:	01826803 	orreq	r6, r2, r3, lsl #16
    2880:	07a90d40 	streq	r0, [r9, r0, asr #26]!
    2884:	13010000 	movwne	r0, #4096	; 0x1000
    2888:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    288c:	82580305 	subshi	r0, r8, #335544320	; 0x14000000
    2890:	37004001 	strcc	r4, [r0, -r1]
    2894:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    2898:	00058500 	andeq	r8, r5, r0, lsl #10
    289c:	ae010400 	cfcpysge	mvf0, mvf1
    28a0:	01000002 	tsteq	r0, r2
    28a4:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
    28a8:	00000222 	andeq	r0, r0, r2, lsr #4
    28ac:	40002dd8 	ldrdmi	r2, [r0], -r8
    28b0:	00001c34 	andeq	r1, r0, r4, lsr ip
    28b4:	00000506 	andeq	r0, r0, r6, lsl #10
    28b8:	d9040802 	stmdble	r4, {r1, fp}
    28bc:	0300000b 	movweq	r0, #11
    28c0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    28c4:	01020074 	tsteq	r2, r4, ror r0
    28c8:	00013906 	andeq	r3, r1, r6, lsl #18
    28cc:	08010200 	stmdaeq	r1, {r9}
    28d0:	00000137 	andeq	r0, r0, r7, lsr r1
    28d4:	53050202 	movwpl	r0, #20994	; 0x5202
    28d8:	02000000 	andeq	r0, r0, #0
    28dc:	02010702 	andeq	r0, r1, #524288	; 0x80000
    28e0:	04020000 	streq	r0, [r2], #-0
    28e4:	00017007 	andeq	r7, r1, r7
    28e8:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    28ec:	000000f4 	strdeq	r0, [r0], -r4
    28f0:	66070802 	strvs	r0, [r7], -r2, lsl #16
    28f4:	02000001 	andeq	r0, r0, #1
    28f8:	00f90504 	rscseq	r0, r9, r4, lsl #10
    28fc:	04020000 	streq	r0, [r2], #-0
    2900:	00006e07 	andeq	r6, r0, r7, lsl #28
    2904:	02040400 	andeq	r0, r4, #0, 8
    2908:	016b0704 	cmneq	fp, r4, lsl #14
    290c:	04050000 	streq	r0, [r5], #-0
    2910:	0000003a 	andeq	r0, r0, sl, lsr r0
    2914:	00870405 	addeq	r0, r7, r5, lsl #8
    2918:	01020000 	mrseq	r0, (UNDEF: 2)
    291c:	00014008 	andeq	r4, r1, r8
    2920:	94040500 	strls	r0, [r4], #-1280	; 0xfffffb00
    2924:	06000000 	streq	r0, [r0], -r0
    2928:	00000087 	andeq	r0, r0, r7, lsl #1
    292c:	000a1d07 	andeq	r1, sl, r7, lsl #26
    2930:	a4280200 	strtge	r0, [r8], #-512	; 0xfffffe00
    2934:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2938:	00000b32 	andeq	r0, r0, r2, lsr fp
    293c:	bb000804 	bllt	4954 <SVC_STACK_SIZE+0x954>
    2940:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2944:	00000aa5 	andeq	r0, r0, r5, lsr #21
    2948:	00000072 	andeq	r0, r0, r2, ror r0
    294c:	34070000 	strcc	r0, [r7], #-0
    2950:	0200000b 	andeq	r0, r0, #11
    2954:	00009962 	andeq	r9, r0, r2, ror #18
    2958:	03200a00 	teqeq	r0, #0, 20
    295c:	00012f5c 	andeq	r2, r1, ip, asr pc
    2960:	0ba90b00 	bleq	fea45568 <IRQ_STACK_BASE+0xbaa45568>
    2964:	5d030000 	stcpl	0, cr0, [r3, #-0]
    2968:	0000004f 	andeq	r0, r0, pc, asr #32
    296c:	0bae0b00 	bleq	feb85574 <IRQ_STACK_BASE+0xbab85574>
    2970:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    2974:	0000004f 	andeq	r0, r0, pc, asr #32
    2978:	092c0b04 	stmdbeq	ip!, {r2, r8, r9, fp}
    297c:	5f030000 	svcpl	0x00030000
    2980:	0000004f 	andeq	r0, r0, pc, asr #32
    2984:	09340b08 	ldmdbeq	r4!, {r3, r8, r9, fp}
    2988:	60030000 	andvs	r0, r3, r0
    298c:	0000004f 	andeq	r0, r0, pc, asr #32
    2990:	0a7e0b0c 	beq	1f855c8 <STACK_SIZE+0x17855c8>
    2994:	61030000 	mrsvs	r0, (UNDEF: 3)
    2998:	0000004f 	andeq	r0, r0, pc, asr #32
    299c:	0a860b10 	beq	fe1855e4 <IRQ_STACK_BASE+0xba1855e4>
    29a0:	62030000 	andvs	r0, r3, #0
    29a4:	0000004f 	andeq	r0, r0, pc, asr #32
    29a8:	09ab0b14 	stmibeq	fp!, {r2, r4, r8, r9, fp}
    29ac:	63030000 	movwvs	r0, #12288	; 0x3000
    29b0:	0000004f 	andeq	r0, r0, pc, asr #32
    29b4:	0b4b0b18 	bleq	12c561c <STACK_SIZE+0xac561c>
    29b8:	64030000 	strvs	r0, [r3], #-0
    29bc:	0000004f 	andeq	r0, r0, pc, asr #32
    29c0:	2c07001c 	stccs	0, cr0, [r7], {28}
    29c4:	0300000a 	movweq	r0, #10
    29c8:	0000c665 	andeq	ip, r0, r5, ror #12
    29cc:	0aaa0c00 	beq	fea859d4 <IRQ_STACK_BASE+0xbaa859d4>
    29d0:	a2010000 	andge	r0, r1, #0
    29d4:	00016401 	andeq	r6, r1, r1, lsl #8
    29d8:	00780d00 	rsbseq	r0, r8, r0, lsl #26
    29dc:	002ca201 	eoreq	sl, ip, r1, lsl #4
    29e0:	790d0000 	stmdbvc	sp, {}	; <UNPREDICTABLE>
    29e4:	2ca20100 	stfcss	f0, [r2]
    29e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    29ec:	00000b0e 	andeq	r0, r0, lr, lsl #22
    29f0:	0048a201 	subeq	sl, r8, r1, lsl #4
    29f4:	0f000000 	svceq	0x00000000
    29f8:	00000927 	andeq	r0, r0, r7, lsr #18
    29fc:	25010201 	strcs	r0, [r1, #-513]	; 0xfffffdff
    2a00:	03000000 	movweq	r0, #0
    2a04:	00000182 	andeq	r0, r0, r2, lsl #3
    2a08:	000a8e10 	andeq	r8, sl, r0, lsl lr
    2a0c:	01020100 	mrseq	r0, (UNDEF: 18)
    2a10:	00000025 	andeq	r0, r0, r5, lsr #32
    2a14:	0be01100 	bleq	ff806e1c <IRQ_STACK_BASE+0xbb806e1c>
    2a18:	50010000 	andpl	r0, r1, r0
    2a1c:	026a0101 	rsbeq	r0, sl, #1073741824	; 0x40000000
    2a20:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2a24:	01500100 	cmpeq	r0, r0, lsl #2
    2a28:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a2c:	01007912 	tsteq	r0, r2, lsl r9
    2a30:	002c0150 	eoreq	r0, ip, r0, asr r1
    2a34:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    2a38:	0100000b 	tsteq	r0, fp
    2a3c:	002c0150 	eoreq	r0, ip, r0, asr r1
    2a40:	0c100000 	ldceq	0, cr0, [r0], {-0}
    2a44:	0100000b 	tsteq	r0, fp
    2a48:	002c0150 	eoreq	r0, ip, r0, asr r1
    2a4c:	8e100000 	cdphi	0, 1, cr0, cr0, cr0, {0}
    2a50:	0100000a 	tsteq	r0, sl
    2a54:	002c0150 	eoreq	r0, ip, r0, asr r1
    2a58:	7a120000 	bvc	482a60 <IRQ_STACK_SIZE+0x47aa60>
    2a5c:	50010078 	andpl	r0, r1, r8, ror r0
    2a60:	00002c01 	andeq	r2, r0, r1, lsl #24
    2a64:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2a68:	01500100 	cmpeq	r0, r0, lsl #2
    2a6c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a70:	000bb413 	andeq	fp, fp, r3, lsl r4
    2a74:	01520100 	cmpeq	r2, r0, lsl #2
    2a78:	0000004f 	andeq	r0, r0, pc, asr #32
    2a7c:	000a6913 	andeq	r6, sl, r3, lsl r9
    2a80:	01520100 	cmpeq	r2, r0, lsl #2
    2a84:	0000004f 	andeq	r0, r0, pc, asr #32
    2a88:	000a0713 	andeq	r0, sl, r3, lsl r7
    2a8c:	01520100 	cmpeq	r2, r0, lsl #2
    2a90:	0000004f 	andeq	r0, r0, pc, asr #32
    2a94:	000de513 	andeq	lr, sp, r3, lsl r5
    2a98:	01530100 	cmpeq	r3, r0, lsl #2
    2a9c:	0000004f 	andeq	r0, r0, pc, asr #32
    2aa0:	000a0c13 	andeq	r0, sl, r3, lsl ip
    2aa4:	01530100 	cmpeq	r3, r0, lsl #2
    2aa8:	0000004f 	andeq	r0, r0, pc, asr #32
    2aac:	00737814 	rsbseq	r7, r3, r4, lsl r8
    2ab0:	3a015401 	bcc	57abc <IRQ_STACK_SIZE+0x4fabc>
    2ab4:	14000000 	strne	r0, [r0], #-0
    2ab8:	01007379 	tsteq	r0, r9, ror r3
    2abc:	003a0154 	eorseq	r0, sl, r4, asr r1
    2ac0:	63140000 	tstvs	r4, #0
    2ac4:	54010078 	strpl	r0, [r1], #-120	; 0xffffff88
    2ac8:	00003a01 	andeq	r3, r0, r1, lsl #20
    2acc:	79631400 	stmdbvc	r3!, {sl, ip}^
    2ad0:	01540100 	cmpeq	r4, r0, lsl #2
    2ad4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ad8:	000b2413 	andeq	r2, fp, r3, lsl r4
    2adc:	01550100 	cmpeq	r5, r0, lsl #2
    2ae0:	0000026a 	andeq	r0, r0, sl, ror #4
    2ae4:	0009fe13 	andeq	pc, r9, r3, lsl lr	; <UNPREDICTABLE>
    2ae8:	01560100 	cmpeq	r6, r0, lsl #2
    2aec:	0000027a 	andeq	r0, r0, sl, ror r2
    2af0:	000b2913 	andeq	r2, fp, r3, lsl r9
    2af4:	01570100 	cmpeq	r7, r0, lsl #2
    2af8:	0000002c 	andeq	r0, r0, ip, lsr #32
    2afc:	003a1500 	eorseq	r1, sl, r0, lsl #10
    2b00:	027a0000 	rsbseq	r0, sl, #0
    2b04:	6b160000 	blvs	582b0c <IRQ_STACK_SIZE+0x57ab0c>
    2b08:	1f000000 	svcne	0x00000000
    2b0c:	003a1500 	eorseq	r1, sl, r0, lsl #10
    2b10:	028a0000 	addeq	r0, sl, #0
    2b14:	6b160000 	blvs	582b1c <IRQ_STACK_SIZE+0x57ab1c>
    2b18:	07000000 	streq	r0, [r0, -r0]
    2b1c:	0b6c1100 	bleq	1b06f24 <STACK_SIZE+0x1306f24>
    2b20:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    2b24:	034e0101 	movteq	r0, #57601	; 0xe101
    2b28:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2b2c:	01990100 	orrseq	r0, r9, r0, lsl #2
    2b30:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b34:	01007912 	tsteq	r0, r2, lsl r9
    2b38:	002c0199 	mlaeq	ip, r9, r1, r0
    2b3c:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    2b40:	0100000b 	tsteq	r0, fp
    2b44:	002c0199 	mlaeq	ip, r9, r1, r0
    2b48:	0c100000 	ldceq	0, cr0, [r0], {-0}
    2b4c:	0100000b 	tsteq	r0, fp
    2b50:	002c0199 	mlaeq	ip, r9, r1, r0
    2b54:	8e100000 	cdphi	0, 1, cr0, cr0, cr0, {0}
    2b58:	0100000a 	tsteq	r0, sl
    2b5c:	002c0199 	mlaeq	ip, r9, r1, r0
    2b60:	7a120000 	bvc	482b68 <IRQ_STACK_SIZE+0x47ab68>
    2b64:	99010078 	stmdbls	r1, {r3, r4, r5, r6}
    2b68:	00002c01 	andeq	r2, r0, r1, lsl #24
    2b6c:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2b70:	01990100 	orrseq	r0, r9, r0, lsl #2
    2b74:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b78:	000de513 	andeq	lr, sp, r3, lsl r5
    2b7c:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2b80:	0000004f 	andeq	r0, r0, pc, asr #32
    2b84:	000a0c13 	andeq	r0, sl, r3, lsl ip
    2b88:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2b8c:	0000004f 	andeq	r0, r0, pc, asr #32
    2b90:	00737914 	rsbseq	r7, r3, r4, lsl r9
    2b94:	3a019c01 	bcc	69ba0 <IRQ_STACK_SIZE+0x61ba0>
    2b98:	14000000 	strne	r0, [r0], #-0
    2b9c:	01007378 	tsteq	r0, r8, ror r3
    2ba0:	003a019c 	mlaseq	sl, ip, r1, r0
    2ba4:	63140000 	tstvs	r4, #0
    2ba8:	9c010079 	stcls	0, cr0, [r1], {121}	; 0x79
    2bac:	00003a01 	andeq	r3, r0, r1, lsl #20
    2bb0:	78631400 	stmdavc	r3!, {sl, ip}^
    2bb4:	019c0100 	orrseq	r0, ip, r0, lsl #2
    2bb8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2bbc:	000b2413 	andeq	r2, fp, r3, lsl r4
    2bc0:	019d0100 	orrseq	r0, sp, r0, lsl #2
    2bc4:	0000026a 	andeq	r0, r0, sl, ror #4
    2bc8:	0009fe13 	andeq	pc, r9, r3, lsl lr	; <UNPREDICTABLE>
    2bcc:	019e0100 	orrseq	r0, lr, r0, lsl #2
    2bd0:	0000027a 	andeq	r0, r0, sl, ror r2
    2bd4:	000b2913 	andeq	r2, fp, r3, lsl r9
    2bd8:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2bdc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2be0:	08fb1100 	ldmeq	fp!, {r8, ip}^
    2be4:	b4010000 	strlt	r0, [r1], #-0
    2be8:	03b60101 			; <UNDEFINED> instruction: 0x03b60101
    2bec:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2bf0:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2bf4:	0000002c 	andeq	r0, r0, ip, lsr #32
    2bf8:	01007912 	tsteq	r0, r2, lsl r9
    2bfc:	002c01b4 	strhteq	r0, [ip], -r4
    2c00:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    2c04:	0100000b 	tsteq	r0, fp
    2c08:	002c01b4 	strhteq	r0, [ip], -r4
    2c0c:	0c100000 	ldceq	0, cr0, [r0], {-0}
    2c10:	0100000b 	tsteq	r0, fp
    2c14:	002c01b4 	strhteq	r0, [ip], -r4
    2c18:	73120000 	tstvc	r2, #0
    2c1c:	01007274 	tsteq	r0, r4, ror r2
    2c20:	008101b4 			; <UNDEFINED> instruction: 0x008101b4
    2c24:	7a120000 	bvc	482c2c <IRQ_STACK_SIZE+0x47ac2c>
    2c28:	b4010078 	strlt	r0, [r1], #-120	; 0xffffff88
    2c2c:	00002c01 	andeq	r2, r0, r1, lsl #24
    2c30:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2c34:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2c38:	0000002c 	andeq	r0, r0, ip, lsr #32
    2c3c:	000a8e13 	andeq	r8, sl, r3, lsl lr
    2c40:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    2c44:	0000004f 	andeq	r0, r0, pc, asr #32
    2c48:	0ab81100 	beq	fee07050 <IRQ_STACK_BASE+0xbae07050>
    2c4c:	12010000 	andne	r0, r1, #0
    2c50:	042a0102 	strteq	r0, [sl], #-258	; 0xfffffefe
    2c54:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2c58:	02120100 	andseq	r0, r2, #0, 2
    2c5c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2c60:	01007912 	tsteq	r0, r2, lsl r9
    2c64:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2c68:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    2c6c:	0100000b 	tsteq	r0, fp
    2c70:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2c74:	0c100000 	ldceq	0, cr0, [r0], {-0}
    2c78:	0100000b 	tsteq	r0, fp
    2c7c:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2c80:	7a120000 	bvc	482c88 <IRQ_STACK_SIZE+0x47ac88>
    2c84:	12010078 	andne	r0, r1, #120	; 0x78
    2c88:	00002c02 	andeq	r2, r0, r2, lsl #24
    2c8c:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2c90:	02120100 	andseq	r0, r2, #0, 2
    2c94:	0000002c 	andeq	r0, r0, ip, lsr #32
    2c98:	746d6612 	strbtvc	r6, [sp], #-1554	; 0xfffff9ee
    2c9c:	02120100 	andseq	r0, r2, #0, 2
    2ca0:	00000081 	andeq	r0, r0, r1, lsl #1
    2ca4:	70611417 	rsbvc	r1, r1, r7, lsl r4
    2ca8:	02140100 	andseq	r0, r4, #0, 2
    2cac:	000000bb 	strheq	r0, [r0], -fp
    2cb0:	000a7013 	andeq	r7, sl, r3, lsl r0
    2cb4:	02150100 	andseq	r0, r5, #0, 2
    2cb8:	0000042a 	andeq	r0, r0, sl, lsr #8
    2cbc:	00871500 	addeq	r1, r7, r0, lsl #10
    2cc0:	043a0000 	ldrteq	r0, [sl], #-0
    2cc4:	6b160000 	blvs	582ccc <IRQ_STACK_SIZE+0x57accc>
    2cc8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    2ccc:	03b61800 			; <UNDEFINED> instruction: 0x03b61800
    2cd0:	2dd80000 	ldclcs	0, cr0, [r8]
    2cd4:	07c44000 	strbeq	r4, [r4, r0]
    2cd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    2cdc:	0000072c 	andeq	r0, r0, ip, lsr #14
    2ce0:	0003c319 	andeq	ip, r3, r9, lsl r3
    2ce4:	002f8e00 	eoreq	r8, pc, r0, lsl #28
    2ce8:	03cd1900 	biceq	r1, sp, #0, 18
    2cec:	2faf0000 	svccs	0x00af0000
    2cf0:	d7190000 	ldrle	r0, [r9, -r0]
    2cf4:	d0000003 	andle	r0, r0, r3
    2cf8:	1900002f 	stmdbne	r0, {r0, r1, r2, r3, r5}
    2cfc:	000003e3 	andeq	r0, r0, r3, ror #7
    2d00:	00002ff1 	strdeq	r2, [r0], -r1
    2d04:	0003ef19 	andeq	lr, r3, r9, lsl pc
    2d08:	00301200 	eorseq	r1, r0, r0, lsl #4
    2d0c:	03fa1a00 	mvnseq	r1, #0, 20
    2d10:	91020000 	mrsls	r0, (UNDEF: 2)
    2d14:	04051a04 	streq	r1, [r5], #-2564	; 0xfffff5fc
    2d18:	91020000 	mrsls	r0, (UNDEF: 2)
    2d1c:	121b1708 	andsne	r1, fp, #8, 14	; 0x200000
    2d20:	03000004 	movweq	r0, #4
    2d24:	1b7da491 	blne	1f6bf70 <STACK_SIZE+0x176bf70>
    2d28:	0000041d 	andeq	r0, r0, sp, lsl r4
    2d2c:	7dd09103 	ldfvcp	f1, [r0, #12]
    2d30:	0004051a 	andeq	r0, r4, sl, lsl r5
    2d34:	04030600 	streq	r0, [r3], #-1536	; 0xfffffa00
    2d38:	9f40017f 	svcls	0x0040017f
    2d3c:	0003fa1c 	andeq	pc, r3, ip, lsl sl	; <UNPREDICTABLE>
    2d40:	ef1c0300 	svc	0x001c0300
    2d44:	03000003 	movweq	r0, #3
    2d48:	0003e31c 	andeq	lr, r3, ip, lsl r3
    2d4c:	d71d0000 	ldrle	r0, [sp, -r0]
    2d50:	ff000003 			; <UNDEFINED> instruction: 0xff000003
    2d54:	03cd1cff 	biceq	r1, sp, #65280	; 0xff00
    2d58:	1c000000 	stcne	0, cr0, [r0], {-0}
    2d5c:	000003c3 	andeq	r0, r0, r3, asr #7
    2d60:	034e1e00 	movteq	r1, #60928	; 0xee00
    2d64:	2df40000 	ldclcs	0, cr0, [r4]
    2d68:	0b504000 	bleq	1412d70 <STACK_SIZE+0xc12d70>
    2d6c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    2d70:	00070c02 	andeq	r0, r7, r2, lsl #24
    2d74:	035b1900 	cmpeq	fp, #0, 18
    2d78:	303e0000 	eorscc	r0, lr, r0
    2d7c:	651c0000 	ldrvs	r0, [ip, #-0]
    2d80:	00000003 	andeq	r0, r0, r3
    2d84:	00036f1d 	andeq	r6, r3, sp, lsl pc
    2d88:	1cffff00 	ldclne	15, cr15, [pc]	; 2d90 <ABORT_STACK_SIZE+0x2990>
    2d8c:	0000037b 	andeq	r0, r0, fp, ror r3
    2d90:	03931c00 	orrseq	r1, r3, #0, 24
    2d94:	1c030000 	stcne	0, cr0, [r3], {-0}
    2d98:	0000039e 	muleq	r0, lr, r3
    2d9c:	03871903 	orreq	r1, r7, #49152	; 0xc000
    2da0:	308f0000 	addcc	r0, pc, r0
    2da4:	501f0000 	andspl	r0, pc, r0
    2da8:	2000000b 	andcs	r0, r0, fp
    2dac:	000003a9 	andeq	r0, r0, r9, lsr #7
    2db0:	0000310d 	andeq	r3, r0, sp, lsl #2
    2db4:	0001821e 	andeq	r8, r1, lr, lsl r2
    2db8:	002df400 	eoreq	pc, sp, r0, lsl #8
    2dbc:	000b8840 	andeq	r8, fp, r0, asr #16
    2dc0:	01bf0100 			; <UNDEFINED> instruction: 0x01bf0100
    2dc4:	0000063f 	andeq	r0, r0, pc, lsr r6
    2dc8:	00019919 	andeq	r9, r1, r9, lsl r9
    2dcc:	00315700 	eorseq	r5, r1, r0, lsl #14
    2dd0:	01a31900 			; <UNDEFINED> instruction: 0x01a31900
    2dd4:	31770000 	cmncc	r7, r0
    2dd8:	af190000 	svcge	0x00190000
    2ddc:	57000001 	strpl	r0, [r0, -r1]
    2de0:	19000031 	stmdbne	r0, {r0, r4, r5}
    2de4:	000001c7 	andeq	r0, r0, r7, asr #3
    2de8:	0000319b 	muleq	r0, fp, r1
    2dec:	0001d219 	andeq	sp, r1, r9, lsl r2
    2df0:	00319b00 	eorseq	r9, r1, r0, lsl #22
    2df4:	01bb1900 			; <UNDEFINED> instruction: 0x01bb1900
    2df8:	31bb0000 			; <UNDEFINED> instruction: 0x31bb0000
    2dfc:	8f190000 	svchi	0x00190000
    2e00:	eb000001 	bl	2e0c <ABORT_STACK_SIZE+0x2a0c>
    2e04:	1f000031 	svcne	0x00000031
    2e08:	00000b88 	andeq	r0, r0, r8, lsl #23
    2e0c:	0001dd20 	andeq	sp, r1, r0, lsr #26
    2e10:	00320d00 	eorseq	r0, r2, r0, lsl #26
    2e14:	01e92000 	mvneq	r2, r0
    2e18:	32450000 	subcc	r0, r5, #0
    2e1c:	f5200000 			; <UNDEFINED> instruction: 0xf5200000
    2e20:	7d000001 	stcvc	0, cr0, [r0, #-4]
    2e24:	20000032 	andcs	r0, r0, r2, lsr r0
    2e28:	00000201 	andeq	r0, r0, r1, lsl #4
    2e2c:	000032a5 	andeq	r3, r0, r5, lsr #5
    2e30:	00020d20 	andeq	r0, r2, r0, lsr #26
    2e34:	00331300 	eorseq	r1, r3, r0, lsl #6
    2e38:	02192000 	andseq	r2, r9, #0
    2e3c:	33330000 	teqcc	r3, #0
    2e40:	24200000 	strtcs	r0, [r0], #-0
    2e44:	71000002 	tstvc	r0, r2
    2e48:	20000033 	andcs	r0, r0, r3, lsr r0
    2e4c:	0000022f 	andeq	r0, r0, pc, lsr #4
    2e50:	00003385 	andeq	r3, r0, r5, lsl #7
    2e54:	00023a20 	andeq	r3, r2, r0, lsr #20
    2e58:	00347100 	eorseq	r7, r4, r0, lsl #2
    2e5c:	02451b00 	subeq	r1, r5, #0, 22
    2e60:	91030000 	mrsls	r0, (UNDEF: 3)
    2e64:	511b7db0 			; <UNDEFINED> instruction: 0x511b7db0
    2e68:	03000002 	movweq	r0, #2
    2e6c:	217da891 			; <UNDEFINED> instruction: 0x217da891
    2e70:	0000025d 	andeq	r0, r0, sp, asr r2
    2e74:	00013a1e 	andeq	r3, r1, lr, lsl sl
    2e78:	00302000 	eorseq	r2, r0, r0
    2e7c:	000bc040 	andeq	ip, fp, r0, asr #32
    2e80:	01890100 	orreq	r0, r9, r0, lsl #2
    2e84:	00000611 	andeq	r0, r0, r1, lsl r6
    2e88:	00015819 	andeq	r5, r1, r9, lsl r8
    2e8c:	0034cd00 	eorseq	ip, r4, r0, lsl #26
    2e90:	014f1900 	cmpeq	pc, r0, lsl #18
    2e94:	34fc0000 	ldrbtcc	r0, [ip], #0
    2e98:	46190000 	ldrmi	r0, [r9], -r0
    2e9c:	36000001 	strcc	r0, [r0], -r1
    2ea0:	00000035 	andeq	r0, r0, r5, lsr r0
    2ea4:	00013a22 	andeq	r3, r1, r2, lsr #20
    2ea8:	00319000 	eorseq	r9, r1, r0
    2eac:	00010840 	andeq	r0, r1, r0, asr #16
    2eb0:	01920100 	orrseq	r0, r2, r0, lsl #2
    2eb4:	00015819 	andeq	r5, r1, r9, lsl r8
    2eb8:	0035c000 	eorseq	ip, r5, r0
    2ebc:	014f1900 	cmpeq	pc, r0, lsl #18
    2ec0:	35d30000 	ldrbcc	r0, [r3]
    2ec4:	46190000 	ldrmi	r0, [r9], -r0
    2ec8:	0d000001 	stceq	0, cr0, [r0, #-4]
    2ecc:	00000036 	andeq	r0, r0, r6, lsr r0
    2ed0:	8a230000 	bhi	8c2ed8 <STACK_SIZE+0xc2ed8>
    2ed4:	20000002 	andcs	r0, r0, r2
    2ed8:	e840002e 	stmda	r0, {r1, r2, r3, r5}^
    2edc:	0100000b 	tsteq	r0, fp
    2ee0:	a11901c4 	tstge	r9, r4, asr #3
    2ee4:	77000002 	strvc	r0, [r0, -r2]
    2ee8:	19000036 	stmdbne	r0, {r1, r2, r4, r5}
    2eec:	000002ab 	andeq	r0, r0, fp, lsr #5
    2ef0:	0000368b 	andeq	r3, r0, fp, lsl #13
    2ef4:	0002b719 	andeq	fp, r2, r9, lsl r7
    2ef8:	00367700 	eorseq	r7, r6, r0, lsl #14
    2efc:	02cf1900 	sbceq	r1, pc, #0, 18
    2f00:	36a10000 	strtcc	r0, [r1], r0
    2f04:	da190000 	ble	642f0c <IRQ_STACK_SIZE+0x63af0c>
    2f08:	a1000002 	tstge	r0, r2
    2f0c:	19000036 	stmdbne	r0, {r1, r2, r4, r5}
    2f10:	000002c3 	andeq	r0, r0, r3, asr #5
    2f14:	000036b5 			; <UNDEFINED> instruction: 0x000036b5
    2f18:	00029719 	andeq	r9, r2, r9, lsl r7
    2f1c:	0036c800 	eorseq	ip, r6, r0, lsl #16
    2f20:	0be81f00 	bleq	ffa0ab28 <IRQ_STACK_BASE+0xbba0ab28>
    2f24:	e5210000 	str	r0, [r1, #-0]!
    2f28:	20000002 	andcs	r0, r0, r2
    2f2c:	000002f1 	strdeq	r0, [r0], -r1
    2f30:	000036ee 	andeq	r3, r0, lr, ror #13
    2f34:	0002fd20 	andeq	pc, r2, r0, lsr #26
    2f38:	00370200 	eorseq	r0, r7, r0, lsl #4
    2f3c:	03082000 	movweq	r2, #32768	; 0x8000
    2f40:	37340000 	ldrcc	r0, [r4, -r0]!
    2f44:	13200000 	teqne	r0, #0
    2f48:	7e000003 	cdpvc	0, 0, cr0, cr0, cr3, {0}
    2f4c:	20000037 	andcs	r0, r0, r7, lsr r0
    2f50:	0000031e 	andeq	r0, r0, lr, lsl r3
    2f54:	000037b6 			; <UNDEFINED> instruction: 0x000037b6
    2f58:	0003291b 	andeq	r2, r3, fp, lsl r9
    2f5c:	b0910300 	addslt	r0, r1, r0, lsl #6
    2f60:	03351b7d 	teqeq	r5, #128000	; 0x1f400
    2f64:	91030000 	mrsls	r0, (UNDEF: 3)
    2f68:	41217da8 	teqmi	r1, r8, lsr #27
    2f6c:	23000003 	movwcs	r0, #3
    2f70:	0000013a 	andeq	r0, r0, sl, lsr r1
    2f74:	40003388 	andmi	r3, r0, r8, lsl #7
    2f78:	00000c08 	andeq	r0, r0, r8, lsl #24
    2f7c:	1901ad01 	stmdbne	r1, {r0, r8, sl, fp, sp, pc}
    2f80:	00000158 	andeq	r0, r0, r8, asr r1
    2f84:	00003836 	andeq	r3, r0, r6, lsr r8
    2f88:	00014f19 	andeq	r4, r1, r9, lsl pc
    2f8c:	00384900 	eorseq	r4, r8, r0, lsl #18
    2f90:	01461900 	cmpeq	r6, r0, lsl #18
    2f94:	38900000 	ldmcc	r0, {}	; <UNPREDICTABLE>
    2f98:	00000000 	andeq	r0, r0, r0
    2f9c:	24000000 	strcs	r0, [r0], #-0
    2fa0:	40002e18 	andmi	r2, r0, r8, lsl lr
    2fa4:	0000160d 	andeq	r1, r0, sp, lsl #12
    2fa8:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    2fac:	01250c91 			; <UNDEFINED> instruction: 0x01250c91
    2fb0:	04030551 	streq	r0, [r3], #-1361	; 0xfffffaaf
    2fb4:	2540017f 	strbcs	r0, [r0, #-383]	; 0xfffffe81
    2fb8:	74025001 	strvc	r5, [r2], #-1
    2fbc:	26000000 	strcs	r0, [r0], -r0
    2fc0:	00000b80 	andeq	r0, r0, r0, lsl #23
    2fc4:	359c3a01 	ldrcc	r3, [ip, #2561]	; 0xa01
    2fc8:	00044000 	andeq	r4, r4, r0
    2fcc:	9c010000 	stcls	0, cr0, [r1], {-0}
    2fd0:	0000075a 	andeq	r0, r0, sl, asr r7
    2fd4:	000a1827 	andeq	r1, sl, r7, lsr #16
    2fd8:	743a0100 	ldrtvc	r0, [sl], #-256	; 0xffffff00
    2fdc:	01000000 	mrseq	r0, (UNDEF: 0)
    2fe0:	0b7a2850 	bleq	1e8d128 <STACK_SIZE+0x168d128>
    2fe4:	3c010000 	stccc	0, cr0, [r1], {-0}
    2fe8:	00000074 	andeq	r0, r0, r4, ror r0
    2fec:	0a502900 	beq	140d3f4 <STACK_SIZE+0xc0d3f4>
    2ff0:	43010000 	movwmi	r0, #4096	; 0x1000
    2ff4:	075a2a01 	ldrbeq	r2, [sl, -r1, lsl #20]
    2ff8:	35a00000 	strcc	r0, [r0, #0]!
    2ffc:	00684000 	rsbeq	r4, r8, r0
    3000:	9c010000 	stcls	0, cr0, [r1], {-0}
    3004:	000a9326 	andeq	r9, sl, r6, lsr #6
    3008:	084f0100 	stmdaeq	pc, {r8}^	; <UNPREDICTABLE>
    300c:	c8400036 	stmdagt	r0, {r1, r2, r4, r5}^
    3010:	01000001 	tsteq	r0, r1
    3014:	0007969c 	muleq	r7, ip, r6
    3018:	075a2b00 	ldrbeq	r2, [sl, -r0, lsl #22]
    301c:	36080000 	strcc	r0, [r8], -r0
    3020:	0c384000 	ldceq	0, cr4, [r8], #-0
    3024:	51010000 	mrspl	r0, (UNDEF: 1)
    3028:	09412600 	stmdbeq	r1, {r9, sl, sp}^
    302c:	7c010000 	stcvc	0, cr0, [r1], {-0}
    3030:	400037d0 	ldrdmi	r3, [r0], -r0
    3034:	0000017c 	andeq	r0, r0, ip, ror r1
    3038:	07f39c01 	ldrbeq	r9, [r3, r1, lsl #24]!
    303c:	692c0000 	stmdbvs	ip!, {}	; <UNPREDICTABLE>
    3040:	7c010064 	stcvc	0, cr0, [r1], {100}	; 0x64
    3044:	0000002c 	andeq	r0, r0, ip, lsr #32
    3048:	000038fa 	strdeq	r3, [r0], -sl
    304c:	006e652d 	rsbeq	r6, lr, sp, lsr #10
    3050:	002c7c01 	eoreq	r7, ip, r1, lsl #24
    3054:	51010000 	mrspl	r0, (UNDEF: 1)
    3058:	000b1c2e 	andeq	r1, fp, lr, lsr #24
    305c:	2c7e0100 	ldfcse	f0, [lr], #-0
    3060:	46000000 	strmi	r0, [r0], -r0
    3064:	2e000039 	mcrcs	0, 0, r0, cr0, cr9, {1}
    3068:	00000a5f 	andeq	r0, r0, pc, asr sl
    306c:	002c7f01 	eoreq	r7, ip, r1, lsl #30
    3070:	39640000 	stmdbcc	r4!, {}^	; <UNPREDICTABLE>
    3074:	382e0000 	stmdacc	lr!, {}	; <UNPREDICTABLE>
    3078:	0100000a 	tsteq	r0, sl
    307c:	00002c80 	andeq	r2, r0, r0, lsl #25
    3080:	00397800 	eorseq	r7, r9, r0, lsl #16
    3084:	3a180000 	bcc	60308c <IRQ_STACK_SIZE+0x5fb08c>
    3088:	4c000001 	stcmi	0, cr0, [r0], {1}
    308c:	30400039 	subcc	r0, r0, r9, lsr r0
    3090:	01000000 	mrseq	r0, (UNDEF: 0)
    3094:	00081e9c 	muleq	r8, ip, lr
    3098:	01461a00 	cmpeq	r6, r0, lsl #20
    309c:	50010000 	andpl	r0, r1, r0
    30a0:	00014f19 	andeq	r4, r1, r9, lsl pc
    30a4:	00399600 	eorseq	r9, r9, r0, lsl #12
    30a8:	01581a00 	cmpeq	r8, r0, lsl #20
    30ac:	52010000 	andpl	r0, r1, #0
    30b0:	098e2f00 	stmibeq	lr, {r8, r9, sl, fp, sp}
    30b4:	a7010000 	strge	r0, [r1, -r0]
    30b8:	0000004f 	andeq	r0, r0, pc, asr #32
    30bc:	4000397c 	andmi	r3, r0, ip, ror r9
    30c0:	00000028 	andeq	r0, r0, r8, lsr #32
    30c4:	08529c01 	ldmdaeq	r2, {r0, sl, fp, ip, pc}^
    30c8:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    30cc:	2ca70100 	stfcss	f0, [r7]
    30d0:	b7000000 	strlt	r0, [r0, -r0]
    30d4:	2c000039 	stccs	0, cr0, [r0], {57}	; 0x39
    30d8:	a7010079 	smlsdxge	r1, r9, r0, r0
    30dc:	0000002c 	andeq	r0, r0, ip, lsr #32
    30e0:	000039d8 	ldrdeq	r3, [r0], -r8
    30e4:	0bc32f00 	bleq	ff0cecec <IRQ_STACK_BASE+0xbb0cecec>
    30e8:	ac010000 	stcge	0, cr0, [r1], {-0}
    30ec:	00000072 	andeq	r0, r0, r2, ror r0
    30f0:	400039a4 	andmi	r3, r0, r4, lsr #19
    30f4:	00000024 	andeq	r0, r0, r4, lsr #32
    30f8:	08849c01 	stmeq	r4, {r0, sl, fp, ip, pc}
    30fc:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    3100:	2cac0100 	stfcss	f0, [ip]
    3104:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    3108:	2d000039 	stccs	0, cr0, [r0, #-228]	; 0xffffff1c
    310c:	ac010079 	stcge	0, cr0, [r1], {121}	; 0x79
    3110:	0000002c 	andeq	r0, r0, ip, lsr #32
    3114:	26005101 	strcs	r5, [r0], -r1, lsl #2
    3118:	00000918 	andeq	r0, r0, r8, lsl r9
    311c:	39c8b101 	stmibcc	r8, {r0, r8, ip, sp, pc}^
    3120:	00884000 	addeq	r4, r8, r0
    3124:	9c010000 	stcls	0, cr0, [r1], {-0}
    3128:	000008db 	ldrdeq	r0, [r0], -fp
    312c:	01007830 	tsteq	r0, r0, lsr r8
    3130:	00002cb3 			; <UNDEFINED> instruction: 0x00002cb3
    3134:	003a1a00 	eorseq	r1, sl, r0, lsl #20
    3138:	00793000 	rsbseq	r3, r9, r0
    313c:	002cb301 	eoreq	fp, ip, r1, lsl #6
    3140:	3a390000 	bcc	e43148 <STACK_SIZE+0x643148>
    3144:	3a310000 	bcc	c4314c <STACK_SIZE+0x44314c>
    3148:	08000001 	stmdaeq	r0, {r0}
    314c:	6040003a 	subvs	r0, r0, sl, lsr r0
    3150:	0100000c 	tsteq	r0, ip
    3154:	015819b9 	ldrheq	r1, [r8, #-153]	; 0xffffff67
    3158:	3a580000 	bcc	1603160 <STACK_SIZE+0xe03160>
    315c:	4f320000 	svcmi	0x00320000
    3160:	19000001 	stmdbne	r0, {r0}
    3164:	00000146 	andeq	r0, r0, r6, asr #2
    3168:	00003a6c 	andeq	r3, r0, ip, ror #20
    316c:	4e260000 	cdpmi	0, 2, cr0, cr6, cr0, {0}
    3170:	01000009 	tsteq	r0, r9
    3174:	003a50be 	ldrhteq	r5, [sl], -lr
    3178:	00008840 	andeq	r8, r0, r0, asr #16
    317c:	3d9c0100 	ldfccs	f0, [ip]
    3180:	33000009 	movwcc	r0, #9
    3184:	00000b0e 	andeq	r0, r0, lr, lsl #22
    3188:	002cbe01 	eoreq	fp, ip, r1, lsl #28
    318c:	3a8c0000 	bcc	fe303194 <IRQ_STACK_BASE+0xba303194>
    3190:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    3194:	2cc00100 	stfcse	f0, [r0], {0}
    3198:	ad000000 	stcge	0, cr0, [r0, #-0]
    319c:	3000003a 	andcc	r0, r0, sl, lsr r0
    31a0:	c0010079 	andgt	r0, r1, r9, ror r0
    31a4:	0000002c 	andeq	r0, r0, ip, lsr #32
    31a8:	00003acc 	andeq	r3, r0, ip, asr #21
    31ac:	00013a31 	andeq	r3, r1, r1, lsr sl
    31b0:	003a9000 	eorseq	r9, sl, r0
    31b4:	000c7840 	andeq	r7, ip, r0, asr #16
    31b8:	32c60100 	sbccc	r0, r6, #0, 2
    31bc:	00000158 	andeq	r0, r0, r8, asr r1
    31c0:	00014f32 	andeq	r4, r1, r2, lsr pc
    31c4:	01461900 	cmpeq	r6, r0, lsl #18
    31c8:	3aeb0000 	bcc	ffac31d0 <IRQ_STACK_BASE+0xbbac31d0>
    31cc:	00000000 	andeq	r0, r0, r0
    31d0:	000ac326 	andeq	ip, sl, r6, lsr #6
    31d4:	d8cb0100 	stmiale	fp, {r8}^
    31d8:	1440003a 	strbne	r0, [r0], #-58	; 0xffffffc6
    31dc:	01000000 	mrseq	r0, (UNDEF: 0)
    31e0:	0009759c 	muleq	r9, ip, r5
    31e4:	00782d00 	rsbseq	r2, r8, r0, lsl #26
    31e8:	0975cb01 	ldmdbeq	r5!, {r0, r8, r9, fp, lr, pc}^
    31ec:	50010000 	andpl	r0, r1, r0
    31f0:	0100792d 	tsteq	r0, sp, lsr #18
    31f4:	000975cb 	andeq	r7, r9, fp, asr #11
    31f8:	2d510100 	ldfcse	f0, [r1, #-0]
    31fc:	01007066 	tsteq	r0, r6, rrx
    3200:	00097bcb 	andeq	r7, r9, fp, asr #23
    3204:	00520100 	subseq	r0, r2, r0, lsl #2
    3208:	002c0405 	eoreq	r0, ip, r5, lsl #8
    320c:	04050000 	streq	r0, [r5], #-0
    3210:	00000981 	andeq	r0, r0, r1, lsl #19
    3214:	00004806 	andeq	r4, r0, r6, lsl #16
    3218:	09ec2600 	stmibeq	ip!, {r9, sl, sp}^
    321c:	d1010000 	mrsle	r0, (UNDEF: 1)
    3220:	40003aec 	andmi	r3, r0, ip, ror #21
    3224:	000000a4 	andeq	r0, r0, r4, lsr #1
    3228:	0a239c01 	beq	8ea234 <STACK_SIZE+0xea234>
    322c:	782d0000 	stmdavc	sp!, {}	; <UNPREDICTABLE>
    3230:	2cd10100 	ldfcse	f0, [r1], {0}
    3234:	01000000 	mrseq	r0, (UNDEF: 0)
    3238:	00792c50 	rsbseq	r2, r9, r0, asr ip
    323c:	002cd101 	eoreq	sp, ip, r1, lsl #2
    3240:	3b0b0000 	blcc	2c3248 <IRQ_STACK_SIZE+0x2bb248>
    3244:	662c0000 	strtvs	r0, [ip], -r0
    3248:	d1010070 	tstle	r1, r0, ror r0
    324c:	0000097b 	andeq	r0, r0, fp, ror r9
    3250:	00003b2a 	andeq	r3, r0, sl, lsr #22
    3254:	000a3d2e 	andeq	r3, sl, lr, lsr #26
    3258:	2cd30100 	ldfcse	f0, [r3], {0}
    325c:	4b000000 	blmi	3264 <ABORT_STACK_SIZE+0x2e64>
    3260:	2e00003b 	mcrcs	0, 0, r0, cr0, cr11, {1}
    3264:	00000ad4 	ldrdeq	r0, [r0], -r4
    3268:	002cd301 	eoreq	sp, ip, r1, lsl #6
    326c:	3b5e0000 	blcc	1783274 <STACK_SIZE+0xf83274>
    3270:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    3274:	d4010078 	strle	r0, [r1], #-120	; 0xffffff88
    3278:	0000002c 	andeq	r0, r0, ip, lsr #32
    327c:	00003b71 	andeq	r3, r0, r1, ror fp
    3280:	00797930 	rsbseq	r7, r9, r0, lsr r9
    3284:	002cd401 	eoreq	sp, ip, r1, lsl #8
    3288:	3b900000 	blcc	fe403290 <IRQ_STACK_BASE+0xba403290>
    328c:	3a310000 	bcc	c43294 <STACK_SIZE+0x443294>
    3290:	38000001 	stmdacc	r0, {r0}
    3294:	9040003b 	subls	r0, r0, fp, lsr r0
    3298:	0100000c 	tsteq	r0, ip
    329c:	015819da 	ldrsbeq	r1, [r8, #-154]	; 0xffffff66
    32a0:	3baf0000 	blcc	febc32a8 <IRQ_STACK_BASE+0xbabc32a8>
    32a4:	4f320000 	svcmi	0x00320000
    32a8:	19000001 	stmdbne	r0, {r0}
    32ac:	00000146 	andeq	r0, r0, r6, asr #2
    32b0:	00003bda 	ldrdeq	r3, [r0], -sl
    32b4:	9c260000 	stcls	0, cr0, [r6], #-0
    32b8:	01000009 	tsteq	r0, r9
    32bc:	003b90df 	ldrsbteq	r9, [fp], -pc
    32c0:	00008c40 	andeq	r8, r0, r0, asr #24
    32c4:	c39c0100 	orrsgt	r0, ip, #0, 2
    32c8:	2d00000a 	stccs	0, cr0, [r0, #-40]	; 0xffffffd8
    32cc:	df010078 	svcle	0x00010078
    32d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    32d4:	792c5001 	stmdbvc	ip!, {r0, ip, lr}
    32d8:	2cdf0100 	ldfcse	f0, [pc], {0}
    32dc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    32e0:	2c00003b 	stccs	0, cr0, [r0], {59}	; 0x3b
    32e4:	01007066 	tsteq	r0, r6, rrx
    32e8:	00097bdf 	ldrdeq	r7, [r9], -pc	; <UNPREDICTABLE>
    32ec:	003c2000 	eorseq	r2, ip, r0
    32f0:	0a3d3300 	beq	f4fef8 <STACK_SIZE+0x74fef8>
    32f4:	df010000 	svcle	0x00010000
    32f8:	0000002c 	andeq	r0, r0, ip, lsr #32
    32fc:	00003c41 	andeq	r3, r0, r1, asr #24
    3300:	000ad427 	andeq	sp, sl, r7, lsr #8
    3304:	2cdf0100 	ldfcse	f0, [pc], {0}
    3308:	02000000 	andeq	r0, r0, #0
    330c:	78300091 	ldmdavc	r0!, {r0, r4, r7}
    3310:	e1010078 	hlt	0x1008
    3314:	0000002c 	andeq	r0, r0, ip, lsr #32
    3318:	00003c62 	andeq	r3, r0, r2, ror #24
    331c:	00797930 	rsbseq	r7, r9, r0, lsr r9
    3320:	002ce101 	eoreq	lr, ip, r1, lsl #2
    3324:	3c760000 	ldclcc	0, cr0, [r6], #-0
    3328:	3a310000 	bcc	c43330 <STACK_SIZE+0x443330>
    332c:	d0000001 	andle	r0, r0, r1
    3330:	a840003b 	stmdage	r0, {r0, r1, r3, r4, r5}^
    3334:	0100000c 	tsteq	r0, ip
    3338:	015819e7 	cmpeq	r8, r7, ror #19
    333c:	3cbf0000 	ldccc	0, cr0, [pc]	; 3344 <ABORT_STACK_SIZE+0x2f44>
    3340:	4f190000 	svcmi	0x00190000
    3344:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
    3348:	1900003c 	stmdbne	r0, {r2, r3, r4, r5}
    334c:	00000146 	andeq	r0, r0, r6, asr #2
    3350:	00003cf1 	strdeq	r3, [r0], -r1
    3354:	68260000 	stmdavs	r6!, {}	; <UNPREDICTABLE>
    3358:	01000009 	tsteq	r0, r9
    335c:	003c1cec 	eorseq	r1, ip, ip, ror #25
    3360:	00002840 	andeq	r2, r0, r0, asr #16
    3364:	f39c0100 	vaddw.u16	q0, q6, d0
    3368:	2700000a 	strcs	r0, [r0, -sl]
    336c:	00000a77 	andeq	r0, r0, r7, ror sl
    3370:	002cec01 	eoreq	lr, ip, r1, lsl #24
    3374:	50010000 	andpl	r0, r1, r0
    3378:	000af627 	andeq	pc, sl, r7, lsr #12
    337c:	2cec0100 	stfcse	f0, [ip]
    3380:	01000000 	mrseq	r0, (UNDEF: 0)
    3384:	89260051 	stmdbhi	r6!, {r0, r4, r6}
    3388:	0100000b 	tsteq	r0, fp
    338c:	003c44f4 	ldrshteq	r4, [ip], -r4
    3390:	00003440 	andeq	r3, r0, r0, asr #8
    3394:	239c0100 	orrscs	r0, ip, #0, 2
    3398:	2700000b 	strcs	r0, [r0, -fp]
    339c:	00000a77 	andeq	r0, r0, r7, ror sl
    33a0:	002cf401 	eoreq	pc, ip, r1, lsl #8
    33a4:	50010000 	andpl	r0, r1, r0
    33a8:	000af627 	andeq	pc, sl, r7, lsr #12
    33ac:	2cf40100 	ldfcse	f0, [r4]
    33b0:	01000000 	mrseq	r0, (UNDEF: 0)
    33b4:	64180051 	ldrvs	r0, [r8], #-81	; 0xffffffaf
    33b8:	78000001 	stmdavc	r0, {r0}
    33bc:	1c40003c 	mcrrne	0, 3, r0, r0, cr12
    33c0:	01000000 	mrseq	r0, (UNDEF: 0)
    33c4:	000b409c 	muleq	fp, ip, r0
    33c8:	01751900 	cmneq	r5, r0, lsl #18
    33cc:	3d110000 	ldccc	0, cr0, [r1, #-0]
    33d0:	34000000 	strcc	r0, [r0], #-0
    33d4:	000009d5 	ldrdeq	r0, [r0], -r5
    33d8:	94010701 	strls	r0, [r1], #-1793	; 0xfffff8ff
    33dc:	2440003c 	strbcs	r0, [r0], #-60	; 0xffffffc4
    33e0:	01000000 	mrseq	r0, (UNDEF: 0)
    33e4:	000b659c 	muleq	fp, ip, r5
    33e8:	09623500 	stmdbeq	r2!, {r8, sl, ip, sp}^
    33ec:	07010000 	streq	r0, [r1, -r0]
    33f0:	00002c01 	andeq	r2, r0, r1, lsl #24
    33f4:	00500100 	subseq	r0, r0, r0, lsl #2
    33f8:	000b5434 	andeq	r5, fp, r4, lsr r4
    33fc:	011a0100 	tsteq	sl, r0, lsl #2
    3400:	40003cb8 			; <UNDEFINED> instruction: 0x40003cb8
    3404:	00000144 	andeq	r0, r0, r4, asr #2
    3408:	0c709c01 	ldcleq	12, cr9, [r0], #-4
    340c:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    3410:	011a0100 	tsteq	sl, r0, lsl #2
    3414:	0000002c 	andeq	r0, r0, ip, lsr #32
    3418:	00003d38 	andeq	r3, r0, r8, lsr sp
    341c:	01007936 	tsteq	r0, r6, lsr r9
    3420:	002c011a 	eoreq	r0, ip, sl, lsl r1
    3424:	3d560000 	ldclcc	0, cr0, [r6, #-0]
    3428:	66360000 	ldrtvs	r0, [r6], -r0
    342c:	1a010070 	bne	435f4 <IRQ_STACK_SIZE+0x3b5f4>
    3430:	00007201 	andeq	r7, r0, r1, lsl #4
    3434:	003d7500 	eorseq	r7, sp, r0, lsl #10
    3438:	78783700 	ldmdavc	r8!, {r8, r9, sl, ip, sp}^
    343c:	011d0100 	tsteq	sp, r0, lsl #2
    3440:	0000002c 	andeq	r0, r0, ip, lsr #32
    3444:	00003da1 	andeq	r3, r0, r1, lsr #27
    3448:	00797937 	rsbseq	r7, r9, r7, lsr r9
    344c:	2c011d01 	stccs	13, cr1, [r1], {1}
    3450:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    3454:	3700003d 	smladxcc	r0, sp, r0, r0
    3458:	1d010070 	stcne	0, cr0, [r1, #-448]	; 0xfffffe40
    345c:	00002c01 	andeq	r2, r0, r1, lsl #24
    3460:	003e0500 	eorseq	r0, lr, r0, lsl #10
    3464:	00743700 	rsbseq	r3, r4, r0, lsl #14
    3468:	7b011e01 	blvc	4ac74 <IRQ_STACK_SIZE+0x42c74>
    346c:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    3470:	3700003e 	smladxcc	r0, lr, r0, r0
    3474:	00776172 	rsbseq	r6, r7, r2, ror r1
    3478:	7b012001 	blvc	4b484 <IRQ_STACK_SIZE+0x43484>
    347c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    3480:	3800003e 	stmdacc	r0, {r1, r2, r3, r4, r5}
    3484:	21010077 	tstcs	r1, r7, ror r0
    3488:	00004f01 	andeq	r4, r0, r1, lsl #30
    348c:	37570100 	ldrbcc	r0, [r7, -r0, lsl #2]
    3490:	22010068 	andcs	r0, r1, #104	; 0x68
    3494:	00004f01 	andeq	r4, r0, r1, lsl #30
    3498:	003ee900 	eorseq	lr, lr, r0, lsl #18
    349c:	61703700 	cmnvs	r0, r0, lsl #14
    34a0:	23010064 	movwcs	r0, #4196	; 0x1064
    34a4:	00004f01 	andeq	r4, r0, r1, lsl #30
    34a8:	003f0900 	eorseq	r0, pc, r0, lsl #18
    34ac:	013a1e00 	teqeq	sl, r0, lsl #28
    34b0:	3d840000 	stccc	0, cr0, [r4]
    34b4:	0cc84000 	stcleq	0, cr4, [r8], {0}
    34b8:	37010000 	strcc	r0, [r1, -r0]
    34bc:	000c4201 	andeq	r4, ip, r1, lsl #4
    34c0:	01581900 	cmpeq	r8, r0, lsl #18
    34c4:	3f280000 	svccc	0x00280000
    34c8:	4f320000 	svcmi	0x00320000
    34cc:	32000001 	andcc	r0, r0, #1
    34d0:	00000146 	andeq	r0, r0, r6, asr #2
    34d4:	3d582400 	cfldrdcc	mvd2, [r8, #-0]
    34d8:	162c4000 	strtne	r4, [ip], -r0
    34dc:	01250000 	teqeq	r5, r0
    34e0:	00770253 	rsbseq	r0, r7, r3, asr r2
    34e4:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    34e8:	01250079 	teqeq	r5, r9, ror r0
    34ec:	01f30351 	mvnseq	r0, r1, asr r3
    34f0:	50012552 	andpl	r2, r1, r2, asr r5
    34f4:	7f140305 	svcvc	0x00140305
    34f8:	02254001 	eoreq	r4, r5, #1
    34fc:	7a02007d 	bvc	836f8 <IRQ_STACK_SIZE+0x7b6f8>
    3500:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3504:	00000182 	andeq	r0, r0, r2, lsl #3
    3508:	40003dfc 	strdmi	r3, [r0], -ip
    350c:	000003c8 	andeq	r0, r0, r8, asr #7
    3510:	0d789c01 	ldcleq	12, cr9, [r8, #-4]!
    3514:	8f190000 	svchi	0x00190000
    3518:	3b000001 	blcc	3524 <ABORT_STACK_SIZE+0x3124>
    351c:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    3520:	00000199 	muleq	r0, r9, r1
    3524:	00003f5b 	andeq	r3, r0, fp, asr pc
    3528:	0001a319 	andeq	sl, r1, r9, lsl r3
    352c:	003f9200 	eorseq	r9, pc, r0, lsl #4
    3530:	01af1900 			; <UNDEFINED> instruction: 0x01af1900
    3534:	3fb20000 	svccc	0x00b20000
    3538:	bb190000 	bllt	643540 <IRQ_STACK_SIZE+0x63b540>
    353c:	d2000001 	andle	r0, r0, #1
    3540:	1a00003f 	bne	3644 <ABORT_STACK_SIZE+0x3244>
    3544:	000001c7 	andeq	r0, r0, r7, asr #3
    3548:	1a049102 	bne	127958 <IRQ_STACK_SIZE+0x11f958>
    354c:	000001d2 	ldrdeq	r0, [r0], -r2
    3550:	20089102 	andcs	r9, r8, r2, lsl #2
    3554:	000001dd 	ldrdeq	r0, [r0], -sp
    3558:	000040d9 	ldrdeq	r4, [r0], -r9
    355c:	0001e920 	andeq	lr, r1, r0, lsr #18
    3560:	0042ac00 	subeq	sl, r2, r0, lsl #24
    3564:	01f52000 	mvnseq	r2, r0
    3568:	44e80000 	strbtmi	r0, [r8], #0
    356c:	01200000 	teqeq	r0, r0
    3570:	3f000002 	svccc	0x00000002
    3574:	20000046 	andcs	r0, r0, r6, asr #32
    3578:	0000020d 	andeq	r0, r0, sp, lsl #4
    357c:	000049a2 	andeq	r4, r0, r2, lsr #19
    3580:	00021920 	andeq	r1, r2, r0, lsr #18
    3584:	0049c200 	subeq	ip, r9, r0, lsl #4
    3588:	02242000 	eoreq	r2, r4, #0
    358c:	4a000000 	bmi	3594 <ABORT_STACK_SIZE+0x3194>
    3590:	2f200000 	svccs	0x00200000
    3594:	14000002 	strne	r0, [r0], #-2
    3598:	2000004a 	andcs	r0, r0, sl, asr #32
    359c:	0000023a 	andeq	r0, r0, sl, lsr r2
    35a0:	00004a7a 	andeq	r4, r0, sl, ror sl
    35a4:	0002451b 	andeq	r4, r2, fp, lsl r5
    35a8:	40910200 	addsmi	r0, r1, r0, lsl #4
    35ac:	0002511b 	andeq	r5, r2, fp, lsl r1
    35b0:	b8910300 	ldmlt	r1, {r8, r9}
    35b4:	025d207f 	subseq	r2, sp, #127	; 0x7f
    35b8:	4ae00000 	bmi	ff8035c0 <IRQ_STACK_BASE+0xbb8035c0>
    35bc:	3a1e0000 	bcc	7835c4 <IRQ_STACK_SIZE+0x77b5c4>
    35c0:	c8000001 	stmdagt	r0, {r0}
    35c4:	0840003f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5}^
    35c8:	0100000d 	tsteq	r0, sp
    35cc:	0d530189 	ldfeqe	f0, [r3, #-548]	; 0xfffffddc
    35d0:	58320000 	ldmdapl	r2!, {}	; <UNPREDICTABLE>
    35d4:	32000001 	andcc	r0, r0, #1
    35d8:	0000014f 	andeq	r0, r0, pc, asr #2
    35dc:	00014619 	andeq	r4, r1, r9, lsl r6
    35e0:	004b6800 	subeq	r6, fp, r0, lsl #16
    35e4:	3a230000 	bcc	8c35ec <STACK_SIZE+0xc35ec>
    35e8:	64000001 	strvs	r0, [r0], #-1
    35ec:	28400040 	stmdacs	r0, {r6}^
    35f0:	0100000d 	tsteq	r0, sp
    35f4:	58320192 	ldmdapl	r2!, {r1, r4, r7, r8}
    35f8:	32000001 	andcc	r0, r0, #1
    35fc:	0000014f 	andeq	r0, r0, pc, asr #2
    3600:	00014619 	andeq	r4, r1, r9, lsl r6
    3604:	004b8b00 	subeq	r8, fp, r0, lsl #22
    3608:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    360c:	0000028a 	andeq	r0, r0, sl, lsl #5
    3610:	400041c4 	andmi	r4, r0, r4, asr #3
    3614:	00000174 	andeq	r0, r0, r4, ror r1
    3618:	0e399c01 	cdpeq	12, 3, cr9, cr9, cr1, {0}
    361c:	97190000 	ldrls	r0, [r9, -r0]
    3620:	ae000002 	cdpge	0, 0, cr0, cr0, cr2, {0}
    3624:	1900004b 	stmdbne	r0, {r0, r1, r3, r6}
    3628:	000002a1 	andeq	r0, r0, r1, lsr #5
    362c:	00004bce 	andeq	r4, r0, lr, asr #23
    3630:	0002ab19 	andeq	sl, r2, r9, lsl fp
    3634:	004c0500 	subeq	r0, ip, r0, lsl #10
    3638:	02b71900 	adcseq	r1, r7, #0, 18
    363c:	4c250000 	stcmi	0, cr0, [r5], #-0
    3640:	c31a0000 	tstgt	sl, #0
    3644:	02000002 	andeq	r0, r0, #2
    3648:	cf1a0091 	svcgt	0x001a0091
    364c:	02000002 	andeq	r0, r0, #2
    3650:	da1a0491 	ble	68489c <IRQ_STACK_SIZE+0x67c89c>
    3654:	02000002 	andeq	r0, r0, #2
    3658:	e5200891 	str	r0, [r0, #-2193]!	; 0xfffff76f
    365c:	45000002 	strmi	r0, [r0, #-2]
    3660:	3900004c 	stmdbcc	r0, {r2, r3, r6}
    3664:	000002f1 	strdeq	r0, [r0], -r1
    3668:	02fd2000 	rscseq	r2, sp, #0
    366c:	4c6d0000 	stclmi	0, cr0, [sp], #-0
    3670:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    3674:	9f000003 	svcls	0x00000003
    3678:	2000004c 	andcs	r0, r0, ip, asr #32
    367c:	00000313 	andeq	r0, r0, r3, lsl r3
    3680:	00004cdd 	ldrdeq	r4, [r0], -sp
    3684:	00031e20 	andeq	r1, r3, r0, lsr #28
    3688:	004d1400 	subeq	r1, sp, r0, lsl #8
    368c:	03291b00 	teqeq	r9, #0, 22
    3690:	91020000 	mrsls	r0, (UNDEF: 2)
    3694:	03351b40 	teqeq	r5, #64, 22	; 0x10000
    3698:	91030000 	mrsls	r0, (UNDEF: 3)
    369c:	41207fb8 			; <UNDEFINED> instruction: 0x41207fb8
    36a0:	4b000003 	blmi	36b4 <ABORT_STACK_SIZE+0x32b4>
    36a4:	2300004d 	movwcs	r0, #77	; 0x4d
    36a8:	0000013a 	andeq	r0, r0, sl, lsr r1
    36ac:	400042bc 			; <UNDEFINED> instruction: 0x400042bc
    36b0:	00000d48 	andeq	r0, r0, r8, asr #26
    36b4:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    36b8:	00000158 	andeq	r0, r0, r8, asr r1
    36bc:	00014f32 	andeq	r4, r1, r2, lsr pc
    36c0:	01461900 	cmpeq	r6, r0, lsl #18
    36c4:	4da30000 	stcmi	0, cr0, [r3]
    36c8:	00000000 	andeq	r0, r0, r0
    36cc:	00034e18 	andeq	r4, r3, r8, lsl lr
    36d0:	00433800 	subeq	r3, r3, r0, lsl #16
    36d4:	00021c40 	andeq	r1, r2, r0, asr #24
    36d8:	7b9c0100 	blvc	fe703ae0 <IRQ_STACK_BASE+0xba703ae0>
    36dc:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    36e0:	0000035b 	andeq	r0, r0, fp, asr r3
    36e4:	00004dc6 	andeq	r4, r0, r6, asr #27
    36e8:	00036519 	andeq	r6, r3, r9, lsl r5
    36ec:	004dfe00 	subeq	pc, sp, r0, lsl #28
    36f0:	036f1900 	cmneq	pc, #0, 18
    36f4:	4e1e0000 	cdpmi	0, 1, cr0, cr14, cr0, {0}
    36f8:	7b190000 	blvc	643700 <IRQ_STACK_SIZE+0x63b700>
    36fc:	3e000003 	cdpcc	0, 0, cr0, cr0, cr3, {0}
    3700:	1900004e 	stmdbne	r0, {r1, r2, r3, r6}
    3704:	00000387 	andeq	r0, r0, r7, lsl #7
    3708:	00004e5e 	andeq	r4, r0, lr, asr lr
    370c:	0003931a 	andeq	r9, r3, sl, lsl r3
    3710:	04910200 	ldreq	r0, [r1], #512	; 0x200
    3714:	00039e1a 	andeq	r9, r3, sl, lsl lr
    3718:	08910200 	ldmeq	r1, {r9}
    371c:	0003a920 	andeq	sl, r3, r0, lsr #18
    3720:	004edb00 	subeq	sp, lr, r0, lsl #22
    3724:	028a1e00 	addeq	r1, sl, #0, 28
    3728:	43780000 	cmnmi	r8, #0
    372c:	0d684000 	stcleq	0, cr4, [r8, #-0]
    3730:	c4010000 	strgt	r0, [r1], #-0
    3734:	000f4a01 	andeq	r4, pc, r1, lsl #20
    3738:	02da3200 	sbcseq	r3, sl, #0, 4
    373c:	cf320000 	svcgt	0x00320000
    3740:	19000002 	stmdbne	r0, {r1}
    3744:	000002c3 	andeq	r0, r0, r3, asr #5
    3748:	00004f1f 	andeq	r4, r0, pc, lsl pc
    374c:	0002b732 	andeq	fp, r2, r2, lsr r7
    3750:	02ab3200 	adceq	r3, fp, #0, 4
    3754:	a11a0000 	tstge	sl, r0
    3758:	03000002 	movweq	r0, #2
    375c:	197efc91 	ldmdbne	lr!, {r0, r4, r7, sl, fp, ip, sp, lr, pc}^
    3760:	00000297 	muleq	r0, r7, r2
    3764:	00004f32 	andeq	r4, r0, r2, lsr pc
    3768:	000d681f 	andeq	r6, sp, pc, lsl r8
    376c:	02e52100 	rsceq	r2, r5, #0, 2
    3770:	f1390000 			; <UNDEFINED> instruction: 0xf1390000
    3774:	00000002 	andeq	r0, r0, r2
    3778:	0002fd20 	andeq	pc, r2, r0, lsr #26
    377c:	004f4700 	subeq	r4, pc, r0, lsl #14
    3780:	03082000 	movweq	r2, #32768	; 0x8000
    3784:	4f790000 	svcmi	0x00790000
    3788:	13200000 	teqne	r0, #0
    378c:	b7000003 	strlt	r0, [r0, -r3]
    3790:	2000004f 	andcs	r0, r0, pc, asr #32
    3794:	0000031e 	andeq	r0, r0, lr, lsl r3
    3798:	00004fee 	andeq	r4, r0, lr, ror #31
    379c:	0003291b 	andeq	r2, r3, fp, lsl r9
    37a0:	b0910300 	addslt	r0, r1, r0, lsl #6
    37a4:	03351b7f 	teqeq	r5, #130048	; 0x1fc00
    37a8:	91030000 	mrsls	r0, (UNDEF: 3)
    37ac:	41207fa8 	teqmi	r0, r8, lsr #31
    37b0:	25000003 	strcs	r0, [r0, #-3]
    37b4:	23000050 	movwcs	r0, #80	; 0x50
    37b8:	0000013a 	andeq	r0, r0, sl, lsr r1
    37bc:	400044cc 	andmi	r4, r0, ip, asr #9
    37c0:	00000d88 	andeq	r0, r0, r8, lsl #27
    37c4:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    37c8:	00000158 	andeq	r0, r0, r8, asr r1
    37cc:	00014f32 	andeq	r4, r1, r2, lsr pc
    37d0:	01461900 	cmpeq	r6, r0, lsl #18
    37d4:	507d0000 	rsbspl	r0, sp, r0
    37d8:	00000000 	andeq	r0, r0, r0
    37dc:	43f02400 	mvnsmi	r2, #0, 8
    37e0:	01824000 	orreq	r4, r2, r0
    37e4:	01250000 	teqeq	r5, r0
    37e8:	94910453 	ldrls	r0, [r1], #1107	; 0x453
    37ec:	0125067f 	teqeq	r5, pc, ror r6
    37f0:	98910452 	ldmls	r1, {r1, r4, r6, sl}
    37f4:	0125067f 	teqeq	r5, pc, ror r6
    37f8:	fc910451 	ldc2	4, cr0, [r1], {81}	; 0x51
    37fc:	0225067e 	eoreq	r0, r5, #132120576	; 0x7e00000
    3800:	7902087d 	stmdbvc	r2, {r0, r2, r3, r4, r5, r6, fp}
    3804:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    3808:	007a0204 	rsbseq	r0, sl, r4, lsl #4
    380c:	e9340000 	ldmdb	r4!, {}	; <UNPREDICTABLE>
    3810:	0100000a 	tsteq	r0, sl
    3814:	455401ca 	ldrbmi	r0, [r4, #-458]	; 0xfffffe36
    3818:	00804000 	addeq	r4, r0, r0
    381c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3820:	00001059 	andeq	r1, r0, r9, asr r0
    3824:	00317836 	eorseq	r7, r1, r6, lsr r8
    3828:	2c01ca01 	stccs	10, cr12, [r1], {1}
    382c:	a0000000 	andge	r0, r0, r0
    3830:	36000050 			; <UNDEFINED> instruction: 0x36000050
    3834:	01003179 	tsteq	r0, r9, ror r1
    3838:	002c01ca 	eoreq	r0, ip, sl, asr #3
    383c:	50c10000 	sbcpl	r0, r1, r0
    3840:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    3844:	ca010032 	bgt	43914 <IRQ_STACK_SIZE+0x3b914>
    3848:	00002c01 	andeq	r2, r0, r1, lsl #24
    384c:	0050ed00 	subseq	lr, r0, r0, lsl #26
    3850:	32793600 	rsbscc	r3, r9, #0, 12
    3854:	01ca0100 	biceq	r0, sl, r0, lsl #2
    3858:	0000002c 	andeq	r0, r0, ip, lsr #32
    385c:	0000510e 	andeq	r5, r0, lr, lsl #2
    3860:	000b0e35 	andeq	r0, fp, r5, lsr lr
    3864:	01ca0100 	biceq	r0, sl, r0, lsl #2
    3868:	0000002c 	andeq	r0, r0, ip, lsr #32
    386c:	38009102 	stmdacc	r0, {r1, r8, ip, pc}
    3870:	cc010069 	stcgt	0, cr0, [r1], {105}	; 0x69
    3874:	00002c01 	andeq	r2, r0, r1, lsl #24
    3878:	37510100 	ldrbcc	r0, [r1, -r0, lsl #2]
    387c:	cc01006a 	stcgt	0, cr0, [r1], {106}	; 0x6a
    3880:	00002c01 	andeq	r2, r0, r1, lsl #24
    3884:	00512f00 	subseq	r2, r1, r0, lsl #30
    3888:	78783800 	ldmdavc	r8!, {fp, ip, sp}^
    388c:	cd010031 	stcgt	0, cr0, [r1, #-196]	; 0xffffff3c
    3890:	00002c01 	andeq	r2, r0, r1, lsl #24
    3894:	37500100 	ldrbcc	r0, [r0, -r0, lsl #2]
    3898:	00317979 	eorseq	r7, r1, r9, ror r9
    389c:	2c01cd01 	stccs	13, cr12, [r1], {1}
    38a0:	4d000000 	stcmi	0, cr0, [r0, #-0]
    38a4:	38000051 	stmdacc	r0, {r0, r4, r6}
    38a8:	00327878 	eorseq	r7, r2, r8, ror r8
    38ac:	2c01cd01 	stccs	13, cr12, [r1], {1}
    38b0:	01000000 	mrseq	r0, (UNDEF: 0)
    38b4:	79793852 	ldmdbvc	r9!, {r1, r4, r6, fp, ip, sp}^
    38b8:	cd010032 	stcgt	0, cr0, [r1, #-200]	; 0xffffff38
    38bc:	00002c01 	andeq	r2, r0, r1, lsl #24
    38c0:	23530100 	cmpcs	r3, #0, 2
    38c4:	0000013a 	andeq	r0, r0, sl, lsr r1
    38c8:	40004598 	mulmi	r0, r8, r5
    38cc:	00000da8 	andeq	r0, r0, r8, lsr #27
    38d0:	3201e901 	andcc	lr, r1, #16384	; 0x4000
    38d4:	00000158 	andeq	r0, r0, r8, asr r1
    38d8:	00014f19 	andeq	r4, r1, r9, lsl pc
    38dc:	00516000 	subseq	r6, r1, r0
    38e0:	01461900 	cmpeq	r6, r0, lsl #18
    38e4:	51730000 	cmnpl	r3, r0
    38e8:	00000000 	andeq	r0, r0, r0
    38ec:	000afe34 	andeq	pc, sl, r4, lsr lr	; <UNPREDICTABLE>
    38f0:	01ee0100 	mvneq	r0, r0, lsl #2
    38f4:	400045d4 	ldrdmi	r4, [r0], -r4	; <UNPREDICTABLE>
    38f8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    38fc:	121a9c01 	andsne	r9, sl, #256	; 0x100
    3900:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    3904:	ee010031 	mcr	0, 0, r0, cr1, cr1, {1}
    3908:	00002c01 	andeq	r2, r0, r1, lsl #24
    390c:	00519300 	subseq	r9, r1, r0, lsl #6
    3910:	31793600 	cmncc	r9, r0, lsl #12
    3914:	01ee0100 	mvneq	r0, r0, lsl #2
    3918:	0000002c 	andeq	r0, r0, ip, lsr #32
    391c:	000051d8 	ldrdeq	r5, [r0], -r8
    3920:	00327836 	eorseq	r7, r2, r6, lsr r8
    3924:	2c01ee01 	stccs	14, cr14, [r1], {1}
    3928:	1d000000 	stcne	0, cr0, [r0, #-0]
    392c:	36000052 			; <UNDEFINED> instruction: 0x36000052
    3930:	01003279 	tsteq	r0, r9, ror r2
    3934:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3938:	526e0000 	rsbpl	r0, lr, #0
    393c:	0e3a0000 	cdpeq	0, 3, cr0, cr10, cr0, {0}
    3940:	0100000b 	tsteq	r0, fp
    3944:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3948:	52bf0000 	adcspl	r0, pc, #0
    394c:	79370000 	ldmdbvc	r7!, {}	; <UNPREDICTABLE>
    3950:	01f00100 	mvnseq	r0, r0, lsl #2
    3954:	00000025 	andeq	r0, r0, r5, lsr #32
    3958:	000052eb 	andeq	r5, r0, fp, ror #5
    395c:	01007838 	tsteq	r0, r8, lsr r8
    3960:	002501f0 	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
    3964:	90050000 	andls	r0, r5, r0
    3968:	08930291 	ldmeq	r3, {r0, r4, r7, r9}
    396c:	00796437 	rsbseq	r6, r9, r7, lsr r4
    3970:	2501f101 	strcs	pc, [r1, #-257]	; 0xfffffeff
    3974:	11000000 	mrsne	r0, (UNDEF: 0)
    3978:	37000053 	smlsdcc	r0, r3, r0, r0
    397c:	01007864 	tsteq	r0, r4, ror #16
    3980:	002501f1 	strdeq	r0, [r5], -r1	; <UNPREDICTABLE>
    3984:	53c40000 	bicpl	r0, r4, #0
    3988:	65370000 	ldrvs	r0, [r7, #-0]!
    398c:	f2010079 	vqadd.s8	q0, <illegal reg q0.5>, <illegal reg q12.5>
    3990:	00002501 	andeq	r2, r0, r1, lsl #10
    3994:	00543600 	subseq	r3, r4, r0, lsl #12
    3998:	78653700 	stmdavc	r5!, {r8, r9, sl, ip, sp}^
    399c:	01f20100 	mvnseq	r0, r0, lsl #2
    39a0:	00000025 	andeq	r0, r0, r5, lsr #32
    39a4:	00005461 	andeq	r5, r0, r1, ror #8
    39a8:	0001641e 	andeq	r6, r1, lr, lsl r4
    39ac:	0045f800 	subeq	pc, r5, r0, lsl #16
    39b0:	000dc040 	andeq	ip, sp, r0, asr #32
    39b4:	01f40100 	mvnseq	r0, r0, lsl #2
    39b8:	00001133 	andeq	r1, r0, r3, lsr r1
    39bc:	00017519 	andeq	r7, r1, r9, lsl r5
    39c0:	00531100 	subseq	r1, r3, r0, lsl #2
    39c4:	641e0000 	ldrvs	r0, [lr], #-0
    39c8:	04000001 	streq	r0, [r0], #-1
    39cc:	d8400046 	stmdale	r0, {r1, r2, r6}^
    39d0:	0100000d 	tsteq	r0, sp
    39d4:	115101f4 	ldrshne	r0, [r1, #-20]	; 0xffffffec
    39d8:	75190000 	ldrvc	r0, [r9, #-0]
    39dc:	c4000001 	strgt	r0, [r0], #-1
    39e0:	00000053 	andeq	r0, r0, r3, asr r0
    39e4:	0001641e 	andeq	r6, r1, lr, lsl r4
    39e8:	00462800 	subeq	r2, r6, r0, lsl #16
    39ec:	000e0040 	andeq	r0, lr, r0, asr #32
    39f0:	01f60100 	mvnseq	r0, r0, lsl #2
    39f4:	0000116f 	andeq	r1, r0, pc, ror #2
    39f8:	00017519 	andeq	r7, r1, r9, lsl r5
    39fc:	00548700 	subseq	r8, r4, r0, lsl #14
    3a00:	3a1e0000 	bcc	783a08 <IRQ_STACK_SIZE+0x77ba08>
    3a04:	7c000001 	stcvc	0, cr0, [r0], {1}
    3a08:	18400046 	stmdane	r0, {r1, r2, r6}^
    3a0c:	0100000e 	tsteq	r0, lr
    3a10:	119f0209 	orrsne	r0, pc, r9, lsl #4
    3a14:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3a18:	9e000001 	cdpls	0, 0, cr0, cr0, cr1, {0}
    3a1c:	19000054 	stmdbne	r0, {r2, r4, r6}
    3a20:	0000014f 	andeq	r0, r0, pc, asr #2
    3a24:	000054b1 			; <UNDEFINED> instruction: 0x000054b1
    3a28:	00014619 	andeq	r4, r1, r9, lsl r6
    3a2c:	0054cc00 	subseq	ip, r4, r0, lsl #24
    3a30:	3a1e0000 	bcc	783a38 <IRQ_STACK_SIZE+0x77ba38>
    3a34:	b8000001 	stmdalt	r0, {r0}
    3a38:	48400046 	stmdami	r0, {r1, r2, r6}^
    3a3c:	0100000e 	tsteq	r0, lr
    3a40:	11cf020d 	bicne	r0, pc, sp, lsl #4
    3a44:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3a48:	e7000001 	str	r0, [r0, -r1]
    3a4c:	19000054 	stmdbne	r0, {r2, r4, r6}
    3a50:	0000014f 	andeq	r0, r0, pc, asr #2
    3a54:	000054fa 	strdeq	r5, [r0], -sl
    3a58:	00014619 	andeq	r4, r1, r9, lsl r6
    3a5c:	00551500 	subseq	r1, r5, r0, lsl #10
    3a60:	3a1e0000 	bcc	783a68 <IRQ_STACK_SIZE+0x77ba68>
    3a64:	3c000001 	stccc	0, cr0, [r0], {1}
    3a68:	70400047 	subvc	r0, r0, r7, asr #32
    3a6c:	0100000e 	tsteq	r0, lr
    3a70:	11ff01fb 	ldrshne	r0, [pc, #27]	; 3a93 <ABORT_STACK_SIZE+0x3693>
    3a74:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3a78:	30000001 	andcc	r0, r0, r1
    3a7c:	19000055 	stmdbne	r0, {r0, r2, r4, r6}
    3a80:	0000014f 	andeq	r0, r0, pc, asr #2
    3a84:	00005543 	andeq	r5, r0, r3, asr #10
    3a88:	00014619 	andeq	r4, r1, r9, lsl r6
    3a8c:	00555e00 	subseq	r5, r5, r0, lsl #28
    3a90:	64220000 	strtvs	r0, [r2], #-0
    3a94:	7c000001 	stcvc	0, cr0, [r0], {1}
    3a98:	04400047 	strbeq	r0, [r0], #-71	; 0xffffffb9
    3a9c:	01000000 	mrseq	r0, (UNDEF: 0)
    3aa0:	75190205 	ldrvc	r0, [r9, #-517]	; 0xfffffdfb
    3aa4:	79000001 	stmdbvc	r0, {r0}
    3aa8:	00000055 	andeq	r0, r0, r5, asr r0
    3aac:	03b61800 			; <UNDEFINED> instruction: 0x03b61800
    3ab0:	47880000 	strmi	r0, [r8, r0]
    3ab4:	02384000 	eorseq	r4, r8, #0
    3ab8:	9c010000 	stcls	0, cr0, [r1], {-0}
    3abc:	000013ea 	andeq	r1, r0, sl, ror #7
    3ac0:	0003c319 	andeq	ip, r3, r9, lsl r3
    3ac4:	0055a400 	subseq	sl, r5, r0, lsl #8
    3ac8:	03cd1900 	biceq	r1, sp, #0, 18
    3acc:	55d20000 	ldrbpl	r0, [r2]
    3ad0:	d7190000 	ldrle	r0, [r9, -r0]
    3ad4:	f2000003 	vhadd.s8	d0, d0, d3
    3ad8:	19000055 	stmdbne	r0, {r0, r2, r4, r6}
    3adc:	000003e3 	andeq	r0, r0, r3, ror #7
    3ae0:	00005612 	andeq	r5, r0, r2, lsl r6
    3ae4:	0003ef19 	andeq	lr, r3, r9, lsl pc
    3ae8:	00563200 	subseq	r3, r6, r0, lsl #4
    3aec:	03fa1a00 	mvnseq	r1, #0, 20
    3af0:	91020000 	mrsls	r0, (UNDEF: 2)
    3af4:	04051a04 	streq	r1, [r5], #-2564	; 0xfffff5fc
    3af8:	91020000 	mrsls	r0, (UNDEF: 2)
    3afc:	121b1708 	andsne	r1, fp, #8, 14	; 0x200000
    3b00:	03000004 	movweq	r0, #4
    3b04:	1b7da491 	blne	1f6cd50 <STACK_SIZE+0x176cd50>
    3b08:	0000041d 	andeq	r0, r0, sp, lsl r4
    3b0c:	7dd09103 	ldfvcp	f1, [r0, #12]
    3b10:	00034e1e 	andeq	r4, r3, lr, lsl lr
    3b14:	0047b400 	subeq	fp, r7, r0, lsl #8
    3b18:	000ea040 	andeq	sl, lr, r0, asr #32
    3b1c:	02190100 	andseq	r0, r9, #0, 2
    3b20:	000013cb 	andeq	r1, r0, fp, asr #7
    3b24:	00039e1a 	andeq	r9, r3, sl, lsl lr
    3b28:	1a590100 	bne	1643f30 <STACK_SIZE+0xe43f30>
    3b2c:	00000393 	muleq	r0, r3, r3
    3b30:	87195a01 	ldrhi	r5, [r9, -r1, lsl #20]
    3b34:	5e000003 	cdppl	0, 0, cr0, cr0, cr3, {0}
    3b38:	1a000056 	bne	3c98 <ABORT_STACK_SIZE+0x3898>
    3b3c:	0000037b 	andeq	r0, r0, fp, ror r3
    3b40:	7d949103 	ldfvcd	f1, [r4, #12]
    3b44:	00036f1a 	andeq	r6, r3, sl, lsl pc
    3b48:	98910300 	ldmls	r1, {r8, r9}
    3b4c:	03651a7d 	cmneq	r5, #512000	; 0x7d000
    3b50:	91030000 	mrsls	r0, (UNDEF: 3)
    3b54:	5b197cf8 	blpl	662f3c <IRQ_STACK_SIZE+0x65af3c>
    3b58:	ad000003 	stcge	0, cr0, [r0, #-12]
    3b5c:	1f000056 	svcne	0x00000056
    3b60:	00000ea0 	andeq	r0, r0, r0, lsr #29
    3b64:	0003a920 	andeq	sl, r3, r0, lsr #18
    3b68:	0056da00 	subseq	sp, r6, r0, lsl #20
    3b6c:	028a1e00 	addeq	r1, sl, #0, 28
    3b70:	47b40000 	ldrmi	r0, [r4, r0]!
    3b74:	0ec84000 	cdpeq	0, 12, cr4, cr8, cr0, {0}
    3b78:	c4010000 	strgt	r0, [r1], #-0
    3b7c:	00139201 	andseq	r9, r3, r1, lsl #4
    3b80:	02da3200 	sbcseq	r3, sl, #0, 4
    3b84:	cf320000 	svcgt	0x00320000
    3b88:	19000002 	stmdbne	r0, {r1}
    3b8c:	000002c3 	andeq	r0, r0, r3, asr #5
    3b90:	0000571e 	andeq	r5, r0, lr, lsl r7
    3b94:	0002b732 	andeq	fp, r2, r2, lsr r7
    3b98:	02ab3200 	adceq	r3, fp, #0, 4
    3b9c:	a11a0000 	tstge	sl, r0
    3ba0:	03000002 	movweq	r0, #2
    3ba4:	197cf891 	ldmdbne	ip!, {r0, r4, r7, fp, ip, sp, lr, pc}^
    3ba8:	00000297 	muleq	r0, r7, r2
    3bac:	00005731 	andeq	r5, r0, r1, lsr r7
    3bb0:	000ec81f 	andeq	ip, lr, pc, lsl r8
    3bb4:	02e52100 	rsceq	r2, r5, #0, 2
    3bb8:	f1390000 			; <UNDEFINED> instruction: 0xf1390000
    3bbc:	00000002 	andeq	r0, r0, r2
    3bc0:	0002fd20 	andeq	pc, r2, r0, lsr #26
    3bc4:	00574600 	subseq	r4, r7, r0, lsl #12
    3bc8:	03082000 	movweq	r2, #32768	; 0x8000
    3bcc:	57780000 	ldrbpl	r0, [r8, -r0]!
    3bd0:	13200000 	teqne	r0, #0
    3bd4:	b6000003 	strlt	r0, [r0], -r3
    3bd8:	20000057 	andcs	r0, r0, r7, asr r0
    3bdc:	0000031e 	andeq	r0, r0, lr, lsl r3
    3be0:	000057ed 	andeq	r5, r0, sp, ror #15
    3be4:	0003291b 	andeq	r2, r3, fp, lsl r9
    3be8:	b0910300 	addslt	r0, r1, r0, lsl #6
    3bec:	03351b7d 	teqeq	r5, #128000	; 0x1f400
    3bf0:	91030000 	mrsls	r0, (UNDEF: 3)
    3bf4:	41207da8 	teqmi	r0, r8, lsr #27
    3bf8:	24000003 	strcs	r0, [r0], #-3
    3bfc:	23000058 	movwcs	r0, #88	; 0x58
    3c00:	0000013a 	andeq	r0, r0, sl, lsr r1
    3c04:	40004938 	andmi	r4, r0, r8, lsr r9
    3c08:	00000ee8 	andeq	r0, r0, r8, ror #29
    3c0c:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    3c10:	00000158 	andeq	r0, r0, r8, asr r1
    3c14:	00014f32 	andeq	r4, r1, r2, lsr pc
    3c18:	01461900 	cmpeq	r6, r0, lsl #18
    3c1c:	587c0000 	ldmdapl	ip!, {}^	; <UNPREDICTABLE>
    3c20:	00000000 	andeq	r0, r0, r0
    3c24:	48582400 	ldmdami	r8, {sl, sp}^
    3c28:	01824000 	orreq	r4, r2, r0
    3c2c:	01250000 	teqeq	r5, r0
    3c30:	94910453 	ldrls	r0, [r1], #1107	; 0x453
    3c34:	0125067d 	teqeq	r5, sp, ror r6
    3c38:	98910452 	ldmls	r1, {r1, r4, r6, sl}
    3c3c:	0125067d 	teqeq	r5, sp, ror r6
    3c40:	f8910451 			; <UNDEFINED> instruction: 0xf8910451
    3c44:	0225067c 	eoreq	r0, r5, #124, 12	; 0x7c00000
    3c48:	7902087d 	stmdbvc	r2, {r0, r2, r3, r4, r5, r6, fp}
    3c4c:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    3c50:	007a0204 	rsbseq	r0, sl, r4, lsl #4
    3c54:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    3c58:	00007502 	andeq	r7, r0, r2, lsl #10
    3c5c:	e8240000 	stmda	r4!, {}	; <UNPREDICTABLE>
    3c60:	0d400047 	stcleq	0, cr0, [r0, #-284]	; 0xfffffee4
    3c64:	25000016 	strcs	r0, [r0, #-22]	; 0xffffffea
    3c68:	91025201 	tstls	r2, r1, lsl #4
    3c6c:	5101250c 	tstpl	r1, ip, lsl #10
    3c70:	06089103 	streq	r9, [r8], -r3, lsl #2
    3c74:	03500125 	cmpeq	r0, #1073741833	; 0x40000009
    3c78:	007dd091 			; <UNDEFINED> instruction: 0x007dd091
    3c7c:	09c63400 	stmibeq	r6, {sl, ip, sp}^
    3c80:	1d010000 	stcne	0, cr0, [r1, #-0]
    3c84:	0049c002 	subeq	ip, r9, r2
    3c88:	00004c40 	andeq	r4, r0, r0, asr #24
    3c8c:	3d9c0100 	ldfccs	f0, [ip]
    3c90:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    3c94:	40004a04 	andmi	r4, r0, r4, lsl #20
    3c98:	0000043a 	andeq	r0, r0, sl, lsr r4
    3c9c:	01530125 	cmpeq	r3, r5, lsr #2
    3ca0:	52012530 	andpl	r2, r1, #48, 10	; 0xc000000
    3ca4:	ffff0a03 			; <UNDEFINED> instruction: 0xffff0a03
    3ca8:	01510125 	cmpeq	r1, r5, lsr #2
    3cac:	50012530 	andpl	r2, r1, r0, lsr r5
    3cb0:	02253001 	eoreq	r3, r5, #1
    3cb4:	31010c7d 	tstcc	r1, sp, ror ip
    3cb8:	087d0225 	ldmdaeq	sp!, {r0, r2, r5, r9}^
    3cbc:	7f040305 	svcvc	0x00040305
    3cc0:	02254001 	eoreq	r4, r5, #1
    3cc4:	3301047d 	movwcc	r0, #5245	; 0x147d
    3cc8:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    3ccc:	00003301 	andeq	r3, r0, r1, lsl #6
    3cd0:	00003a15 	andeq	r3, r0, r5, lsl sl
    3cd4:	00144d00 	andseq	r4, r4, r0, lsl #26
    3cd8:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    3cdc:	00140000 	andseq	r0, r4, r0
    3ce0:	000bb33b 	andeq	fp, fp, fp, lsr r3
    3ce4:	013f0100 	teqeq	pc, r0, lsl #2
    3ce8:	0000145f 	andeq	r1, r0, pc, asr r4
    3cec:	3d000305 	stccc	3, cr0, [r0, #-20]	; 0xffffffec
    3cf0:	3d064001 	stccc	0, cr4, [r6, #-4]
    3cf4:	15000014 	strne	r0, [r0, #-20]	; 0xffffffec
    3cf8:	0000003a 	andeq	r0, r0, sl, lsr r0
    3cfc:	00001474 	andeq	r1, r0, r4, ror r4
    3d00:	00006b16 	andeq	r6, r0, r6, lsl fp
    3d04:	3b001d00 	blcc	b10c <IRQ_STACK_SIZE+0x310c>
    3d08:	00000a68 	andeq	r0, r0, r8, ror #20
    3d0c:	86014001 	strhi	r4, [r1], -r1
    3d10:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3d14:	013d1803 	teqeq	sp, r3, lsl #16
    3d18:	14640640 	strbtne	r0, [r4], #-1600	; 0xfffff9c0
    3d1c:	063b0000 	ldrteq	r0, [fp], -r0
    3d20:	0100000a 	tsteq	r0, sl
    3d24:	149d0141 	ldrne	r0, [sp], #321	; 0x141
    3d28:	03050000 	movweq	r0, #20480	; 0x5000
    3d2c:	40013d38 	andmi	r3, r1, r8, lsr sp
    3d30:	00146406 	andseq	r6, r4, r6, lsl #8
    3d34:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3d38:	14b20000 	ldrtne	r0, [r2], #0
    3d3c:	6b160000 	blvs	583d44 <IRQ_STACK_SIZE+0x57bd44>
    3d40:	15000000 	strne	r0, [r0, #-0]
    3d44:	68633800 	stmdavs	r3!, {fp, ip, sp}^
    3d48:	4201006f 	andmi	r0, r1, #111	; 0x6f
    3d4c:	0014c401 	andseq	ip, r4, r1, lsl #8
    3d50:	60030500 	andvs	r0, r3, r0, lsl #10
    3d54:	0640016a 	strbeq	r0, [r0], -sl, ror #2
    3d58:	000014a2 	andeq	r1, r0, r2, lsr #9
    3d5c:	0009f93b 	andeq	pc, r9, fp, lsr r9	; <UNPREDICTABLE>
    3d60:	01430100 	mrseq	r0, (UNDEF: 83)
    3d64:	000014db 	ldrdeq	r1, [r0], -fp
    3d68:	6a780305 	bvs	1e04984 <STACK_SIZE+0x1604984>
    3d6c:	a2064001 	andge	r4, r6, #1
    3d70:	3b000014 	blcc	3dc8 <ABORT_STACK_SIZE+0x39c8>
    3d74:	0000093c 	andeq	r0, r0, ip, lsr r9
    3d78:	f2014401 	vshl.s8	d4, d1, d1
    3d7c:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3d80:	016a9003 	cmneq	sl, r3
    3d84:	14a20640 	strtne	r0, [r2], #1600	; 0x640
    3d88:	4f150000 	svcmi	0x00150000
    3d8c:	07000000 	streq	r0, [r0, -r0]
    3d90:	16000015 			; <UNDEFINED> instruction: 0x16000015
    3d94:	0000006b 	andeq	r0, r0, fp, rrx
    3d98:	9c3c0009 	ldcls	0, cr0, [ip], #-36	; 0xffffffdc
    3d9c:	0100000a 	tsteq	r0, sl
    3da0:	0014f723 	andseq	pc, r4, r3, lsr #14
    3da4:	78030500 	stmdavc	r3, {r8, sl}
    3da8:	15400182 	strbne	r0, [r0, #-386]	; 0xfffffe7e
    3dac:	0000012f 	andeq	r0, r0, pc, lsr #2
    3db0:	00001528 	andeq	r1, r0, r8, lsr #10
    3db4:	00006b16 	andeq	r6, r0, r6, lsl fp
    3db8:	3c000400 	cfstrscc	mvf0, [r0], {-0}
    3dbc:	0000090d 	andeq	r0, r0, sp, lsl #18
    3dc0:	15182401 	ldrne	r2, [r8, #-1025]	; 0xfffffbff
    3dc4:	03050000 	movweq	r0, #20480	; 0x5000
    3dc8:	40018b84 	andmi	r8, r1, r4, lsl #23
    3dcc:	000a433c 	andeq	r4, sl, ip, lsr r3
    3dd0:	4f260100 	svcmi	0x00260100
    3dd4:	05000000 	streq	r0, [r0, #-0]
    3dd8:	018c2403 	orreq	r2, ip, r3, lsl #8
    3ddc:	0b3c3c40 	bleq	f12ee4 <STACK_SIZE+0x712ee4>
    3de0:	27010000 	strcs	r0, [r1, -r0]
    3de4:	0000004f 	andeq	r0, r0, pc, asr #32
    3de8:	8c280305 	stchi	3, cr0, [r8], #-20	; 0xffffffec
    3dec:	4f154001 	svcmi	0x00154001
    3df0:	6b000000 	blvs	3df8 <ABORT_STACK_SIZE+0x39f8>
    3df4:	16000015 			; <UNDEFINED> instruction: 0x16000015
    3df8:	0000006b 	andeq	r0, r0, fp, rrx
    3dfc:	db3c0001 	blle	f03e08 <STACK_SIZE+0x703e08>
    3e00:	0100000a 	tsteq	r0, sl
    3e04:	00155b28 	andseq	r5, r5, r8, lsr #22
    3e08:	30030500 	andcc	r0, r3, r0, lsl #10
    3e0c:	3c40018c 	stfcce	f0, [r0], {140}	; 0x8c
    3e10:	00000a11 	andeq	r0, r0, r1, lsl sl
    3e14:	158d4101 	strne	r4, [sp, #257]	; 0x101
    3e18:	03050000 	movweq	r0, #20480	; 0x5000
    3e1c:	40018b80 	andmi	r8, r1, r0, lsl #23
    3e20:	15930405 	ldrne	r0, [r3, #1029]	; 0x405
    3e24:	483d0000 	ldmdami	sp!, {}	; <UNPREDICTABLE>
    3e28:	15000000 	strne	r0, [r0, #-0]
    3e2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e30:	000015a9 	andeq	r1, r0, r9, lsr #11
    3e34:	00006b3e 	andeq	r6, r0, lr, lsr fp
    3e38:	000fff00 	andeq	pc, pc, r0, lsl #30
    3e3c:	000b143c 	andeq	r1, fp, ip, lsr r4
    3e40:	ba010400 	blt	44e48 <IRQ_STACK_SIZE+0x3ce48>
    3e44:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3e48:	016aa803 	cmneq	sl, r3, lsl #16
    3e4c:	15980640 	ldrne	r0, [r8, #1600]	; 0x640
    3e50:	3a150000 	bcc	543e58 <IRQ_STACK_SIZE+0x53be58>
    3e54:	d0000000 	andle	r0, r0, r0
    3e58:	3e000015 	mcrcc	0, 0, r0, cr0, cr5, {0}
    3e5c:	0000006b 	andeq	r0, r0, fp, rrx
    3e60:	3c002d00 	stccc	13, cr2, [r0], {-0}
    3e64:	00000bba 			; <UNDEFINED> instruction: 0x00000bba
    3e68:	15e10105 	strbne	r0, [r1, #261]!	; 0x105
    3e6c:	03050000 	movweq	r0, #20480	; 0x5000
    3e70:	40013d58 	andmi	r3, r1, r8, asr sp
    3e74:	0015bf06 	andseq	fp, r5, r6, lsl #30
    3e78:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3e7c:	15f70000 	ldrbne	r0, [r7, #0]!
    3e80:	6b3e0000 	blvs	f83e88 <STACK_SIZE+0x783e88>
    3e84:	07000000 	streq	r0, [r0, -r0]
    3e88:	043c0045 	ldrteq	r0, [ip], #-69	; 0xffffffbb
    3e8c:	06000009 	streq	r0, [r0], -r9
    3e90:	00160801 	andseq	r0, r6, r1, lsl #16
    3e94:	f8030500 			; <UNDEFINED> instruction: 0xf8030500
    3e98:	064000f7 			; <UNDEFINED> instruction: 0x064000f7
    3e9c:	000015e6 	andeq	r1, r0, r6, ror #11
    3ea0:	0009853f 	andeq	r8, r9, pc, lsr r5
    3ea4:	2cdc0700 	ldclcs	7, cr0, [ip], {0}
    3ea8:	2c000000 	stccs	0, cr0, [r0], {-0}
    3eac:	40000016 	andmi	r0, r0, r6, lsl r0
    3eb0:	00000081 	andeq	r0, r0, r1, lsl #1
    3eb4:	00008e40 	andeq	r8, r0, r0, asr #28
    3eb8:	00994000 	addseq	r4, r9, r0
    3ebc:	41000000 	mrsmi	r0, (UNDEF: 0)
    3ec0:	0000037f 	andeq	r0, r0, pc, ror r3
    3ec4:	8e402203 	cdphi	2, 4, cr2, cr0, cr3, {0}
    3ec8:	17000000 	strne	r0, [r0, -r0]
    3ecc:	02400000 	subeq	r0, r0, #0
    3ed0:	00040000 	andeq	r0, r4, r0
    3ed4:	000008f5 	strdeq	r0, [r0], -r5
    3ed8:	02ae0104 	adceq	r0, lr, #4, 2
    3edc:	24010000 	strcs	r0, [r1], #-0
    3ee0:	2200000c 	andcs	r0, r0, #12
    3ee4:	0c000002 	stceq	0, cr0, [r0], {2}
    3ee8:	3440004a 	strbcc	r0, [r0], #-74	; 0xffffffb6
    3eec:	61000001 	tstvs	r0, r1
    3ef0:	0200000c 	andeq	r0, r0, #12
    3ef4:	01390601 	teqeq	r9, r1, lsl #12
    3ef8:	01020000 	mrseq	r0, (UNDEF: 2)
    3efc:	00013708 	andeq	r3, r1, r8, lsl #14
    3f00:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    3f04:	00000053 	andeq	r0, r0, r3, asr r0
    3f08:	01070202 	tsteq	r7, r2, lsl #4
    3f0c:	03000002 	movweq	r0, #2
    3f10:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3f14:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    3f18:	00017007 	andeq	r7, r1, r7
    3f1c:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    3f20:	000000f4 	strdeq	r0, [r0], -r4
    3f24:	66070802 	strvs	r0, [r7], -r2, lsl #16
    3f28:	02000001 	andeq	r0, r0, #1
    3f2c:	00f90504 	rscseq	r0, r9, r4, lsl #10
    3f30:	04020000 	streq	r0, [r2], #-0
    3f34:	00006e07 	andeq	r6, r0, r7, lsl #28
    3f38:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3f3c:	0000016b 	andeq	r0, r0, fp, ror #2
    3f40:	40080102 	andmi	r0, r8, r2, lsl #2
    3f44:	04000001 	streq	r0, [r0], #-1
    3f48:	00000c2a 	andeq	r0, r0, sl, lsr #24
    3f4c:	4a0c0701 	bmi	305b58 <IRQ_STACK_SIZE+0x2fdb58>
    3f50:	00144000 	andseq	r4, r4, r0
    3f54:	9c010000 	stcls	0, cr0, [r1], {-0}
    3f58:	000c0305 	andeq	r0, ip, r5, lsl #6
    3f5c:	410c0100 	mrsmi	r0, (UNDEF: 28)
    3f60:	20000000 	andcs	r0, r0, r0
    3f64:	1440004a 	strbne	r0, [r0], #-74	; 0xffffffb6
    3f68:	01000000 	mrseq	r0, (UNDEF: 0)
    3f6c:	0c38049c 	cfldrseq	mvf0, [r8], #-624	; 0xfffffd90
    3f70:	11010000 	mrsne	r0, (UNDEF: 1)
    3f74:	40004a34 	andmi	r4, r0, r4, lsr sl
    3f78:	00000018 	andeq	r0, r0, r8, lsl r0
    3f7c:	ee069c01 	cdp	12, 0, cr9, cr6, cr1, {0}
    3f80:	0100000b 	tsteq	r0, fp
    3f84:	00004116 	andeq	r4, r0, r6, lsl r1
    3f88:	004a4c00 	subeq	r4, sl, r0, lsl #24
    3f8c:	00001c40 	andeq	r1, r0, r0, asr #24
    3f90:	d59c0100 	ldrle	r0, [ip, #256]	; 0x100
    3f94:	07000000 	streq	r0, [r0, -r0]
    3f98:	18010078 	stmdane	r1, {r3, r4, r5, r6}
    3f9c:	00000041 	andeq	r0, r0, r1, asr #32
    3fa0:	04005001 	streq	r5, [r0], #-1
    3fa4:	00000c17 	andeq	r0, r0, r7, lsl ip
    3fa8:	4a681e01 	bmi	1a0b7b4 <STACK_SIZE+0x120b7b4>
    3fac:	00304000 	eorseq	r4, r0, r0
    3fb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3fb4:	000c4e08 	andeq	r4, ip, r8, lsl #28
    3fb8:	98260100 	stmdals	r6!, {r8}
    3fbc:	a840004a 	stmdage	r0, {r1, r3, r6}^
    3fc0:	01000000 	mrseq	r0, (UNDEF: 0)
    3fc4:	0001e59c 	muleq	r1, ip, r5
    3fc8:	6e650900 	cdpvs	9, 6, cr0, cr5, cr0, {0}
    3fcc:	41260100 	teqmi	r6, r0, lsl #2
    3fd0:	9f000000 	svcls	0x00000000
    3fd4:	0a000058 	beq	413c <SVC_STACK_SIZE+0x13c>
    3fd8:	40004ab4 			; <UNDEFINED> instruction: 0x40004ab4
    3fdc:	000001e5 	andeq	r0, r0, r5, ror #3
    3fe0:	00000123 	andeq	r0, r0, r3, lsr #2
    3fe4:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    3fe8:	010b3308 	tsteq	fp, r8, lsl #6
    3fec:	00740250 	rsbseq	r0, r4, r0, asr r2
    3ff0:	4ac80c00 	bmi	ff206ff8 <IRQ_STACK_BASE+0xbb206ff8>
    3ff4:	01e54000 	mvneq	r4, r0
    3ff8:	013e0000 	teqeq	lr, r0
    3ffc:	010b0000 	mrseq	r0, (UNDEF: 11)
    4000:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    4004:	0350010b 	cmpeq	r0, #-1073741822	; 0xc0000002
    4008:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    400c:	004af00a 	subeq	pc, sl, sl
    4010:	0001fb40 	andeq	pc, r1, r0, asr #22
    4014:	00015c00 	andeq	r5, r1, r0, lsl #24
    4018:	52010b00 	andpl	r0, r1, #0, 22
    401c:	010b3001 	tsteq	fp, r1
    4020:	33080251 	movwcc	r0, #33361	; 0x8251
    4024:	0150010b 	cmpeq	r0, fp, lsl #2
    4028:	fc0a0030 	stc2	0, cr0, [sl], {48}	; 0x30
    402c:	1640004a 	strbne	r0, [r0], -sl, asr #32
    4030:	75000002 	strvc	r0, [r0, #-2]
    4034:	0b000001 	bleq	4040 <SVC_STACK_SIZE+0x40>
    4038:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    403c:	50010b33 	andpl	r0, r1, r3, lsr fp
    4040:	0a003001 	beq	1004c <IRQ_STACK_SIZE+0x804c>
    4044:	40004b0c 	andmi	r4, r0, ip, lsl #22
    4048:	0000022c 	andeq	r0, r0, ip, lsr #4
    404c:	00000193 	muleq	r0, r3, r1
    4050:	0152010b 	cmpeq	r2, fp, lsl #2
    4054:	51010b31 	tstpl	r1, r1, lsr fp
    4058:	0b330802 	bleq	cc6068 <STACK_SIZE+0x4c6068>
    405c:	30015001 	andcc	r5, r1, r1
    4060:	4b1c0a00 	blmi	706868 <IRQ_STACK_SIZE+0x6fe868>
    4064:	01fb4000 	mvnseq	r4, r0
    4068:	01b10000 			; <UNDEFINED> instruction: 0x01b10000
    406c:	010b0000 	mrseq	r0, (UNDEF: 11)
    4070:	0b300152 	bleq	c045c0 <STACK_SIZE+0x4045c0>
    4074:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4078:	50010b34 	andpl	r0, r1, r4, lsr fp
    407c:	0a003001 	beq	10088 <IRQ_STACK_SIZE+0x8088>
    4080:	40004b28 	andmi	r4, r0, r8, lsr #22
    4084:	00000216 	andeq	r0, r0, r6, lsl r2
    4088:	000001ca 	andeq	r0, r0, sl, asr #3
    408c:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    4090:	010b3408 	tsteq	fp, r8, lsl #8
    4094:	00300150 	eorseq	r0, r0, r0, asr r1
    4098:	004b400d 	subeq	r4, fp, sp
    409c:	00022c40 	andeq	r2, r2, r0, asr #24
    40a0:	52010b00 	andpl	r0, r1, #0, 22
    40a4:	010b3101 	tsteq	fp, r1, lsl #2
    40a8:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    40ac:	0150010b 	cmpeq	r0, fp, lsl #2
    40b0:	0e000030 	mcreq	0, 0, r0, cr0, cr0, {1}
    40b4:	0000080e 	andeq	r0, r0, lr, lsl #16
    40b8:	01fb4902 	mvnseq	r4, r2, lsl #18
    40bc:	410f0000 	mrsmi	r0, CPSR
    40c0:	0f000000 	svceq	0x00000000
    40c4:	00000041 	andeq	r0, r0, r1, asr #32
    40c8:	07ea0e00 	strbeq	r0, [sl, r0, lsl #28]!
    40cc:	4a020000 	bmi	840d4 <IRQ_STACK_SIZE+0x7c0d4>
    40d0:	00000216 	andeq	r0, r0, r6, lsl r2
    40d4:	0000410f 	andeq	r4, r0, pc, lsl #2
    40d8:	00410f00 	subeq	r0, r1, r0, lsl #30
    40dc:	410f0000 	mrsmi	r0, CPSR
    40e0:	00000000 	andeq	r0, r0, r0
    40e4:	00085c0e 	andeq	r5, r8, lr, lsl #24
    40e8:	2c480200 	sfmcs	f0, 2, [r8], {-0}
    40ec:	0f000002 	svceq	0x00000002
    40f0:	00000041 	andeq	r0, r0, r1, asr #32
    40f4:	0000410f 	andeq	r4, r0, pc, lsl #2
    40f8:	24100000 	ldrcs	r0, [r0], #-0
    40fc:	02000008 	andeq	r0, r0, #8
    4100:	00410f4c 	subeq	r0, r1, ip, asr #30
    4104:	410f0000 	mrsmi	r0, CPSR
    4108:	0f000000 	svceq	0x00000000
    410c:	00000041 	andeq	r0, r0, r1, asr #32
    4110:	00d30000 	sbcseq	r0, r3, r0
    4114:	00040000 	andeq	r0, r4, r0
    4118:	00000a07 	andeq	r0, r0, r7, lsl #20
    411c:	02ae0104 	adceq	r0, lr, #4, 2
    4120:	66010000 	strvs	r0, [r1], -r0
    4124:	2200000c 	andcs	r0, r0, #12
    4128:	40000002 	andmi	r0, r0, r2
    412c:	4040004b 	submi	r0, r0, fp, asr #32
    4130:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    4134:	0200000c 	andeq	r0, r0, #12
    4138:	01390601 	teqeq	r9, r1, lsl #12
    413c:	01020000 	mrseq	r0, (UNDEF: 2)
    4140:	00013708 	andeq	r3, r1, r8, lsl #14
    4144:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    4148:	00000053 	andeq	r0, r0, r3, asr r0
    414c:	01070202 	tsteq	r7, r2, lsl #4
    4150:	03000002 	movweq	r0, #2
    4154:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4158:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    415c:	00017007 	andeq	r7, r1, r7
    4160:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    4164:	000000f4 	strdeq	r0, [r0], -r4
    4168:	66070802 	strvs	r0, [r7], -r2, lsl #16
    416c:	02000001 	andeq	r0, r0, #1
    4170:	00f90504 	rscseq	r0, r9, r4, lsl #10
    4174:	04020000 	streq	r0, [r2], #-0
    4178:	00006e07 	andeq	r6, r0, r7, lsl #28
    417c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4180:	0000016b 	andeq	r0, r0, fp, ror #2
    4184:	40080102 	andmi	r0, r8, r2, lsl #2
    4188:	04000001 	streq	r0, [r0], #-1
    418c:	0000009c 	muleq	r0, ip, r0
    4190:	91010901 	tstls	r1, r1, lsl #18
    4194:	05000000 	streq	r0, [r0, #-0]
    4198:	0064656c 	rsbeq	r6, r4, ip, ror #10
    419c:	00410901 	subeq	r0, r1, r1, lsl #18
    41a0:	06000000 	streq	r0, [r0], -r0
    41a4:	00000c5d 	andeq	r0, r0, sp, asr ip
    41a8:	4b400301 	blmi	1004db4 <STACK_SIZE+0x804db4>
    41ac:	00244000 	eoreq	r4, r4, r0
    41b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    41b4:	000000bd 	strheq	r0, [r0], -sp
    41b8:	00007907 	andeq	r7, r0, r7, lsl #18
    41bc:	004b5400 	subeq	r5, fp, r0, lsl #8
    41c0:	00001040 	andeq	r1, r0, r0, asr #32
    41c4:	08060100 	stmdaeq	r6, {r8}
    41c8:	00000085 	andeq	r0, r0, r5, lsl #1
    41cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    41d0:	00000079 	andeq	r0, r0, r9, ror r0
    41d4:	40004b64 	andmi	r4, r0, r4, ror #22
    41d8:	0000001c 	andeq	r0, r0, ip, lsl r0
    41dc:	850a9c01 	strhi	r9, [sl, #-3073]	; 0xfffff3ff
    41e0:	fa000000 	blx	41e8 <SVC_STACK_SIZE+0x1e8>
    41e4:	00000058 	andeq	r0, r0, r8, asr r0
    41e8:	00050900 	andeq	r0, r5, r0, lsl #18
    41ec:	9c000400 	cfstrsls	mvf0, [r0], {-0}
    41f0:	0400000a 	streq	r0, [r0], #-10
    41f4:	0002ae01 	andeq	sl, r2, r1, lsl #28
    41f8:	0c850100 	stfeqs	f0, [r5], {0}
    41fc:	02220000 	eoreq	r0, r2, #0
    4200:	4b800000 	blmi	fe004208 <IRQ_STACK_BASE+0xba004208>
    4204:	01c44000 	biceq	r4, r4, r0
    4208:	0d150000 	ldceq	0, cr0, [r5, #-0]
    420c:	01020000 	mrseq	r0, (UNDEF: 2)
    4210:	00013906 	andeq	r3, r1, r6, lsl #18
    4214:	08010200 	stmdaeq	r1, {r9}
    4218:	00000137 	andeq	r0, r0, r7, lsr r1
    421c:	53050202 	movwpl	r0, #20994	; 0x5202
    4220:	02000000 	andeq	r0, r0, #0
    4224:	02010702 	andeq	r0, r1, #524288	; 0x80000
    4228:	04030000 	streq	r0, [r3], #-0
    422c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    4230:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4234:	00000170 	andeq	r0, r0, r0, ror r1
    4238:	f4050802 	vst2.8	{d0-d1}, [r5], r2
    423c:	02000000 	andeq	r0, r0, #0
    4240:	01660708 	cmneq	r6, r8, lsl #14
    4244:	04020000 	streq	r0, [r2], #-0
    4248:	0000f905 	andeq	pc, r0, r5, lsl #18
    424c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4250:	0000006e 	andeq	r0, r0, lr, rrx
    4254:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    4258:	00016b07 	andeq	r6, r1, r7, lsl #22
    425c:	08010200 	stmdaeq	r1, {r9}
    4260:	00000140 	andeq	r0, r0, r0, asr #2
    4264:	00810405 	addeq	r0, r1, r5, lsl #8
    4268:	74060000 	strvc	r0, [r6], #-0
    426c:	07000000 	streq	r0, [r0, -r0]
    4270:	ef5c0220 	svc	0x005c0220
    4274:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4278:	00000ba9 	andeq	r0, r0, r9, lsr #23
    427c:	00485d02 	subeq	r5, r8, r2, lsl #26
    4280:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4284:	00000bae 	andeq	r0, r0, lr, lsr #23
    4288:	00485e02 	subeq	r5, r8, r2, lsl #28
    428c:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    4290:	0000092c 	andeq	r0, r0, ip, lsr #18
    4294:	00485f02 	subeq	r5, r8, r2, lsl #30
    4298:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    429c:	00000934 	andeq	r0, r0, r4, lsr r9
    42a0:	00486002 	subeq	r6, r8, r2
    42a4:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    42a8:	00000a7e 	andeq	r0, r0, lr, ror sl
    42ac:	00486102 	subeq	r6, r8, r2, lsl #2
    42b0:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    42b4:	00000a86 	andeq	r0, r0, r6, lsl #21
    42b8:	00486202 	subeq	r6, r8, r2, lsl #4
    42bc:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    42c0:	000009ab 	andeq	r0, r0, fp, lsr #19
    42c4:	00486302 	subeq	r6, r8, r2, lsl #6
    42c8:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    42cc:	00000b4b 	andeq	r0, r0, fp, asr #22
    42d0:	00486402 	subeq	r6, r8, r2, lsl #8
    42d4:	001c0000 	andseq	r0, ip, r0
    42d8:	000a2c09 	andeq	r2, sl, r9, lsl #24
    42dc:	86650200 	strbthi	r0, [r5], -r0, lsl #4
    42e0:	0a000000 	beq	42e8 <SVC_STACK_SIZE+0x2e8>
    42e4:	00000c8c 	andeq	r0, r0, ip, lsl #25
    42e8:	4b802201 	blmi	fe00caf4 <IRQ_STACK_BASE+0xba00caf4>
    42ec:	004c4000 	subeq	r4, ip, r0
    42f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    42f4:	00000165 	andeq	r0, r0, r5, ror #2
    42f8:	000c950b 	andeq	r9, ip, fp, lsl #10
    42fc:	48220100 	stmdami	r2!, {r8}
    4300:	1b000000 	blne	4308 <SVC_STACK_SIZE+0x308>
    4304:	0b000059 	bleq	4470 <SVC_STACK_SIZE+0x470>
    4308:	00000b1f 	andeq	r0, r0, pc, lsl fp
    430c:	00482201 	subeq	r2, r8, r1, lsl #4
    4310:	593c0000 	ldmdbpl	ip!, {}	; <UNPREDICTABLE>
    4314:	e40b0000 	str	r0, [fp], #-0
    4318:	0100000e 	tsteq	r0, lr
    431c:	00004822 	andeq	r4, r0, r2, lsr #16
    4320:	00597900 	subseq	r7, r9, r0, lsl #18
    4324:	00690c00 	rsbeq	r0, r9, r0, lsl #24
    4328:	00412401 	subeq	r2, r1, r1, lsl #8
    432c:	59970000 	ldmibpl	r7, {}	; <UNPREDICTABLE>
    4330:	bc0d0000 	stclt	0, cr0, [sp], {-0}
    4334:	4540004b 	strbmi	r0, [r0, #-75]	; 0xffffffb5
    4338:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    433c:	75025201 	strvc	r5, [r2, #-513]	; 0xfffffdff
    4340:	51010e00 	tstpl	r1, r0, lsl #28
    4344:	010e3101 	tsteq	lr, r1, lsl #2
    4348:	7f740250 	svcvc	0x00740250
    434c:	750a0000 	strvc	r0, [sl, #-0]
    4350:	0100000c 	tsteq	r0, ip
    4354:	004bcc2d 	subeq	ip, fp, sp, lsr #24
    4358:	00017840 	andeq	r7, r1, r0, asr #16
    435c:	2a9c0100 	bcs	fe704764 <IRQ_STACK_BASE+0xba704764>
    4360:	0f000003 	svceq	0x00000003
    4364:	40004be0 	andmi	r4, r0, r0, ror #23
    4368:	00000360 	andeq	r0, r0, r0, ror #6
    436c:	004bec0f 	subeq	lr, fp, pc, lsl #24
    4370:	00036740 	andeq	r6, r3, r0, asr #14
    4374:	4bf00f00 	blmi	ffc07f7c <IRQ_STACK_BASE+0xbbc07f7c>
    4378:	03784000 	cmneq	r8, #0
    437c:	f40f0000 	vst4.8	{d0-d3}, [pc], r0
    4380:	7f40004b 	svcvc	0x0040004b
    4384:	10000003 	andne	r0, r0, r3
    4388:	40004c00 	andmi	r4, r0, r0, lsl #24
    438c:	00000386 	andeq	r0, r0, r6, lsl #7
    4390:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
    4394:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
    4398:	017f3403 	cmneq	pc, r3, lsl #8
    439c:	3c0f0040 	stccc	0, cr0, [pc], {64}	; 0x40
    43a0:	9840004c 	stmdals	r0, {r2, r3, r6}^
    43a4:	10000003 	andne	r0, r0, r3
    43a8:	40004c48 	andmi	r4, r0, r8, asr #24
    43ac:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    43b0:	000001d7 	ldrdeq	r0, [r0], -r7
    43b4:	0151010e 	cmpeq	r1, lr, lsl #2
    43b8:	50010e31 	andpl	r0, r1, r1, lsr lr
    43bc:	00007402 	andeq	r7, r0, r2, lsl #8
    43c0:	004c5010 	subeq	r5, ip, r0, lsl r0
    43c4:	0003b540 	andeq	fp, r3, r0, asr #10
    43c8:	0001ea00 	andeq	lr, r1, r0, lsl #20
    43cc:	50010e00 	andpl	r0, r1, r0, lsl #28
    43d0:	10003801 	andne	r3, r0, r1, lsl #16
    43d4:	40004c5c 	andmi	r4, r0, ip, asr ip
    43d8:	000003c6 	andeq	r0, r0, r6, asr #7
    43dc:	00000204 	andeq	r0, r0, r4, lsl #4
    43e0:	0251010e 	subseq	r0, r1, #-2147483645	; 0x80000003
    43e4:	010e0074 	tsteq	lr, r4, ror r0
    43e8:	00740250 	rsbseq	r0, r4, r0, asr r2
    43ec:	4c681000 	stclmi	0, cr1, [r8], #-0
    43f0:	03dc4000 	bicseq	r4, ip, #0
    43f4:	021e0000 	andseq	r0, lr, #0
    43f8:	010e0000 	mrseq	r0, (UNDEF: 14)
    43fc:	00740251 	rsbseq	r0, r4, r1, asr r2
    4400:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    4404:	10000074 	andne	r0, r0, r4, ror r0
    4408:	40004c70 	andmi	r4, r0, r0, ror ip
    440c:	000003f2 	strdeq	r0, [r0], -r2
    4410:	00000233 	andeq	r0, r0, r3, lsr r2
    4414:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
    4418:	0007e00a 	andeq	lr, r7, sl
    441c:	004c7c10 	subeq	r7, ip, r0, lsl ip
    4420:	00040340 	andeq	r0, r4, r0, asr #6
    4424:	00024c00 	andeq	r4, r2, r0, lsl #24
    4428:	51010e00 	tstpl	r1, r0, lsl #28
    442c:	010e3101 	tsteq	lr, r1, lsl #2
    4430:	00740250 	rsbseq	r0, r4, r0, asr r2
    4434:	4c881000 	stcmi	0, cr1, [r8], {0}
    4438:	04194000 	ldreq	r4, [r9], #-0
    443c:	02660000 	rsbeq	r0, r6, #0
    4440:	010e0000 	mrseq	r0, (UNDEF: 14)
    4444:	ff080251 			; <UNDEFINED> instruction: 0xff080251
    4448:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    444c:	10000074 	andne	r0, r0, r4, ror r0
    4450:	40004c90 	mulmi	r0, r0, ip
    4454:	0000042f 	andeq	r0, r0, pc, lsr #8
    4458:	00000279 	andeq	r0, r0, r9, ror r2
    445c:	0150010e 	cmpeq	r0, lr, lsl #2
    4460:	940f0031 	strls	r0, [pc], #-49	; 4468 <SVC_STACK_SIZE+0x468>
    4464:	4040004c 	submi	r0, r0, ip, asr #32
    4468:	0f000004 	svceq	0x00000004
    446c:	40004cb0 			; <UNDEFINED> instruction: 0x40004cb0
    4470:	00000447 	andeq	r0, r0, r7, asr #8
    4474:	004cb40f 	subeq	fp, ip, pc, lsl #8
    4478:	00046240 	andeq	r6, r4, r0, asr #4
    447c:	4cc01000 	stclmi	0, cr1, [r0], {0}
    4480:	03864000 	orreq	r4, r6, #0
    4484:	02ab0000 	adceq	r0, fp, #0
    4488:	010e0000 	mrseq	r0, (UNDEF: 14)
    448c:	44030550 	strmi	r0, [r3], #-1360	; 0xfffffab0
    4490:	0040017f 	subeq	r0, r0, pc, ror r1
    4494:	004ce00f 	subeq	lr, ip, pc
    4498:	00046940 	andeq	r6, r4, r0, asr #18
    449c:	4ce40f00 	stclmi	15, cr0, [r4]
    44a0:	04894000 	streq	r4, [r9], #0
    44a4:	e80f0000 	stmda	pc, {}	; <UNPREDICTABLE>
    44a8:	9040004c 	subls	r0, r0, ip, asr #32
    44ac:	0f000004 	svceq	0x00000004
    44b0:	40004cec 	andmi	r4, r0, ip, ror #25
    44b4:	00000497 	muleq	r0, r7, r4
    44b8:	004d0c0f 	subeq	r0, sp, pc, lsl #24
    44bc:	00049e40 	andeq	r9, r4, r0, asr #28
    44c0:	4d100f00 	ldcmi	15, cr0, [r0, #-0]
    44c4:	04be4000 	ldrteq	r4, [lr], #0
    44c8:	140f0000 	strne	r0, [pc], #-0	; 44d0 <SVC_STACK_SIZE+0x4d0>
    44cc:	c540004d 	strbgt	r0, [r0, #-77]	; 0xffffffb3
    44d0:	0f000004 	svceq	0x00000004
    44d4:	40004d18 	andmi	r4, r0, r8, lsl sp
    44d8:	000004cc 	andeq	r0, r0, ip, asr #9
    44dc:	004d2410 	subeq	r2, sp, r0, lsl r4
    44e0:	0004d340 	andeq	sp, r4, r0, asr #6
    44e4:	00030c00 	andeq	r0, r3, r0, lsl #24
    44e8:	51010e00 	tstpl	r1, r0, lsl #28
    44ec:	0e320802 	cdpeq	8, 3, cr0, cr2, cr2, {0}
    44f0:	31015001 	tstcc	r1, r1
    44f4:	4d2c1000 	stcmi	0, cr1, [ip, #-0]
    44f8:	04e94000 	strbteq	r4, [r9], #0
    44fc:	03200000 	teqeq	r0, #0
    4500:	010e0000 	mrseq	r0, (UNDEF: 14)
    4504:	00740250 	rsbseq	r0, r4, r0, asr r2
    4508:	4d400f00 	stclmi	15, cr0, [r0, #-0]
    450c:	04fa4000 	ldrbteq	r4, [sl], #0
    4510:	11000000 	mrsne	r0, (UNDEF: 0)
    4514:	000000ef 	andeq	r0, r0, pc, ror #1
    4518:	0000033a 	andeq	r0, r0, sl, lsr r3
    451c:	00006412 	andeq	r6, r0, r2, lsl r4
    4520:	13000400 	movwne	r0, #1024	; 0x400
    4524:	0000090d 	andeq	r0, r0, sp, lsl #18
    4528:	032a0601 	teqeq	sl, #1048576	; 0x100000
    452c:	9c140000 	ldcls	0, cr0, [r4], {-0}
    4530:	0200000c 	andeq	r0, r0, #12
    4534:	00036056 	andeq	r6, r3, r6, asr r0
    4538:	00411500 	subeq	r1, r1, r0, lsl #10
    453c:	41150000 	tstmi	r5, r0
    4540:	15000000 	strne	r0, [r0, #-0]
    4544:	0000006b 	andeq	r0, r0, fp, rrx
    4548:	04161600 	ldreq	r1, [r6], #-1536	; 0xfffffa00
    454c:	80030000 	andhi	r0, r3, r0
    4550:	000c7a14 	andeq	r7, ip, r4, lsl sl
    4554:	781f0200 	ldmdavc	pc, {r9}	; <UNPREDICTABLE>
    4558:	15000003 	strne	r0, [r0, #-3]
    455c:	00000041 	andeq	r0, r0, r1, asr #32
    4560:	0c5d1600 	mrrceq	6, 0, r1, sp, cr0
    4564:	18020000 	stmdane	r2, {}	; <UNPREDICTABLE>
    4568:	000c2a16 	andeq	r2, ip, r6, lsl sl
    456c:	143f0200 	ldrtne	r0, [pc], #-512	; 4574 <SVC_STACK_SIZE+0x574>
    4570:	0000037f 	andeq	r0, r0, pc, ror r3
    4574:	03982202 	orrseq	r2, r8, #536870912	; 0x20000000
    4578:	7b150000 	blvc	544580 <IRQ_STACK_SIZE+0x53c580>
    457c:	17000000 	strne	r0, [r0, -r0]
    4580:	0a931600 	beq	fe4c9d88 <IRQ_STACK_BASE+0xba4c9d88>
    4584:	7a020000 	bvc	8458c <IRQ_STACK_SIZE+0x7c58c>
    4588:	00094114 	andeq	r4, r9, r4, lsl r1
    458c:	b57b0200 	ldrblt	r0, [fp, #-512]!	; 0xfffffe00
    4590:	15000003 	strne	r0, [r0, #-3]
    4594:	00000041 	andeq	r0, r0, r1, asr #32
    4598:	00004115 	andeq	r4, r0, r5, lsl r1
    459c:	d5140000 	ldrle	r0, [r4, #-0]
    45a0:	02000009 	andeq	r0, r0, #9
    45a4:	0003c687 	andeq	ip, r3, r7, lsl #13
    45a8:	00411500 	subeq	r1, r1, r0, lsl #10
    45ac:	14000000 	strne	r0, [r0], #-0
    45b0:	00000b89 	andeq	r0, r0, r9, lsl #23
    45b4:	03dc8402 	bicseq	r8, ip, #33554432	; 0x2000000
    45b8:	41150000 	tstmi	r5, r0
    45bc:	15000000 	strne	r0, [r0, #-0]
    45c0:	00000041 	andeq	r0, r0, r1, asr #32
    45c4:	09681400 	stmdbeq	r8!, {sl, ip}^
    45c8:	83020000 	movwhi	r0, #8192	; 0x2000
    45cc:	000003f2 	strdeq	r0, [r0], -r2
    45d0:	00004115 	andeq	r4, r0, r5, lsl r1
    45d4:	00411500 	subeq	r1, r1, r0, lsl #10
    45d8:	14000000 	strne	r0, [r0], #-0
    45dc:	0000094e 	andeq	r0, r0, lr, asr #18
    45e0:	04038002 	streq	r8, [r3], #-2
    45e4:	41150000 	tstmi	r5, r0
    45e8:	00000000 	andeq	r0, r0, r0
    45ec:	0008e214 	andeq	lr, r8, r4, lsl r2
    45f0:	194e0200 	stmdbne	lr, {r9}^
    45f4:	15000004 	strne	r0, [r0, #-4]
    45f8:	00000041 	andeq	r0, r0, r1, asr #32
    45fc:	00004115 	andeq	r4, r0, r5, lsl r1
    4600:	b0140000 	andslt	r0, r4, r0
    4604:	02000007 	andeq	r0, r0, #7
    4608:	00042f4b 	andeq	r2, r4, fp, asr #30
    460c:	00411500 	subeq	r1, r1, r0, lsl #10
    4610:	41150000 	tstmi	r5, r0
    4614:	00000000 	andeq	r0, r0, r0
    4618:	0008b114 	andeq	fp, r8, r4, lsl r1
    461c:	40470200 	submi	r0, r7, r0, lsl #4
    4620:	15000004 	strne	r0, [r0, #-4]
    4624:	00000041 	andeq	r0, r0, r1, asr #32
    4628:	0cd41600 	ldcleq	6, cr1, [r4], {0}
    462c:	16040000 	strne	r0, [r4], -r0
    4630:	000c6c14 	andeq	r6, ip, r4, lsl ip
    4634:	62170400 	andsvs	r0, r7, #0, 8
    4638:	15000004 	strne	r0, [r0, #-4]
    463c:	00000048 	andeq	r0, r0, r8, asr #32
    4640:	00004815 	andeq	r4, r0, r5, lsl r8
    4644:	00481500 	subeq	r1, r8, r0, lsl #10
    4648:	16000000 	strne	r0, [r0], -r0
    464c:	00000cc4 	andeq	r0, r0, r4, asr #25
    4650:	f5141804 			; <UNDEFINED> instruction: 0xf5141804
    4654:	03000006 	movweq	r0, #6
    4658:	000489ca 	andeq	r8, r4, sl, asr #19
    465c:	00481500 	subeq	r1, r8, r0, lsl #10
    4660:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4664:	15000000 	strne	r0, [r0, #-0]
    4668:	00000048 	andeq	r0, r0, r8, asr #32
    466c:	00004815 	andeq	r4, r0, r5, lsl r8
    4670:	bc160000 	ldclt	0, cr0, [r6], {-0}
    4674:	03000003 	movweq	r0, #3
    4678:	04ad16cd 	strteq	r1, [sp], #1741	; 0x6cd
    467c:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    4680:	0006e316 	andeq	lr, r6, r6, lsl r3
    4684:	14cc0300 	strbne	r0, [ip], #768	; 0x300
    4688:	00000752 	andeq	r0, r0, r2, asr r7
    468c:	04becb03 	ldrteq	ip, [lr], #2819	; 0xb03
    4690:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4694:	15000000 	strne	r0, [r0, #-0]
    4698:	00000048 	andeq	r0, r0, r8, asr #32
    469c:	00004815 	andeq	r4, r0, r5, lsl r8
    46a0:	00481500 	subeq	r1, r8, r0, lsl #10
    46a4:	16000000 	strne	r0, [r0], -r0
    46a8:	000003da 	ldrdeq	r0, [r0], -sl
    46ac:	cf16cf03 	svcgt	0x0016cf03
    46b0:	03000004 	movweq	r0, #4
    46b4:	026b16d0 	rsbeq	r1, fp, #208, 12	; 0xd000000
    46b8:	b7030000 	strlt	r0, [r3, -r0]
    46bc:	000cb314 	andeq	fp, ip, r4, lsl r3
    46c0:	e93a0200 	ldmdb	sl!, {r9}
    46c4:	15000004 	strne	r0, [r0, #-4]
    46c8:	00000041 	andeq	r0, r0, r1, asr #32
    46cc:	00004115 	andeq	r4, r0, r5, lsl r1
    46d0:	45140000 	ldrmi	r0, [r4, #-0]
    46d4:	02000001 	andeq	r0, r0, #1
    46d8:	0004fa35 	andeq	pc, r4, r5, lsr sl	; <UNPREDICTABLE>
    46dc:	00481500 	subeq	r1, r8, r0, lsl #10
    46e0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    46e4:	00000cab 	andeq	r0, r0, fp, lsr #25
    46e8:	48153002 	ldmdami	r5, {r1, ip, sp}
    46ec:	15000000 	strne	r0, [r0, #-0]
    46f0:	00000048 	andeq	r0, r0, r8, asr #32
    46f4:	02f00000 	rscseq	r0, r0, #0
    46f8:	00040000 	andeq	r0, r4, r0
    46fc:	00000bd1 	ldrdeq	r0, [r0], -r1
    4700:	02ae0104 	adceq	r0, lr, #4, 2
    4704:	3b010000 	blcc	4470c <IRQ_STACK_SIZE+0x3c70c>
    4708:	2200000d 	andcs	r0, r0, #13
    470c:	44000002 	strmi	r0, [r0], #-2
    4710:	1440004d 	strbne	r0, [r0], #-77	; 0xffffffb3
    4714:	fe000003 	cdp2	0, 0, cr0, cr0, cr3, {0}
    4718:	0200000d 	andeq	r0, r0, #13
    471c:	00000dec 	andeq	r0, r0, ip, ror #27
    4720:	5603020c 	strpl	r0, [r3], -ip, lsl #4
    4724:	03000000 	movweq	r0, #0
    4728:	00000db6 			; <UNDEFINED> instruction: 0x00000db6
    472c:	00560502 	subseq	r0, r6, r2, lsl #10
    4730:	03000000 	movweq	r0, #0
    4734:	00000dfd 	strdeq	r0, [r0], -sp
    4738:	00560602 	subseq	r0, r6, r2, lsl #12
    473c:	03040000 	movweq	r0, #16384	; 0x4000
    4740:	00000d1e 	andeq	r0, r0, lr, lsl sp
    4744:	00560702 	subseq	r0, r6, r2, lsl #14
    4748:	00080000 	andeq	r0, r8, r0
    474c:	70070404 	andvc	r0, r7, r4, lsl #8
    4750:	04000001 	streq	r0, [r0], #-1
    4754:	01390601 	teqeq	r9, r1, lsl #12
    4758:	01040000 	mrseq	r0, (UNDEF: 4)
    475c:	00013708 	andeq	r3, r1, r8, lsl #14
    4760:	05020400 	streq	r0, [r2, #-1024]	; 0xfffffc00
    4764:	00000053 	andeq	r0, r0, r3, asr r0
    4768:	01070204 	tsteq	r7, r4, lsl #4
    476c:	05000002 	streq	r0, [r0, #-2]
    4770:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4774:	08040074 	stmdaeq	r4, {r2, r4, r5, r6}
    4778:	0000f405 	andeq	pc, r0, r5, lsl #8
    477c:	07080400 	streq	r0, [r8, -r0, lsl #8]
    4780:	00000166 	andeq	r0, r0, r6, ror #2
    4784:	f9050404 			; <UNDEFINED> instruction: 0xf9050404
    4788:	04000000 	streq	r0, [r0], #-0
    478c:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    4790:	04060000 	streq	r0, [r6], #-0
    4794:	6b070404 	blvs	1c57ac <IRQ_STACK_SIZE+0x1bd7ac>
    4798:	04000001 	streq	r0, [r0], #-1
    479c:	01400801 	cmpeq	r0, r1, lsl #16
    47a0:	e9070000 	stmdb	r7, {}	; <UNPREDICTABLE>
    47a4:	0500000c 	streq	r0, [r0, #-12]
    47a8:	000056d4 	ldrdeq	r5, [r0], -r4
    47ac:	00860800 	addeq	r0, r6, r0, lsl #16
    47b0:	0c010000 	stceq	0, cr0, [r1], {-0}
    47b4:	40004d44 	andmi	r4, r0, r4, asr #26
    47b8:	00000314 	andeq	r0, r0, r4, lsl r3
    47bc:	025a9c01 	subseq	r9, sl, #256	; 0x100
    47c0:	d0090000 	andle	r0, r9, r0
    47c4:	0100000d 	tsteq	r0, sp
    47c8:	0000560c 	andeq	r5, r0, ip, lsl #12
    47cc:	0059d800 	subseq	sp, r9, r0, lsl #16
    47d0:	0df90a00 	ldcleq	10, cr0, [r9]
    47d4:	0f010000 	svceq	0x00010000
    47d8:	00000056 	andeq	r0, r0, r6, asr r0
    47dc:	00005a0f 	andeq	r5, r0, pc, lsl #20
    47e0:	000d700b 	andeq	r7, sp, fp
    47e4:	56100100 	ldrpl	r0, [r0], -r0, lsl #2
    47e8:	01000000 	mrseq	r0, (UNDEF: 0)
    47ec:	0a010a56 	beq	4714c <IRQ_STACK_SIZE+0x3f14c>
    47f0:	11010000 	mrsne	r0, (UNDEF: 1)
    47f4:	00000056 	andeq	r0, r0, r6, asr r0
    47f8:	00005a43 	andeq	r5, r0, r3, asr #20
    47fc:	000d900a 	andeq	r9, sp, sl
    4800:	5a120100 	bpl	484c08 <IRQ_STACK_SIZE+0x47cc08>
    4804:	86000002 	strhi	r0, [r0], -r2
    4808:	0a00005a 	beq	4978 <SVC_STACK_SIZE+0x978>
    480c:	00000d2e 	andeq	r0, r0, lr, lsr #26
    4810:	025a1301 	subseq	r1, sl, #67108864	; 0x4000000
    4814:	5afa0000 	bpl	ffe8481c <IRQ_STACK_BASE+0xbbe8481c>
    4818:	4a0a0000 	bmi	284820 <IRQ_STACK_SIZE+0x27c820>
    481c:	0100000d 	tsteq	r0, sp
    4820:	00005614 	andeq	r5, r0, r4, lsl r6
    4824:	005b1a00 	subseq	r1, fp, r0, lsl #20
    4828:	0d9d0a00 	vldreq	s0, [sp]
    482c:	15010000 	strne	r0, [r1, #-0]
    4830:	0000025a 	andeq	r0, r0, sl, asr r2
    4834:	00005b56 	andeq	r5, r0, r6, asr fp
    4838:	000d7b0a 	andeq	r7, sp, sl, lsl #22
    483c:	56160100 	ldrpl	r0, [r6], -r0, lsl #2
    4840:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    4844:	0a00005b 	beq	49b8 <SVC_STACK_SIZE+0x9b8>
    4848:	00000ddb 	ldrdeq	r0, [r0], -fp
    484c:	00561701 	subseq	r1, r6, r1, lsl #14
    4850:	5ba90000 	blpl	fea44858 <IRQ_STACK_BASE+0xbaa44858>
    4854:	020a0000 	andeq	r0, sl, #0
    4858:	0100000d 	tsteq	r0, sp
    485c:	00005618 	andeq	r5, r0, r8, lsl r6
    4860:	005bf000 	subseq	pc, fp, r0
    4864:	0d5b0a00 	vldreq	s1, [fp, #-0]
    4868:	1a010000 	bne	44870 <IRQ_STACK_SIZE+0x3c870>
    486c:	00000056 	andeq	r0, r0, r6, asr r0
    4870:	00005c0e 	andeq	r5, r0, lr, lsl #24
    4874:	000d160a 	andeq	r1, sp, sl, lsl #12
    4878:	561b0100 	ldrpl	r0, [fp], -r0, lsl #2
    487c:	2c000000 	stccs	0, cr0, [r0], {-0}
    4880:	0a00005c 	beq	49f8 <SVC_STACK_SIZE+0x9f8>
    4884:	00000d42 	andeq	r0, r0, r2, asr #26
    4888:	00561c01 	subseq	r1, r6, r1, lsl #24
    488c:	5c4a0000 	marpl	acc0, r0, sl
    4890:	680a0000 	stmdavs	sl, {}	; <UNPREDICTABLE>
    4894:	0100000d 	tsteq	r0, sp
    4898:	0000561d 	andeq	r5, r0, sp, lsl r6
    489c:	005c7500 	subseq	r7, ip, r0, lsl #10
    48a0:	4d680c00 	stclmi	12, cr0, [r8, #-0]
    48a4:	02a34000 	adceq	r4, r3, #0
    48a8:	d80c0000 	stmdale	ip, {}	; <UNPREDICTABLE>
    48ac:	ae40004d 	cdpge	0, 4, cr0, cr0, cr13, {2}
    48b0:	0c000002 	stceq	0, cr0, [r0], {2}
    48b4:	40004ddc 	ldrdmi	r4, [r0], -ip
    48b8:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
    48bc:	004dfc0c 	subeq	pc, sp, ip, lsl #24
    48c0:	0002bc40 	andeq	fp, r2, r0, asr #24
    48c4:	4e000c00 	cdpmi	12, 0, cr0, cr0, cr0, {0}
    48c8:	02b54000 	adcseq	r4, r5, #0
    48cc:	140d0000 	strne	r0, [sp], #-0
    48d0:	cd40004e 	stclgt	0, cr0, [r0, #-312]	; 0xfffffec8
    48d4:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
    48d8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    48dc:	0a035201 	beq	d90e8 <IRQ_STACK_SIZE+0xd10e8>
    48e0:	010e1000 	mrseq	r1, (UNDEF: 14)
    48e4:	507b0351 	rsbspl	r0, fp, r1, asr r3
    48e8:	50010e06 	andpl	r0, r1, r6, lsl #28
    48ec:	0b007906 	bleq	22d0c <IRQ_STACK_SIZE+0x1ad0c>
    48f0:	001af000 	andseq	pc, sl, r0
    48f4:	004ec80c 	subeq	ip, lr, ip, lsl #16
    48f8:	0002bc40 	andeq	fp, r2, r0, asr #24
    48fc:	4f240c00 	svcmi	0x00240c00
    4900:	02ae4000 	adceq	r4, lr, #0
    4904:	280c0000 	stmdacs	ip, {}	; <UNPREDICTABLE>
    4908:	b540004f 	strblt	r0, [r0, #-79]	; 0xffffffb1
    490c:	0d000002 	stceq	0, cr0, [r0, #-8]
    4910:	40004f48 	andmi	r4, r0, r8, asr #30
    4914:	000002cd 	andeq	r0, r0, sp, asr #5
    4918:	0000023e 	andeq	r0, r0, lr, lsr r2
    491c:	0352010e 	cmpeq	r2, #-2147483645	; 0x80000003
    4920:	0e10000a 	cdpeq	0, 1, cr0, cr0, cr10, {0}
    4924:	75065101 	strvc	r5, [r6, #-257]	; 0xfffffeff
    4928:	f0000b00 			; <UNDEFINED> instruction: 0xf0000b00
    492c:	50010e1a 	andpl	r0, r1, sl, lsl lr
    4930:	00007a02 	andeq	r7, r0, r2, lsl #20
    4934:	004fb00c 	subeq	fp, pc, ip
    4938:	0002b540 	andeq	fp, r2, r0, asr #10
    493c:	4ff80c00 	svcmi	0x00f80c00
    4940:	02ae4000 	adceq	r4, lr, #0
    4944:	fc0c0000 	stc2	0, cr0, [ip], {-0}
    4948:	b540004f 	strblt	r0, [r0, #-79]	; 0xffffffb1
    494c:	00000002 	andeq	r0, r0, r2
    4950:	0056040f 	subseq	r0, r6, pc, lsl #8
    4954:	25100000 	ldrcs	r0, [r0, #-0]
    4958:	70000000 	andvc	r0, r0, r0
    495c:	11000002 	tstne	r0, r2
    4960:	00000095 	muleq	r0, r5, r0
    4964:	f01200ff 			; <UNDEFINED> instruction: 0xf01200ff
    4968:	0100000c 	tsteq	r0, ip
    496c:	00026008 	andeq	r6, r2, r8
    4970:	40030500 	andmi	r0, r3, r0, lsl #10
    4974:	1240018c 	subne	r0, r0, #140, 2	; 0x23
    4978:	00000dc3 	andeq	r0, r0, r3, asr #27
    497c:	00560901 	subseq	r0, r6, r1, lsl #18
    4980:	03050000 	movweq	r0, #20480	; 0x5000
    4984:	40018c3c 	andmi	r8, r1, ip, lsr ip
    4988:	000cdf12 	andeq	sp, ip, r2, lsl pc
    498c:	560a0100 	strpl	r0, [sl], -r0, lsl #2
    4990:	05000000 	streq	r0, [r0, #-0]
    4994:	018c3803 	orreq	r3, ip, r3, lsl #16
    4998:	03761340 	cmneq	r6, #64, 6
    499c:	34040000 	strcc	r0, [r4], #-0
    49a0:	00000056 	andeq	r0, r0, r6, asr r0
    49a4:	00026b14 	andeq	r6, r2, r4, lsl fp
    49a8:	14b70300 	ldrtne	r0, [r7], #768	; 0x300
    49ac:	000000d8 	ldrdeq	r0, [r0], -r8
    49b0:	cc153604 	ldcgt	6, cr3, [r5], {4}
    49b4:	03000000 	movweq	r0, #0
    49b8:	0002cdad 	andeq	ip, r2, sp, lsr #27
    49bc:	00561600 	subseq	r1, r6, r0, lsl #12
    49c0:	17000000 	strne	r0, [r0, -r0]
    49c4:	00000daf 	andeq	r0, r0, pc, lsr #27
    49c8:	009c1706 	addseq	r1, ip, r6, lsl #14
    49cc:	02ec0000 	rsceq	r0, ip, #0
    49d0:	9c160000 	ldcls	0, cr0, [r6], {-0}
    49d4:	16000000 	strne	r0, [r0], -r0
    49d8:	000002ec 	andeq	r0, r0, ip, ror #5
    49dc:	0000ac16 	andeq	sl, r0, r6, lsl ip
    49e0:	040f0000 	streq	r0, [pc], #-0	; 49e8 <SVC_STACK_SIZE+0x9e8>
    49e4:	000002f2 	strdeq	r0, [r0], -r2
    49e8:	022a0018 	eoreq	r0, sl, #24
    49ec:	00040000 	andeq	r0, r4, r0
    49f0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    49f4:	02ae0104 	adceq	r0, lr, #4, 2
    49f8:	90010000 	andls	r0, r1, r0
    49fc:	2200000e 	andcs	r0, r0, #14
    4a00:	58000002 	stmdapl	r0, {r1}
    4a04:	e8400050 	stmda	r0, {r4, r6}^
    4a08:	c0000000 	andgt	r0, r0, r0
    4a0c:	0200000f 	andeq	r0, r0, #15
    4a10:	00000ce9 	andeq	r0, r0, r9, ror #25
    4a14:	0030d402 	eorseq	sp, r0, r2, lsl #8
    4a18:	04030000 	streq	r0, [r3], #-0
    4a1c:	00017007 	andeq	r7, r1, r7
    4a20:	03040400 	movweq	r0, #17408	; 0x4400
    4a24:	01390601 	teqeq	r9, r1, lsl #12
    4a28:	01030000 	mrseq	r0, (UNDEF: 3)
    4a2c:	00013708 	andeq	r3, r1, r8, lsl #14
    4a30:	05020300 	streq	r0, [r2, #-768]	; 0xfffffd00
    4a34:	00000053 	andeq	r0, r0, r3, asr r0
    4a38:	01070203 	tsteq	r7, r3, lsl #4
    4a3c:	05000002 	streq	r0, [r0, #-2]
    4a40:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4a44:	08030074 	stmdaeq	r3, {r2, r4, r5, r6}
    4a48:	0000f405 	andeq	pc, r0, r5, lsl #8
    4a4c:	07080300 	streq	r0, [r8, -r0, lsl #6]
    4a50:	00000166 	andeq	r0, r0, r6, ror #2
    4a54:	f9050403 			; <UNDEFINED> instruction: 0xf9050403
    4a58:	03000000 	movweq	r0, #0
    4a5c:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    4a60:	04030000 	streq	r0, [r3], #-0
    4a64:	00016b07 	andeq	r6, r1, r7, lsl #22
    4a68:	08010300 	stmdaeq	r1, {r8, r9}
    4a6c:	00000140 	andeq	r0, r0, r0, asr #2
    4a70:	00009402 	andeq	r9, r0, r2, lsl #8
    4a74:	30070300 	andcc	r0, r7, r0, lsl #6
    4a78:	06000000 	streq	r0, [r0], -r0
    4a7c:	00000e6d 	andeq	r0, r0, sp, ror #28
    4a80:	c209030c 	andgt	r0, r9, #12, 6	; 0x30000000
    4a84:	07000000 	streq	r0, [r0, -r0]
    4a88:	00000e2f 	andeq	r0, r0, pc, lsr #28
    4a8c:	00860a03 	addeq	r0, r6, r3, lsl #20
    4a90:	07000000 	streq	r0, [r0, -r0]
    4a94:	00000e76 	andeq	r0, r0, r6, ror lr
    4a98:	00c20b03 	sbceq	r0, r2, r3, lsl #22
    4a9c:	07040000 	streq	r0, [r4, -r0]
    4aa0:	00000e7d 	andeq	r0, r0, sp, ror lr
    4aa4:	00c20c03 	sbceq	r0, r2, r3, lsl #24
    4aa8:	00080000 	andeq	r0, r8, r0
    4aac:	00910408 	addseq	r0, r1, r8, lsl #8
    4ab0:	6d020000 	stcvs	0, cr0, [r2, #-0]
    4ab4:	0300000e 	movweq	r0, #14
    4ab8:	0000910d 	andeq	r9, r0, sp, lsl #2
    4abc:	0e020900 	cdpeq	9, 0, cr0, cr2, cr0, {0}
    4ac0:	07010000 	streq	r0, [r1, -r0]
    4ac4:	000000fa 	strdeq	r0, [r0], -sl
    4ac8:	0000fa01 	andeq	pc, r0, r1, lsl #20
    4acc:	0e2f0a00 	vmuleq.f32	s0, s30, s0
    4ad0:	07010000 	streq	r0, [r1, -r0]
    4ad4:	00000086 	andeq	r0, r0, r6, lsl #1
    4ad8:	000e8b0b 	andeq	r8, lr, fp, lsl #22
    4adc:	fa080100 	blx	204ee4 <IRQ_STACK_SIZE+0x1fcee4>
    4ae0:	00000000 	andeq	r0, r0, r0
    4ae4:	00c80408 	sbceq	r0, r8, r8, lsl #8
    4ae8:	d30c0000 	movwle	r0, #49152	; 0xc000
    4aec:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    4af0:	2c400050 	mcrrcs	0, 5, r0, r0, cr0
    4af4:	01000000 	mrseq	r0, (UNDEF: 0)
    4af8:	0001339c 	muleq	r1, ip, r3
    4afc:	00e30d00 	rsceq	r0, r3, r0, lsl #26
    4b00:	5ccb0000 	stclpl	0, cr0, [fp], {0}
    4b04:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
    4b08:	01000000 	mrseq	r0, (UNDEF: 0)
    4b0c:	50700f50 	rsbspl	r0, r0, r0, asr pc
    4b10:	021c4000 	andseq	r4, ip, #0
    4b14:	01100000 	tsteq	r0, r0
    4b18:	003c0150 	eorseq	r0, ip, r0, asr r1
    4b1c:	0e831100 	rmfeqs	f1, f3, f0
    4b20:	15010000 	strne	r0, [r1, #-0]
    4b24:	40005084 	andmi	r5, r0, r4, lsl #1
    4b28:	00000078 	andeq	r0, r0, r8, ror r0
    4b2c:	019c9c01 	orrseq	r9, ip, r1, lsl #24
    4b30:	2f120000 	svccs	0x00120000
    4b34:	0100000e 	tsteq	r0, lr
    4b38:	00008615 	andeq	r8, r0, r5, lsl r6
    4b3c:	005ce900 	subseq	lr, ip, r0, lsl #18
    4b40:	0e8b1300 	cdpeq	3, 8, cr1, cr11, cr0, {0}
    4b44:	16010000 	strne	r0, [r1], -r0
    4b48:	000000fa 	strdeq	r0, [r0], -sl
    4b4c:	d3145301 	tstle	r4, #67108864	; 0x4000000
    4b50:	94000000 	strls	r0, [r0], #-0
    4b54:	08400050 	stmdaeq	r0, {r4, r6}^
    4b58:	0100000f 	tsteq	r0, pc
    4b5c:	00e30d16 	rsceq	r0, r3, r6, lsl sp
    4b60:	5d070000 	stcpl	0, cr0, [r7, #-0]
    4b64:	08150000 	ldmdaeq	r5, {}	; <UNPREDICTABLE>
    4b68:	1600000f 	strne	r0, [r0], -pc
    4b6c:	000000ee 	andeq	r0, r0, lr, ror #1
    4b70:	00005d25 	andeq	r5, r0, r5, lsr #26
    4b74:	00509c0f 	subseq	r9, r0, pc, lsl #24
    4b78:	00021c40 	andeq	r1, r2, r0, asr #24
    4b7c:	50011000 	andpl	r1, r1, r0
    4b80:	00003c01 	andeq	r3, r0, r1, lsl #24
    4b84:	38170000 	ldmdacc	r7, {}	; <UNPREDICTABLE>
    4b88:	0100000e 	tsteq	r0, lr
    4b8c:	00008629 	andeq	r8, r0, r9, lsr #12
    4b90:	0050fc00 	subseq	pc, r0, r0, lsl #24
    4b94:	00001440 	andeq	r1, r0, r0, asr #8
    4b98:	119c0100 	orrsne	r0, ip, r0, lsl #2
    4b9c:	00000e4c 	andeq	r0, r0, ip, asr #28
    4ba0:	51102d01 	tstpl	r0, r1, lsl #26
    4ba4:	00144000 	andseq	r4, r4, r0
    4ba8:	9c010000 	stcls	0, cr0, [r1], {-0}
    4bac:	000001d4 	ldrdeq	r0, [r0], -r4
    4bb0:	000e2f18 	andeq	r2, lr, r8, lsl pc
    4bb4:	862d0100 	strthi	r0, [sp], -r0, lsl #2
    4bb8:	01000000 	mrseq	r0, (UNDEF: 0)
    4bbc:	5d170050 	ldcpl	0, cr0, [r7, #-320]	; 0xfffffec0
    4bc0:	01000000 	mrseq	r0, (UNDEF: 0)
    4bc4:	00008631 	andeq	r8, r0, r1, lsr r6
    4bc8:	00512400 	subseq	r2, r1, r0, lsl #8
    4bcc:	00001c40 	andeq	r1, r0, r0, asr #24
    4bd0:	199c0100 	ldmibne	ip, {r8}
    4bd4:	00000e0f 	andeq	r0, r0, pc, lsl #28
    4bd8:	00fa0301 	rscseq	r0, sl, r1, lsl #6
    4bdc:	03050000 	movweq	r0, #20480	; 0x5000
    4be0:	40019840 	andmi	r9, r1, r0, asr #16
    4be4:	000e1f19 	andeq	r1, lr, r9, lsl pc
    4be8:	fa040100 	blx	104ff0 <IRQ_STACK_SIZE+0xfcff0>
    4bec:	05000000 	streq	r0, [r0, #-0]
    4bf0:	01984403 	orrseq	r4, r8, r3, lsl #8
    4bf4:	0e601940 	cdpeq	9, 6, cr1, cr0, cr0, {2}
    4bf8:	05010000 	streq	r0, [r1, #-0]
    4bfc:	000000fa 	strdeq	r0, [r0], -sl
    4c00:	98480305 	stmdals	r8, {r0, r2, r8, r9}^
    4c04:	d81a4001 	ldmdale	sl, {r0, lr}
    4c08:	0400000c 	streq	r0, [r0], #-12
    4c0c:	00003763 	andeq	r3, r0, r3, ror #14
    4c10:	00251b00 	eoreq	r1, r5, r0, lsl #22
    4c14:	00000000 	andeq	r0, r0, r0
    4c18:	0000022b 	andeq	r0, r0, fp, lsr #4
    4c1c:	0e940004 	cdpeq	0, 9, cr0, cr4, cr4, {0}
    4c20:	01040000 	mrseq	r0, (UNDEF: 4)
    4c24:	000002ae 	andeq	r0, r0, lr, lsr #5
    4c28:	000ee901 	andeq	lr, lr, r1, lsl #18
    4c2c:	00022200 	andeq	r2, r2, r0, lsl #4
    4c30:	00514000 	subseq	r4, r1, r0
    4c34:	00011440 	andeq	r1, r1, r0, asr #8
    4c38:	0010dd00 	andseq	sp, r0, r0, lsl #26
    4c3c:	43500200 	cmpmi	r0, #0, 4
    4c40:	024c0042 	subeq	r0, ip, #66	; 0x42
    4c44:	00006d0b 	andeq	r6, r0, fp, lsl #26
    4c48:	49500300 	ldmdbmi	r0, {r8, r9}^
    4c4c:	0c020044 	stceq	0, cr0, [r2], {68}	; 0x44
    4c50:	0000006d 	andeq	r0, r0, sp, rrx
    4c54:	037a0400 	cmneq	sl, #0, 8
    4c58:	0d020000 	stceq	0, cr0, [r2, #-0]
    4c5c:	0000006d 	andeq	r0, r0, sp, rrx
    4c60:	43500304 	cmpmi	r0, #4, 6	; 0x10000000
    4c64:	6d0e0200 	sfmvs	f0, 4, [lr, #-0]
    4c68:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4c6c:	000ec404 	andeq	ip, lr, r4, lsl #8
    4c70:	6d0f0200 	sfmvs	f0, 4, [pc, #-0]	; 4c78 <SVC_STACK_SIZE+0xc78>
    4c74:	0c000000 	stceq	0, cr0, [r0], {-0}
    4c78:	000ef304 	andeq	pc, lr, r4, lsl #6
    4c7c:	74100200 	ldrvc	r0, [r0], #-512	; 0xfffffe00
    4c80:	10000000 	andne	r0, r0, r0
    4c84:	07040500 	streq	r0, [r4, -r0, lsl #10]
    4c88:	00000170 	andeq	r0, r0, r0, ror r1
    4c8c:	00006d06 	andeq	r6, r0, r6, lsl #26
    4c90:	00008400 	andeq	r8, r0, r0, lsl #8
    4c94:	00840700 	addeq	r0, r4, r0, lsl #14
    4c98:	000e0000 	andeq	r0, lr, r0
    4c9c:	6e070405 	cdpvs	4, 0, cr0, cr7, cr5, {0}
    4ca0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4ca4:	00000ce9 	andeq	r0, r0, r9, ror #25
    4ca8:	006dd403 	rsbeq	sp, sp, r3, lsl #8
    4cac:	04090000 	streq	r0, [r9], #-0
    4cb0:	39060105 	stmdbcc	r6, {r0, r2, r8}
    4cb4:	05000001 	streq	r0, [r0, #-1]
    4cb8:	01370801 	teqeq	r7, r1, lsl #16
    4cbc:	02050000 	andeq	r0, r5, #0
    4cc0:	00005305 	andeq	r5, r0, r5, lsl #6
    4cc4:	07020500 	streq	r0, [r2, -r0, lsl #10]
    4cc8:	00000201 	andeq	r0, r0, r1, lsl #4
    4ccc:	6905040a 	stmdbvs	r5, {r1, r3, sl}
    4cd0:	0500746e 	streq	r7, [r0, #-1134]	; 0xfffffb92
    4cd4:	00f40508 	rscseq	r0, r4, r8, lsl #10
    4cd8:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    4cdc:	00016607 	andeq	r6, r1, r7, lsl #12
    4ce0:	05040500 	streq	r0, [r4, #-1280]	; 0xfffffb00
    4ce4:	000000f9 	strdeq	r0, [r0], -r9
    4ce8:	6b070405 	blvs	1c5d04 <IRQ_STACK_SIZE+0x1bdd04>
    4cec:	05000001 	streq	r0, [r0, #-1]
    4cf0:	01400801 	cmpeq	r0, r1, lsl #16
    4cf4:	94080000 	strls	r0, [r8], #-0
    4cf8:	04000000 	streq	r0, [r0], #-0
    4cfc:	00006d07 	andeq	r6, r0, r7, lsl #26
    4d00:	0cd40b00 	vldmiaeq	r4, {d16-d15}
    4d04:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    4d08:	40005140 	andmi	r5, r0, r0, asr #2
    4d0c:	00000030 	andeq	r0, r0, r0, lsr r0
    4d10:	01239c01 	teqeq	r3, r1, lsl #24
    4d14:	5c0c0000 	stcpl	0, cr0, [ip], {-0}
    4d18:	f0400051 			; <UNDEFINED> instruction: 0xf0400051
    4d1c:	12000001 	andne	r0, r0, #1
    4d20:	0d000001 	stceq	0, cr0, [r0, #-4]
    4d24:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4d28:	680e004c 	stmdavs	lr, {r2, r3, r6}
    4d2c:	f0400051 			; <UNDEFINED> instruction: 0xf0400051
    4d30:	0d000001 	stceq	0, cr0, [r0, #-4]
    4d34:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4d38:	0b00004c 	bleq	4e70 <SVC_STACK_SIZE+0xe70>
    4d3c:	00000c6c 	andeq	r0, r0, ip, ror #24
    4d40:	51700f01 	cmnpl	r0, r1, lsl #30
    4d44:	008c4000 	addeq	r4, ip, r0
    4d48:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d4c:	00000178 	andeq	r0, r0, r8, ror r1
    4d50:	000ed20f 	andeq	sp, lr, pc, lsl #4
    4d54:	6d0f0100 	stfvss	f0, [pc, #-0]	; 4d5c <SVC_STACK_SIZE+0xd5c>
    4d58:	43000000 	movwmi	r0, #0
    4d5c:	0f00005d 	svceq	0x0000005d
    4d60:	00000ea0 	andeq	r0, r0, r0, lsr #29
    4d64:	006d0f01 	rsbeq	r0, sp, r1, lsl #30
    4d68:	5d610000 	stclpl	0, cr0, [r1, #-0]
    4d6c:	b00f0000 	andlt	r0, pc, r0
    4d70:	0100000e 	tsteq	r0, lr
    4d74:	00006d0f 	andeq	r6, r0, pc, lsl #26
    4d78:	005d8d00 	subseq	r8, sp, r0, lsl #26
    4d7c:	51a81000 			; <UNDEFINED> instruction: 0x51a81000
    4d80:	02054000 	andeq	r4, r5, #0
    4d84:	dc100000 	ldcle	0, cr0, [r0], {-0}
    4d88:	05400051 	strbeq	r0, [r0, #-81]	; 0xffffffaf
    4d8c:	00000002 	andeq	r0, r0, r2
    4d90:	000cc40b 	andeq	ip, ip, fp, lsl #8
    4d94:	fc220100 	stc2	1, cr0, [r2], #-0
    4d98:	2c400051 	mcrrcs	0, 5, r0, r0, cr1
    4d9c:	01000000 	mrseq	r0, (UNDEF: 0)
    4da0:	0001a09c 	muleq	r1, ip, r0
    4da4:	52181000 	andspl	r1, r8, #0
    4da8:	02104000 	andseq	r4, r0, #0
    4dac:	28110000 	ldmdacs	r1, {}	; <UNPREDICTABLE>
    4db0:	10400052 	subne	r0, r0, r2, asr r0
    4db4:	00000002 	andeq	r0, r0, r2
    4db8:	000ec90b 	andeq	ip, lr, fp, lsl #18
    4dbc:	28280100 	stmdacs	r8!, {r8}
    4dc0:	2c400052 	mcrrcs	0, 5, r0, r0, cr2
    4dc4:	01000000 	mrseq	r0, (UNDEF: 0)
    4dc8:	0001c89c 	muleq	r1, ip, r8
    4dcc:	52441000 	subpl	r1, r4, #0
    4dd0:	02214000 	eoreq	r4, r1, #0
    4dd4:	54110000 	ldrpl	r0, [r1], #-0
    4dd8:	21400052 	qdaddcs	r0, r2, r0
    4ddc:	00000002 	andeq	r0, r0, r2
    4de0:	000edb12 	andeq	sp, lr, r2, lsl fp
    4de4:	d9050100 	stmdble	r5, {r8}
    4de8:	05000001 	streq	r0, [r0, #-1]
    4dec:	01984c03 	orrseq	r4, r8, r3, lsl #24
    4df0:	25041340 	strcs	r1, [r4, #-832]	; 0xfffffcc0
    4df4:	12000000 	andne	r0, r0, #0
    4df8:	00000efd 	strdeq	r0, [r0], -sp
    4dfc:	01d90601 	bicseq	r0, r9, r1, lsl #12
    4e00:	03050000 	movweq	r0, #20480	; 0x5000
    4e04:	40019850 	andmi	r9, r1, r0, asr r8
    4e08:	000cd814 	andeq	sp, ip, r4, lsl r8
    4e0c:	96250500 	strtls	r0, [r5], -r0, lsl #10
    4e10:	05000000 	streq	r0, [r0, #-0]
    4e14:	15000002 	strne	r0, [r0, #-2]
    4e18:	0000008b 	andeq	r0, r0, fp, lsl #1
    4e1c:	0ec01600 	cdpeq	6, 12, cr1, cr0, cr0, {0}
    4e20:	31060000 	mrscc	r0, (UNDEF: 6)
    4e24:	0000006d 	andeq	r0, r0, sp, rrx
    4e28:	000e8317 	andeq	r8, lr, r7, lsl r3
    4e2c:	21140400 	tstcs	r4, r0, lsl #8
    4e30:	15000002 	strne	r0, [r0, #-2]
    4e34:	000000de 	ldrdeq	r0, [r0], -lr
    4e38:	0ecd1800 	cdpeq	8, 12, cr1, cr13, cr0, {0}
    4e3c:	2d050000 	stccs	0, cr0, [r5, #-0]
    4e40:	00009615 	andeq	r9, r0, r5, lsl r6
    4e44:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    4e48:	04000001 	streq	r0, [r0], #-1
    4e4c:	000fe400 	andeq	lr, pc, r0, lsl #8
    4e50:	ae010400 	cfcpysge	mvf0, mvf1
    4e54:	01000002 	tsteq	r0, r2
    4e58:	00000f30 	andeq	r0, r0, r0, lsr pc
    4e5c:	00000222 	andeq	r0, r0, r2, lsr #4
    4e60:	40005254 	andmi	r5, r0, r4, asr r2
    4e64:	000000b4 	strheq	r0, [r0], -r4
    4e68:	00001211 	andeq	r1, r0, r1, lsl r2
    4e6c:	39060102 	stmdbcc	r6, {r1, r8}
    4e70:	02000001 	andeq	r0, r0, #1
    4e74:	01370801 	teqeq	r7, r1, lsl #16
    4e78:	02020000 	andeq	r0, r2, #0
    4e7c:	00005305 	andeq	r5, r0, r5, lsl #6
    4e80:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4e84:	00000201 	andeq	r0, r0, r1, lsl #4
    4e88:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4e8c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    4e90:	01700704 	cmneq	r0, r4, lsl #14
    4e94:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4e98:	0000f405 	andeq	pc, r0, r5, lsl #8
    4e9c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    4ea0:	00000166 	andeq	r0, r0, r6, ror #2
    4ea4:	f9050402 			; <UNDEFINED> instruction: 0xf9050402
    4ea8:	02000000 	andeq	r0, r0, #0
    4eac:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    4eb0:	04020000 	streq	r0, [r2], #-0
    4eb4:	00016b07 	andeq	r6, r1, r7, lsl #22
    4eb8:	78040400 	stmdavc	r4, {sl}
    4ebc:	02000000 	andeq	r0, r0, #0
    4ec0:	01400801 	cmpeq	r0, r1, lsl #16
    4ec4:	3f050000 	svccc	0x00050000
    4ec8:	0200000f 	andeq	r0, r0, #15
    4ecc:	00007292 	muleq	r0, r2, r2
    4ed0:	0f0b0600 	svceq	0x000b0600
    4ed4:	0a010000 	beq	44edc <IRQ_STACK_SIZE+0x3cedc>
    4ed8:	0000007f 	andeq	r0, r0, pc, ror r0
    4edc:	40005254 	andmi	r5, r0, r4, asr r2
    4ee0:	0000004c 	andeq	r0, r0, ip, asr #32
    4ee4:	00cf9c01 	sbceq	r9, pc, r1, lsl #24
    4ee8:	69070000 	stmdbvs	r7, {}	; <UNPREDICTABLE>
    4eec:	0100636e 	tsteq	r0, lr, ror #6
    4ef0:	0000410a 	andeq	r4, r0, sl, lsl #2
    4ef4:	005dab00 	subseq	sl, sp, r0, lsl #22
    4ef8:	0f560800 	svceq	0x00560800
    4efc:	0c010000 	stceq	0, cr0, [r1], {-0}
    4f00:	0000007f 	andeq	r0, r0, pc, ror r0
    4f04:	00005dd9 	ldrdeq	r5, [r0], -r9
    4f08:	000f5f09 	andeq	r5, pc, r9, lsl #30
    4f0c:	7f0d0100 	svcvc	0x000d0100
    4f10:	01000000 	mrseq	r0, (UNDEF: 0)
    4f14:	470a0051 	smlsdmi	sl, r1, r0, r0
    4f18:	0100000f 	tsteq	r0, pc
    4f1c:	0000481a 	andeq	r4, r0, sl, lsl r8
    4f20:	0052a000 	subseq	sl, r2, r0
    4f24:	00000840 	andeq	r0, r0, r0, asr #16
    4f28:	0a9c0100 	beq	fe705330 <IRQ_STACK_BASE+0xba705330>
    4f2c:	00000f20 	andeq	r0, r0, r0, lsr #30
    4f30:	00481f01 	subeq	r1, r8, r1, lsl #30
    4f34:	52a80000 	adcpl	r0, r8, #0
    4f38:	000c4000 	andeq	r4, ip, r0
    4f3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f40:	000f680a 	andeq	r6, pc, sl, lsl #16
    4f44:	48240100 	stmdami	r4!, {r8}
    4f48:	b4000000 	strlt	r0, [r0], #-0
    4f4c:	10400052 	subne	r0, r0, r2, asr r0
    4f50:	01000000 	mrseq	r0, (UNDEF: 0)
    4f54:	0f110a9c 	svceq	0x00110a9c
    4f58:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    4f5c:	00000048 	andeq	r0, r0, r8, asr #32
    4f60:	400052c4 	andmi	r5, r0, r4, asr #5
    4f64:	0000000c 	andeq	r0, r0, ip
    4f68:	ab0b9c01 	blge	2ebf74 <IRQ_STACK_SIZE+0x2e3f74>
    4f6c:	01000010 	tsteq	r0, r0, lsl r0
    4f70:	0052d02e 	subseq	sp, r2, lr, lsr #32
    4f74:	00003840 	andeq	r3, r0, r0, asr #16
    4f78:	509c0100 	addspl	r0, ip, r0, lsl #2
    4f7c:	0c000001 	stceq	0, cr0, [r0], {1}
    4f80:	2e010076 	mcrcs	0, 0, r0, cr1, cr6, {3}
    4f84:	00000048 	andeq	r0, r0, r8, asr #32
    4f88:	690d5001 	stmdbvs	sp, {r0, ip, lr}
    4f8c:	50300100 	eorspl	r0, r0, r0, lsl #2
    4f90:	02000001 	andeq	r0, r0, #1
    4f94:	0e007c91 	mcreq	12, 0, r7, cr0, cr1, {4}
    4f98:	00000041 	andeq	r0, r0, r1, asr #32
    4f9c:	000f3a09 	andeq	r3, pc, r9, lsl #20
    4fa0:	7f080100 	svcvc	0x00080100
    4fa4:	05000000 	streq	r0, [r0, #-0]
    4fa8:	01985403 	orrseq	r5, r8, r3, lsl #8
    4fac:	0f760f40 	svceq	0x00760f40
    4fb0:	07010000 	streq	r0, [r1, -r0]
    4fb4:	0000002c 	andeq	r0, r0, ip, lsr #32
    4fb8:	00068f00 	andeq	r8, r6, r0, lsl #30
    4fbc:	d7000400 	strle	r0, [r0, -r0, lsl #8]
    4fc0:	04000010 	streq	r0, [r0], #-16
    4fc4:	0002ae01 	andeq	sl, r2, r1, lsl #28
    4fc8:	0fff0100 	svceq	0x00ff0100
    4fcc:	02220000 	eoreq	r0, r2, #0
    4fd0:	53080000 	movwpl	r0, #32768	; 0x8000
    4fd4:	0cc04000 	stcleq	0, cr4, [r0], {0}
    4fd8:	12b20000 	adcsne	r0, r2, #0
    4fdc:	01020000 	mrseq	r0, (UNDEF: 2)
    4fe0:	00013906 	andeq	r3, r1, r6, lsl #18
    4fe4:	08010200 	stmdaeq	r1, {r9}
    4fe8:	00000137 	andeq	r0, r0, r7, lsr r1
    4fec:	53050202 	movwpl	r0, #20994	; 0x5202
    4ff0:	02000000 	andeq	r0, r0, #0
    4ff4:	02010702 	andeq	r0, r1, #524288	; 0x80000
    4ff8:	04030000 	streq	r0, [r3], #-0
    4ffc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    5000:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5004:	00000170 	andeq	r0, r0, r0, ror r1
    5008:	f4050802 	vst2.8	{d0-d1}, [r5], r2
    500c:	02000000 	andeq	r0, r0, #0
    5010:	01660708 	cmneq	r6, r8, lsl #14
    5014:	04020000 	streq	r0, [r2], #-0
    5018:	0000f905 	andeq	pc, r0, r5, lsl #18
    501c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5020:	0000006e 	andeq	r0, r0, lr, rrx
    5024:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    5028:	00016b07 	andeq	r6, r1, r7, lsl #22
    502c:	08010200 	stmdaeq	r1, {r9}
    5030:	00000140 	andeq	r0, r0, r0, asr #2
    5034:	00100605 	andseq	r0, r0, r5, lsl #12
    5038:	01410100 	mrseq	r0, (UNDEF: 81)
    503c:	000feb06 	andeq	lr, pc, r6, lsl #22
    5040:	01700100 	cmneq	r0, r0, lsl #2
    5044:	0000009b 	muleq	r0, fp, r0
    5048:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    504c:	41720100 	cmnmi	r2, r0, lsl #2
    5050:	00000000 	andeq	r0, r0, r0
    5054:	00105705 	andseq	r5, r0, r5, lsl #14
    5058:	01480100 	mrseq	r0, (UNDEF: 88)
    505c:	000f8306 	andeq	r8, pc, r6, lsl #6
    5060:	01550100 	cmpeq	r5, r0, lsl #2
    5064:	000000bb 	strheq	r0, [r0], -fp
    5068:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    506c:	41570100 	cmpmi	r7, r0, lsl #2
    5070:	00000000 	andeq	r0, r0, r0
    5074:	00103c05 	andseq	r3, r0, r5, lsl #24
    5078:	01fe0100 	mvnseq	r0, r0, lsl #2
    507c:	00106908 	andseq	r6, r0, r8, lsl #18
    5080:	08260100 	stmdaeq	r6!, {r8}
    5084:	a8400053 	stmdage	r0, {r0, r1, r4, r6}^
    5088:	01000000 	mrseq	r0, (UNDEF: 0)
    508c:	0000e89c 	muleq	r0, ip, r8
    5090:	007b0900 	rsbseq	r0, fp, r0, lsl #18
    5094:	53080000 	movwpl	r0, #32768	; 0x8000
    5098:	0f304000 	svceq	0x00304000
    509c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    50a0:	10920a00 	addsne	r0, r2, r0, lsl #20
    50a4:	7b010000 	blvc	450ac <IRQ_STACK_SIZE+0x3d0ac>
    50a8:	00000048 	andeq	r0, r0, r8, asr #32
    50ac:	00010401 	andeq	r0, r1, r1, lsl #8
    50b0:	6d630700 	stclvs	7, cr0, [r3, #-0]
    50b4:	7d010064 	stcvc	0, cr0, [r1, #-400]	; 0xfffffe70
    50b8:	00000041 	andeq	r0, r0, r1, asr #32
    50bc:	0f9d0600 	svceq	0x009d0600
    50c0:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    50c4:	00011c01 	andeq	r1, r1, r1, lsl #24
    50c8:	6d630700 	stclvs	7, cr0, [r3, #-0]
    50cc:	8b010064 	blhi	45264 <IRQ_STACK_SIZE+0x3d264>
    50d0:	00000041 	andeq	r0, r0, r1, asr #32
    50d4:	0fa70a00 	svceq	0x00a70a00
    50d8:	96010000 	strls	r0, [r1], -r0
    50dc:	00000048 	andeq	r0, r0, r8, asr #32
    50e0:	00013801 	andeq	r3, r1, r1, lsl #16
    50e4:	6d630700 	stclvs	7, cr0, [r3, #-0]
    50e8:	98010064 	stmdals	r1, {r2, r5, r6}
    50ec:	00000041 	andeq	r0, r0, r1, asr #32
    50f0:	0fb10600 	svceq	0x00b10600
    50f4:	a6010000 	strge	r0, [r1], -r0
    50f8:	00015a01 	andeq	r5, r1, r1, lsl #20
    50fc:	6e650b00 	vmulvs.f64	d16, d5, d0
    5100:	48a60100 	stmiami	r6!, {r8}
    5104:	07000000 	streq	r0, [r0, -r0]
    5108:	00646d63 	rsbeq	r6, r4, r3, ror #26
    510c:	0041a801 	subeq	sl, r1, r1, lsl #16
    5110:	06000000 	streq	r0, [r0], -r0
    5114:	00001025 	andeq	r1, r0, r5, lsr #32
    5118:	7201be01 	andvc	fp, r1, #1, 28
    511c:	07000001 	streq	r0, [r0, -r1]
    5120:	00646d63 	rsbeq	r6, r4, r3, ror #26
    5124:	0041c001 	subeq	ip, r1, r1
    5128:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    512c:	00001083 	andeq	r1, r0, r3, lsl #1
    5130:	53b03001 	movspl	r3, #1
    5134:	03104000 	tsteq	r0, #0
    5138:	9c010000 	stcls	0, cr0, [r1], {-0}
    513c:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    5140:	00009b09 	andeq	r9, r0, r9, lsl #22
    5144:	0053b000 	subseq	fp, r3, r0
    5148:	000f6840 	andeq	r6, pc, r0, asr #16
    514c:	0c320100 	ldfeqs	f0, [r2], #-0
    5150:	000000a3 	andeq	r0, r0, r3, lsr #1
    5154:	400053ec 	andmi	r5, r0, ip, ror #7
    5158:	00000f88 	andeq	r0, r0, r8, lsl #31
    515c:	01b63701 			; <UNDEFINED> instruction: 0x01b63701
    5160:	880d0000 	stmdahi	sp, {}	; <UNPREDICTABLE>
    5164:	0e00000f 	cdpeq	0, 0, cr0, cr0, cr15, {0}
    5168:	000000af 	andeq	r0, r0, pc, lsr #1
    516c:	0c000000 	stceq	0, cr0, [r0], {-0}
    5170:	000000e8 	andeq	r0, r0, r8, ror #1
    5174:	40005460 	andmi	r5, r0, r0, ror #8
    5178:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    517c:	01f03901 	mvnseq	r3, r1, lsl #18
    5180:	b00d0000 	andlt	r0, sp, r0
    5184:	0f00000f 	svceq	0x0000000f
    5188:	000000f8 	strdeq	r0, [r0], -r8
    518c:	00008310 	andeq	r8, r0, r0, lsl r3
    5190:	00546800 	subseq	r6, r4, r0, lsl #16
    5194:	000fd040 	andeq	sp, pc, r0, asr #32
    5198:	0d7f0100 	ldfeqe	f0, [pc, #-0]	; 51a0 <SVC_STACK_SIZE+0x11a0>
    519c:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    51a0:	00008f0f 	andeq	r8, r0, pc, lsl #30
    51a4:	00000000 	andeq	r0, r0, r0
    51a8:	01040c00 	tsteq	r4, r0, lsl #24
    51ac:	54e40000 	strbtpl	r0, [r4], #0
    51b0:	0ff04000 	svceq	0x00f04000
    51b4:	3a010000 	bcc	451bc <IRQ_STACK_SIZE+0x3d1bc>
    51b8:	0000020f 	andeq	r0, r0, pc, lsl #4
    51bc:	000ff00d 	andeq	pc, pc, sp
    51c0:	01100f00 	tsteq	r0, r0, lsl #30
    51c4:	00000000 	andeq	r0, r0, r0
    51c8:	00011c0c 	andeq	r1, r1, ip, lsl #24
    51cc:	00553400 	subseq	r3, r5, r0, lsl #8
    51d0:	00100840 	andseq	r0, r0, r0, asr #16
    51d4:	2f3b0100 	svccs	0x003b0100
    51d8:	0d000002 	stceq	0, cr0, [r0, #-8]
    51dc:	00001008 	andeq	r1, r0, r8
    51e0:	00012c0e 	andeq	r2, r1, lr, lsl #24
    51e4:	00000300 	andeq	r0, r0, r0, lsl #6
    51e8:	0001380c 	andeq	r3, r1, ip, lsl #16
    51ec:	00558c00 	subseq	r8, r5, r0, lsl #24
    51f0:	00102840 	andseq	r2, r0, r0, asr #16
    51f4:	553c0100 	ldrpl	r0, [ip, #-256]!	; 0xffffff00
    51f8:	11000002 	tstne	r0, r2
    51fc:	00000144 	andeq	r0, r0, r4, asr #2
    5200:	10280d01 	eorne	r0, r8, r1, lsl #26
    5204:	4e0e0000 	cdpmi	0, 0, cr0, cr14, cr0, {0}
    5208:	07000001 	streq	r0, [r0, -r1]
    520c:	bb100000 	bllt	405214 <IRQ_STACK_SIZE+0x3fd214>
    5210:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    5214:	48400055 	stmdami	r0, {r0, r2, r4, r6}^
    5218:	01000010 	tsteq	r0, r0, lsl r0
    521c:	015a123e 	cmpeq	sl, lr, lsr r2
    5220:	55f80000 	ldrbpl	r0, [r8, #0]!
    5224:	10604000 	rsbne	r4, r0, r0
    5228:	00010000 	andeq	r0, r1, r0
    522c:	10600d01 	rsbne	r0, r0, r1, lsl #26
    5230:	660e0000 	strvs	r0, [lr], -r0
    5234:	06000001 	streq	r0, [r0], -r1
    5238:	00008310 	andeq	r8, r0, r0, lsl r3
    523c:	0055f800 	subseq	pc, r5, r0, lsl #16
    5240:	00107840 	andseq	r7, r0, r0, asr #16
    5244:	0dc20100 	stfeqe	f0, [r2]
    5248:	00001078 	andeq	r1, r0, r8, ror r0
    524c:	00008f0e 	andeq	r8, r0, lr, lsl #30
    5250:	00003700 	andeq	r3, r0, r0, lsl #14
    5254:	00000000 	andeq	r0, r0, r0
    5258:	00007b13 	andeq	r7, r0, r3, lsl fp
    525c:	0056c000 	subseq	ip, r6, r0
    5260:	00004040 	andeq	r4, r0, r0, asr #32
    5264:	139c0100 	orrsne	r0, ip, #0, 2
    5268:	0000009b 	muleq	r0, fp, r0
    526c:	40005700 	andmi	r5, r0, r0, lsl #14
    5270:	00000044 	andeq	r0, r0, r4, asr #32
    5274:	8d149c01 	ldchi	12, cr9, [r4, #-4]
    5278:	0100000f 	tsteq	r0, pc
    527c:	00574450 	subseq	r4, r7, r0, asr r4
    5280:	00001840 	andeq	r1, r0, r0, asr #16
    5284:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    5288:	000000a3 	andeq	r0, r0, r3, lsr #1
    528c:	4000575c 	andmi	r5, r0, ip, asr r7
    5290:	00000060 	andeq	r0, r0, r0, rrx
    5294:	02e89c01 	rsceq	r9, r8, #256	; 0x100
    5298:	af0e0000 	svcge	0x000e0000
    529c:	00000000 	andeq	r0, r0, r0
    52a0:	0fbb1600 	svceq	0x00bb1600
    52a4:	61010000 	mrsvs	r0, (UNDEF: 1)
    52a8:	00000048 	andeq	r0, r0, r8, asr #32
    52ac:	400057bc 			; <UNDEFINED> instruction: 0x400057bc
    52b0:	00000068 	andeq	r0, r0, r8, rrx
    52b4:	030e9c01 	movweq	r9, #60417	; 0xec01
    52b8:	63170000 	tstvs	r7, #0
    52bc:	0100646d 	tsteq	r0, sp, ror #8
    52c0:	00004163 	andeq	r4, r0, r3, ror #2
    52c4:	15000800 	strne	r0, [r0, #-2048]	; 0xfffff800
    52c8:	00000083 	andeq	r0, r0, r3, lsl #1
    52cc:	40005824 	andmi	r5, r0, r4, lsr #16
    52d0:	00000060 	andeq	r0, r0, r0, rrx
    52d4:	03289c01 	teqeq	r8, #256	; 0x100
    52d8:	8f0e0000 	svchi	0x000e0000
    52dc:	37000000 	strcc	r0, [r0, -r0]
    52e0:	00e81500 	rsceq	r1, r8, r0, lsl #10
    52e4:	58840000 	stmpl	r4, {}	; <UNPREDICTABLE>
    52e8:	00bc4000 	adcseq	r4, ip, r0
    52ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    52f0:	0000035e 	andeq	r0, r0, lr, asr r3
    52f4:	0000f80e 	andeq	pc, r0, lr, lsl #16
    52f8:	83102900 	tsthi	r0, #0, 18
    52fc:	84000000 	strhi	r0, [r0], #-0
    5300:	a0400058 	subge	r0, r0, r8, asr r0
    5304:	01000010 	tsteq	r0, r0, lsl r0
    5308:	10a00d7f 	adcne	r0, r0, pc, ror sp
    530c:	8f0e0000 	svchi	0x000e0000
    5310:	37000000 	strcc	r0, [r0, -r0]
    5314:	15000000 	strne	r0, [r0, #-0]
    5318:	00000104 	andeq	r0, r0, r4, lsl #2
    531c:	40005940 	andmi	r5, r0, r0, asr #18
    5320:	00000068 	andeq	r0, r0, r8, rrx
    5324:	03789c01 	cmneq	r8, #256	; 0x100
    5328:	100e0000 	andne	r0, lr, r0
    532c:	02000001 	andeq	r0, r0, #1
    5330:	011c1500 	tsteq	ip, r0, lsl #10
    5334:	59a80000 	stmibpl	r8!, {}	; <UNPREDICTABLE>
    5338:	006c4000 	rsbeq	r4, ip, r0
    533c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5340:	00000392 	muleq	r0, r2, r3
    5344:	00012c0e 	andeq	r2, r1, lr, lsl #24
    5348:	15000300 	strne	r0, [r0, #-768]	; 0xfffffd00
    534c:	00000138 	andeq	r0, r0, r8, lsr r1
    5350:	40005a14 	andmi	r5, r0, r4, lsl sl
    5354:	00000088 	andeq	r0, r0, r8, lsl #1
    5358:	03b59c01 			; <UNDEFINED> instruction: 0x03b59c01
    535c:	44180000 	ldrmi	r0, [r8], #-0
    5360:	ec000001 	stc	0, cr0, [r0], {1}
    5364:	0e00005d 	mcreq	0, 0, r0, cr0, cr13, {2}
    5368:	0000014e 	andeq	r0, r0, lr, asr #2
    536c:	5a150007 	bpl	545390 <IRQ_STACK_SIZE+0x53d390>
    5370:	9c000001 	stcls	0, cr0, [r0], {1}
    5374:	c040005a 	subgt	r0, r0, sl, asr r0
    5378:	01000000 	mrseq	r0, (UNDEF: 0)
    537c:	0003eb9c 	muleq	r3, ip, fp
    5380:	01660e00 	cmneq	r6, r0, lsl #28
    5384:	10060000 	andne	r0, r6, r0
    5388:	00000083 	andeq	r0, r0, r3, lsl #1
    538c:	40005a9c 	mulmi	r0, ip, sl
    5390:	000010c0 	andeq	r1, r0, r0, asr #1
    5394:	c00dc201 	andgt	ip, sp, r1, lsl #4
    5398:	0e000010 	mcreq	0, 0, r0, cr0, cr0, {0}
    539c:	0000008f 	andeq	r0, r0, pc, lsl #1
    53a0:	00000037 	andeq	r0, r0, r7, lsr r0
    53a4:	000fc508 	andeq	ip, pc, r8, lsl #10
    53a8:	5ccd0100 	stfple	f0, [sp], {0}
    53ac:	e040005b 	sub	r0, r0, fp, asr r0
    53b0:	01000000 	mrseq	r0, (UNDEF: 0)
    53b4:	0004949c 	muleq	r4, ip, r4
    53b8:	6e651900 	cdpvs	9, 6, cr1, cr5, cr0, {0}
    53bc:	41cd0100 	bicmi	r0, sp, r0, lsl #2
    53c0:	0d000000 	stceq	0, cr0, [r0, #-0]
    53c4:	1a00005e 	bne	5544 <SVC_STACK_SIZE+0x1544>
    53c8:	40005bc8 	andmi	r5, r0, r8, asr #23
    53cc:	0000061e 	andeq	r0, r0, lr, lsl r6
    53d0:	00000429 	andeq	r0, r0, r9, lsr #8
    53d4:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    53d8:	011b6b08 	tsteq	fp, r8, lsl #22
    53dc:	01f30350 	mvnseq	r0, r0, asr r3
    53e0:	081c0050 	ldmdaeq	ip, {r4, r6}
    53e4:	3440005c 	strbcc	r0, [r0], #-92	; 0xffffffa4
    53e8:	42000006 	andmi	r0, r0, #6
    53ec:	1b000004 	blne	5404 <SVC_STACK_SIZE+0x1404>
    53f0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    53f4:	50011b6b 	andpl	r1, r1, fp, ror #22
    53f8:	1c003001 	stcne	0, cr3, [r0], {1}
    53fc:	40005c18 	andmi	r5, r0, r8, lsl ip
    5400:	0000064a 	andeq	r0, r0, sl, asr #12
    5404:	00000460 	andeq	r0, r0, r0, ror #8
    5408:	0152011b 	cmpeq	r2, fp, lsl r1
    540c:	51011b30 	tstpl	r1, r0, lsr fp
    5410:	1b6b0802 	blne	1ac7420 <STACK_SIZE+0x12c7420>
    5414:	30015001 	andcc	r5, r1, r1
    5418:	5c241c00 	stcpl	12, cr1, [r4], #-0
    541c:	06654000 	strbteq	r4, [r5], -r0
    5420:	04790000 	ldrbteq	r0, [r9], #-0
    5424:	011b0000 	tsteq	fp, r0
    5428:	6b080251 	blvs	205d74 <IRQ_STACK_SIZE+0x1fdd74>
    542c:	0150011b 	cmpeq	r0, fp, lsl r1
    5430:	3c1d0030 	ldccc	0, cr0, [sp], {48}	; 0x30
    5434:	7b40005c 	blvc	10055ac <STACK_SIZE+0x8055ac>
    5438:	1b000006 	blne	5458 <SVC_STACK_SIZE+0x1458>
    543c:	31015201 	tstcc	r1, r1, lsl #4
    5440:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    5444:	011b6b08 	tsteq	fp, r8, lsl #22
    5448:	00300150 	eorseq	r0, r0, r0, asr r1
    544c:	0fd50800 	svceq	0x00d50800
    5450:	e4010000 	str	r0, [r1], #-0
    5454:	40005c3c 	andmi	r5, r0, ip, lsr ip
    5458:	0000008c 	andeq	r0, r0, ip, lsl #1
    545c:	04b99c01 	ldrteq	r9, [r9], #3073	; 0xc01
    5460:	f61e0000 			; <UNDEFINED> instruction: 0xf61e0000
    5464:	0100000f 	tsteq	r0, pc
    5468:	000048e6 	andeq	r4, r0, r6, ror #17
    546c:	005e4700 	subseq	r4, lr, r0, lsl #14
    5470:	bb150000 	bllt	545478 <IRQ_STACK_SIZE+0x53d478>
    5474:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    5478:	cc40005c 	mcrrgt	0, 5, r0, r0, cr12
    547c:	01000000 	mrseq	r0, (UNDEF: 0)
    5480:	0005089c 	muleq	r5, ip, r8
    5484:	015a1f00 	cmpeq	sl, r0, lsl #30
    5488:	5cc80000 	stclpl	0, cr0, [r8], {0}
    548c:	00bc4000 	adcseq	r4, ip, r0
    5490:	00010000 	andeq	r0, r1, r0
    5494:	5cc82001 	stclpl	0, cr2, [r8], {1}
    5498:	00bc4000 	adcseq	r4, ip, r0
    549c:	660f0000 	strvs	r0, [pc], -r0
    54a0:	10000001 	andne	r0, r0, r1
    54a4:	00000083 	andeq	r0, r0, r3, lsl #1
    54a8:	40005cc8 	andmi	r5, r0, r8, asr #25
    54ac:	000010e0 	andeq	r1, r0, r0, ror #1
    54b0:	e00dc201 	and	ip, sp, r1, lsl #4
    54b4:	0f000010 	svceq	0x00000010
    54b8:	0000008f 	andeq	r0, r0, pc, lsl #1
    54bc:	00000000 	andeq	r0, r0, r0
    54c0:	0c9c2100 	ldfeqs	f2, [ip], {0}
    54c4:	04010000 	streq	r0, [r1], #-0
    54c8:	005d9401 	subseq	r9, sp, r1, lsl #8
    54cc:	00011040 	andeq	r1, r1, r0, asr #32
    54d0:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
    54d4:	22000005 	andcs	r0, r0, #5
    54d8:	00636573 	rsbeq	r6, r3, r3, ror r5
    54dc:	41010401 	tstmi	r1, r1, lsl #8
    54e0:	5a000000 	bpl	54e8 <SVC_STACK_SIZE+0x14e8>
    54e4:	2200005e 	andcs	r0, r0, #94	; 0x5e
    54e8:	0401006e 	streq	r0, [r1], #-110	; 0xffffff92
    54ec:	00004101 	andeq	r4, r0, r1, lsl #2
    54f0:	005e7b00 	subseq	r7, lr, r0, lsl #22
    54f4:	75622200 	strbvc	r2, [r2, #-512]!	; 0xfffffe00
    54f8:	04010066 	streq	r0, [r1], #-102	; 0xffffff9a
    54fc:	00006b01 	andeq	r6, r0, r1, lsl #22
    5500:	005eb300 	subseq	fp, lr, r0, lsl #6
    5504:	00692300 	rsbeq	r2, r9, r0, lsl #6
    5508:	41010601 	tstmi	r1, r1, lsl #12
    550c:	24000000 	strcs	r0, [r0], #-0
    5510:	0000107a 	andeq	r1, r0, sl, ror r0
    5514:	67010701 	strvs	r0, [r1, -r1, lsl #14]
    5518:	df000005 	svcle	0x00000005
    551c:	0000005e 	andeq	r0, r0, lr, asr r0
    5520:	00480425 	subeq	r0, r8, r5, lsr #8
    5524:	15210000 	strne	r0, [r1, #-0]!
    5528:	01000010 	tsteq	r0, r0, lsl r0
    552c:	5ea4012f 	fdvplsp	f0, f4, #10.0
    5530:	01244000 	teqeq	r4, r0
    5534:	9c010000 	stcls	0, cr0, [r1], {-0}
    5538:	000005cc 	andeq	r0, r0, ip, asr #11
    553c:	63657322 	cmnvs	r5, #-2013265920	; 0x88000000
    5540:	012f0100 	teqeq	pc, r0, lsl #2
    5544:	00000041 	andeq	r0, r0, r1, asr #32
    5548:	00005efd 	strdeq	r5, [r0], -sp
    554c:	01006e22 	tsteq	r0, r2, lsr #28
    5550:	0041012f 	subeq	r0, r1, pc, lsr #2
    5554:	5f1e0000 	svcpl	0x001e0000
    5558:	62220000 	eorvs	r0, r2, #0
    555c:	01006675 	tsteq	r0, r5, ror r6
    5560:	006b012f 	rsbeq	r0, fp, pc, lsr #2
    5564:	5f560000 	svcpl	0x00560000
    5568:	69230000 	stmdbvs	r3!, {}	; <UNPREDICTABLE>
    556c:	01310100 	teqeq	r1, r0, lsl #2
    5570:	00000041 	andeq	r0, r0, r1, asr #32
    5574:	00107324 	andseq	r7, r0, r4, lsr #6
    5578:	01320100 	teqeq	r2, r0, lsl #2
    557c:	00000567 	andeq	r0, r0, r7, ror #10
    5580:	00005f82 	andeq	r5, r0, r2, lsl #31
    5584:	10352600 	eorsne	r2, r5, r0, lsl #12
    5588:	07010000 	streq	r0, [r1, -r0]
    558c:	000005dd 	ldrdeq	r0, [r0], -sp
    5590:	98580305 	ldmdals	r8, {r0, r2, r8, r9}^
    5594:	3a274001 	bcc	9d55a0 <STACK_SIZE+0x1d55a0>
    5598:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    559c:	00000296 	muleq	r0, r6, r2
    55a0:	05ed1a01 	strbeq	r1, [sp, #2561]!	; 0xa01
    55a4:	48270000 	stmdami	r7!, {}	; <UNPREDICTABLE>
    55a8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    55ac:	000001da 	ldrdeq	r0, [r0], -sl
    55b0:	05ed1b01 	strbeq	r1, [sp, #2817]!	; 0xb01
    55b4:	17280000 	strne	r0, [r8, -r0]!
    55b8:	01000000 	mrseq	r0, (UNDEF: 0)
    55bc:	0005ed1c 	andeq	lr, r5, ip, lsl sp
    55c0:	00292800 	eoreq	r2, r9, r0, lsl #16
    55c4:	1d010000 	stcne	0, cr0, [r1, #-0]
    55c8:	000005ed 	andeq	r0, r0, sp, ror #11
    55cc:	00010228 	andeq	r0, r1, r8, lsr #4
    55d0:	ed1e0100 	ldfs	f0, [lr, #-0]
    55d4:	29000005 	stmdbcs	r0, {r0, r2}
    55d8:	0000080e 	andeq	r0, r0, lr, lsl #16
    55dc:	06344902 	ldrteq	r4, [r4], -r2, lsl #18
    55e0:	412a0000 	teqmi	sl, r0
    55e4:	2a000000 	bcs	55ec <SVC_STACK_SIZE+0x15ec>
    55e8:	00000041 	andeq	r0, r0, r1, asr #32
    55ec:	01c22900 	biceq	r2, r2, r0, lsl #18
    55f0:	4d020000 	stcmi	0, cr0, [r2, #-0]
    55f4:	0000064a 	andeq	r0, r0, sl, asr #12
    55f8:	0000412a 	andeq	r4, r0, sl, lsr #2
    55fc:	00412a00 	subeq	r2, r1, r0, lsl #20
    5600:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    5604:	000007ea 	andeq	r0, r0, sl, ror #15
    5608:	06654a02 	strbteq	r4, [r5], -r2, lsl #20
    560c:	412a0000 	teqmi	sl, r0
    5610:	2a000000 	bcs	5618 <SVC_STACK_SIZE+0x1618>
    5614:	00000041 	andeq	r0, r0, r1, asr #32
    5618:	0000412a 	andeq	r4, r0, sl, lsr #2
    561c:	5c290000 	stcpl	0, cr0, [r9], #-0
    5620:	02000008 	andeq	r0, r0, #8
    5624:	00067b48 	andeq	r7, r6, r8, asr #22
    5628:	00412a00 	subeq	r2, r1, r0, lsl #20
    562c:	412a0000 	teqmi	sl, r0
    5630:	00000000 	andeq	r0, r0, r0
    5634:	0008242b 	andeq	r2, r8, fp, lsr #8
    5638:	2a4c0200 	bcs	1305e40 <STACK_SIZE+0xb05e40>
    563c:	00000041 	andeq	r0, r0, r1, asr #32
    5640:	0000412a 	andeq	r4, r0, sl, lsr #2
    5644:	00412a00 	subeq	r2, r1, r0, lsl #20
    5648:	00000000 	andeq	r0, r0, r0
    564c:	00000198 	muleq	r0, r8, r1
    5650:	13500004 	cmpne	r0, #4
    5654:	01040000 	mrseq	r0, (UNDEF: 4)
    5658:	000002ae 	andeq	r0, r0, lr, lsr #5
    565c:	0010b101 	andseq	fp, r0, r1, lsl #2
    5660:	00022200 	andeq	r2, r2, r0, lsl #4
    5664:	005fc800 	subseq	ip, pc, r0, lsl #16
    5668:	00013c40 	andeq	r3, r1, r0, asr #24
    566c:	0015e400 	andseq	lr, r5, r0, lsl #8
    5670:	06010200 	streq	r0, [r1], -r0, lsl #4
    5674:	00000139 	andeq	r0, r0, r9, lsr r1
    5678:	37080102 	strcc	r0, [r8, -r2, lsl #2]
    567c:	02000001 	andeq	r0, r0, #1
    5680:	00530502 	subseq	r0, r3, r2, lsl #10
    5684:	02020000 	andeq	r0, r2, #0
    5688:	00020107 	andeq	r0, r2, r7, lsl #2
    568c:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    5690:	00746e69 	rsbseq	r6, r4, r9, ror #28
    5694:	70070402 	andvc	r0, r7, r2, lsl #8
    5698:	02000001 	andeq	r0, r0, #1
    569c:	00f40508 	rscseq	r0, r4, r8, lsl #10
    56a0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    56a4:	00016607 	andeq	r6, r1, r7, lsl #12
    56a8:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    56ac:	000000f9 	strdeq	r0, [r0], -r9
    56b0:	6e070402 	cdpvs	4, 0, cr0, cr7, cr2, {0}
    56b4:	02000000 	andeq	r0, r0, #0
    56b8:	016b0704 	cmneq	fp, r4, lsl #14
    56bc:	01020000 	mrseq	r0, (UNDEF: 2)
    56c0:	00014008 	andeq	r4, r1, r8
    56c4:	10a40400 	adcne	r0, r4, r0, lsl #8
    56c8:	03010000 	movweq	r0, #4096	; 0x1000
    56cc:	40005fc8 	andmi	r5, r0, r8, asr #31
    56d0:	00000084 	andeq	r0, r0, r4, lsl #1
    56d4:	009e9c01 	addseq	r9, lr, r1, lsl #24
    56d8:	9e050000 	cdpls	0, 0, cr0, cr5, cr0, {0}
    56dc:	01000010 	tsteq	r0, r0, lsl r0
    56e0:	00004103 	andeq	r4, r0, r3, lsl #2
    56e4:	005fb800 	subseq	fp, pc, r0, lsl #16
    56e8:	b3040000 	movwlt	r0, #16384	; 0x4000
    56ec:	0100000c 	tsteq	r0, ip
    56f0:	00604c12 	rsbeq	r4, r0, r2, lsl ip
    56f4:	0000b840 	andeq	fp, r0, r0, asr #16
    56f8:	3d9c0100 	ldfccs	f0, [ip]
    56fc:	06000001 	streq	r0, [r0], -r1
    5700:	01006e65 	tsteq	r0, r5, ror #28
    5704:	00004112 	andeq	r4, r0, r2, lsl r1
    5708:	005fd900 	subseq	sp, pc, r0, lsl #18
    570c:	109e0500 	addsne	r0, lr, r0, lsl #10
    5710:	12010000 	andne	r0, r1, #0
    5714:	00000041 	andeq	r0, r0, r1, asr #32
    5718:	00006013 	andeq	r6, r0, r3, lsl r0
    571c:	00607007 	rsbeq	r7, r0, r7
    5720:	00013d40 	andeq	r3, r1, r0, asr #26
    5724:	0000eb00 	andeq	lr, r0, r0, lsl #22
    5728:	51010800 	tstpl	r1, r0, lsl #16
    572c:	08450802 	stmdaeq	r5, {r1, fp}^
    5730:	f3035001 	vhadd.u8	d5, d3, d1
    5734:	09005001 	stmdbeq	r0, {r0, ip, lr}
    5738:	400060e0 	andmi	r6, r0, r0, ror #1
    573c:	00000153 	andeq	r0, r0, r3, asr r1
    5740:	00000109 	andeq	r0, r0, r9, lsl #2
    5744:	01520108 	cmpeq	r2, r8, lsl #2
    5748:	51010830 	tstpl	r1, r0, lsr r8
    574c:	08450802 	stmdaeq	r5, {r1, fp}^
    5750:	30015001 	andcc	r5, r1, r1
    5754:	60ec0900 	rscvs	r0, ip, r0, lsl #18
    5758:	016e4000 	cmneq	lr, r0
    575c:	01220000 	teqeq	r2, r0
    5760:	01080000 	mrseq	r0, (UNDEF: 8)
    5764:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    5768:	01500108 	cmpeq	r0, r8, lsl #2
    576c:	040a0030 	streq	r0, [sl], #-48	; 0xffffffd0
    5770:	84400061 	strbhi	r0, [r0], #-97	; 0xffffff9f
    5774:	08000001 	stmdaeq	r0, {r0}
    5778:	31015201 	tstcc	r1, r1, lsl #4
    577c:	02510108 	subseq	r0, r1, #8, 2
    5780:	01084508 	tsteq	r8, r8, lsl #10
    5784:	00300150 	eorseq	r0, r0, r0, asr r1
    5788:	080e0b00 	stmdaeq	lr, {r8, r9, fp}
    578c:	49020000 	stmdbmi	r2, {}	; <UNPREDICTABLE>
    5790:	00000153 	andeq	r0, r0, r3, asr r1
    5794:	0000410c 	andeq	r4, r0, ip, lsl #2
    5798:	00410c00 	subeq	r0, r1, r0, lsl #24
    579c:	0b000000 	bleq	57a4 <SVC_STACK_SIZE+0x17a4>
    57a0:	000007ea 	andeq	r0, r0, sl, ror #15
    57a4:	016e4a02 	cmneq	lr, r2, lsl #20
    57a8:	410c0000 	mrsmi	r0, (UNDEF: 12)
    57ac:	0c000000 	stceq	0, cr0, [r0], {-0}
    57b0:	00000041 	andeq	r0, r0, r1, asr #32
    57b4:	0000410c 	andeq	r4, r0, ip, lsl #2
    57b8:	5c0b0000 	stcpl	0, cr0, [fp], {-0}
    57bc:	02000008 	andeq	r0, r0, #8
    57c0:	00018448 	andeq	r8, r1, r8, asr #8
    57c4:	00410c00 	subeq	r0, r1, r0, lsl #24
    57c8:	410c0000 	mrsmi	r0, (UNDEF: 12)
    57cc:	00000000 	andeq	r0, r0, r0
    57d0:	0008240d 	andeq	r2, r8, sp, lsl #8
    57d4:	0c4c0200 	sfmeq	f0, 2, [ip], {-0}
    57d8:	00000041 	andeq	r0, r0, r1, asr #32
    57dc:	0000410c 	andeq	r4, r0, ip, lsl #2
    57e0:	00410c00 	subeq	r0, r1, r0, lsl #24
    57e4:	00000000 	andeq	r0, r0, r0
    57e8:	000005dd 	ldrdeq	r0, [r0], -sp
    57ec:	14140004 	ldrne	r0, [r4], #-4
    57f0:	01040000 	mrseq	r0, (UNDEF: 4)
    57f4:	000002ae 	andeq	r0, r0, lr, lsr #5
    57f8:	0010e101 	andseq	lr, r0, r1, lsl #2
    57fc:	00022200 	andeq	r2, r2, r0, lsl #4
    5800:	00610800 	rsbeq	r0, r1, r0, lsl #16
    5804:	00062c40 	andeq	r2, r6, r0, asr #24
    5808:	00166200 	andseq	r6, r6, r0, lsl #4
    580c:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
    5810:	00000bd9 	ldrdeq	r0, [r0], -r9
    5814:	39060102 	stmdbcc	r6, {r1, r8}
    5818:	02000001 	andeq	r0, r0, #1
    581c:	01370801 	teqeq	r7, r1, lsl #16
    5820:	02020000 	andeq	r0, r2, #0
    5824:	00005305 	andeq	r5, r0, r5, lsl #6
    5828:	07020200 	streq	r0, [r2, -r0, lsl #4]
    582c:	00000201 	andeq	r0, r0, r1, lsl #4
    5830:	69050403 	stmdbvs	r5, {r0, r1, sl}
    5834:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    5838:	01700704 	cmneq	r0, r4, lsl #14
    583c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    5840:	0000f405 	andeq	pc, r0, r5, lsl #8
    5844:	07080200 	streq	r0, [r8, -r0, lsl #4]
    5848:	00000166 	andeq	r0, r0, r6, ror #2
    584c:	f9050402 			; <UNDEFINED> instruction: 0xf9050402
    5850:	02000000 	andeq	r0, r0, #0
    5854:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    5858:	04040000 	streq	r0, [r4], #-0
    585c:	6b070402 	blvs	1c686c <IRQ_STACK_SIZE+0x1be86c>
    5860:	05000001 	streq	r0, [r0, #-1]
    5864:	00008104 	andeq	r8, r0, r4, lsl #2
    5868:	08010200 	stmdaeq	r1, {r9}
    586c:	00000140 	andeq	r0, r0, r0, asr #2
    5870:	008e0405 	addeq	r0, lr, r5, lsl #8
    5874:	81060000 	mrshi	r0, (UNDEF: 6)
    5878:	07000000 	streq	r0, [r0, -r0]
    587c:	00000ce9 	andeq	r0, r0, r9, ror #25
    5880:	004fd402 	subeq	sp, pc, r2, lsl #8
    5884:	1d070000 	stcne	0, cr0, [r7, #-0]
    5888:	0300000a 	movweq	r0, #10
    588c:	0000a928 	andeq	sl, r0, r8, lsr #18
    5890:	0b320800 	bleq	c87898 <STACK_SIZE+0x487898>
    5894:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    5898:	0000c000 	andeq	ip, r0, r0
    589c:	0aa50900 	beq	fe947ca4 <IRQ_STACK_BASE+0xba947ca4>
    58a0:	00720000 	rsbseq	r0, r2, r0
    58a4:	00000000 	andeq	r0, r0, r0
    58a8:	000b3407 	andeq	r3, fp, r7, lsl #8
    58ac:	9e620300 	cdpls	3, 6, cr0, cr2, cr0, {0}
    58b0:	0a000000 	beq	58b8 <SVC_STACK_SIZE+0x18b8>
    58b4:	000010fa 	strdeq	r1, [r0], -sl
    58b8:	e3011701 	movw	r1, #5889	; 0x1701
    58bc:	0b000000 	bleq	58c4 <SVC_STACK_SIZE+0x18c4>
    58c0:	00000a8e 	andeq	r0, r0, lr, lsl #21
    58c4:	00811701 	addeq	r1, r1, r1, lsl #14
    58c8:	0c000000 	stceq	0, cr0, [r0], {-0}
    58cc:	0000113f 	andeq	r1, r0, pc, lsr r1
    58d0:	00813201 	addeq	r3, r1, r1, lsl #4
    58d4:	0d010000 	stceq	0, cr0, [r1, #-0]
    58d8:	00000c7a 	andeq	r0, r0, sl, ror ip
    58dc:	61080301 	tstvs	r8, r1, lsl #6
    58e0:	00d04000 	sbcseq	r4, r0, r0
    58e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    58e8:	00000131 	andeq	r0, r0, r1, lsr r1
    58ec:	00111f0e 	andseq	r1, r1, lr, lsl #30
    58f0:	48030100 	stmdami	r3, {r8}
    58f4:	4d000000 	stcmi	0, cr0, [r0, #-0]
    58f8:	0f000060 	svceq	0x00000060
    58fc:	000010b9 	strheq	r1, [r0], -r9
    5900:	00250501 	eoreq	r0, r5, r1, lsl #10
    5904:	606e0000 	rsbvs	r0, lr, r0
    5908:	24100000 	ldrcs	r0, [r0], #-0
    590c:	01000011 	tsteq	r0, r1, lsl r0
    5910:	00013106 	andeq	r3, r1, r6, lsl #2
    5914:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5918:	004f1100 	subeq	r1, pc, r0, lsl #2
    591c:	cb120000 	blgt	485924 <IRQ_STACK_SIZE+0x47d924>
    5920:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    5924:	54400061 	strbpl	r0, [r0], #-97	; 0xffffff9f
    5928:	01000000 	mrseq	r0, (UNDEF: 0)
    592c:	0001519c 	muleq	r1, ip, r1
    5930:	00d71300 	sbcseq	r1, r7, r0, lsl #6
    5934:	50010000 	andpl	r0, r1, r0
    5938:	10cf0a00 	sbcne	r0, pc, r0, lsl #20
    593c:	22010000 	andcs	r0, r1, #0
    5940:	00016801 	andeq	r6, r1, r1, lsl #16
    5944:	74701400 	ldrbtvc	r1, [r0], #-1024	; 0xfffffc00
    5948:	88220100 	stmdahi	r2!, {r8}
    594c:	00000000 	andeq	r0, r0, r0
    5950:	00015112 	andeq	r5, r1, r2, lsl r1
    5954:	00622c00 	rsbeq	r2, r2, r0, lsl #24
    5958:	00006c40 	andeq	r6, r0, r0, asr #24
    595c:	9e9c0100 	fmllse	f0, f4, f0
    5960:	15000001 	strne	r0, [r0, #-1]
    5964:	0000015d 	andeq	r0, r0, sp, asr r1
    5968:	000060a8 	andeq	r6, r0, r8, lsr #1
    596c:	0000cb16 	andeq	ip, r0, r6, lsl fp
    5970:	00623c00 	rsbeq	r3, r2, r0, lsl #24
    5974:	00110040 	andseq	r0, r1, r0, asr #32
    5978:	15240100 	strne	r0, [r4, #-256]!	; 0xffffff00
    597c:	000000d7 	ldrdeq	r0, [r0], -r7
    5980:	000060e0 	andeq	r6, r0, r0, ror #1
    5984:	7f0d0000 	svcvc	0x000d0000
    5988:	01000003 	tsteq	r0, r3
    598c:	00629827 	rsbeq	r9, r2, r7, lsr #16
    5990:	00009840 	andeq	r9, r0, r0, asr #16
    5994:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    5998:	17000002 	strne	r0, [r0, -r2]
    599c:	00746d66 	rsbseq	r6, r4, r6, ror #26
    59a0:	00882701 	addeq	r2, r8, r1, lsl #14
    59a4:	91020000 	mrsls	r0, (UNDEF: 2)
    59a8:	61191870 	tstvs	r9, r0, ror r8
    59ac:	29010070 	stmdbcs	r1, {r4, r5, r6}
    59b0:	000000c0 	andeq	r0, r0, r0, asr #1
    59b4:	7dd49103 	ldfvcp	f1, [r4, #12]
    59b8:	000a7010 	andeq	r7, sl, r0, lsl r0
    59bc:	342a0100 	strtcc	r0, [sl], #-256	; 0xffffff00
    59c0:	03000002 	movweq	r0, #2
    59c4:	1a7dd891 	bne	1f7bc10 <STACK_SIZE+0x177bc10>
    59c8:	00000151 	andeq	r0, r0, r1, asr r1
    59cc:	400062c4 	andmi	r6, r0, r4, asr #5
    59d0:	00001118 	andeq	r1, r0, r8, lsl r1
    59d4:	02152e01 	andseq	r2, r5, #1, 28
    59d8:	5d150000 	ldcpl	0, cr0, [r5, #-0]
    59dc:	0c000001 	stceq	0, cr0, [r0], {1}
    59e0:	16000061 	strne	r0, [r0], -r1, rrx
    59e4:	000000cb 	andeq	r0, r0, fp, asr #1
    59e8:	400062d0 	ldrdmi	r6, [r0], -r0
    59ec:	00001130 	andeq	r1, r0, r0, lsr r1
    59f0:	d7152401 	ldrle	r2, [r5, -r1, lsl #8]
    59f4:	52000000 	andpl	r0, r0, #0
    59f8:	00000061 	andeq	r0, r0, r1, rrx
    59fc:	62c41b00 	sbcvs	r1, r4, #0, 22
    5a00:	05234000 	streq	r4, [r3, #-0]!
    5a04:	011c0000 	tsteq	ip, r0
    5a08:	74910252 	ldrvc	r0, [r1], #594	; 0x252
    5a0c:	0351011c 	cmpeq	r1, #28, 2
    5a10:	1c067091 	stcne	0, cr7, [r6], {145}	; 0x91
    5a14:	91035001 	tstls	r3, r1
    5a18:	00007dd8 	ldrdeq	r7, [r0], -r8
    5a1c:	0000811d 	andeq	r8, r0, sp, lsl r1
    5a20:	00024400 	andeq	r4, r2, r0, lsl #8
    5a24:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    5a28:	00ff0000 	rscseq	r0, pc, r0
    5a2c:	0000e31f 	andeq	lr, r0, pc, lsl r3
    5a30:	00633000 	rsbeq	r3, r3, r0
    5a34:	00002840 	andeq	r2, r0, r0, asr #16
    5a38:	209c0100 	addscs	r0, ip, r0, lsl #2
    5a3c:	000010e8 	andeq	r1, r0, r8, ror #1
    5a40:	00813801 	addeq	r3, r1, r1, lsl #16
    5a44:	63580000 	cmpvs	r8, #0
    5a48:	001c4000 	andseq	r4, ip, r0
    5a4c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5a50:	0011560d 	andseq	r5, r1, sp, lsl #12
    5a54:	743e0100 	ldrtvc	r0, [lr], #-256	; 0xffffff00
    5a58:	cc400063 	mcrrgt	0, 6, r0, r0, cr3
    5a5c:	01000000 	mrseq	r0, (UNDEF: 0)
    5a60:	0003369c 	muleq	r3, ip, r6
    5a64:	78722100 	ldmdavc	r2!, {r8, sp}^
    5a68:	483e0100 	ldmdami	lr!, {r8}
    5a6c:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    5a70:	21000061 	tstcs	r0, r1, rrx
    5a74:	01007874 	tsteq	r0, r4, ror r8
    5a78:	0000483e 	andeq	r4, r0, lr, lsr r8
    5a7c:	0061aa00 	rsbeq	sl, r1, r0, lsl #20
    5a80:	72652100 	rsbvc	r2, r5, #0, 2
    5a84:	3e010072 	mcrcc	0, 0, r0, cr1, cr2, {3}
    5a88:	00000048 	andeq	r0, r0, r8, asr #32
    5a8c:	000061ef 	andeq	r6, r0, pc, ror #3
    5a90:	0063b822 	rsbeq	fp, r3, r2, lsr #16
    5a94:	00054240 	andeq	r4, r5, r0, asr #4
    5a98:	0002c100 	andeq	ip, r2, r0, lsl #2
    5a9c:	51011c00 	tstpl	r1, r0, lsl #24
    5aa0:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    5aa4:	30015001 	andcc	r5, r1, r1
    5aa8:	640c2300 	strvs	r2, [ip], #-768	; 0xfffffd00
    5aac:	05584000 	ldrbeq	r4, [r8, #-0]
    5ab0:	02e40000 	rsceq	r0, r4, #0
    5ab4:	011c0000 	tsteq	ip, r0
    5ab8:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    5abc:	0b50011c 	bleq	1405f34 <STACK_SIZE+0xc05f34>
    5ac0:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    5ac4:	f3215001 	vhadd.u32	d5, d1, d1
    5ac8:	00215101 	eoreq	r5, r1, r1, lsl #2
    5acc:	00641c22 	rsbeq	r1, r4, r2, lsr #24
    5ad0:	00056e40 	andeq	r6, r5, r0, asr #28
    5ad4:	00030200 	andeq	r0, r3, r0, lsl #4
    5ad8:	52011c00 	andpl	r1, r1, #0, 24
    5adc:	011c3001 	tsteq	ip, r1
    5ae0:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    5ae4:	0150011c 	cmpeq	r0, ip, lsl r1
    5ae8:	28220030 	stmdacs	r2!, {r4, r5}
    5aec:	89400064 	stmdbhi	r0, {r2, r5, r6}^
    5af0:	1b000005 	blne	5b0c <SVC_STACK_SIZE+0x1b0c>
    5af4:	1c000003 	stcne	0, cr0, [r0], {3}
    5af8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5afc:	50011c55 	andpl	r1, r1, r5, asr ip
    5b00:	24003001 	strcs	r3, [r0], #-1
    5b04:	40006440 	andmi	r6, r0, r0, asr #8
    5b08:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    5b0c:	0152011c 	cmpeq	r2, ip, lsl r1
    5b10:	51011c31 	tstpl	r1, r1, lsr ip
    5b14:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    5b18:	30015001 	andcc	r5, r1, r1
    5b1c:	670a0000 	strvs	r0, [sl, -r0]
    5b20:	01000011 	tsteq	r0, r1, lsl r0
    5b24:	03620152 	cmneq	r2, #-2147483628	; 0x80000014
    5b28:	700b0000 	andvc	r0, fp, r0
    5b2c:	0100000a 	tsteq	r0, sl
    5b30:	00007b52 	andeq	r7, r0, r2, asr fp
    5b34:	114e2500 	cmpne	lr, r0, lsl #10
    5b38:	54010000 	strpl	r0, [r1], #-0
    5b3c:	0000007b 	andeq	r0, r0, fp, ror r0
    5b40:	01006326 	tsteq	r0, r6, lsr #6
    5b44:	00008155 	andeq	r8, r0, r5, asr r1
    5b48:	36120000 	ldrcc	r0, [r2], -r0
    5b4c:	40000003 	andmi	r0, r0, r3
    5b50:	f8400064 			; <UNDEFINED> instruction: 0xf8400064
    5b54:	01000000 	mrseq	r0, (UNDEF: 0)
    5b58:	0003e29c 	muleq	r3, ip, r2
    5b5c:	03421500 	movteq	r1, #9472	; 0x2500
    5b60:	621b0000 	andsvs	r0, fp, #0
    5b64:	4d270000 	stcmi	0, cr0, [r7, #-0]
    5b68:	51000003 	tstpl	r0, r3
    5b6c:	28000062 	stmdacs	r0, {r1, r5, r6}
    5b70:	00000358 	andeq	r0, r0, r8, asr r3
    5b74:	0000e329 	andeq	lr, r0, r9, lsr #6
    5b78:	00644800 	rsbeq	r4, r4, r0, lsl #16
    5b7c:	00114840 	andseq	r4, r1, r0, asr #16
    5b80:	1a560100 	bne	1585f88 <STACK_SIZE+0xd85f88>
    5b84:	000000cb 	andeq	r0, r0, fp, asr #1
    5b88:	4000645c 	andmi	r6, r0, ip, asr r4
    5b8c:	00001168 	andeq	r1, r0, r8, ror #2
    5b90:	03b46301 			; <UNDEFINED> instruction: 0x03b46301
    5b94:	d72a0000 	strle	r0, [sl, -r0]!
    5b98:	00000000 	andeq	r0, r0, r0
    5b9c:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    5ba0:	0064f800 	rsbeq	pc, r4, r0, lsl #16
    5ba4:	00004040 	andeq	r4, r0, r0, asr #32
    5ba8:	ce670100 	powgts	f0, f7, f0
    5bac:	2c000003 	stccs	0, cr0, [r0], {3}
    5bb0:	000000d7 	ldrdeq	r0, [r0], -r7
    5bb4:	ec1b000a 	ldc	0, cr0, [fp], {10}
    5bb8:	9e400064 	cdpls	0, 4, cr0, cr0, cr4, {3}
    5bbc:	1c000001 	stcne	0, cr0, [r0], {1}
    5bc0:	03055001 	movweq	r5, #20481	; 0x5001
    5bc4:	40017f50 	andmi	r7, r1, r0, asr pc
    5bc8:	bf2d0000 	svclt	0x002d0000
    5bcc:	01000010 	tsteq	r0, r0, lsl r0
    5bd0:	0000486a 	andeq	r4, r0, sl, ror #16
    5bd4:	00653800 	rsbeq	r3, r5, r0, lsl #16
    5bd8:	0001fc40 	andeq	pc, r1, r0, asr #24
    5bdc:	089c0100 	ldmeq	ip, {r8}
    5be0:	19000005 	stmdbne	r0, {r0, r2}
    5be4:	00727473 	rsbseq	r7, r2, r3, ror r4
    5be8:	05086c01 	streq	r6, [r8, #-3073]	; 0xfffff3ff
    5bec:	91020000 	mrsls	r0, (UNDEF: 2)
    5bf0:	0a700f40 	beq	1c098f8 <STACK_SIZE+0x14098f8>
    5bf4:	6d010000 	stcvs	0, cr0, [r1, #-0]
    5bf8:	0000007b 	andeq	r0, r0, fp, ror r0
    5bfc:	0000626f 	andeq	r6, r0, pc, ror #4
    5c00:	000d110f 	andeq	r1, sp, pc, lsl #2
    5c04:	486e0100 	stmdami	lr!, {r8}^
    5c08:	a7000000 	strge	r0, [r0, -r0]
    5c0c:	0f000062 	svceq	0x00000062
    5c10:	00001134 	andeq	r1, r0, r4, lsr r1
    5c14:	00486f01 	subeq	r6, r8, r1, lsl #30
    5c18:	62f40000 	rscsvs	r0, r4, #0
    5c1c:	770f0000 	strvc	r0, [pc, -r0]
    5c20:	01000011 	tsteq	r0, r1, lsl r0
    5c24:	00004870 	andeq	r4, r0, r0, ror r8
    5c28:	00631f00 	rsbeq	r1, r3, r0, lsl #30
    5c2c:	112a0f00 	teqne	sl, r0, lsl #30
    5c30:	71010000 	mrsvc	r0, (UNDEF: 1)
    5c34:	00000048 	andeq	r0, r0, r8, asr #32
    5c38:	0000636c 	andeq	r6, r0, ip, ror #6
    5c3c:	0100692e 	tsteq	r0, lr, lsr #18
    5c40:	00004872 	andeq	r4, r0, r2, ror r8
    5c44:	0063a000 	rsbeq	sl, r3, r0
    5c48:	03361a00 	teqeq	r6, #0, 20
    5c4c:	65480000 	strbvs	r0, [r8, #-0]
    5c50:	11884000 	orrne	r4, r8, r0
    5c54:	74010000 	strvc	r0, [r1], #-0
    5c58:	000004e3 	andeq	r0, r0, r3, ror #9
    5c5c:	00034215 	andeq	r4, r3, r5, lsl r2
    5c60:	0063bf00 	rsbeq	fp, r3, r0, lsl #30
    5c64:	11882f00 	orrne	r2, r8, r0, lsl #30
    5c68:	4d280000 	stcmi	0, cr0, [r8, #-0]
    5c6c:	28000003 	stmdacs	r0, {r0, r1}
    5c70:	00000358 	andeq	r0, r0, r8, asr r3
    5c74:	0000e329 	andeq	lr, r0, r9, lsr #6
    5c78:	00654c00 	rsbeq	r4, r5, r0, lsl #24
    5c7c:	0011a040 	andseq	sl, r1, r0, asr #32
    5c80:	1a560100 	bne	1586088 <STACK_SIZE+0xd86088>
    5c84:	000000cb 	andeq	r0, r0, fp, asr #1
    5c88:	40006558 	andmi	r6, r0, r8, asr r5
    5c8c:	000011c0 	andeq	r1, r0, r0, asr #3
    5c90:	04b46301 	ldrteq	r6, [r4], #769	; 0x301
    5c94:	d72a0000 	strle	r0, [sl, -r0]!
    5c98:	00000000 	andeq	r0, r0, r0
    5c9c:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    5ca0:	0065f400 	rsbeq	pc, r5, r0, lsl #8
    5ca4:	00003c40 	andeq	r3, r0, r0, asr #24
    5ca8:	ce670100 	powgts	f0, f7, f0
    5cac:	2c000004 	stccs	0, cr0, [r0], {4}
    5cb0:	000000d7 	ldrdeq	r0, [r0], -r7
    5cb4:	e81b000a 	ldmda	fp, {r1, r3}
    5cb8:	9e400065 	cdpls	0, 4, cr0, cr0, cr5, {3}
    5cbc:	1c000001 	stcne	0, cr0, [r0], {1}
    5cc0:	03055001 	movweq	r5, #20481	; 0x5001
    5cc4:	40017f50 	andmi	r7, r1, r0, asr pc
    5cc8:	22000000 	andcs	r0, r0, #0
    5ccc:	4000665c 	andmi	r6, r0, ip, asr r6
    5cd0:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    5cd4:	000004f7 	strdeq	r0, [r0], -r7
    5cd8:	0250011c 	subseq	r0, r0, #28, 2
    5cdc:	1b000076 	blne	5ebc <SVC_STACK_SIZE+0x1ebc>
    5ce0:	40006700 	andmi	r6, r0, r0, lsl #14
    5ce4:	000005cf 	andeq	r0, r0, pc, asr #11
    5ce8:	0250011c 	subseq	r0, r0, #28, 2
    5cec:	00000076 	andeq	r0, r0, r6, ror r0
    5cf0:	0000811d 	andeq	r8, r0, sp, lsl r1
    5cf4:	00051800 	andeq	r1, r5, r0, lsl #16
    5cf8:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    5cfc:	001d0000 	andseq	r0, sp, r0
    5d00:	00111130 	andseq	r1, r1, r0, lsr r1
    5d04:	88550900 	ldmdahi	r5, {r8, fp}^
    5d08:	31000000 	mrscc	r0, (UNDEF: 0)
    5d0c:	00000985 	andeq	r0, r0, r5, lsl #19
    5d10:	0048dc05 	subeq	sp, r8, r5, lsl #24
    5d14:	05420000 	strbeq	r0, [r2, #-0]
    5d18:	7b320000 	blvc	c85d20 <STACK_SIZE+0x485d20>
    5d1c:	32000000 	andcc	r0, r0, #0
    5d20:	00000088 	andeq	r0, r0, r8, lsl #1
    5d24:	00009e32 	andeq	r9, r0, r2, lsr lr
    5d28:	c2330000 	eorsgt	r0, r3, #0
    5d2c:	04000001 	streq	r0, [r0], #-1
    5d30:	0005584d 	andeq	r5, r5, sp, asr #16
    5d34:	00483200 	subeq	r3, r8, r0, lsl #4
    5d38:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5d3c:	00000000 	andeq	r0, r0, r0
    5d40:	00080e33 	andeq	r0, r8, r3, lsr lr
    5d44:	6e490400 	cdpvs	4, 4, cr0, cr9, cr0, {0}
    5d48:	32000005 	andcc	r0, r0, #5
    5d4c:	00000048 	andeq	r0, r0, r8, asr #32
    5d50:	00004832 	andeq	r4, r0, r2, lsr r8
    5d54:	ea330000 	b	cc5d5c <STACK_SIZE+0x4c5d5c>
    5d58:	04000007 	streq	r0, [r0], #-7
    5d5c:	0005894a 	andeq	r8, r5, sl, asr #18
    5d60:	00483200 	subeq	r3, r8, r0, lsl #4
    5d64:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5d68:	32000000 	andcc	r0, r0, #0
    5d6c:	00000048 	andeq	r0, r0, r8, asr #32
    5d70:	085c3300 	ldmdaeq	ip, {r8, r9, ip, sp}^
    5d74:	48040000 	stmdami	r4, {}	; <UNPREDICTABLE>
    5d78:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    5d7c:	00004832 	andeq	r4, r0, r2, lsr r8
    5d80:	00483200 	subeq	r3, r8, r0, lsl #4
    5d84:	33000000 	movwcc	r0, #0
    5d88:	00000824 	andeq	r0, r0, r4, lsr #16
    5d8c:	05ba4c04 	ldreq	r4, [sl, #3076]!	; 0xc04
    5d90:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5d94:	32000000 	andcc	r0, r0, #0
    5d98:	00000048 	andeq	r0, r0, r8, asr #32
    5d9c:	00004832 	andeq	r4, r0, r2, lsr r8
    5da0:	0a310000 	beq	c45da8 <STACK_SIZE+0x445da8>
    5da4:	06000011 			; <UNDEFINED> instruction: 0x06000011
    5da8:	00009321 	andeq	r9, r0, r1, lsr #6
    5dac:	0005cf00 	andeq	ip, r5, r0, lsl #30
    5db0:	00883200 	addeq	r3, r8, r0, lsl #4
    5db4:	34000000 	strcc	r0, [r0], #-0
    5db8:	0000113a 	andeq	r1, r0, sl, lsr r1
    5dbc:	00484c07 	subeq	r4, r8, r7, lsl #24
    5dc0:	88320000 	ldmdahi	r2!, {}	; <UNPREDICTABLE>
    5dc4:	00000000 	andeq	r0, r0, r0
    5dc8:	00007d00 	andeq	r7, r0, r0, lsl #26
    5dcc:	df000200 	svcle	0x00000200
    5dd0:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    5dd4:	0018ea01 	andseq	lr, r8, r1, lsl #20
    5dd8:	00673800 	rsbeq	r3, r7, r0, lsl #16
    5ddc:	00686440 	rsbeq	r6, r8, r0, asr #8
    5de0:	6d736140 	ldfvse	f6, [r3, #-256]!	; 0xffffff00
    5de4:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    5de8:	6f697463 	svcvs	0x00697463
    5dec:	00732e6e 	rsbseq	r2, r3, lr, ror #28
    5df0:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
    5df4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    5df8:	4e45525c 	mcrmi	2, 2, r5, cr5, cr12, {2}
    5dfc:	484c4154 	stmdami	ip, {r2, r4, r6, r8, lr}^
    5e00:	445c4255 	ldrbmi	r4, [ip], #-597	; 0xfffffdab
    5e04:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
    5e08:	625c706f 	subsvs	r7, ip, #111	; 0x6f
    5e0c:	63746f6f 	cmnvs	r4, #444	; 0x1bc
    5e10:	20706d61 	rsbscs	r6, r0, r1, ror #26
    5e14:	4c5c736f 	mrrcmi	3, 6, r7, ip, cr15
    5e18:	57535f47 	ldrbpl	r5, [r3, -r7, asr #30]
    5e1c:	6f6f425f 	svcvs	0x006f425f
    5e20:	6d616374 	stclvs	3, cr6, [r1, #-464]!	; 0xfffffe30
    5e24:	534f5f70 	movtpl	r5, #65392	; 0xff70
    5e28:	3230305c 	eorscc	r3, r0, #92	; 0x5c
    5e2c:	5f534f2e 	svcpl	0x00534f2e
    5e30:	706d6554 	rsbvc	r6, sp, r4, asr r5
    5e34:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    5e38:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    5e3c:	20534120 	subscs	r4, r3, r0, lsr #2
    5e40:	33322e32 	teqcc	r2, #800	; 0x320
    5e44:	0032352e 	eorseq	r3, r2, lr, lsr #10
    5e48:	00768001 	rsbseq	r8, r6, r1
    5e4c:	00020000 	andeq	r0, r2, r0
    5e50:	000016f3 	strdeq	r1, [r0], -r3
    5e54:	198a0104 	stmibne	sl, {r2, r8}
    5e58:	68640000 	stmdavs	r4!, {}^	; <UNPREDICTABLE>
    5e5c:	6da44000 	stcvs	0, cr4, [r4]
    5e60:	70634000 	rsbvc	r4, r3, r0
    5e64:	2e613531 	mcrcs	5, 3, r3, cr1, cr1, {1}
    5e68:	3a430073 	bcc	10c603c <STACK_SIZE+0x8c603c>
    5e6c:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    5e70:	525c7372 	subspl	r7, ip, #-939524095	; 0xc8000001
    5e74:	41544e45 	cmpmi	r4, r5, asr #28
    5e78:	4255484c 	subsmi	r4, r5, #76, 16	; 0x4c0000
    5e7c:	7365445c 	cmnvc	r5, #92, 8	; 0x5c000000
    5e80:	706f746b 	rsbvc	r7, pc, fp, ror #8
    5e84:	6f6f625c 	svcvs	0x006f625c
    5e88:	6d616374 	stclvs	3, cr6, [r1, #-464]!	; 0xfffffe30
    5e8c:	736f2070 	cmnvc	pc, #112	; 0x70
    5e90:	5f474c5c 	svcpl	0x00474c5c
    5e94:	425f5753 	subsmi	r5, pc, #21757952	; 0x14c0000
    5e98:	63746f6f 	cmnvs	r4, #444	; 0x1bc
    5e9c:	5f706d61 	svcpl	0x00706d61
    5ea0:	305c534f 	subscc	r5, ip, pc, asr #6
    5ea4:	4f2e3230 	svcmi	0x002e3230
    5ea8:	65545f53 	ldrbvs	r5, [r4, #-3923]	; 0xfffff0ad
    5eac:	616c706d 	cmnvs	ip, sp, rrx
    5eb0:	47006574 	smlsdxmi	r0, r4, r5, r6
    5eb4:	4120554e 	teqmi	r0, lr, asr #10
    5eb8:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    5ebc:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    5ec0:	80010032 	andhi	r0, r1, r2, lsr r0
    5ec4:	00000075 	andeq	r0, r0, r5, ror r0
    5ec8:	17070002 	strne	r0, [r7, -r2]
    5ecc:	01040000 	mrseq	r0, (UNDEF: 4)
    5ed0:	00001b14 	andeq	r1, r0, r4, lsl fp
    5ed4:	40000000 	andmi	r0, r0, r0
    5ed8:	400001f8 	strdmi	r0, [r0], -r8
    5edc:	30747263 	rsbscc	r7, r4, r3, ror #4
    5ee0:	4300732e 	movwmi	r7, #814	; 0x32e
    5ee4:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    5ee8:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
    5eec:	544e4552 	strbpl	r4, [lr], #-1362	; 0xfffffaae
    5ef0:	55484c41 	strbpl	r4, [r8, #-3137]	; 0xfffff3bf
    5ef4:	65445c42 	strbvs	r5, [r4, #-3138]	; 0xfffff3be
    5ef8:	6f746b73 	svcvs	0x00746b73
    5efc:	6f625c70 	svcvs	0x00625c70
    5f00:	6163746f 	cmnvs	r3, pc, ror #8
    5f04:	6f20706d 	svcvs	0x0020706d
    5f08:	474c5c73 	smlsldxmi	r5, ip, r3, ip
    5f0c:	5f57535f 	svcpl	0x0057535f
    5f10:	746f6f42 	strbtvc	r6, [pc], #-3906	; 5f18 <SVC_STACK_SIZE+0x1f18>
    5f14:	706d6163 	rsbvc	r6, sp, r3, ror #2
    5f18:	5c534f5f 	mrrcpl	15, 5, r4, r3, cr15
    5f1c:	2e323030 	mrccs	0, 1, r3, cr2, cr0, {1}
    5f20:	545f534f 	ldrbpl	r5, [pc], #-847	; 5f28 <SVC_STACK_SIZE+0x1f28>
    5f24:	6c706d65 	ldclvs	13, cr6, [r0], #-404	; 0xfffffe6c
    5f28:	00657461 	rsbeq	r7, r5, r1, ror #8
    5f2c:	20554e47 	subscs	r4, r5, r7, asr #28
    5f30:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    5f34:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    5f38:	01003235 	tsteq	r0, r5, lsr r2
    5f3c:	Address 0x00005f3c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	00000b0b 	andeq	r0, r0, fp, lsl #22
      30:	0b000f05 	bleq	3c4c <ABORT_STACK_SIZE+0x384c>
      34:	0013490b 	andseq	r4, r3, fp, lsl #18
      38:	00150600 	andseq	r0, r5, r0, lsl #12
      3c:	00001927 	andeq	r1, r0, r7, lsr #18
      40:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
      44:	08000013 	stmdaeq	r0, {r0, r1, r4}
      48:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      4c:	0b3b0b3a 	bleq	ec2d3c <STACK_SIZE+0x6c2d3c>
      50:	00001349 	andeq	r1, r0, r9, asr #6
      54:	3f012e09 	svccc	0x00012e09
      58:	3a0e0319 	bcc	380cc4 <IRQ_STACK_SIZE+0x378cc4>
      5c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
      60:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
      64:	97184006 	ldrls	r4, [r8, -r6]
      68:	13011942 	movwne	r1, #6466	; 0x1942
      6c:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
      70:	11010182 	smlabbne	r1, r2, r1, r0
      74:	00133101 	andseq	r3, r3, r1, lsl #2
      78:	828a0b00 	addhi	r0, sl, #0, 22
      7c:	18020001 	stmdane	r2, {r0}
      80:	00184291 	mulseq	r8, r1, r2
      84:	012e0c00 	teqeq	lr, r0, lsl #24
      88:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      8c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      90:	01111927 	tsteq	r1, r7, lsr #18
      94:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      98:	01194297 			; <UNDEFINED> instruction: 0x01194297
      9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
      a0:	01018289 	smlabbeq	r1, r9, r2, r8
      a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
      a8:	00001301 	andeq	r1, r0, r1, lsl #6
      ac:	0182890e 	orreq	r8, r2, lr, lsl #18
      b0:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
      b4:	13311942 	teqne	r1, #1081344	; 0x108000
      b8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
      bc:	03193f01 	tsteq	r9, #1, 30
      c0:	3b0b3a08 	blcc	2ce8e8 <IRQ_STACK_SIZE+0x2c68e8>
      c4:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
      c8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
      cc:	97184006 	ldrls	r4, [r8, -r6]
      d0:	13011942 	movwne	r1, #6466	; 0x1942
      d4:	05100000 	ldreq	r0, [r0, #-0]
      d8:	3a080300 	bcc	200ce0 <IRQ_STACK_SIZE+0x1f8ce0>
      dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      e0:	00170213 	andseq	r0, r7, r3, lsl r2
      e4:	012e1100 	teqeq	lr, r0, lsl #2
      e8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      f0:	13491927 	movtne	r1, #39207	; 0x9927
      f4:	06120111 			; <UNDEFINED> instruction: 0x06120111
      f8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      fc:	00130119 	andseq	r0, r3, r9, lsl r1
     100:	00341200 	eorseq	r1, r4, r0, lsl #4
     104:	0b3a0803 	bleq	e82118 <STACK_SIZE+0x682118>
     108:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     10c:	00001802 	andeq	r1, r0, r2, lsl #16
     110:	49003513 	stmdbmi	r0, {r0, r1, r4, r8, sl, ip, sp}
     114:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     118:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     11c:	0b3b0b3a 	bleq	ec2e0c <STACK_SIZE+0x6c2e0c>
     120:	17021349 	strne	r1, [r2, -r9, asr #6]
     124:	34150000 	ldrcc	r0, [r5], #-0
     128:	3a080300 	bcc	200d30 <IRQ_STACK_SIZE+0x1f8d30>
     12c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     130:	00170213 	andseq	r0, r7, r3, lsl r2
     134:	82891600 	addhi	r1, r9, #0, 12
     138:	01110001 	tsteq	r1, r1
     13c:	00001331 	andeq	r1, r0, r1, lsr r3
     140:	03003417 	movweq	r3, #1047	; 0x417
     144:	3b0b3a0e 	blcc	2ce984 <IRQ_STACK_SIZE+0x2c6984>
     148:	02134905 	andseq	r4, r3, #81920	; 0x14000
     14c:	18000018 	stmdane	r0, {r3, r4}
     150:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     154:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     158:	17021349 	strne	r1, [r2, -r9, asr #6]
     15c:	01190000 	tsteq	r9, r0
     160:	01134901 	tsteq	r3, r1, lsl #18
     164:	1a000013 	bne	1b8 <NOINT+0xf8>
     168:	13490021 	movtne	r0, #36897	; 0x9021
     16c:	00000b2f 	andeq	r0, r0, pc, lsr #22
     170:	0300341b 	movweq	r3, #1051	; 0x41b
     174:	3b0b3a0e 	blcc	2ce9b4 <IRQ_STACK_SIZE+0x2c69b4>
     178:	3f13490b 	svccc	0x0013490b
     17c:	00180219 	andseq	r0, r8, r9, lsl r2
     180:	00341c00 	eorseq	r1, r4, r0, lsl #24
     184:	0b3a0e03 	bleq	e83998 <STACK_SIZE+0x683998>
     188:	1349053b 	movtne	r0, #38203	; 0x953b
     18c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     190:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     194:	03193f01 	tsteq	r9, #1, 30
     198:	3b0b3a0e 	blcc	2ce9d8 <IRQ_STACK_SIZE+0x2c69d8>
     19c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     1a0:	00130119 	andseq	r0, r3, r9, lsl r1
     1a4:	00051e00 	andeq	r1, r5, r0, lsl #28
     1a8:	00001349 	andeq	r1, r0, r9, asr #6
     1ac:	0000181f 	andeq	r1, r0, pc, lsl r8
     1b0:	002e2000 	eoreq	r2, lr, r0
     1b4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1b8:	0b3b0b3a 	bleq	ec2ea8 <STACK_SIZE+0x6c2ea8>
     1bc:	13491927 	movtne	r1, #39207	; 0x9927
     1c0:	0000193c 	andeq	r1, r0, ip, lsr r9
     1c4:	3f002e21 	svccc	0x00002e21
     1c8:	3a0e0319 	bcc	380e34 <IRQ_STACK_SIZE+0x378e34>
     1cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     1d0:	00193c19 	andseq	r3, r9, r9, lsl ip
     1d4:	012e2200 	teqeq	lr, r0, lsl #4
     1d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1dc:	0b3b0b3a 	bleq	ec2ecc <STACK_SIZE+0x6c2ecc>
     1e0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     1e4:	00001301 	andeq	r1, r0, r1, lsl #6
     1e8:	01110100 	tsteq	r1, r0, lsl #2
     1ec:	0b130e25 	bleq	4c3a88 <IRQ_STACK_SIZE+0x4bba88>
     1f0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     1f4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     1f8:	00001710 	andeq	r1, r0, r0, lsl r7
     1fc:	3f012e02 	svccc	0x00012e02
     200:	3a0e0319 	bcc	380e6c <IRQ_STACK_SIZE+0x378e6c>
     204:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     208:	010b2019 	tsteq	fp, r9, lsl r0
     20c:	03000013 	movweq	r0, #19
     210:	08030005 	stmdaeq	r3, {r0, r2}
     214:	0b3b0b3a 	bleq	ec2f04 <STACK_SIZE+0x6c2f04>
     218:	00001349 	andeq	r1, r0, r9, asr #6
     21c:	0b002404 	bleq	9234 <IRQ_STACK_SIZE+0x1234>
     220:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     224:	0500000e 	streq	r0, [r0, #-14]
     228:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     22c:	0b3b0b3a 	bleq	ec2f1c <STACK_SIZE+0x6c2f1c>
     230:	00001349 	andeq	r1, r0, r9, asr #6
     234:	03003406 	movweq	r3, #1030	; 0x406
     238:	3b0b3a08 	blcc	2cea60 <IRQ_STACK_SIZE+0x2c6a60>
     23c:	0013490b 	andseq	r4, r3, fp, lsl #18
     240:	00340700 	eorseq	r0, r4, r0, lsl #14
     244:	0b3a0e03 	bleq	e83a58 <STACK_SIZE+0x683a58>
     248:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     24c:	24080000 	strcs	r0, [r8], #-0
     250:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     254:	0008030b 	andeq	r0, r8, fp, lsl #6
     258:	000f0900 	andeq	r0, pc, r0, lsl #18
     25c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     260:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     264:	03193f00 	tsteq	r9, #0, 30
     268:	3b0b3a0e 	blcc	2ceaa8 <IRQ_STACK_SIZE+0x2c6aa8>
     26c:	2019270b 	andscs	r2, r9, fp, lsl #14
     270:	0b00000b 	bleq	2a4 <NOINT+0x1e4>
     274:	0e03012e 	adfeqsp	f0, f3, #0.5
     278:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     27c:	01111927 	tsteq	r1, r7, lsr #18
     280:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     284:	01194297 			; <UNDEFINED> instruction: 0x01194297
     288:	0c000013 	stceq	0, cr0, [r0], {19}
     28c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     290:	17550152 			; <UNDEFINED> instruction: 0x17550152
     294:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     298:	00001301 	andeq	r1, r0, r1, lsl #6
     29c:	3100050d 	tstcc	r0, sp, lsl #10
     2a0:	00051c13 	andeq	r1, r5, r3, lsl ip
     2a4:	00050e00 	andeq	r0, r5, r0, lsl #28
     2a8:	0b1c1331 	bleq	704f74 <IRQ_STACK_SIZE+0x6fcf74>
     2ac:	050f0000 	streq	r0, [pc, #-0]	; 2b4 <NOINT+0x1f4>
     2b0:	1c133100 	ldfnes	f3, [r3], {-0}
     2b4:	10000006 	andne	r0, r0, r6
     2b8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     2bc:	34110000 	ldrcc	r0, [r1], #-0
     2c0:	02133100 	andseq	r3, r3, #0, 2
     2c4:	12000017 	andne	r0, r0, #23
     2c8:	13310034 	teqne	r1, #52	; 0x34
     2cc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     2d0:	31011d13 	tstcc	r1, r3, lsl sp
     2d4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2d8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     2dc:	00130105 	andseq	r0, r3, r5, lsl #2
     2e0:	00051400 	andeq	r1, r5, r0, lsl #8
     2e4:	00001331 	andeq	r1, r0, r1, lsr r3
     2e8:	11010b15 	tstne	r1, r5, lsl fp
     2ec:	00061201 	andeq	r1, r6, r1, lsl #4
     2f0:	00341600 	eorseq	r1, r4, r0, lsl #12
     2f4:	00001331 	andeq	r1, r0, r1, lsr r3
     2f8:	31003417 	tstcc	r0, r7, lsl r4
     2fc:	00061c13 	andeq	r1, r6, r3, lsl ip
     300:	82891800 	addhi	r1, r9, #0, 16
     304:	01110001 	tsteq	r1, r1
     308:	00001331 	andeq	r1, r0, r1, lsr r3
     30c:	01828919 	orreq	r8, r2, r9, lsl r9
     310:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     314:	13311942 	teqne	r1, #1081344	; 0x108000
     318:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     31c:	03193f01 	tsteq	r9, #1, 30
     320:	3b0b3a0e 	blcc	2ceb60 <IRQ_STACK_SIZE+0x2c6b60>
     324:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     328:	010b2013 	tsteq	fp, r3, lsl r0
     32c:	1b000013 	blne	380 <NOINT+0x2c0>
     330:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     334:	06120111 			; <UNDEFINED> instruction: 0x06120111
     338:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     33c:	00130119 	andseq	r0, r3, r9, lsl r1
     340:	00051c00 	andeq	r1, r5, r0, lsl #24
     344:	17021331 	smladxne	r2, r1, r3, r1
     348:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     34c:	03193f01 	tsteq	r9, #1, 30
     350:	3b0b3a0e 	blcc	2ceb90 <IRQ_STACK_SIZE+0x2c6b90>
     354:	1119270b 	tstne	r9, fp, lsl #14
     358:	40061201 	andmi	r1, r6, r1, lsl #4
     35c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     360:	00001301 	andeq	r1, r0, r1, lsl #6
     364:	0300051e 	movweq	r0, #1310	; 0x51e
     368:	3b0b3a08 	blcc	2ceb90 <IRQ_STACK_SIZE+0x2c6b90>
     36c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     370:	1f000017 	svcne	0x00000017
     374:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     378:	0b3b0b3a 	bleq	ec3068 <STACK_SIZE+0x6c3068>
     37c:	17021349 	strne	r1, [r2, -r9, asr #6]
     380:	1d200000 	stcne	0, cr0, [r0, #-0]
     384:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     388:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     38c:	010b590b 	tsteq	fp, fp, lsl #18
     390:	21000013 	tstcs	r0, r3, lsl r0
     394:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     398:	06120111 			; <UNDEFINED> instruction: 0x06120111
     39c:	0b590b58 	bleq	1643104 <STACK_SIZE+0xe43104>
     3a0:	89220000 	stmdbhi	r2!, {}	; <UNPREDICTABLE>
     3a4:	11010182 	smlabbne	r1, r2, r1, r0
     3a8:	01133101 	tsteq	r3, r1, lsl #2
     3ac:	23000013 	movwcs	r0, #19
     3b0:	0001828a 	andeq	r8, r1, sl, lsl #5
     3b4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     3b8:	24000018 	strcs	r0, [r0], #-24	; 0xffffffe8
     3bc:	01018289 	smlabbeq	r1, r9, r2, r8
     3c0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     3c4:	00133119 	andseq	r3, r3, r9, lsl r1
     3c8:	002e2500 	eoreq	r2, lr, r0, lsl #10
     3cc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3d0:	0b3b0b3a 	bleq	ec30c0 <STACK_SIZE+0x6c30c0>
     3d4:	01111927 	tsteq	r1, r7, lsr #18
     3d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     3dc:	00194297 	mulseq	r9, r7, r2
     3e0:	002e2600 	eoreq	r2, lr, r0, lsl #12
     3e4:	01111331 	tsteq	r1, r1, lsr r3
     3e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     3ec:	00194297 	mulseq	r9, r7, r2
     3f0:	00052700 	andeq	r2, r5, r0, lsl #14
     3f4:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     3f8:	34280000 	strtcc	r0, [r8], #-0
     3fc:	02133100 	andseq	r3, r3, #0, 2
     400:	29000018 	stmdbcs	r0, {r3, r4}
     404:	08030034 	stmdaeq	r3, {r2, r4, r5}
     408:	0b3b0b3a 	bleq	ec30f8 <STACK_SIZE+0x6c30f8>
     40c:	17021349 	strne	r1, [r2, -r9, asr #6]
     410:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     414:	03193f01 	tsteq	r9, #1, 30
     418:	3b0b3a0e 	blcc	2cec58 <IRQ_STACK_SIZE+0x2c6c58>
     41c:	11192705 	tstne	r9, r5, lsl #14
     420:	40061201 	andmi	r1, r6, r1, lsl #4
     424:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     428:	00001301 	andeq	r1, r0, r1, lsl #6
     42c:	0300342b 	movweq	r3, #1067	; 0x42b
     430:	3b0b3a08 	blcc	2cec58 <IRQ_STACK_SIZE+0x2c6c58>
     434:	02134905 	andseq	r4, r3, #81920	; 0x14000
     438:	2c000017 	stccs	0, cr0, [r0], {23}
     43c:	01018289 	smlabbeq	r1, r9, r2, r8
     440:	13310111 	teqne	r1, #1073741828	; 0x40000004
     444:	1d2d0000 	stcne	0, cr0, [sp, #-0]
     448:	11133100 	tstne	r3, r0, lsl #2
     44c:	58061201 	stmdapl	r6, {r0, r9, ip}
     450:	0005590b 	andeq	r5, r5, fp, lsl #18
     454:	002e2e00 	eoreq	r2, lr, r0, lsl #28
     458:	0b3a0e03 	bleq	e83c6c <STACK_SIZE+0x683c6c>
     45c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     460:	00000b20 	andeq	r0, r0, r0, lsr #22
     464:	31011d2f 	tstcc	r1, pc, lsr #26
     468:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     46c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     470:	30000005 	andcc	r0, r0, r5
     474:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     478:	0b3a0e03 	bleq	e83c8c <STACK_SIZE+0x683c8c>
     47c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     480:	1301193c 	movwne	r1, #6460	; 0x193c
     484:	05310000 	ldreq	r0, [r1, #-0]!
     488:	00134900 	andseq	r4, r3, r0, lsl #18
     48c:	012e3200 	teqeq	lr, r0, lsl #4
     490:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     494:	0b3b0b3a 	bleq	ec3184 <STACK_SIZE+0x6c3184>
     498:	13491927 	movtne	r1, #39207	; 0x9927
     49c:	1301193c 	movwne	r1, #6460	; 0x193c
     4a0:	2e330000 	cdpcs	0, 3, cr0, cr3, cr0, {0}
     4a4:	03193f00 	tsteq	r9, #0, 30
     4a8:	3b0b3a0e 	blcc	2cece8 <IRQ_STACK_SIZE+0x2c6ce8>
     4ac:	3c19270b 	ldccc	7, cr2, [r9], {11}
     4b0:	34000019 	strcc	r0, [r0], #-25	; 0xffffffe7
     4b4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     4b8:	0b3a0e03 	bleq	e83ccc <STACK_SIZE+0x683ccc>
     4bc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     4c0:	0000193c 	andeq	r1, r0, ip, lsr r9
     4c4:	01110100 	tsteq	r1, r0, lsl #2
     4c8:	0b130e25 	bleq	4c3d64 <IRQ_STACK_SIZE+0x4bbd64>
     4cc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     4d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4d4:	00001710 	andeq	r1, r0, r0, lsl r7
     4d8:	0b002402 	bleq	94e8 <IRQ_STACK_SIZE+0x14e8>
     4dc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     4e0:	0300000e 	movweq	r0, #14
     4e4:	0b0b0024 	bleq	2c057c <IRQ_STACK_SIZE+0x2b857c>
     4e8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     4ec:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     4f0:	03193f01 	tsteq	r9, #1, 30
     4f4:	3b0b3a0e 	blcc	2ced34 <IRQ_STACK_SIZE+0x2c6d34>
     4f8:	1119270b 	tstne	r9, fp, lsl #14
     4fc:	40061201 	andmi	r1, r6, r1, lsl #4
     500:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     504:	00001301 	andeq	r1, r0, r1, lsl #6
     508:	03000505 	movweq	r0, #1285	; 0x505
     50c:	3b0b3a08 	blcc	2ced34 <IRQ_STACK_SIZE+0x2c6d34>
     510:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     514:	06000017 			; <UNDEFINED> instruction: 0x06000017
     518:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     51c:	0b3b0b3a 	bleq	ec320c <STACK_SIZE+0x6c320c>
     520:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     524:	05070000 	streq	r0, [r7, #-0]
     528:	3a0e0300 	bcc	381130 <IRQ_STACK_SIZE+0x379130>
     52c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     530:	00170213 	andseq	r0, r7, r3, lsl r2
     534:	012e0800 	teqeq	lr, r0, lsl #16
     538:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     53c:	0b3b0b3a 	bleq	ec322c <STACK_SIZE+0x6c322c>
     540:	13491927 	movtne	r1, #39207	; 0x9927
     544:	06120111 			; <UNDEFINED> instruction: 0x06120111
     548:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     54c:	00130119 	andseq	r0, r3, r9, lsl r1
     550:	01010900 	tsteq	r1, r0, lsl #18
     554:	13011349 	movwne	r1, #4937	; 0x1349
     558:	210a0000 	mrscs	r0, (UNDEF: 10)
     55c:	2f134900 	svccs	0x00134900
     560:	0b00000b 	bleq	594 <ABORT_STACK_SIZE+0x194>
     564:	0b0b000f 	bleq	2c05a8 <IRQ_STACK_SIZE+0x2b85a8>
     568:	00001349 	andeq	r1, r0, r9, asr #6
     56c:	4900350c 	stmdbmi	r0, {r2, r3, r8, sl, ip, sp}
     570:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     574:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     578:	0b3b0b3a 	bleq	ec3268 <STACK_SIZE+0x6c3268>
     57c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     580:	00001802 	andeq	r1, r0, r2, lsl #16
     584:	01110100 	tsteq	r1, r0, lsl #2
     588:	0b130e25 	bleq	4c3e24 <IRQ_STACK_SIZE+0x4bbe24>
     58c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     590:	06120111 			; <UNDEFINED> instruction: 0x06120111
     594:	00001710 	andeq	r1, r0, r0, lsl r7
     598:	0b002402 	bleq	95a8 <IRQ_STACK_SIZE+0x15a8>
     59c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5a0:	0300000e 	movweq	r0, #14
     5a4:	0b0b0024 	bleq	2c063c <IRQ_STACK_SIZE+0x2b863c>
     5a8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     5ac:	0f040000 	svceq	0x00040000
     5b0:	000b0b00 	andeq	r0, fp, r0, lsl #22
     5b4:	000f0500 	andeq	r0, pc, r0, lsl #10
     5b8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     5bc:	26060000 	strcs	r0, [r6], -r0
     5c0:	00134900 	andseq	r4, r3, r0, lsl #18
     5c4:	00160700 	andseq	r0, r6, r0, lsl #14
     5c8:	0b3a0e03 	bleq	e83ddc <STACK_SIZE+0x683ddc>
     5cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5d0:	13080000 	movwne	r0, #32768	; 0x8000
     5d4:	0b0e0301 	bleq	3811e0 <IRQ_STACK_SIZE+0x3791e0>
     5d8:	3b0b3a0b 	blcc	2cee0c <IRQ_STACK_SIZE+0x2c6e0c>
     5dc:	0013010b 	andseq	r0, r3, fp, lsl #2
     5e0:	000d0900 	andeq	r0, sp, r0, lsl #18
     5e4:	13490e03 	movtne	r0, #40451	; 0x9e03
     5e8:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
     5ec:	130a0000 	movwne	r0, #40960	; 0xa000
     5f0:	3a0b0b01 	bcc	2c31fc <IRQ_STACK_SIZE+0x2bb1fc>
     5f4:	010b3b0b 	tsteq	fp, fp, lsl #22
     5f8:	0b000013 	bleq	64c <ABORT_STACK_SIZE+0x24c>
     5fc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     600:	0b3b0b3a 	bleq	ec32f0 <STACK_SIZE+0x6c32f0>
     604:	0b381349 	bleq	e05330 <STACK_SIZE+0x605330>
     608:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
     60c:	03193f01 	tsteq	r9, #1, 30
     610:	3b0b3a0e 	blcc	2cee50 <IRQ_STACK_SIZE+0x2c6e50>
     614:	2019270b 	andscs	r2, r9, fp, lsl #14
     618:	0013010b 	andseq	r0, r3, fp, lsl #2
     61c:	00050d00 	andeq	r0, r5, r0, lsl #26
     620:	0b3a0803 	bleq	e82634 <STACK_SIZE+0x682634>
     624:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     628:	050e0000 	streq	r0, [lr, #-0]
     62c:	3a0e0300 	bcc	381234 <IRQ_STACK_SIZE+0x379234>
     630:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     634:	0f000013 	svceq	0x00000013
     638:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     63c:	0b3a0e03 	bleq	e83e50 <STACK_SIZE+0x683e50>
     640:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     644:	0b201349 	bleq	805370 <STACK_SIZE+0x5370>
     648:	00001301 	andeq	r1, r0, r1, lsl #6
     64c:	03000510 	movweq	r0, #1296	; 0x510
     650:	3b0b3a0e 	blcc	2cee90 <IRQ_STACK_SIZE+0x2c6e90>
     654:	00134905 	andseq	r4, r3, r5, lsl #18
     658:	012e1100 	teqeq	lr, r0, lsl #2
     65c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     660:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     664:	0b201927 	bleq	806b08 <STACK_SIZE+0x6b08>
     668:	00001301 	andeq	r1, r0, r1, lsl #6
     66c:	03000512 	movweq	r0, #1298	; 0x512
     670:	3b0b3a08 	blcc	2cee98 <IRQ_STACK_SIZE+0x2c6e98>
     674:	00134905 	andseq	r4, r3, r5, lsl #18
     678:	00341300 	eorseq	r1, r4, r0, lsl #6
     67c:	0b3a0e03 	bleq	e83e90 <STACK_SIZE+0x683e90>
     680:	1349053b 	movtne	r0, #38203	; 0x953b
     684:	34140000 	ldrcc	r0, [r4], #-0
     688:	3a080300 	bcc	201290 <IRQ_STACK_SIZE+0x1f9290>
     68c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     690:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     694:	13490101 	movtne	r0, #37121	; 0x9101
     698:	00001301 	andeq	r1, r0, r1, lsl #6
     69c:	49002116 	stmdbmi	r0, {r1, r2, r4, r8, sp}
     6a0:	000b2f13 	andeq	r2, fp, r3, lsl pc
     6a4:	00181700 	andseq	r1, r8, r0, lsl #14
     6a8:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     6ac:	11133101 	tstne	r3, r1, lsl #2
     6b0:	40061201 	andmi	r1, r6, r1, lsl #4
     6b4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     6b8:	00001301 	andeq	r1, r0, r1, lsl #6
     6bc:	31000519 	tstcc	r0, r9, lsl r5
     6c0:	00170213 	andseq	r0, r7, r3, lsl r2
     6c4:	00051a00 	andeq	r1, r5, r0, lsl #20
     6c8:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     6cc:	341b0000 	ldrcc	r0, [fp], #-0
     6d0:	02133100 	andseq	r3, r3, #0, 2
     6d4:	1c000018 	stcne	0, cr0, [r0], {24}
     6d8:	13310005 	teqne	r1, #5
     6dc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     6e0:	3100051d 	tstcc	r0, sp, lsl r5
     6e4:	00051c13 	andeq	r1, r5, r3, lsl ip
     6e8:	011d1e00 	tsteq	sp, r0, lsl #28
     6ec:	01521331 	cmpeq	r2, r1, lsr r3
     6f0:	0b581755 	bleq	160644c <STACK_SIZE+0xe0644c>
     6f4:	13010559 	movwne	r0, #5465	; 0x1559
     6f8:	0b1f0000 	bleq	7c0700 <IRQ_STACK_SIZE+0x7b8700>
     6fc:	00175501 	andseq	r5, r7, r1, lsl #10
     700:	00342000 	eorseq	r2, r4, r0
     704:	17021331 	smladxne	r2, r1, r3, r1
     708:	34210000 	strtcc	r0, [r1], #-0
     70c:	00133100 	andseq	r3, r3, r0, lsl #2
     710:	011d2200 	tsteq	sp, r0, lsl #4
     714:	01111331 	tsteq	r1, r1, lsr r3
     718:	0b580612 	bleq	1601f68 <STACK_SIZE+0xe01f68>
     71c:	00000559 	andeq	r0, r0, r9, asr r5
     720:	31011d23 	tstcc	r1, r3, lsr #26
     724:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     728:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     72c:	24000005 	strcs	r0, [r0], #-5
     730:	01018289 	smlabbeq	r1, r9, r2, r8
     734:	13310111 	teqne	r1, #1073741828	; 0x40000004
     738:	8a250000 	bhi	940740 <STACK_SIZE+0x140740>
     73c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     740:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     744:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
     748:	03193f01 	tsteq	r9, #1, 30
     74c:	3b0b3a0e 	blcc	2cef8c <IRQ_STACK_SIZE+0x2c6f8c>
     750:	1119270b 	tstne	r9, fp, lsl #14
     754:	40061201 	andmi	r1, r6, r1, lsl #4
     758:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     75c:	00001301 	andeq	r1, r0, r1, lsl #6
     760:	03000527 	movweq	r0, #1319	; 0x527
     764:	3b0b3a0e 	blcc	2cefa4 <IRQ_STACK_SIZE+0x2c6fa4>
     768:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     76c:	28000018 	stmdacs	r0, {r3, r4}
     770:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     774:	0b3b0b3a 	bleq	ec3464 <STACK_SIZE+0x6c3464>
     778:	00001349 	andeq	r1, r0, r9, asr #6
     77c:	3f002e29 	svccc	0x00002e29
     780:	3a0e0319 	bcc	3813ec <IRQ_STACK_SIZE+0x3793ec>
     784:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     788:	000b2019 	andeq	r2, fp, r9, lsl r0
     78c:	002e2a00 	eoreq	r2, lr, r0, lsl #20
     790:	01111331 	tsteq	r1, r1, lsr r3
     794:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     798:	00194297 	mulseq	r9, r7, r2
     79c:	001d2b00 	andseq	r2, sp, r0, lsl #22
     7a0:	01521331 	cmpeq	r2, r1, lsr r3
     7a4:	0b581755 	bleq	1606500 <STACK_SIZE+0xe06500>
     7a8:	00000b59 	andeq	r0, r0, r9, asr fp
     7ac:	0300052c 	movweq	r0, #1324	; 0x52c
     7b0:	3b0b3a08 	blcc	2cefd8 <IRQ_STACK_SIZE+0x2c6fd8>
     7b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     7b8:	2d000017 	stccs	0, cr0, [r0, #-92]	; 0xffffffa4
     7bc:	08030005 	stmdaeq	r3, {r0, r2}
     7c0:	0b3b0b3a 	bleq	ec34b0 <STACK_SIZE+0x6c34b0>
     7c4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     7c8:	342e0000 	strtcc	r0, [lr], #-0
     7cc:	3a0e0300 	bcc	3813d4 <IRQ_STACK_SIZE+0x3793d4>
     7d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7d4:	00170213 	andseq	r0, r7, r3, lsl r2
     7d8:	012e2f00 	teqeq	lr, r0, lsl #30
     7dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     7e0:	0b3b0b3a 	bleq	ec34d0 <STACK_SIZE+0x6c34d0>
     7e4:	13491927 	movtne	r1, #39207	; 0x9927
     7e8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     7ec:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     7f0:	00130119 	andseq	r0, r3, r9, lsl r1
     7f4:	00343000 	eorseq	r3, r4, r0
     7f8:	0b3a0803 	bleq	e8280c <STACK_SIZE+0x68280c>
     7fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     800:	00001702 	andeq	r1, r0, r2, lsl #14
     804:	31011d31 	tstcc	r1, r1, lsr sp
     808:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     80c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     810:	3200000b 	andcc	r0, r0, #11
     814:	13310005 	teqne	r1, #5
     818:	05330000 	ldreq	r0, [r3, #-0]!
     81c:	3a0e0300 	bcc	381424 <IRQ_STACK_SIZE+0x379424>
     820:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     824:	00170213 	andseq	r0, r7, r3, lsl r2
     828:	012e3400 	teqeq	lr, r0, lsl #8
     82c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     830:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     834:	01111927 	tsteq	r1, r7, lsr #18
     838:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     83c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     840:	35000013 	strcc	r0, [r0, #-19]	; 0xffffffed
     844:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     848:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     84c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     850:	05360000 	ldreq	r0, [r6, #-0]!
     854:	3a080300 	bcc	20145c <IRQ_STACK_SIZE+0x1f945c>
     858:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     85c:	00170213 	andseq	r0, r7, r3, lsl r2
     860:	00343700 	eorseq	r3, r4, r0, lsl #14
     864:	0b3a0803 	bleq	e82878 <STACK_SIZE+0x682878>
     868:	1349053b 	movtne	r0, #38203	; 0x953b
     86c:	00001702 	andeq	r1, r0, r2, lsl #14
     870:	03003438 	movweq	r3, #1080	; 0x438
     874:	3b0b3a08 	blcc	2cf09c <IRQ_STACK_SIZE+0x2c709c>
     878:	02134905 	andseq	r4, r3, #81920	; 0x14000
     87c:	39000018 	stmdbcc	r0, {r3, r4}
     880:	13310034 	teqne	r1, #52	; 0x34
     884:	00000b1c 	andeq	r0, r0, ip, lsl fp
     888:	0300053a 	movweq	r0, #1338	; 0x53a
     88c:	3b0b3a0e 	blcc	2cf0cc <IRQ_STACK_SIZE+0x2c70cc>
     890:	02134905 	andseq	r4, r3, #81920	; 0x14000
     894:	3b000017 	blcc	8f8 <ABORT_STACK_SIZE+0x4f8>
     898:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     89c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     8a0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     8a4:	343c0000 	ldrtcc	r0, [ip], #-0
     8a8:	3a0e0300 	bcc	3814b0 <IRQ_STACK_SIZE+0x3794b0>
     8ac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     8b0:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     8b4:	3d000018 	stccc	0, cr0, [r0, #-96]	; 0xffffffa0
     8b8:	13490035 	movtne	r0, #36917	; 0x9035
     8bc:	213e0000 	teqcs	lr, r0
     8c0:	2f134900 	svccs	0x00134900
     8c4:	3f000005 	svccc	0x00000005
     8c8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     8cc:	0b3a0e03 	bleq	e840e0 <STACK_SIZE+0x6840e0>
     8d0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     8d4:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     8d8:	00001301 	andeq	r1, r0, r1, lsl #6
     8dc:	49000540 	stmdbmi	r0, {r6, r8, sl}
     8e0:	41000013 	tstmi	r0, r3, lsl r0
     8e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     8e8:	0b3a0e03 	bleq	e840fc <STACK_SIZE+0x6840fc>
     8ec:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     8f0:	0000193c 	andeq	r1, r0, ip, lsr r9
     8f4:	01110100 	tsteq	r1, r0, lsl #2
     8f8:	0b130e25 	bleq	4c4194 <IRQ_STACK_SIZE+0x4bc194>
     8fc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     900:	06120111 			; <UNDEFINED> instruction: 0x06120111
     904:	00001710 	andeq	r1, r0, r0, lsl r7
     908:	0b002402 	bleq	9918 <IRQ_STACK_SIZE+0x1918>
     90c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     910:	0300000e 	movweq	r0, #14
     914:	0b0b0024 	bleq	2c09ac <IRQ_STACK_SIZE+0x2b89ac>
     918:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     91c:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     920:	03193f00 	tsteq	r9, #0, 30
     924:	3b0b3a0e 	blcc	2cf164 <IRQ_STACK_SIZE+0x2c7164>
     928:	1119270b 	tstne	r9, fp, lsl #14
     92c:	40061201 	andmi	r1, r6, r1, lsl #4
     930:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     934:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     938:	03193f00 	tsteq	r9, #0, 30
     93c:	3b0b3a0e 	blcc	2cf17c <IRQ_STACK_SIZE+0x2c717c>
     940:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     944:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     948:	97184006 	ldrls	r4, [r8, -r6]
     94c:	00001942 	andeq	r1, r0, r2, asr #18
     950:	3f012e06 	svccc	0x00012e06
     954:	3a0e0319 	bcc	3815c0 <IRQ_STACK_SIZE+0x3795c0>
     958:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     95c:	11134919 	tstne	r3, r9, lsl r9
     960:	40061201 	andmi	r1, r6, r1, lsl #4
     964:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     968:	00001301 	andeq	r1, r0, r1, lsl #6
     96c:	03003407 	movweq	r3, #1031	; 0x407
     970:	3b0b3a08 	blcc	2cf198 <IRQ_STACK_SIZE+0x2c7198>
     974:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     978:	08000018 	stmdaeq	r0, {r3, r4}
     97c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     980:	0b3a0e03 	bleq	e84194 <STACK_SIZE+0x684194>
     984:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     988:	06120111 			; <UNDEFINED> instruction: 0x06120111
     98c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     990:	00130119 	andseq	r0, r3, r9, lsl r1
     994:	00050900 	andeq	r0, r5, r0, lsl #18
     998:	0b3a0803 	bleq	e829ac <STACK_SIZE+0x6829ac>
     99c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9a0:	00001702 	andeq	r1, r0, r2, lsl #14
     9a4:	0182890a 	orreq	r8, r2, sl, lsl #18
     9a8:	31011101 	tstcc	r1, r1, lsl #2
     9ac:	00130113 	andseq	r0, r3, r3, lsl r1
     9b0:	828a0b00 	addhi	r0, sl, #0, 22
     9b4:	18020001 	stmdane	r2, {r0}
     9b8:	00184291 	mulseq	r8, r1, r2
     9bc:	82890c00 	addhi	r0, r9, #0, 24
     9c0:	01110101 	tsteq	r1, r1, lsl #2
     9c4:	31194295 			; <UNDEFINED> instruction: 0x31194295
     9c8:	00130113 	andseq	r0, r3, r3, lsl r1
     9cc:	82890d00 	addhi	r0, r9, #0, 26
     9d0:	01110101 	tsteq	r1, r1, lsl #2
     9d4:	31194295 			; <UNDEFINED> instruction: 0x31194295
     9d8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     9dc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     9e0:	0b3a0e03 	bleq	e841f4 <STACK_SIZE+0x6841f4>
     9e4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     9e8:	1301193c 	movwne	r1, #6460	; 0x193c
     9ec:	050f0000 	streq	r0, [pc, #-0]	; 9f4 <ABORT_STACK_SIZE+0x5f4>
     9f0:	00134900 	andseq	r4, r3, r0, lsl #18
     9f4:	012e1000 	teqeq	lr, r0
     9f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9fc:	0b3b0b3a 	bleq	ec36ec <STACK_SIZE+0x6c36ec>
     a00:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     a04:	01000000 	mrseq	r0, (UNDEF: 0)
     a08:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     a0c:	0e030b13 	vmoveq.32	d3[0], r0
     a10:	01110e1b 	tsteq	r1, fp, lsl lr
     a14:	17100612 			; <UNDEFINED> instruction: 0x17100612
     a18:	24020000 	strcs	r0, [r2], #-0
     a1c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     a20:	000e030b 	andeq	r0, lr, fp, lsl #6
     a24:	00240300 	eoreq	r0, r4, r0, lsl #6
     a28:	0b3e0b0b 	bleq	f8365c <STACK_SIZE+0x78365c>
     a2c:	00000803 	andeq	r0, r0, r3, lsl #16
     a30:	3f012e04 	svccc	0x00012e04
     a34:	3a0e0319 	bcc	3816a0 <IRQ_STACK_SIZE+0x3796a0>
     a38:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a3c:	010b2019 	tsteq	fp, r9, lsl r0
     a40:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     a44:	08030005 	stmdaeq	r3, {r0, r2}
     a48:	0b3b0b3a 	bleq	ec3738 <STACK_SIZE+0x6c3738>
     a4c:	00001349 	andeq	r1, r0, r9, asr #6
     a50:	3f012e06 	svccc	0x00012e06
     a54:	3a0e0319 	bcc	3816c0 <IRQ_STACK_SIZE+0x3796c0>
     a58:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a5c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     a60:	97184006 	ldrls	r4, [r8, -r6]
     a64:	13011942 	movwne	r1, #6466	; 0x1942
     a68:	1d070000 	stcne	0, cr0, [r7, #-0]
     a6c:	11133101 	tstne	r3, r1, lsl #2
     a70:	58061201 	stmdapl	r6, {r0, r9, ip}
     a74:	000b590b 	andeq	r5, fp, fp, lsl #18
     a78:	00050800 	andeq	r0, r5, r0, lsl #16
     a7c:	0b1c1331 	bleq	705748 <IRQ_STACK_SIZE+0x6fd748>
     a80:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
     a84:	11133101 	tstne	r3, r1, lsl #2
     a88:	40061201 	andmi	r1, r6, r1, lsl #4
     a8c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     a90:	050a0000 	streq	r0, [sl, #-0]
     a94:	02133100 	andseq	r3, r3, #0, 2
     a98:	00000017 	andeq	r0, r0, r7, lsl r0
     a9c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     aa0:	030b130e 	movweq	r1, #45838	; 0xb30e
     aa4:	110e1b0e 	tstne	lr, lr, lsl #22
     aa8:	10061201 	andne	r1, r6, r1, lsl #4
     aac:	02000017 	andeq	r0, r0, #23
     ab0:	0b0b0024 	bleq	2c0b48 <IRQ_STACK_SIZE+0x2b8b48>
     ab4:	0e030b3e 	vmoveq.16	d3[0], r0
     ab8:	24030000 	strcs	r0, [r3], #-0
     abc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ac0:	0008030b 	andeq	r0, r8, fp, lsl #6
     ac4:	000f0400 	andeq	r0, pc, r0, lsl #8
     ac8:	00000b0b 	andeq	r0, r0, fp, lsl #22
     acc:	0b000f05 	bleq	46e8 <SVC_STACK_SIZE+0x6e8>
     ad0:	0013490b 	andseq	r4, r3, fp, lsl #18
     ad4:	00260600 	eoreq	r0, r6, r0, lsl #12
     ad8:	00001349 	andeq	r1, r0, r9, asr #6
     adc:	0b011307 	bleq	45700 <IRQ_STACK_SIZE+0x3d700>
     ae0:	3b0b3a0b 	blcc	2cf314 <IRQ_STACK_SIZE+0x2c7314>
     ae4:	0013010b 	andseq	r0, r3, fp, lsl #2
     ae8:	000d0800 	andeq	r0, sp, r0, lsl #16
     aec:	0b3a0e03 	bleq	e84300 <STACK_SIZE+0x684300>
     af0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     af4:	00000b38 	andeq	r0, r0, r8, lsr fp
     af8:	03001609 	movweq	r1, #1545	; 0x609
     afc:	3b0b3a0e 	blcc	2cf33c <IRQ_STACK_SIZE+0x2c733c>
     b00:	0013490b 	andseq	r4, r3, fp, lsl #18
     b04:	012e0a00 	teqeq	lr, r0, lsl #20
     b08:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b0c:	0b3b0b3a 	bleq	ec37fc <STACK_SIZE+0x6c37fc>
     b10:	01111927 	tsteq	r1, r7, lsr #18
     b14:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     b18:	01194297 			; <UNDEFINED> instruction: 0x01194297
     b1c:	0b000013 	bleq	b70 <ABORT_STACK_SIZE+0x770>
     b20:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     b24:	0b3b0b3a 	bleq	ec3814 <STACK_SIZE+0x6c3814>
     b28:	17021349 	strne	r1, [r2, -r9, asr #6]
     b2c:	340c0000 	strcc	r0, [ip], #-0
     b30:	3a080300 	bcc	201738 <IRQ_STACK_SIZE+0x1f9738>
     b34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b38:	00170213 	andseq	r0, r7, r3, lsl r2
     b3c:	82890d00 	addhi	r0, r9, #0, 26
     b40:	01110101 	tsteq	r1, r1, lsl #2
     b44:	00001331 	andeq	r1, r0, r1, lsr r3
     b48:	01828a0e 	orreq	r8, r2, lr, lsl #20
     b4c:	91180200 	tstls	r8, r0, lsl #4
     b50:	00001842 	andeq	r1, r0, r2, asr #16
     b54:	0182890f 	orreq	r8, r2, pc, lsl #18
     b58:	31011100 	mrscc	r1, (UNDEF: 17)
     b5c:	10000013 	andne	r0, r0, r3, lsl r0
     b60:	01018289 	smlabbeq	r1, r9, r2, r8
     b64:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b68:	00001301 	andeq	r1, r0, r1, lsl #6
     b6c:	49010111 	stmdbmi	r1, {r0, r4, r8}
     b70:	00130113 	andseq	r0, r3, r3, lsl r1
     b74:	00211200 	eoreq	r1, r1, r0, lsl #4
     b78:	0b2f1349 	bleq	bc58a4 <STACK_SIZE+0x3c58a4>
     b7c:	34130000 	ldrcc	r0, [r3], #-0
     b80:	3a0e0300 	bcc	381788 <IRQ_STACK_SIZE+0x379788>
     b84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b88:	3c193f13 	ldccc	15, cr3, [r9], {19}
     b8c:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
     b90:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b94:	0b3a0e03 	bleq	e843a8 <STACK_SIZE+0x6843a8>
     b98:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b9c:	1301193c 	movwne	r1, #6460	; 0x193c
     ba0:	05150000 	ldreq	r0, [r5, #-0]
     ba4:	00134900 	andseq	r4, r3, r0, lsl #18
     ba8:	002e1600 	eoreq	r1, lr, r0, lsl #12
     bac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     bb0:	0b3b0b3a 	bleq	ec38a0 <STACK_SIZE+0x6c38a0>
     bb4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     bb8:	18170000 	ldmdane	r7, {}	; <UNPREDICTABLE>
     bbc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     bc0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     bc4:	0b3a0e03 	bleq	e843d8 <STACK_SIZE+0x6843d8>
     bc8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     bcc:	0000193c 	andeq	r1, r0, ip, lsr r9
     bd0:	01110100 	tsteq	r1, r0, lsl #2
     bd4:	0b130e25 	bleq	4c4470 <IRQ_STACK_SIZE+0x4bc470>
     bd8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     bdc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     be0:	00001710 	andeq	r1, r0, r0, lsl r7
     be4:	03011302 	movweq	r1, #4866	; 0x1302
     be8:	3a0b0b0e 	bcc	2c3828 <IRQ_STACK_SIZE+0x2bb828>
     bec:	010b3b0b 	tsteq	fp, fp, lsl #22
     bf0:	03000013 	movweq	r0, #19
     bf4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     bf8:	0b3b0b3a 	bleq	ec38e8 <STACK_SIZE+0x6c38e8>
     bfc:	0b381349 	bleq	e05928 <STACK_SIZE+0x605928>
     c00:	24040000 	strcs	r0, [r4], #-0
     c04:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c08:	000e030b 	andeq	r0, lr, fp, lsl #6
     c0c:	00240500 	eoreq	r0, r4, r0, lsl #10
     c10:	0b3e0b0b 	bleq	f83844 <STACK_SIZE+0x783844>
     c14:	00000803 	andeq	r0, r0, r3, lsl #16
     c18:	0b000f06 	bleq	4838 <SVC_STACK_SIZE+0x838>
     c1c:	0700000b 	streq	r0, [r0, -fp]
     c20:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c24:	0b3b0b3a 	bleq	ec3914 <STACK_SIZE+0x6c3914>
     c28:	00001349 	andeq	r1, r0, r9, asr #6
     c2c:	3f012e08 	svccc	0x00012e08
     c30:	3a0e0319 	bcc	38189c <IRQ_STACK_SIZE+0x37989c>
     c34:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c38:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     c3c:	97184006 	ldrls	r4, [r8, -r6]
     c40:	13011942 	movwne	r1, #6466	; 0x1942
     c44:	05090000 	streq	r0, [r9, #-0]
     c48:	3a0e0300 	bcc	381850 <IRQ_STACK_SIZE+0x379850>
     c4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c50:	00170213 	andseq	r0, r7, r3, lsl r2
     c54:	00340a00 	eorseq	r0, r4, r0, lsl #20
     c58:	0b3a0e03 	bleq	e8446c <STACK_SIZE+0x68446c>
     c5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c60:	00001702 	andeq	r1, r0, r2, lsl #14
     c64:	0300340b 	movweq	r3, #1035	; 0x40b
     c68:	3b0b3a0e 	blcc	2cf4a8 <IRQ_STACK_SIZE+0x2c74a8>
     c6c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c70:	0c000018 	stceq	0, cr0, [r0], {24}
     c74:	00018289 	andeq	r8, r1, r9, lsl #5
     c78:	13310111 	teqne	r1, #1073741828	; 0x40000004
     c7c:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
     c80:	11010182 	smlabbne	r1, r2, r1, r0
     c84:	01133101 	tsteq	r3, r1, lsl #2
     c88:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     c8c:	0001828a 	andeq	r8, r1, sl, lsl #5
     c90:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     c94:	0f000018 	svceq	0x00000018
     c98:	0b0b000f 	bleq	2c0cdc <IRQ_STACK_SIZE+0x2b8cdc>
     c9c:	00001349 	andeq	r1, r0, r9, asr #6
     ca0:	49010110 	stmdbmi	r1, {r4, r8}
     ca4:	00130113 	andseq	r0, r3, r3, lsl r1
     ca8:	00211100 	eoreq	r1, r1, r0, lsl #2
     cac:	0b2f1349 	bleq	bc59d8 <STACK_SIZE+0x3c59d8>
     cb0:	34120000 	ldrcc	r0, [r2], #-0
     cb4:	3a0e0300 	bcc	3818bc <IRQ_STACK_SIZE+0x3798bc>
     cb8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cbc:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     cc0:	13000018 	movwne	r0, #24
     cc4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     cc8:	0b3a0e03 	bleq	e844dc <STACK_SIZE+0x6844dc>
     ccc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     cd0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     cd4:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     cd8:	03193f00 	tsteq	r9, #0, 30
     cdc:	3b0b3a0e 	blcc	2cf51c <IRQ_STACK_SIZE+0x2c751c>
     ce0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     ce4:	15000019 	strne	r0, [r0, #-25]	; 0xffffffe7
     ce8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     cec:	0b3a0e03 	bleq	e84500 <STACK_SIZE+0x684500>
     cf0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     cf4:	1301193c 	movwne	r1, #6460	; 0x193c
     cf8:	05160000 	ldreq	r0, [r6, #-0]
     cfc:	00134900 	andseq	r4, r3, r0, lsl #18
     d00:	012e1700 	teqeq	lr, r0, lsl #14
     d04:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d08:	0b3b0b3a 	bleq	ec39f8 <STACK_SIZE+0x6c39f8>
     d0c:	13491927 	movtne	r1, #39207	; 0x9927
     d10:	1301193c 	movwne	r1, #6460	; 0x193c
     d14:	26180000 	ldrcs	r0, [r8], -r0
     d18:	00000000 	andeq	r0, r0, r0
     d1c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     d20:	030b130e 	movweq	r1, #45838	; 0xb30e
     d24:	110e1b0e 	tstne	lr, lr, lsl #22
     d28:	10061201 	andne	r1, r6, r1, lsl #4
     d2c:	02000017 	andeq	r0, r0, #23
     d30:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     d34:	0b3b0b3a 	bleq	ec3a24 <STACK_SIZE+0x6c3a24>
     d38:	00001349 	andeq	r1, r0, r9, asr #6
     d3c:	0b002403 	bleq	9d50 <IRQ_STACK_SIZE+0x1d50>
     d40:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     d44:	0400000e 	streq	r0, [r0], #-14
     d48:	0b0b000f 	bleq	2c0d8c <IRQ_STACK_SIZE+0x2b8d8c>
     d4c:	24050000 	strcs	r0, [r5], #-0
     d50:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     d54:	0008030b 	andeq	r0, r8, fp, lsl #6
     d58:	01130600 	tsteq	r3, r0, lsl #12
     d5c:	0b0b0e03 	bleq	2c4570 <IRQ_STACK_SIZE+0x2bc570>
     d60:	0b3b0b3a 	bleq	ec3a50 <STACK_SIZE+0x6c3a50>
     d64:	00001301 	andeq	r1, r0, r1, lsl #6
     d68:	03000d07 	movweq	r0, #3335	; 0xd07
     d6c:	3b0b3a0e 	blcc	2cf5ac <IRQ_STACK_SIZE+0x2c75ac>
     d70:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     d74:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     d78:	0b0b000f 	bleq	2c0dbc <IRQ_STACK_SIZE+0x2b8dbc>
     d7c:	00001349 	andeq	r1, r0, r9, asr #6
     d80:	3f012e09 	svccc	0x00012e09
     d84:	3a0e0319 	bcc	3819f0 <IRQ_STACK_SIZE+0x3799f0>
     d88:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d8c:	20134919 	andscs	r4, r3, r9, lsl r9
     d90:	0013010b 	andseq	r0, r3, fp, lsl #2
     d94:	00050a00 	andeq	r0, r5, r0, lsl #20
     d98:	0b3a0e03 	bleq	e845ac <STACK_SIZE+0x6845ac>
     d9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     da0:	340b0000 	strcc	r0, [fp], #-0
     da4:	3a0e0300 	bcc	3819ac <IRQ_STACK_SIZE+0x3799ac>
     da8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     dac:	0c000013 	stceq	0, cr0, [r0], {19}
     db0:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     db4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     db8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     dbc:	00130119 	andseq	r0, r3, r9, lsl r1
     dc0:	00050d00 	andeq	r0, r5, r0, lsl #26
     dc4:	17021331 	smladxne	r2, r1, r3, r1
     dc8:	340e0000 	strcc	r0, [lr], #-0
     dcc:	02133100 	andseq	r3, r3, #0, 2
     dd0:	0f000018 	svceq	0x00000018
     dd4:	01018289 	smlabbeq	r1, r9, r2, r8
     dd8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     ddc:	8a100000 	bhi	400de4 <IRQ_STACK_SIZE+0x3f8de4>
     de0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     de4:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     de8:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     dec:	03193f01 	tsteq	r9, #1, 30
     df0:	3b0b3a0e 	blcc	2cf630 <IRQ_STACK_SIZE+0x2c7630>
     df4:	1119270b 	tstne	r9, fp, lsl #14
     df8:	40061201 	andmi	r1, r6, r1, lsl #4
     dfc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     e00:	00001301 	andeq	r1, r0, r1, lsl #6
     e04:	03000512 	movweq	r0, #1298	; 0x512
     e08:	3b0b3a0e 	blcc	2cf648 <IRQ_STACK_SIZE+0x2c7648>
     e0c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e10:	13000017 	movwne	r0, #23
     e14:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e18:	0b3b0b3a 	bleq	ec3b08 <STACK_SIZE+0x6c3b08>
     e1c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     e20:	1d140000 	ldcne	0, cr0, [r4, #-0]
     e24:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     e28:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     e2c:	000b590b 	andeq	r5, fp, fp, lsl #18
     e30:	010b1500 	tsteq	fp, r0, lsl #10
     e34:	00001755 	andeq	r1, r0, r5, asr r7
     e38:	31003416 	tstcc	r0, r6, lsl r4
     e3c:	00170213 	andseq	r0, r7, r3, lsl r2
     e40:	002e1700 	eoreq	r1, lr, r0, lsl #14
     e44:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e48:	0b3b0b3a 	bleq	ec3b38 <STACK_SIZE+0x6c3b38>
     e4c:	01111349 	tsteq	r1, r9, asr #6
     e50:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e54:	00194297 	mulseq	r9, r7, r2
     e58:	00051800 	andeq	r1, r5, r0, lsl #16
     e5c:	0b3a0e03 	bleq	e84670 <STACK_SIZE+0x684670>
     e60:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e64:	00001802 	andeq	r1, r0, r2, lsl #16
     e68:	03003419 	movweq	r3, #1049	; 0x419
     e6c:	3b0b3a0e 	blcc	2cf6ac <IRQ_STACK_SIZE+0x2c76ac>
     e70:	3f13490b 	svccc	0x0013490b
     e74:	00180219 	andseq	r0, r8, r9, lsl r2
     e78:	012e1a00 	teqeq	lr, r0, lsl #20
     e7c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e80:	0b3b0b3a 	bleq	ec3b70 <STACK_SIZE+0x6c3b70>
     e84:	13491927 	movtne	r1, #39207	; 0x9927
     e88:	0000193c 	andeq	r1, r0, ip, lsr r9
     e8c:	4900051b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sl}
     e90:	00000013 	andeq	r0, r0, r3, lsl r0
     e94:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     e98:	030b130e 	movweq	r1, #45838	; 0xb30e
     e9c:	110e1b0e 	tstne	lr, lr, lsl #22
     ea0:	10061201 	andne	r1, r6, r1, lsl #4
     ea4:	02000017 	andeq	r0, r0, #23
     ea8:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
     eac:	0b3a0b0b 	bleq	e83ae0 <STACK_SIZE+0x683ae0>
     eb0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     eb4:	0d030000 	stceq	0, cr0, [r3, #-0]
     eb8:	3a080300 	bcc	201ac0 <IRQ_STACK_SIZE+0x1f9ac0>
     ebc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ec0:	000b3813 	andeq	r3, fp, r3, lsl r8
     ec4:	000d0400 	andeq	r0, sp, r0, lsl #8
     ec8:	0b3a0e03 	bleq	e846dc <STACK_SIZE+0x6846dc>
     ecc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ed0:	00000b38 	andeq	r0, r0, r8, lsr fp
     ed4:	0b002405 	bleq	9ef0 <IRQ_STACK_SIZE+0x1ef0>
     ed8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     edc:	0600000e 	streq	r0, [r0], -lr
     ee0:	13490101 	movtne	r0, #37121	; 0x9101
     ee4:	00001301 	andeq	r1, r0, r1, lsl #6
     ee8:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
     eec:	000b2f13 	andeq	r2, fp, r3, lsl pc
     ef0:	00160800 	andseq	r0, r6, r0, lsl #16
     ef4:	0b3a0e03 	bleq	e84708 <STACK_SIZE+0x684708>
     ef8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     efc:	0f090000 	svceq	0x00090000
     f00:	000b0b00 	andeq	r0, fp, r0, lsl #22
     f04:	00240a00 	eoreq	r0, r4, r0, lsl #20
     f08:	0b3e0b0b 	bleq	f83b3c <STACK_SIZE+0x783b3c>
     f0c:	00000803 	andeq	r0, r0, r3, lsl #16
     f10:	3f012e0b 	svccc	0x00012e0b
     f14:	3a0e0319 	bcc	381b80 <IRQ_STACK_SIZE+0x379b80>
     f18:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f1c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     f20:	97184006 	ldrls	r4, [r8, -r6]
     f24:	13011942 	movwne	r1, #6466	; 0x1942
     f28:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
     f2c:	11010182 	smlabbne	r1, r2, r1, r0
     f30:	01133101 	tsteq	r3, r1, lsl #2
     f34:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     f38:	0001828a 	andeq	r8, r1, sl, lsl #5
     f3c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     f40:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
     f44:	01018289 	smlabbeq	r1, r9, r2, r8
     f48:	13310111 	teqne	r1, #1073741828	; 0x40000004
     f4c:	050f0000 	streq	r0, [pc, #-0]	; f54 <ABORT_STACK_SIZE+0xb54>
     f50:	3a0e0300 	bcc	381b58 <IRQ_STACK_SIZE+0x379b58>
     f54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f58:	00170213 	andseq	r0, r7, r3, lsl r2
     f5c:	82891000 	addhi	r1, r9, #0
     f60:	01110001 	tsteq	r1, r1
     f64:	00001331 	andeq	r1, r0, r1, lsr r3
     f68:	01828911 	orreq	r8, r2, r1, lsl r9
     f6c:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     f70:	13311942 	teqne	r1, #1081344	; 0x108000
     f74:	34120000 	ldrcc	r0, [r2], #-0
     f78:	3a0e0300 	bcc	381b80 <IRQ_STACK_SIZE+0x379b80>
     f7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f80:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     f84:	13000018 	movwne	r0, #24
     f88:	0b0b000f 	bleq	2c0fcc <IRQ_STACK_SIZE+0x2b8fcc>
     f8c:	00001349 	andeq	r1, r0, r9, asr #6
     f90:	3f012e14 	svccc	0x00012e14
     f94:	3a0e0319 	bcc	381c00 <IRQ_STACK_SIZE+0x379c00>
     f98:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f9c:	3c134919 	ldccc	9, cr4, [r3], {25}
     fa0:	00130119 	andseq	r0, r3, r9, lsl r1
     fa4:	00051500 	andeq	r1, r5, r0, lsl #10
     fa8:	00001349 	andeq	r1, r0, r9, asr #6
     fac:	3f002e16 	svccc	0x00002e16
     fb0:	3a0e0319 	bcc	381c1c <IRQ_STACK_SIZE+0x379c1c>
     fb4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     fb8:	3c134919 	ldccc	9, cr4, [r3], {25}
     fbc:	17000019 	smladne	r0, r9, r0, r0
     fc0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fc4:	0b3a0e03 	bleq	e847d8 <STACK_SIZE+0x6847d8>
     fc8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fcc:	1301193c 	movwne	r1, #6460	; 0x193c
     fd0:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     fd4:	03193f01 	tsteq	r9, #1, 30
     fd8:	3b0b3a0e 	blcc	2cf818 <IRQ_STACK_SIZE+0x2c7818>
     fdc:	3c19270b 	ldccc	7, cr2, [r9], {11}
     fe0:	00000019 	andeq	r0, r0, r9, lsl r0
     fe4:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     fe8:	030b130e 	movweq	r1, #45838	; 0xb30e
     fec:	110e1b0e 	tstne	lr, lr, lsl #22
     ff0:	10061201 	andne	r1, r6, r1, lsl #4
     ff4:	02000017 	andeq	r0, r0, #23
     ff8:	0b0b0024 	bleq	2c1090 <IRQ_STACK_SIZE+0x2b9090>
     ffc:	0e030b3e 	vmoveq.16	d3[0], r0
    1000:	24030000 	strcs	r0, [r3], #-0
    1004:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1008:	0008030b 	andeq	r0, r8, fp, lsl #6
    100c:	000f0400 	andeq	r0, pc, r0, lsl #8
    1010:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1014:	16050000 	strne	r0, [r5], -r0
    1018:	3a0e0300 	bcc	381c20 <IRQ_STACK_SIZE+0x379c20>
    101c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1020:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1024:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1028:	0b3a0e03 	bleq	e8483c <STACK_SIZE+0x68483c>
    102c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1030:	01111349 	tsteq	r1, r9, asr #6
    1034:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1038:	01194297 			; <UNDEFINED> instruction: 0x01194297
    103c:	07000013 	smladeq	r0, r3, r0, r0
    1040:	08030005 	stmdaeq	r3, {r0, r2}
    1044:	0b3b0b3a 	bleq	ec3d34 <STACK_SIZE+0x6c3d34>
    1048:	17021349 	strne	r1, [r2, -r9, asr #6]
    104c:	34080000 	strcc	r0, [r8], #-0
    1050:	3a0e0300 	bcc	381c58 <IRQ_STACK_SIZE+0x379c58>
    1054:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1058:	00170213 	andseq	r0, r7, r3, lsl r2
    105c:	00340900 	eorseq	r0, r4, r0, lsl #18
    1060:	0b3a0e03 	bleq	e84874 <STACK_SIZE+0x684874>
    1064:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1068:	00001802 	andeq	r1, r0, r2, lsl #16
    106c:	3f002e0a 	svccc	0x00002e0a
    1070:	3a0e0319 	bcc	381cdc <IRQ_STACK_SIZE+0x379cdc>
    1074:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1078:	11134919 	tstne	r3, r9, lsl r9
    107c:	40061201 	andmi	r1, r6, r1, lsl #4
    1080:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1084:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
    1088:	03193f01 	tsteq	r9, #1, 30
    108c:	3b0b3a0e 	blcc	2cf8cc <IRQ_STACK_SIZE+0x2c78cc>
    1090:	1119270b 	tstne	r9, fp, lsl #14
    1094:	40061201 	andmi	r1, r6, r1, lsl #4
    1098:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    109c:	00001301 	andeq	r1, r0, r1, lsl #6
    10a0:	0300050c 	movweq	r0, #1292	; 0x50c
    10a4:	3b0b3a08 	blcc	2cf8cc <IRQ_STACK_SIZE+0x2c78cc>
    10a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10ac:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
    10b0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    10b4:	0b3b0b3a 	bleq	ec3da4 <STACK_SIZE+0x6c3da4>
    10b8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    10bc:	350e0000 	strcc	r0, [lr, #-0]
    10c0:	00134900 	andseq	r4, r3, r0, lsl #18
    10c4:	00340f00 	eorseq	r0, r4, r0, lsl #30
    10c8:	0b3a0e03 	bleq	e848dc <STACK_SIZE+0x6848dc>
    10cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10d0:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    10d4:	01000000 	mrseq	r0, (UNDEF: 0)
    10d8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    10dc:	0e030b13 	vmoveq.32	d3[0], r0
    10e0:	01110e1b 	tsteq	r1, fp, lsl lr
    10e4:	17100612 			; <UNDEFINED> instruction: 0x17100612
    10e8:	24020000 	strcs	r0, [r2], #-0
    10ec:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    10f0:	000e030b 	andeq	r0, lr, fp, lsl #6
    10f4:	00240300 	eoreq	r0, r4, r0, lsl #6
    10f8:	0b3e0b0b 	bleq	f83d2c <STACK_SIZE+0x783d2c>
    10fc:	00000803 	andeq	r0, r0, r3, lsl #16
    1100:	0b000f04 	bleq	4d18 <SVC_STACK_SIZE+0xd18>
    1104:	0500000b 	streq	r0, [r0, #-11]
    1108:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    110c:	0b3a0e03 	bleq	e84920 <STACK_SIZE+0x684920>
    1110:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1114:	00000b20 	andeq	r0, r0, r0, lsr #22
    1118:	3f012e06 	svccc	0x00012e06
    111c:	3a0e0319 	bcc	381d88 <IRQ_STACK_SIZE+0x379d88>
    1120:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1124:	010b2019 	tsteq	fp, r9, lsl r0
    1128:	07000013 	smladeq	r0, r3, r0, r0
    112c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1130:	0b3b0b3a 	bleq	ec3e20 <STACK_SIZE+0x6c3e20>
    1134:	00001349 	andeq	r1, r0, r9, asr #6
    1138:	3f012e08 	svccc	0x00012e08
    113c:	3a0e0319 	bcc	381da8 <IRQ_STACK_SIZE+0x379da8>
    1140:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1144:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1148:	97184006 	ldrls	r4, [r8, -r6]
    114c:	13011942 	movwne	r1, #6466	; 0x1942
    1150:	1d090000 	stcne	0, cr0, [r9, #-0]
    1154:	52133100 	andspl	r3, r3, #0, 2
    1158:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    115c:	000b590b 	andeq	r5, fp, fp, lsl #18
    1160:	012e0a00 	teqeq	lr, r0, lsl #20
    1164:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1168:	0b3b0b3a 	bleq	ec3e58 <STACK_SIZE+0x6c3e58>
    116c:	13491927 	movtne	r1, #39207	; 0x9927
    1170:	13010b20 	movwne	r0, #6944	; 0x1b20
    1174:	050b0000 	streq	r0, [fp, #-0]
    1178:	3a080300 	bcc	201d80 <IRQ_STACK_SIZE+0x1f9d80>
    117c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1180:	0c000013 	stceq	0, cr0, [r0], {19}
    1184:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1188:	17550152 			; <UNDEFINED> instruction: 0x17550152
    118c:	0b590b58 	bleq	1643ef4 <STACK_SIZE+0xe43ef4>
    1190:	00001301 	andeq	r1, r0, r1, lsl #6
    1194:	55010b0d 	strpl	r0, [r1, #-2829]	; 0xfffff4f3
    1198:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
    119c:	13310034 	teqne	r1, #52	; 0x34
    11a0:	00000b1c 	andeq	r0, r0, ip, lsl fp
    11a4:	3100340f 	tstcc	r0, pc, lsl #8
    11a8:	10000013 	andne	r0, r0, r3, lsl r0
    11ac:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    11b0:	17550152 			; <UNDEFINED> instruction: 0x17550152
    11b4:	0b590b58 	bleq	1643f1c <STACK_SIZE+0xe43f1c>
    11b8:	05110000 	ldreq	r0, [r1, #-0]
    11bc:	1c133100 	ldfnes	f3, [r3], {-0}
    11c0:	1200000b 	andne	r0, r0, #11
    11c4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    11c8:	17550152 			; <UNDEFINED> instruction: 0x17550152
    11cc:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
    11d0:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    11d4:	11133100 	tstne	r3, r0, lsl #2
    11d8:	40061201 	andmi	r1, r6, r1, lsl #4
    11dc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    11e0:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    11e4:	03193f00 	tsteq	r9, #0, 30
    11e8:	3b0b3a0e 	blcc	2cfa28 <IRQ_STACK_SIZE+0x2c7a28>
    11ec:	1119270b 	tstne	r9, fp, lsl #14
    11f0:	40061201 	andmi	r1, r6, r1, lsl #4
    11f4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    11f8:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    11fc:	11133101 	tstne	r3, r1, lsl #2
    1200:	40061201 	andmi	r1, r6, r1, lsl #4
    1204:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1208:	00001301 	andeq	r1, r0, r1, lsl #6
    120c:	3f012e16 	svccc	0x00012e16
    1210:	3a0e0319 	bcc	381e7c <IRQ_STACK_SIZE+0x379e7c>
    1214:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1218:	11134919 	tstne	r3, r9, lsl r9
    121c:	40061201 	andmi	r1, r6, r1, lsl #4
    1220:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1224:	00001301 	andeq	r1, r0, r1, lsl #6
    1228:	03003417 	movweq	r3, #1047	; 0x417
    122c:	3b0b3a08 	blcc	2cfa54 <IRQ_STACK_SIZE+0x2c7a54>
    1230:	1c13490b 	ldcne	9, cr4, [r3], {11}
    1234:	1800000b 	stmdane	r0, {r0, r1, r3}
    1238:	13310005 	teqne	r1, #5
    123c:	00001702 	andeq	r1, r0, r2, lsl #14
    1240:	03000519 	movweq	r0, #1305	; 0x519
    1244:	3b0b3a08 	blcc	2cfa6c <IRQ_STACK_SIZE+0x2c7a6c>
    1248:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    124c:	1a000017 	bne	12b0 <ABORT_STACK_SIZE+0xeb0>
    1250:	01018289 	smlabbeq	r1, r9, r2, r8
    1254:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1258:	01133119 	tsteq	r3, r9, lsl r1
    125c:	1b000013 	blne	12b0 <ABORT_STACK_SIZE+0xeb0>
    1260:	0001828a 	andeq	r8, r1, sl, lsl #5
    1264:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1268:	1c000018 	stcne	0, cr0, [r0], {24}
    126c:	01018289 	smlabbeq	r1, r9, r2, r8
    1270:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1274:	00001301 	andeq	r1, r0, r1, lsl #6
    1278:	0182891d 	orreq	r8, r2, sp, lsl r9
    127c:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    1280:	13311942 	teqne	r1, #1081344	; 0x108000
    1284:	341e0000 	ldrcc	r0, [lr], #-0
    1288:	3a0e0300 	bcc	381e90 <IRQ_STACK_SIZE+0x379e90>
    128c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1290:	00170213 	andseq	r0, r7, r3, lsl r2
    1294:	011d1f00 	tsteq	sp, r0, lsl #30
    1298:	01111331 	tsteq	r1, r1, lsr r3
    129c:	0b580612 	bleq	1602aec <STACK_SIZE+0xe02aec>
    12a0:	00000559 	andeq	r0, r0, r9, asr r5
    12a4:	11010b20 	tstne	r1, r0, lsr #22
    12a8:	00061201 	andeq	r1, r6, r1, lsl #4
    12ac:	012e2100 	teqeq	lr, r0, lsl #2
    12b0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    12b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    12b8:	01111927 	tsteq	r1, r7, lsr #18
    12bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    12c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12c4:	22000013 	andcs	r0, r0, #19
    12c8:	08030005 	stmdaeq	r3, {r0, r2}
    12cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    12d0:	17021349 	strne	r1, [r2, -r9, asr #6]
    12d4:	34230000 	strtcc	r0, [r3], #-0
    12d8:	3a080300 	bcc	201ee0 <IRQ_STACK_SIZE+0x1f9ee0>
    12dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12e0:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
    12e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    12e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    12ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    12f0:	0f250000 	svceq	0x00250000
    12f4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    12f8:	26000013 			; <UNDEFINED> instruction: 0x26000013
    12fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1300:	0b3b0b3a 	bleq	ec3ff0 <STACK_SIZE+0x6c3ff0>
    1304:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1308:	00001802 	andeq	r1, r0, r2, lsl #16
    130c:	49003527 	stmdbmi	r0, {r0, r1, r2, r5, r8, sl, ip, sp}
    1310:	28000013 	stmdacs	r0, {r0, r1, r4}
    1314:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1318:	0b3b0b3a 	bleq	ec4008 <STACK_SIZE+0x6c4008>
    131c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1320:	0000193c 	andeq	r1, r0, ip, lsr r9
    1324:	3f012e29 	svccc	0x00012e29
    1328:	3a0e0319 	bcc	381f94 <IRQ_STACK_SIZE+0x379f94>
    132c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1330:	01193c19 	tsteq	r9, r9, lsl ip
    1334:	2a000013 	bcs	1388 <ABORT_STACK_SIZE+0xf88>
    1338:	13490005 	movtne	r0, #36869	; 0x9005
    133c:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
    1340:	03193f01 	tsteq	r9, #1, 30
    1344:	3b0b3a0e 	blcc	2cfb84 <IRQ_STACK_SIZE+0x2c7b84>
    1348:	3c19270b 	ldccc	7, cr2, [r9], {11}
    134c:	00000019 	andeq	r0, r0, r9, lsl r0
    1350:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1354:	030b130e 	movweq	r1, #45838	; 0xb30e
    1358:	110e1b0e 	tstne	lr, lr, lsl #22
    135c:	10061201 	andne	r1, r6, r1, lsl #4
    1360:	02000017 	andeq	r0, r0, #23
    1364:	0b0b0024 	bleq	2c13fc <IRQ_STACK_SIZE+0x2b93fc>
    1368:	0e030b3e 	vmoveq.16	d3[0], r0
    136c:	24030000 	strcs	r0, [r3], #-0
    1370:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1374:	0008030b 	andeq	r0, r8, fp, lsl #6
    1378:	012e0400 	teqeq	lr, r0, lsl #8
    137c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1380:	0b3b0b3a 	bleq	ec4070 <STACK_SIZE+0x6c4070>
    1384:	01111927 	tsteq	r1, r7, lsr #18
    1388:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    138c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1390:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    1394:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1398:	0b3b0b3a 	bleq	ec4088 <STACK_SIZE+0x6c4088>
    139c:	17021349 	strne	r1, [r2, -r9, asr #6]
    13a0:	05060000 	streq	r0, [r6, #-0]
    13a4:	3a080300 	bcc	201fac <IRQ_STACK_SIZE+0x1f9fac>
    13a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13ac:	00170213 	andseq	r0, r7, r3, lsl r2
    13b0:	82890700 	addhi	r0, r9, #0, 14
    13b4:	01110101 	tsteq	r1, r1, lsl #2
    13b8:	31194295 			; <UNDEFINED> instruction: 0x31194295
    13bc:	00130113 	andseq	r0, r3, r3, lsl r1
    13c0:	828a0800 	addhi	r0, sl, #0, 16
    13c4:	18020001 	stmdane	r2, {r0}
    13c8:	00184291 	mulseq	r8, r1, r2
    13cc:	82890900 	addhi	r0, r9, #0, 18
    13d0:	01110101 	tsteq	r1, r1, lsl #2
    13d4:	13011331 	movwne	r1, #4913	; 0x1331
    13d8:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
    13dc:	11010182 	smlabbne	r1, r2, r1, r0
    13e0:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    13e4:	00001331 	andeq	r1, r0, r1, lsr r3
    13e8:	3f012e0b 	svccc	0x00012e0b
    13ec:	3a0e0319 	bcc	382058 <IRQ_STACK_SIZE+0x37a058>
    13f0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    13f4:	01193c19 	tsteq	r9, r9, lsl ip
    13f8:	0c000013 	stceq	0, cr0, [r0], {19}
    13fc:	13490005 	movtne	r0, #36869	; 0x9005
    1400:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    1404:	03193f01 	tsteq	r9, #1, 30
    1408:	3b0b3a0e 	blcc	2cfc48 <IRQ_STACK_SIZE+0x2c7c48>
    140c:	3c19270b 	ldccc	7, cr2, [r9], {11}
    1410:	00000019 	andeq	r0, r0, r9, lsl r0
    1414:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1418:	030b130e 	movweq	r1, #45838	; 0xb30e
    141c:	110e1b0e 	tstne	lr, lr, lsl #22
    1420:	10061201 	andne	r1, r6, r1, lsl #4
    1424:	02000017 	andeq	r0, r0, #23
    1428:	0b0b0024 	bleq	2c14c0 <IRQ_STACK_SIZE+0x2b94c0>
    142c:	0e030b3e 	vmoveq.16	d3[0], r0
    1430:	24030000 	strcs	r0, [r3], #-0
    1434:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1438:	0008030b 	andeq	r0, r8, fp, lsl #6
    143c:	000f0400 	andeq	r0, pc, r0, lsl #8
    1440:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1444:	0b000f05 	bleq	5060 <SVC_STACK_SIZE+0x1060>
    1448:	0013490b 	andseq	r4, r3, fp, lsl #18
    144c:	00260600 	eoreq	r0, r6, r0, lsl #12
    1450:	00001349 	andeq	r1, r0, r9, asr #6
    1454:	03001607 	movweq	r1, #1543	; 0x607
    1458:	3b0b3a0e 	blcc	2cfc98 <IRQ_STACK_SIZE+0x2c7c98>
    145c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1460:	01130800 	tsteq	r3, r0, lsl #16
    1464:	0b0b0e03 	bleq	2c4c78 <IRQ_STACK_SIZE+0x2bcc78>
    1468:	0b3b0b3a 	bleq	ec4158 <STACK_SIZE+0x6c4158>
    146c:	00001301 	andeq	r1, r0, r1, lsl #6
    1470:	03000d09 	movweq	r0, #3337	; 0xd09
    1474:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
    1478:	0019340b 	andseq	r3, r9, fp, lsl #8
    147c:	012e0a00 	teqeq	lr, r0, lsl #20
    1480:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1484:	0b3b0b3a 	bleq	ec4174 <STACK_SIZE+0x6c4174>
    1488:	0b201927 	bleq	80792c <STACK_SIZE+0x792c>
    148c:	00001301 	andeq	r1, r0, r1, lsl #6
    1490:	0300050b 	movweq	r0, #1291	; 0x50b
    1494:	3b0b3a0e 	blcc	2cfcd4 <IRQ_STACK_SIZE+0x2c7cd4>
    1498:	0013490b 	andseq	r4, r3, fp, lsl #18
    149c:	002e0c00 	eoreq	r0, lr, r0, lsl #24
    14a0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    14a4:	0b3b0b3a 	bleq	ec4194 <STACK_SIZE+0x6c4194>
    14a8:	13491927 	movtne	r1, #39207	; 0x9927
    14ac:	00000b20 	andeq	r0, r0, r0, lsr #22
    14b0:	3f012e0d 	svccc	0x00012e0d
    14b4:	3a0e0319 	bcc	382120 <IRQ_STACK_SIZE+0x37a120>
    14b8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    14bc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    14c0:	97184006 	ldrls	r4, [r8, -r6]
    14c4:	13011942 	movwne	r1, #6466	; 0x1942
    14c8:	050e0000 	streq	r0, [lr, #-0]
    14cc:	3a0e0300 	bcc	3820d4 <IRQ_STACK_SIZE+0x37a0d4>
    14d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    14d4:	00170213 	andseq	r0, r7, r3, lsl r2
    14d8:	00340f00 	eorseq	r0, r4, r0, lsl #30
    14dc:	0b3a0e03 	bleq	e84cf0 <STACK_SIZE+0x684cf0>
    14e0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14e4:	00001702 	andeq	r1, r0, r2, lsl #14
    14e8:	03003410 	movweq	r3, #1040	; 0x410
    14ec:	3b0b3a0e 	blcc	2cfd2c <IRQ_STACK_SIZE+0x2c7d2c>
    14f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    14f4:	11000018 	tstne	r0, r8, lsl r0
    14f8:	13490035 	movtne	r0, #36917	; 0x9035
    14fc:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1500:	11133101 	tstne	r3, r1, lsl #2
    1504:	40061201 	andmi	r1, r6, r1, lsl #4
    1508:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    150c:	00001301 	andeq	r1, r0, r1, lsl #6
    1510:	31000513 	tstcc	r0, r3, lsl r5
    1514:	00180213 	andseq	r0, r8, r3, lsl r2
    1518:	00051400 	andeq	r1, r5, r0, lsl #8
    151c:	0b3a0803 	bleq	e83530 <STACK_SIZE+0x683530>
    1520:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1524:	05150000 	ldreq	r0, [r5, #-0]
    1528:	02133100 	andseq	r3, r3, #0, 2
    152c:	16000017 			; <UNDEFINED> instruction: 0x16000017
    1530:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1534:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1538:	0b590b58 	bleq	16442a0 <STACK_SIZE+0xe442a0>
    153c:	05170000 	ldreq	r0, [r7, #-0]
    1540:	3a080300 	bcc	202148 <IRQ_STACK_SIZE+0x1fa148>
    1544:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1548:	00180213 	andseq	r0, r8, r3, lsl r2
    154c:	00181800 	andseq	r1, r8, r0, lsl #16
    1550:	34190000 	ldrcc	r0, [r9], #-0
    1554:	3a080300 	bcc	20215c <IRQ_STACK_SIZE+0x1fa15c>
    1558:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    155c:	00180213 	andseq	r0, r8, r3, lsl r2
    1560:	011d1a00 	tsteq	sp, r0, lsl #20
    1564:	01521331 	cmpeq	r2, r1, lsr r3
    1568:	0b581755 	bleq	16072c4 <STACK_SIZE+0xe072c4>
    156c:	13010b59 	movwne	r0, #7001	; 0x1b59
    1570:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    1574:	11010182 	smlabbne	r1, r2, r1, r0
    1578:	00133101 	andseq	r3, r3, r1, lsl #2
    157c:	828a1c00 	addhi	r1, sl, #0, 24
    1580:	18020001 	stmdane	r2, {r0}
    1584:	00184291 	mulseq	r8, r1, r2
    1588:	01011d00 	tsteq	r1, r0, lsl #26
    158c:	13011349 	movwne	r1, #4937	; 0x1349
    1590:	211e0000 	tstcs	lr, r0
    1594:	2f134900 	svccs	0x00134900
    1598:	1f00000b 	svcne	0x0000000b
    159c:	1331002e 	teqne	r1, #46	; 0x2e
    15a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    15a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    15a8:	20000019 	andcs	r0, r0, r9, lsl r0
    15ac:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    15b0:	0b3a0e03 	bleq	e84dc4 <STACK_SIZE+0x684dc4>
    15b4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    15b8:	01111349 	tsteq	r1, r9, asr #6
    15bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    15c0:	00194297 	mulseq	r9, r7, r2
    15c4:	00052100 	andeq	r2, r5, r0, lsl #2
    15c8:	0b3a0803 	bleq	e835dc <STACK_SIZE+0x6835dc>
    15cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15d0:	00001702 	andeq	r1, r0, r2, lsl #14
    15d4:	01828922 	orreq	r8, r2, r2, lsr #18
    15d8:	31011101 	tstcc	r1, r1, lsl #2
    15dc:	00130113 	andseq	r0, r3, r3, lsl r1
    15e0:	82892300 	addhi	r2, r9, #0, 6
    15e4:	01110101 	tsteq	r1, r1, lsl #2
    15e8:	31194295 			; <UNDEFINED> instruction: 0x31194295
    15ec:	00130113 	andseq	r0, r3, r3, lsl r1
    15f0:	82892400 	addhi	r2, r9, #0, 8
    15f4:	01110101 	tsteq	r1, r1, lsl #2
    15f8:	31194295 			; <UNDEFINED> instruction: 0x31194295
    15fc:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
    1600:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1604:	0b3b0b3a 	bleq	ec42f4 <STACK_SIZE+0x6c42f4>
    1608:	00001349 	andeq	r1, r0, r9, asr #6
    160c:	03003426 	movweq	r3, #1062	; 0x426
    1610:	3b0b3a08 	blcc	2cfe38 <IRQ_STACK_SIZE+0x2c7e38>
    1614:	0013490b 	andseq	r4, r3, fp, lsl #18
    1618:	00342700 	eorseq	r2, r4, r0, lsl #14
    161c:	17021331 	smladxne	r2, r1, r3, r1
    1620:	34280000 	strtcc	r0, [r8], #-0
    1624:	00133100 	andseq	r3, r3, r0, lsl #2
    1628:	001d2900 	andseq	r2, sp, r0, lsl #18
    162c:	01521331 	cmpeq	r2, r1, lsr r3
    1630:	0b581755 	bleq	160738c <STACK_SIZE+0xe0738c>
    1634:	00000b59 	andeq	r0, r0, r9, asr fp
    1638:	3100052a 	tstcc	r0, sl, lsr #10
    163c:	2b000013 	blcs	1690 <ABORT_STACK_SIZE+0x1290>
    1640:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1644:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1648:	0b590b58 	bleq	16443b0 <STACK_SIZE+0xe443b0>
    164c:	00001301 	andeq	r1, r0, r1, lsl #6
    1650:	3100052c 	tstcc	r0, ip, lsr #10
    1654:	000b1c13 	andeq	r1, fp, r3, lsl ip
    1658:	012e2d00 	teqeq	lr, r0, lsl #26
    165c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1660:	0b3b0b3a 	bleq	ec4350 <STACK_SIZE+0x6c4350>
    1664:	13491927 	movtne	r1, #39207	; 0x9927
    1668:	06120111 			; <UNDEFINED> instruction: 0x06120111
    166c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1670:	00130119 	andseq	r0, r3, r9, lsl r1
    1674:	00342e00 	eorseq	r2, r4, r0, lsl #28
    1678:	0b3a0803 	bleq	e8368c <STACK_SIZE+0x68368c>
    167c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1680:	00001702 	andeq	r1, r0, r2, lsl #14
    1684:	55010b2f 	strpl	r0, [r1, #-2863]	; 0xfffff4d1
    1688:	30000017 	andcc	r0, r0, r7, lsl r0
    168c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1690:	0b3b0b3a 	bleq	ec4380 <STACK_SIZE+0x6c4380>
    1694:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1698:	0000193c 	andeq	r1, r0, ip, lsr r9
    169c:	3f012e31 	svccc	0x00012e31
    16a0:	3a0e0319 	bcc	38230c <IRQ_STACK_SIZE+0x37a30c>
    16a4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    16a8:	3c134919 	ldccc	9, cr4, [r3], {25}
    16ac:	00130119 	andseq	r0, r3, r9, lsl r1
    16b0:	00053200 	andeq	r3, r5, r0, lsl #4
    16b4:	00001349 	andeq	r1, r0, r9, asr #6
    16b8:	3f012e33 	svccc	0x00012e33
    16bc:	3a0e0319 	bcc	382328 <IRQ_STACK_SIZE+0x37a328>
    16c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    16c4:	01193c19 	tsteq	r9, r9, lsl ip
    16c8:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    16cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    16d0:	0b3a0e03 	bleq	e84ee4 <STACK_SIZE+0x684ee4>
    16d4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    16d8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    16dc:	01000000 	mrseq	r0, (UNDEF: 0)
    16e0:	06100011 			; <UNDEFINED> instruction: 0x06100011
    16e4:	01120111 	tsteq	r2, r1, lsl r1
    16e8:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    16ec:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    16f0:	01000000 	mrseq	r0, (UNDEF: 0)
    16f4:	06100011 			; <UNDEFINED> instruction: 0x06100011
    16f8:	01120111 	tsteq	r2, r1, lsl r1
    16fc:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    1700:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    1704:	01000000 	mrseq	r0, (UNDEF: 0)
    1708:	06100011 			; <UNDEFINED> instruction: 0x06100011
    170c:	01120111 	tsteq	r2, r1, lsl r1
    1710:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    1714:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    1718:	Address 0x00001718 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000058 	andeq	r0, r0, r8, asr r0
       4:	00000068 	andeq	r0, r0, r8, rrx
       8:	68500001 	ldmdavs	r0, {r0}^
       c:	7c000000 	stcvc	0, cr0, [r0], {-0}
      10:	01000000 	mrseq	r0, (UNDEF: 0)
      14:	00005400 	andeq	r5, r0, r0, lsl #8
      18:	00000000 	andeq	r0, r0, r0
      1c:	007c0000 	rsbseq	r0, ip, r0
      20:	008c0000 	addeq	r0, ip, r0
      24:	00060000 	andeq	r0, r6, r0
      28:	51049350 	tstpl	r4, r0, asr r3
      2c:	008c0493 	umulleq	r0, ip, r3, r4
      30:	00b00000 	adcseq	r0, r0, r0
      34:	00060000 	andeq	r0, r6, r0
      38:	00f503f3 	ldrshteq	r0, [r5], #51	; 0x33
      3c:	00009f25 	andeq	r9, r0, r5, lsr #30
      40:	00000000 	andeq	r0, r0, r0
      44:	007c0000 	rsbseq	r0, ip, r0
      48:	00a30000 	adceq	r0, r3, r0
      4c:	00060000 	andeq	r0, r6, r0
      50:	53049352 	movwpl	r9, #17234	; 0x4352
      54:	00a30493 	umlaleq	r0, r3, r3, r4
      58:	00b00000 	adcseq	r0, r0, r0
      5c:	00060000 	andeq	r0, r6, r0
      60:	02f503f3 	rscseq	r0, r5, #-872415229	; 0xcc000003
      64:	00009f25 	andeq	r9, r0, r5, lsr #30
      68:	00000000 	andeq	r0, r0, r0
      6c:	02a40000 	adceq	r0, r4, #0
      70:	02b80000 	adcseq	r0, r8, #0
      74:	00010000 	andeq	r0, r1, r0
      78:	0002b850 	andeq	fp, r2, r0, asr r8
      7c:	0002dc00 	andeq	sp, r2, r0, lsl #24
      80:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
      8c:	000002a4 	andeq	r0, r0, r4, lsr #5
      90:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
      94:	bc510001 	mrrclt	0, 0, r0, r1, cr1
      98:	c7000002 	strgt	r0, [r0, -r2]
      9c:	01000002 	tsteq	r0, r2
      a0:	02c75200 	sbceq	r5, r7, #0, 4
      a4:	02dc0000 	sbcseq	r0, ip, #0
      a8:	00040000 	andeq	r0, r4, r0
      ac:	9f5101f3 	svcls	0x005101f3
	...
      b8:	000002dc 	ldrdeq	r0, [r0], -ip
      bc:	000002ec 	andeq	r0, r0, ip, ror #5
      c0:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
      c4:	03000002 	movweq	r0, #2
      c8:	01000003 	tsteq	r0, r3
      cc:	03035300 	movweq	r5, #13056	; 0x3300
      d0:	034c0000 	movteq	r0, #49152	; 0xc000
      d4:	00040000 	andeq	r0, r4, r0
      d8:	9f5001f3 	svcls	0x005001f3
	...
      e4:	000002dc 	ldrdeq	r0, [r0], -ip
      e8:	00000300 	andeq	r0, r0, r0, lsl #6
      ec:	00510001 	subseq	r0, r1, r1
      f0:	03000003 	movweq	r0, #3
      f4:	01000003 	tsteq	r0, r3
      f8:	03035200 	movweq	r5, #12800	; 0x3200
      fc:	034c0000 	movteq	r0, #49152	; 0xc000
     100:	00040000 	andeq	r0, r4, r0
     104:	9f5101f3 	svcls	0x005101f3
	...
     110:	0000032c 	andeq	r0, r0, ip, lsr #6
     114:	00000338 	andeq	r0, r0, r8, lsr r3
     118:	0073000c 	rsbseq	r0, r3, ip
     11c:	1a31253a 	bne	c4960c <STACK_SIZE+0x44960c>
     120:	00712434 	rsbseq	r2, r1, r4, lsr r4
     124:	03389f22 	teqeq	r8, #34, 30	; 0x88
     128:	03440000 	movteq	r0, #16384	; 0x4000
     12c:	000e0000 	andeq	r0, lr, r0
     130:	1a3f0073 	bne	fc0304 <STACK_SIZE+0x7c0304>
     134:	253a0073 	ldrcs	r0, [sl, #-115]!	; 0xffffff8d
     138:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
     13c:	00009f22 	andeq	r9, r0, r2, lsr #30
     140:	00000000 	andeq	r0, r0, r0
     144:	032c0000 	teqeq	ip, #0
     148:	03440000 	movteq	r0, #16384	; 0x4000
     14c:	00070000 	andeq	r0, r7, r0
     150:	25340073 	ldrcs	r0, [r4, #-115]!	; 0xffffff8d
     154:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
     158:	00000000 	andeq	r0, r0, r0
     15c:	2c000000 	stccs	0, cr0, [r0], {-0}
     160:	44000003 	strmi	r0, [r0], #-3
     164:	07000003 	streq	r0, [r0, -r3]
     168:	3a007300 	bcc	1cd70 <IRQ_STACK_SIZE+0x14d70>
     16c:	9f1a3125 	svcls	0x001a3125
	...
     178:	0000032c 	andeq	r0, r0, ip, lsr #6
     17c:	00000344 	andeq	r0, r0, r4, asr #6
     180:	00730007 	rsbseq	r0, r3, r7
     184:	1a31253b 	bne	c49678 <STACK_SIZE+0x449678>
     188:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     18c:	00000000 	andeq	r0, r0, r0
     190:	00032000 	andeq	r2, r3, r0
     194:	00032400 	andeq	r2, r3, r0, lsl #8
     198:	50000100 	andpl	r0, r0, r0, lsl #2
     19c:	00000324 	andeq	r0, r0, r4, lsr #6
     1a0:	0000032c 	andeq	r0, r0, ip, lsr #6
     1a4:	2c530001 	mrrccs	0, 0, r0, r3, cr1
     1a8:	44000003 	strmi	r0, [r0], #-3
     1ac:	07000003 	streq	r0, [r0, -r3]
     1b0:	3c007300 	stccc	3, cr7, [r0], {-0}
     1b4:	9f1a3125 	svcls	0x001a3125
	...
     1c0:	0000034c 	andeq	r0, r0, ip, asr #6
     1c4:	00000358 	andeq	r0, r0, r8, asr r3
     1c8:	58500001 	ldmdapl	r0, {r0}^
     1cc:	6f000003 	svcvs	0x00000003
     1d0:	01000003 	tsteq	r0, r3
     1d4:	036f5300 	cmneq	pc, #0, 6
     1d8:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     1dc:	00040000 	andeq	r0, r4, r0
     1e0:	9f5001f3 	svcls	0x005001f3
	...
     1ec:	0000034c 	andeq	r0, r0, ip, asr #6
     1f0:	00000364 	andeq	r0, r0, r4, ror #6
     1f4:	64510001 	ldrbvs	r0, [r1], #-1
     1f8:	6f000003 	svcvs	0x00000003
     1fc:	01000003 	tsteq	r0, r3
     200:	036f5200 	cmneq	pc, #0, 4
     204:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     208:	00040000 	andeq	r0, r4, r0
     20c:	9f5101f3 	svcls	0x005101f3
	...
     218:	00000394 	muleq	r0, r4, r3
     21c:	000003a0 	andeq	r0, r0, r0, lsr #7
     220:	0072000c 	rsbseq	r0, r2, ip
     224:	1a31253a 	bne	c49714 <STACK_SIZE+0x449714>
     228:	00732434 	rsbseq	r2, r3, r4, lsr r4
     22c:	00009f22 	andeq	r9, r0, r2, lsr #30
     230:	00000000 	andeq	r0, r0, r0
     234:	03940000 	orrseq	r0, r4, #0
     238:	03a00000 	moveq	r0, #0
     23c:	00070000 	andeq	r0, r7, r0
     240:	253a0072 	ldrcs	r0, [sl, #-114]!	; 0xffffff8e
     244:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     248:	00000000 	andeq	r0, r0, r0
     24c:	8c000000 	stchi	0, cr0, [r0], {-0}
     250:	90000003 	andls	r0, r0, r3
     254:	01000003 	tsteq	r0, r3
     258:	03905000 	orrseq	r5, r0, #0
     25c:	03940000 	orrseq	r0, r4, #0
     260:	00010000 	andeq	r0, r1, r0
     264:	00039452 	andeq	r9, r3, r2, asr r4
     268:	0003a000 	andeq	sl, r3, r0
     26c:	72000700 	andvc	r0, r0, #0, 14
     270:	31253c00 	teqcc	r5, r0, lsl #24
     274:	00009f1a 	andeq	r9, r0, sl, lsl pc
     278:	00000000 	andeq	r0, r0, r0
     27c:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     280:	03c00000 	biceq	r0, r0, #0
     284:	00010000 	andeq	r0, r1, r0
     288:	0003c050 	andeq	ip, r3, r0, asr r0
     28c:	0003e800 	andeq	lr, r3, r0, lsl #16
     290:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     294:	000003e8 	andeq	r0, r0, r8, ror #7
     298:	000003ec 	andeq	r0, r0, ip, ror #7
     29c:	01f30004 	mvnseq	r0, r4
     2a0:	00009f50 	andeq	r9, r0, r0, asr pc
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     2ac:	03c40000 	biceq	r0, r4, #0
     2b0:	00010000 	andeq	r0, r1, r0
     2b4:	0003c451 	andeq	ip, r3, r1, asr r4
     2b8:	0003cf00 	andeq	ip, r3, r0, lsl #30
     2bc:	52000100 	andpl	r0, r0, #0, 2
     2c0:	000003cf 	andeq	r0, r0, pc, asr #7
     2c4:	000003ec 	andeq	r0, r0, ip, ror #7
     2c8:	01f30004 	mvnseq	r0, r4
     2cc:	00009f51 	andeq	r9, r0, r1, asr pc
     2d0:	00000000 	andeq	r0, r0, r0
     2d4:	03ec0000 	mvneq	r0, #0
     2d8:	03ff0000 	mvnseq	r0, #0
     2dc:	00010000 	andeq	r0, r1, r0
     2e0:	0003ff50 	andeq	pc, r3, r0, asr pc	; <UNPREDICTABLE>
     2e4:	00041000 	andeq	r1, r4, r0
     2e8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     2ec:	00000410 	andeq	r0, r0, r0, lsl r4
     2f0:	00000413 	andeq	r0, r0, r3, lsl r4
     2f4:	13500001 	cmpne	r0, #1
     2f8:	14000004 	strne	r0, [r0], #-4
     2fc:	04000004 	streq	r0, [r0], #-4
     300:	5001f300 	andpl	pc, r1, r0, lsl #6
     304:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     308:	00000000 	andeq	r0, r0, r0
     30c:	00041400 	andeq	r1, r4, r0, lsl #8
     310:	00042700 	andeq	r2, r4, r0, lsl #14
     314:	50000100 	andpl	r0, r0, r0, lsl #2
     318:	00000427 	andeq	r0, r0, r7, lsr #8
     31c:	00000438 	andeq	r0, r0, r8, lsr r4
     320:	38540001 	ldmdacc	r4, {r0}^
     324:	3b000004 	blcc	33c <NOINT+0x27c>
     328:	01000004 	tsteq	r0, r4
     32c:	043b5000 	ldrteq	r5, [fp], #-0
     330:	043c0000 	ldrteq	r0, [ip], #-0
     334:	00040000 	andeq	r0, r4, r0
     338:	9f5001f3 	svcls	0x005001f3
	...
     344:	000004fc 	strdeq	r0, [r0], -ip
     348:	00000500 	andeq	r0, r0, r0, lsl #10
     34c:	00500001 	subseq	r0, r0, r1
     350:	04000005 	streq	r0, [r0], #-5
     354:	03000005 	movweq	r0, #5
     358:	9f017000 	svcls	0x00017000
	...
     368:	0000001c 	andeq	r0, r0, ip, lsl r0
     36c:	9f300002 	svcls	0x00300002
     370:	0000001c 	andeq	r0, r0, ip, lsl r0
     374:	0000005c 	andeq	r0, r0, ip, asr r0
     378:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
     37c:	cc000000 	stcgt	0, cr0, [r0], {-0}
     380:	03000000 	movweq	r0, #0
     384:	9f787300 	svcls	0x00787300
     388:	000000cc 	andeq	r0, r0, ip, asr #1
     38c:	000000e0 	andeq	r0, r0, r0, ror #1
     390:	e0530001 	subs	r0, r3, r1
     394:	ec000000 	stc	0, cr0, [r0], {-0}
     398:	03000000 	movweq	r0, #0
     39c:	9f7f7300 	svcls	0x007f7300
     3a0:	000000ec 	andeq	r0, r0, ip, ror #1
     3a4:	000000fc 	strdeq	r0, [r0], -ip
     3a8:	00530001 	subseq	r0, r3, r1
	...
     3b4:	1c000000 	stcne	0, cr0, [r0], {-0}
     3b8:	04000000 	streq	r0, [r0], #-0
     3bc:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
     3c0:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     3c4:	0000bc00 	andeq	fp, r0, r0, lsl #24
     3c8:	72000300 	andvc	r0, r0, #0, 6
     3cc:	00bc9f64 	adcseq	r9, ip, r4, ror #30
     3d0:	00cc0000 	sbceq	r0, ip, r0
     3d4:	00030000 	andeq	r0, r3, r0
     3d8:	d89f6471 	ldmle	pc, {r0, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     3dc:	00000000 	andeq	r0, r0, r0
     3e0:	01000001 	tsteq	r0, r1
     3e4:	00005100 	andeq	r5, r0, r0, lsl #2
     3e8:	00000000 	andeq	r0, r0, r0
     3ec:	01000000 	mrseq	r0, (UNDEF: 0)
     3f0:	01080000 	mrseq	r0, (UNDEF: 8)
     3f4:	00010000 	andeq	r0, r1, r0
     3f8:	00010853 	andeq	r0, r1, r3, asr r8
     3fc:	00019000 	andeq	r9, r1, r0
     400:	73000300 	movwvc	r0, #768	; 0x300
     404:	01b49f78 			; <UNDEFINED> instruction: 0x01b49f78
     408:	01c80000 	biceq	r0, r8, r0
     40c:	00010000 	andeq	r0, r1, r0
     410:	0001c853 	andeq	ip, r1, r3, asr r8
     414:	0001dc00 	andeq	sp, r1, r0, lsl #24
     418:	73000300 	movwvc	r0, #768	; 0x300
     41c:	01dc9f7f 	bicseq	r9, ip, pc, ror pc
     420:	01e80000 	mvneq	r0, r0
     424:	00010000 	andeq	r0, r1, r0
     428:	00000053 	andeq	r0, r0, r3, asr r0
     42c:	00000000 	andeq	r0, r0, r0
     430:	00010000 	andeq	r0, r1, r0
     434:	00019000 	andeq	r9, r1, r0
     438:	72000300 	andvc	r0, r0, #0, 6
     43c:	01909f64 	orrseq	r9, r0, r4, ror #30
     440:	01980000 	orrseq	r0, r8, r0
     444:	00030000 	andeq	r0, r3, r0
     448:	989f6872 	ldmls	pc, {r1, r4, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
     44c:	a0000001 	andge	r0, r0, r1
     450:	03000001 	movweq	r0, #1
     454:	9f6c7200 	svcls	0x006c7200
     458:	000001a0 	andeq	r0, r0, r0, lsr #3
     45c:	000001a4 	andeq	r0, r0, r4, lsr #3
     460:	70720003 	rsbsvc	r0, r2, r3
     464:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     468:	0001a800 	andeq	sl, r1, r0, lsl #16
     46c:	71000300 	mrsvc	r0, LR_irq
     470:	01c09f70 	biceq	r9, r0, r0, ror pc
     474:	01ec0000 	mvneq	r0, r0
     478:	00010000 	andeq	r0, r1, r0
     47c:	00000051 	andeq	r0, r0, r1, asr r0
     480:	00000000 	andeq	r0, r0, r0
     484:	0001ec00 	andeq	lr, r1, r0, lsl #24
     488:	00022800 	andeq	r2, r2, r0, lsl #16
     48c:	53000100 	movwpl	r0, #256	; 0x100
     490:	00000228 	andeq	r0, r0, r8, lsr #4
     494:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     498:	78730003 	ldmdavc	r3!, {r0, r1}^
     49c:	0002b89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     4a0:	0002cc00 	andeq	ip, r2, r0, lsl #24
     4a4:	53000100 	movwpl	r0, #256	; 0x100
     4a8:	000002cc 	andeq	r0, r0, ip, asr #5
     4ac:	000002e0 	andeq	r0, r0, r0, ror #5
     4b0:	7f730003 	svcvc	0x00730003
     4b4:	0002e09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     4b8:	0002e800 	andeq	lr, r2, r0, lsl #16
     4bc:	53000100 	movwpl	r0, #256	; 0x100
	...
     4c8:	000001ec 	andeq	r0, r0, ip, ror #3
     4cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4d0:	64720003 	ldrbtvs	r0, [r2], #-3
     4d4:	0002a89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     4d8:	0002b400 	andeq	fp, r2, r0, lsl #8
     4dc:	71000300 	mrsvc	r0, LR_irq
     4e0:	02c49f64 	sbceq	r9, r4, #100, 30	; 0x190
     4e4:	02f80000 	rscseq	r0, r8, #0
     4e8:	00010000 	andeq	r0, r1, r0
     4ec:	00000051 	andeq	r0, r0, r1, asr r0
     4f0:	00000000 	andeq	r0, r0, r0
     4f4:	0002f800 	andeq	pc, r2, r0, lsl #16
     4f8:	00030000 	andeq	r0, r3, r0
     4fc:	52000100 	andpl	r0, r0, #0, 2
     500:	00000300 	andeq	r0, r0, r0, lsl #6
     504:	00000310 	andeq	r0, r0, r0, lsl r3
     508:	7f720003 	svcvc	0x00720003
     50c:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     510:	00032000 	andeq	r2, r3, r0
     514:	52000100 	andpl	r0, r0, #0, 2
	...
     520:	000002f8 	strdeq	r0, [r0], -r8
     524:	0000031c 	andeq	r0, r0, ip, lsl r3
     528:	00530001 	subseq	r0, r3, r1
     52c:	00000000 	andeq	r0, r0, r0
     530:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     534:	30000003 	andcc	r0, r0, r3
     538:	02000003 	andeq	r0, r0, #3
     53c:	309f3000 	addscc	r3, pc, r0
     540:	48000003 	stmdami	r0, {r0, r1}
     544:	02000008 	andeq	r0, r0, #8
     548:	009f3100 	addseq	r3, pc, r0, lsl #2
     54c:	00000000 	andeq	r0, r0, r0
     550:	30000000 	andcc	r0, r0, r0
     554:	38000003 	stmdacc	r0, {r0, r1}
     558:	02000003 	andeq	r0, r0, #3
     55c:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
     560:	40000003 	andmi	r0, r0, r3
     564:	01000003 	tsteq	r0, r3
     568:	03405300 	movteq	r5, #768	; 0x300
     56c:	03cc0000 	biceq	r0, ip, #0
     570:	00030000 	andeq	r0, r3, r0
     574:	f09f7873 			; <UNDEFINED> instruction: 0xf09f7873
     578:	08000003 	stmdaeq	r0, {r0, r1}
     57c:	01000004 	tsteq	r0, r4
     580:	04085300 	streq	r5, [r8], #-768	; 0xfffffd00
     584:	041c0000 	ldreq	r0, [ip], #-0
     588:	00030000 	andeq	r0, r3, r0
     58c:	1c9f7f73 	ldcne	15, cr7, [pc], {115}	; 0x73
     590:	28000004 	stmdacs	r0, {r2}
     594:	01000004 	tsteq	r0, r4
     598:	00005300 	andeq	r5, r0, r0, lsl #6
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	03300000 	teqeq	r0, #0
     5a4:	03380000 	teqeq	r8, #0
     5a8:	00060000 	andeq	r0, r6, r0
     5ac:	0011040c 	andseq	r0, r1, ip, lsl #8
     5b0:	03389f44 	teqeq	r8, #68, 30	; 0x110
     5b4:	03cc0000 	biceq	r0, ip, #0
     5b8:	00030000 	andeq	r0, r3, r0
     5bc:	cc9f6471 	cfldrsgt	mvf6, [pc], {113}	; 0x71
     5c0:	d4000003 	strle	r0, [r0], #-3
     5c4:	03000003 	movweq	r0, #3
     5c8:	9f687100 	svcls	0x00687100
     5cc:	000003d4 	ldrdeq	r0, [r0], -r4
     5d0:	000003d8 	ldrdeq	r0, [r0], -r8
     5d4:	6c710003 	ldclvs	0, cr0, [r1], #-12
     5d8:	0003d89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     5dc:	0003e000 	andeq	lr, r3, r0
     5e0:	71000300 	mrsvc	r0, LR_irq
     5e4:	03e09f70 	mvneq	r9, #112, 30	; 0x1c0
     5e8:	03e40000 	mvneq	r0, #0
     5ec:	00030000 	andeq	r0, r3, r0
     5f0:	e49f7471 	ldr	r7, [pc], #1137	; 5f8 <ABORT_STACK_SIZE+0x1f8>
     5f4:	e8000003 	stmda	r0, {r0, r1}
     5f8:	03000003 	movweq	r0, #3
     5fc:	9f747700 	svcls	0x00747700
     600:	00000400 	andeq	r0, r0, r0, lsl #8
     604:	00000434 	andeq	r0, r0, r4, lsr r4
     608:	00520001 	subseq	r0, r2, r1
     60c:	00000000 	andeq	r0, r0, r0
     610:	1c000000 	stcne	0, cr0, [r0], {-0}
     614:	20000006 	andcs	r0, r0, r6
     618:	02000006 	andeq	r0, r0, #6
     61c:	209f3000 	addscs	r3, pc, r0
     620:	24000006 	strcs	r0, [r0], #-6
     624:	02000006 	andeq	r0, r0, #6
     628:	249f3100 	ldrcs	r3, [pc], #256	; 630 <ABORT_STACK_SIZE+0x230>
     62c:	28000006 	stmdacs	r0, {r1, r2}
     630:	02000006 	andeq	r0, r0, #6
     634:	289f3200 	ldmcs	pc, {r9, ip, sp}	; <UNPREDICTABLE>
     638:	2c000006 	stccs	0, cr0, [r0], {6}
     63c:	02000006 	andeq	r0, r0, #6
     640:	2c9f3300 	ldccs	3, cr3, [pc], {0}
     644:	48000006 	stmdami	r0, {r1, r2}
     648:	02000008 	andeq	r0, r0, #8
     64c:	009f3400 	addseq	r3, pc, r0, lsl #8
     650:	00000000 	andeq	r0, r0, r0
     654:	1c000000 	stcne	0, cr0, [r0], {-0}
     658:	20000006 	andcs	r0, r0, r6
     65c:	06000006 	streq	r0, [r0], -r6
     660:	13540c00 	cmpne	r4, #0, 24
     664:	209f4400 	addscs	r4, pc, r0, lsl #8
     668:	24000006 	strcs	r0, [r0], #-6
     66c:	06000006 	streq	r0, [r0], -r6
     670:	13580c00 	cmpne	r8, #0, 24
     674:	249f4400 	ldrcs	r4, [pc], #1024	; 67c <ABORT_STACK_SIZE+0x27c>
     678:	28000006 	stmdacs	r0, {r1, r2}
     67c:	06000006 	streq	r0, [r0], -r6
     680:	135c0c00 	cmpne	ip, #0, 24
     684:	289f4400 	ldmcs	pc, {sl, lr}	; <UNPREDICTABLE>
     688:	48000006 	stmdami	r0, {r1, r2}
     68c:	06000008 	streq	r0, [r0], -r8
     690:	13600c00 	cmnne	r0, #0, 24
     694:	009f4400 	addseq	r4, pc, r0, lsl #8
     698:	00000000 	andeq	r0, r0, r0
     69c:	24000000 	strcs	r0, [r0], #-0
     6a0:	70000004 	andvc	r0, r0, r4
     6a4:	02000004 	andeq	r0, r0, #4
     6a8:	709f3000 	addsvc	r3, pc, r0
     6ac:	a8000004 	stmdage	r0, {r2}
     6b0:	02000004 	andeq	r0, r0, #4
     6b4:	a89f3100 	ldmge	pc, {r8, ip, sp}	; <UNPREDICTABLE>
     6b8:	ec000004 	stc	0, cr0, [r0], {4}
     6bc:	02000004 	andeq	r0, r0, #4
     6c0:	ec9f3200 	lfm	f3, 4, [pc], {0}
     6c4:	48000004 	stmdami	r0, {r2}
     6c8:	02000008 	andeq	r0, r0, #8
     6cc:	009f3400 	addseq	r3, pc, r0, lsl #8
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	24000000 	strcs	r0, [r0], #-0
     6d8:	70000004 	andvc	r0, r0, r4
     6dc:	06000004 	streq	r0, [r0], -r4
     6e0:	12c40c00 	sbcne	r0, r4, #0, 24
     6e4:	709f4400 	addsvc	r4, pc, r0, lsl #8
     6e8:	a8000004 	stmdage	r0, {r2}
     6ec:	06000004 	streq	r0, [r0], -r4
     6f0:	12c80c00 	sbcne	r0, r8, #0, 24
     6f4:	a89f4400 	ldmge	pc, {sl, lr}	; <UNPREDICTABLE>
     6f8:	ec000004 	stc	0, cr0, [r0], {4}
     6fc:	06000004 	streq	r0, [r0], -r4
     700:	12cc0c00 	sbcne	r0, ip, #0, 24
     704:	ec9f4400 	cfldrs	mvf4, [pc], {0}
     708:	48000004 	stmdami	r0, {r2}
     70c:	06000008 	streq	r0, [r0], -r8
     710:	12d00c00 	sbcsne	r0, r0, #0, 24
     714:	009f4400 	addseq	r4, pc, r0, lsl #8
     718:	00000000 	andeq	r0, r0, r0
     71c:	ec000000 	stc	0, cr0, [r0], {-0}
     720:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
     724:	02000004 	andeq	r0, r0, #4
     728:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
     72c:	48000004 	stmdami	r0, {r2}
     730:	02000008 	andeq	r0, r0, #8
     734:	009f3400 	addseq	r3, pc, r0, lsl #8
     738:	00000000 	andeq	r0, r0, r0
     73c:	ec000000 	stc	0, cr0, [r0], {-0}
     740:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
     744:	06000004 	streq	r0, [r0], -r4
     748:	12d40c00 	sbcsne	r0, r4, #0, 24
     74c:	f09f4400 			; <UNDEFINED> instruction: 0xf09f4400
     750:	48000004 	stmdami	r0, {r2}
     754:	06000008 	streq	r0, [r0], -r8
     758:	12e00c00 	rscne	r0, r0, #0, 24
     75c:	009f4400 	addseq	r4, pc, r0, lsl #8
     760:	00000000 	andeq	r0, r0, r0
     764:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     768:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
     76c:	02000004 	andeq	r0, r0, #4
     770:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
     774:	00000004 	andeq	r0, r0, r4
     778:	02000005 	andeq	r0, r0, #5
     77c:	009f3200 	addseq	r3, pc, r0, lsl #4
     780:	48000005 	stmdami	r0, {r0, r2}
     784:	02000008 	andeq	r0, r0, #8
     788:	009f3400 	addseq	r3, pc, r0, lsl #8
     78c:	00000000 	andeq	r0, r0, r0
     790:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     794:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
     798:	06000004 	streq	r0, [r0], -r4
     79c:	12e40c00 	rscne	r0, r4, #0, 24
     7a0:	f89f4400 			; <UNDEFINED> instruction: 0xf89f4400
     7a4:	00000004 	andeq	r0, r0, r4
     7a8:	06000005 	streq	r0, [r0], -r5
     7ac:	12ec0c00 	rscne	r0, ip, #0, 24
     7b0:	009f4400 	addseq	r4, pc, r0, lsl #8
     7b4:	48000005 	stmdami	r0, {r0, r2}
     7b8:	06000008 	streq	r0, [r0], -r8
     7bc:	12f00c00 	rscsne	r0, r0, #0, 24
     7c0:	009f4400 	addseq	r4, pc, r0, lsl #8
	...
     7cc:	48000005 	stmdami	r0, {r0, r2}
     7d0:	02000005 	andeq	r0, r0, #5
     7d4:	489f3100 	ldmmi	pc, {r8, ip, sp}	; <UNPREDICTABLE>
     7d8:	50000005 	andpl	r0, r0, r5
     7dc:	02000005 	andeq	r0, r0, #5
     7e0:	509f3200 	addspl	r3, pc, r0, lsl #4
     7e4:	58000005 	stmdapl	r0, {r0, r2}
     7e8:	02000005 	andeq	r0, r0, #5
     7ec:	589f3300 	ldmpl	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     7f0:	48000005 	stmdami	r0, {r0, r2}
     7f4:	02000008 	andeq	r0, r0, #8
     7f8:	009f3400 	addseq	r3, pc, r0, lsl #8
	...
     804:	48000005 	stmdami	r0, {r0, r2}
     808:	06000005 	streq	r0, [r0], -r5
     80c:	12f80c00 	rscsne	r0, r8, #0, 24
     810:	489f4400 	ldmmi	pc, {sl, lr}	; <UNPREDICTABLE>
     814:	50000005 	andpl	r0, r0, r5
     818:	06000005 	streq	r0, [r0], -r5
     81c:	12fc0c00 	rscsne	r0, ip, #0, 24
     820:	509f4400 	addspl	r4, pc, r0, lsl #8
     824:	48000005 	stmdami	r0, {r0, r2}
     828:	06000008 	streq	r0, [r0], -r8
     82c:	13000c00 	movwne	r0, #3072	; 0xc00
     830:	009f4400 	addseq	r4, pc, r0, lsl #8
     834:	00000000 	andeq	r0, r0, r0
     838:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     83c:	60000005 	andvs	r0, r0, r5
     840:	02000005 	andeq	r0, r0, #5
     844:	609f3000 	addsvs	r3, pc, r0
     848:	68000005 	stmdavs	r0, {r0, r2}
     84c:	02000005 	andeq	r0, r0, #5
     850:	689f3100 	ldmvs	pc, {r8, ip, sp}	; <UNPREDICTABLE>
     854:	78000005 	stmdavc	r0, {r0, r2}
     858:	02000005 	andeq	r0, r0, #5
     85c:	789f3300 	ldmvc	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     860:	48000005 	stmdami	r0, {r0, r2}
     864:	02000008 	andeq	r0, r0, #8
     868:	009f3400 	addseq	r3, pc, r0, lsl #8
     86c:	00000000 	andeq	r0, r0, r0
     870:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     874:	60000005 	andvs	r0, r0, r5
     878:	06000005 	streq	r0, [r0], -r5
     87c:	13040c00 	movwne	r0, #19456	; 0x4c00
     880:	609f4400 	addsvs	r4, pc, r0, lsl #8
     884:	68000005 	stmdavs	r0, {r0, r2}
     888:	06000005 	streq	r0, [r0], -r5
     88c:	13080c00 	movwne	r0, #35840	; 0x8c00
     890:	689f4400 	ldmvs	pc, {sl, lr}	; <UNPREDICTABLE>
     894:	48000005 	stmdami	r0, {r0, r2}
     898:	06000008 	streq	r0, [r0], -r8
     89c:	13100c00 	tstne	r0, #0, 24
     8a0:	009f4400 	addseq	r4, pc, r0, lsl #8
     8a4:	00000000 	andeq	r0, r0, r0
     8a8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     8ac:	80000005 	andhi	r0, r0, r5
     8b0:	02000005 	andeq	r0, r0, #5
     8b4:	809f3000 	addshi	r3, pc, r0
     8b8:	88000005 	stmdahi	r0, {r0, r2}
     8bc:	02000005 	andeq	r0, r0, #5
     8c0:	889f3100 	ldmhi	pc, {r8, ip, sp}	; <UNPREDICTABLE>
     8c4:	90000005 	andls	r0, r0, r5
     8c8:	02000005 	andeq	r0, r0, #5
     8cc:	909f3200 	addsls	r3, pc, r0, lsl #4
     8d0:	c8000005 	stmdagt	r0, {r0, r2}
     8d4:	02000005 	andeq	r0, r0, #5
     8d8:	c89f3300 	ldmgt	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     8dc:	48000005 	stmdami	r0, {r0, r2}
     8e0:	02000008 	andeq	r0, r0, #8
     8e4:	009f3400 	addseq	r3, pc, r0, lsl #8
     8e8:	00000000 	andeq	r0, r0, r0
     8ec:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     8f0:	80000005 	andhi	r0, r0, r5
     8f4:	06000005 	streq	r0, [r0], -r5
     8f8:	13140c00 	tstne	r4, #0, 24
     8fc:	809f4400 	addshi	r4, pc, r0, lsl #8
     900:	88000005 	stmdahi	r0, {r0, r2}
     904:	06000005 	streq	r0, [r0], -r5
     908:	13180c00 	tstne	r8, #0, 24
     90c:	889f4400 	ldmhi	pc, {sl, lr}	; <UNPREDICTABLE>
     910:	90000005 	andls	r0, r0, r5
     914:	06000005 	streq	r0, [r0], -r5
     918:	131c0c00 	tstne	ip, #0, 24
     91c:	909f4400 	addsls	r4, pc, r0, lsl #8
     920:	48000005 	stmdami	r0, {r0, r2}
     924:	06000008 	streq	r0, [r0], -r8
     928:	13200c00 	teqne	r0, #0, 24
     92c:	009f4400 	addseq	r4, pc, r0, lsl #8
     930:	00000000 	andeq	r0, r0, r0
     934:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     938:	00000005 	andeq	r0, r0, r5
     93c:	02000006 	andeq	r0, r0, #6
     940:	009f3100 	addseq	r3, pc, r0, lsl #2
     944:	08000006 	stmdaeq	r0, {r1, r2}
     948:	02000006 	andeq	r0, r0, #6
     94c:	089f3200 	ldmeq	pc, {r9, ip, sp}	; <UNPREDICTABLE>
     950:	0c000006 	stceq	0, cr0, [r0], {6}
     954:	02000006 	andeq	r0, r0, #6
     958:	0c9f3300 	ldceq	3, cr3, [pc], {0}
     95c:	48000006 	stmdami	r0, {r1, r2}
     960:	02000008 	andeq	r0, r0, #8
     964:	009f3400 	addseq	r3, pc, r0, lsl #8
     968:	00000000 	andeq	r0, r0, r0
     96c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     970:	00000005 	andeq	r0, r0, r5
     974:	06000006 	streq	r0, [r0], -r6
     978:	13380c00 	teqne	r8, #0, 24
     97c:	009f4400 	addseq	r4, pc, r0, lsl #8
     980:	08000006 	stmdaeq	r0, {r1, r2}
     984:	06000006 	streq	r0, [r0], -r6
     988:	133c0c00 	teqne	ip, #0, 24
     98c:	089f4400 	ldmeq	pc, {sl, lr}	; <UNPREDICTABLE>
     990:	48000006 	stmdami	r0, {r1, r2}
     994:	06000008 	streq	r0, [r0], -r8
     998:	13400c00 	movtne	r0, #3072	; 0xc00
     99c:	009f4400 	addseq	r4, pc, r0, lsl #8
     9a0:	00000000 	andeq	r0, r0, r0
     9a4:	0c000000 	stceq	0, cr0, [r0], {-0}
     9a8:	10000006 	andne	r0, r0, r6
     9ac:	02000006 	andeq	r0, r0, #6
     9b0:	109f3000 	addsne	r3, pc, r0
     9b4:	14000006 	strne	r0, [r0], #-6
     9b8:	02000006 	andeq	r0, r0, #6
     9bc:	149f3100 	ldrne	r3, [pc], #256	; 9c4 <ABORT_STACK_SIZE+0x5c4>
     9c0:	18000006 	stmdane	r0, {r1, r2}
     9c4:	02000006 	andeq	r0, r0, #6
     9c8:	189f3200 	ldmne	pc, {r9, ip, sp}	; <UNPREDICTABLE>
     9cc:	1c000006 	stcne	0, cr0, [r0], {6}
     9d0:	02000006 	andeq	r0, r0, #6
     9d4:	1c9f3300 	ldcne	3, cr3, [pc], {0}
     9d8:	48000006 	stmdami	r0, {r1, r2}
     9dc:	02000008 	andeq	r0, r0, #8
     9e0:	009f3400 	addseq	r3, pc, r0, lsl #8
     9e4:	00000000 	andeq	r0, r0, r0
     9e8:	0c000000 	stceq	0, cr0, [r0], {-0}
     9ec:	10000006 	andne	r0, r0, r6
     9f0:	06000006 	streq	r0, [r0], -r6
     9f4:	13440c00 	movtne	r0, #19456	; 0x4c00
     9f8:	109f4400 	addsne	r4, pc, r0, lsl #8
     9fc:	14000006 	strne	r0, [r0], #-6
     a00:	06000006 	streq	r0, [r0], -r6
     a04:	13480c00 	movtne	r0, #35840	; 0x8c00
     a08:	149f4400 	ldrne	r4, [pc], #1024	; a10 <ABORT_STACK_SIZE+0x610>
     a0c:	18000006 	stmdane	r0, {r1, r2}
     a10:	06000006 	streq	r0, [r0], -r6
     a14:	134c0c00 	movtne	r0, #52224	; 0xcc00
     a18:	189f4400 	ldmne	pc, {sl, lr}	; <UNPREDICTABLE>
     a1c:	48000006 	stmdami	r0, {r1, r2}
     a20:	06000008 	streq	r0, [r0], -r8
     a24:	13500c00 	cmpne	r0, #0, 24
     a28:	009f4400 	addseq	r4, pc, r0, lsl #8
     a2c:	00000000 	andeq	r0, r0, r0
     a30:	2c000000 	stccs	0, cr0, [r0], {-0}
     a34:	30000006 	andcc	r0, r0, r6
     a38:	02000006 	andeq	r0, r0, #6
     a3c:	309f3000 	addscc	r3, pc, r0
     a40:	38000006 	stmdacc	r0, {r1, r2}
     a44:	01000006 	tsteq	r0, r6
     a48:	06385600 	ldrteq	r5, [r8], -r0, lsl #12
     a4c:	06c40000 	strbeq	r0, [r4], r0
     a50:	00030000 	andeq	r0, r3, r0
     a54:	e89f7876 	ldm	pc, {r1, r2, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
     a58:	fc000006 	stc2	0, cr0, [r0], {6}
     a5c:	01000006 	tsteq	r0, r6
     a60:	06fc5600 	ldrbteq	r5, [ip], r0, lsl #12
     a64:	07100000 	ldreq	r0, [r0, -r0]
     a68:	00030000 	andeq	r0, r3, r0
     a6c:	109f7f76 	addsne	r7, pc, r6, ror pc	; <UNPREDICTABLE>
     a70:	28000007 	stmdacs	r0, {r0, r1, r2}
     a74:	01000007 	tsteq	r0, r7
     a78:	00005600 	andeq	r5, r0, r0, lsl #12
     a7c:	00000000 	andeq	r0, r0, r0
     a80:	062c0000 	strteq	r0, [ip], -r0
     a84:	06300000 	ldrteq	r0, [r0], -r0
     a88:	00060000 	andeq	r0, r6, r0
     a8c:	0013600c 	andseq	r6, r3, ip
     a90:	06309f44 	ldrteq	r9, [r0], -r4, asr #30
     a94:	06c40000 	strbeq	r0, [r4], r0
     a98:	00030000 	andeq	r0, r3, r0
     a9c:	c49f6473 	ldrgt	r6, [pc], #1139	; aa4 <ABORT_STACK_SIZE+0x6a4>
     aa0:	cc000006 	stcgt	0, cr0, [r0], {6}
     aa4:	03000006 	movweq	r0, #6
     aa8:	9f687300 	svcls	0x00687300
     aac:	000006cc 	andeq	r0, r0, ip, asr #13
     ab0:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ab4:	6c730003 	ldclvs	0, cr0, [r3], #-12
     ab8:	0006d09f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     abc:	0006d800 	andeq	sp, r6, r0, lsl #16
     ac0:	73000300 	movwvc	r0, #768	; 0x300
     ac4:	06d89f70 			; <UNDEFINED> instruction: 0x06d89f70
     ac8:	06dc0000 	ldrbeq	r0, [ip], r0
     acc:	00030000 	andeq	r0, r3, r0
     ad0:	dc9f7473 	cfldrsle	mvf7, [pc], {115}	; 0x73
     ad4:	e0000006 	and	r0, r0, r6
     ad8:	03000006 	movweq	r0, #6
     adc:	9f747200 	svcls	0x00747200
     ae0:	000006f4 	strdeq	r0, [r0], -r4
     ae4:	0000071c 	andeq	r0, r0, ip, lsl r7
     ae8:	00520001 	subseq	r0, r2, r1
     aec:	00000000 	andeq	r0, r0, r0
     af0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     af4:	68000007 	stmdavs	r0, {r0, r1, r2}
     af8:	01000007 	tsteq	r0, r7
     afc:	07685300 	strbeq	r5, [r8, -r0, lsl #6]!
     b00:	07f80000 	ldrbeq	r0, [r8, r0]!
     b04:	00030000 	andeq	r0, r3, r0
     b08:	f89f7873 			; <UNDEFINED> instruction: 0xf89f7873
     b0c:	10000007 	andne	r0, r0, r7
     b10:	01000008 	tsteq	r0, r8
     b14:	08105300 	ldmdaeq	r0, {r8, r9, ip, lr}
     b18:	08240000 	stmdaeq	r4!, {}	; <UNPREDICTABLE>
     b1c:	00030000 	andeq	r0, r3, r0
     b20:	249f7f73 	ldrcs	r7, [pc], #3955	; b28 <ABORT_STACK_SIZE+0x728>
     b24:	33000008 	movwcc	r0, #8
     b28:	01000008 	tsteq	r0, r8
     b2c:	00005300 	andeq	r5, r0, r0, lsl #6
     b30:	00000000 	andeq	r0, r0, r0
     b34:	07280000 	streq	r0, [r8, -r0]!
     b38:	07e80000 	strbeq	r0, [r8, r0]!
     b3c:	00030000 	andeq	r0, r3, r0
     b40:	e89f6472 	ldm	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     b44:	f8000007 			; <UNDEFINED> instruction: 0xf8000007
     b48:	03000007 	movweq	r0, #7
     b4c:	9f647100 	svcls	0x00647100
     b50:	00000808 	andeq	r0, r0, r8, lsl #16
     b54:	00000833 	andeq	r0, r0, r3, lsr r8
     b58:	00510001 	subseq	r0, r1, r1
     b5c:	00000000 	andeq	r0, r0, r0
     b60:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     b64:	77000008 	strvc	r0, [r0, -r8]
     b68:	01000008 	tsteq	r0, r8
     b6c:	08775000 	ldmdaeq	r7!, {ip, lr}^
     b70:	08900000 	ldmeq	r0, {}	; <UNPREDICTABLE>
     b74:	00010000 	andeq	r0, r1, r0
     b78:	00089054 	andeq	r9, r8, r4, asr r0
     b7c:	00089300 	andeq	r9, r8, r0, lsl #6
     b80:	50000100 	andpl	r0, r0, r0, lsl #2
     b84:	00000893 	muleq	r0, r3, r8
     b88:	000008a8 	andeq	r0, r0, r8, lsr #17
     b8c:	a8540001 	ldmdage	r4, {r0}^
     b90:	b0000008 	andlt	r0, r0, r8
     b94:	04000008 	streq	r0, [r0], #-8
     b98:	5001f300 	andpl	pc, r1, r0, lsl #6
     b9c:	0008b09f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
     ba0:	0008b300 	andeq	fp, r8, r0, lsl #6
     ba4:	50000100 	andpl	r0, r0, r0, lsl #2
     ba8:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
     bac:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
     bb0:	b8540001 	ldmdalt	r4, {r0}^
     bb4:	bb000008 	bllt	bdc <ABORT_STACK_SIZE+0x7dc>
     bb8:	01000008 	tsteq	r0, r8
     bbc:	08bb5000 	ldmeq	fp!, {ip, lr}
     bc0:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
     bc4:	00010000 	andeq	r0, r1, r0
     bc8:	0008c054 	andeq	ip, r8, r4, asr r0
     bcc:	0008c400 	andeq	ip, r8, r0, lsl #8
     bd0:	50000100 	andpl	r0, r0, r0, lsl #2
     bd4:	000008c4 	andeq	r0, r0, r4, asr #17
     bd8:	000008c8 	andeq	r0, r0, r8, asr #17
     bdc:	00540001 	subseq	r0, r4, r1
     be0:	00000000 	andeq	r0, r0, r0
     be4:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     be8:	77000008 	strvc	r0, [r0, -r8]
     bec:	01000008 	tsteq	r0, r8
     bf0:	08775100 	ldmdaeq	r7!, {r8, ip, lr}^
     bf4:	08900000 	ldmeq	r0, {}	; <UNPREDICTABLE>
     bf8:	00040000 	andeq	r0, r4, r0
     bfc:	9f5101f3 	svcls	0x005101f3
     c00:	00000890 	muleq	r0, r0, r8
     c04:	00000893 	muleq	r0, r3, r8
     c08:	93510001 	cmpls	r1, #1
     c0c:	b0000008 	andlt	r0, r0, r8
     c10:	04000008 	streq	r0, [r0], #-8
     c14:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     c18:	0008b09f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
     c1c:	0008b300 	andeq	fp, r8, r0, lsl #6
     c20:	51000100 	mrspl	r0, (UNDEF: 16)
     c24:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
     c28:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
     c2c:	01f30004 	mvnseq	r0, r4
     c30:	08b89f51 	ldmeq	r8!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     c34:	08bb0000 	ldmeq	fp!, {}	; <UNPREDICTABLE>
     c38:	00010000 	andeq	r0, r1, r0
     c3c:	0008bb51 	andeq	fp, r8, r1, asr fp
     c40:	0008c000 	andeq	ip, r8, r0
     c44:	f3000400 	vshl.u8	d0, d0, d0
     c48:	c09f5101 	addsgt	r5, pc, r1, lsl #2
     c4c:	c8000008 	stmdagt	r0, {r3}
     c50:	01000008 	tsteq	r0, r8
     c54:	00005100 	andeq	r5, r0, r0, lsl #2
     c58:	00000000 	andeq	r0, r0, r0
     c5c:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     c60:	08780000 	ldmdaeq	r8!, {}^	; <UNPREDICTABLE>
     c64:	00020000 	andeq	r0, r2, r0
     c68:	08789f30 	ldmdaeq	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}^
     c6c:	08800000 	stmeq	r0, {}	; <UNPREDICTABLE>
     c70:	00010000 	andeq	r0, r1, r0
     c74:	00089050 	andeq	r9, r8, r0, asr r0
     c78:	00089400 	andeq	r9, r8, r0, lsl #8
     c7c:	30000200 	andcc	r0, r0, r0, lsl #4
     c80:	0008949f 	muleq	r8, pc, r4	; <UNPREDICTABLE>
     c84:	00089c00 	andeq	r9, r8, r0, lsl #24
     c88:	50000100 	andpl	r0, r0, r0, lsl #2
     c8c:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c90:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     c94:	9f300002 	svcls	0x00300002
     c98:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     c9c:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
     ca0:	b8500001 	ldmdalt	r0, {r0}^
     ca4:	bc000008 	stclt	0, cr0, [r0], {8}
     ca8:	02000008 	andeq	r0, r0, #8
     cac:	bc9f3000 	ldclt	0, cr3, [pc], {0}
     cb0:	c0000008 	andgt	r0, r0, r8
     cb4:	01000008 	tsteq	r0, r8
     cb8:	08c05000 	stmiaeq	r0, {ip, lr}^
     cbc:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
     cc0:	00020000 	andeq	r0, r2, r0
     cc4:	00009f30 	andeq	r9, r0, r0, lsr pc
     cc8:	00000000 	andeq	r0, r0, r0
     ccc:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
     cd0:	08f70000 	ldmeq	r7!, {}^	; <UNPREDICTABLE>
     cd4:	00010000 	andeq	r0, r1, r0
     cd8:	0008f750 	andeq	pc, r8, r0, asr r7	; <UNPREDICTABLE>
     cdc:	00090c00 	andeq	r0, r9, r0, lsl #24
     ce0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     ce4:	0000090c 	andeq	r0, r0, ip, lsl #18
     ce8:	00000930 	andeq	r0, r0, r0, lsr r9
     cec:	01f30004 	mvnseq	r0, r4
     cf0:	09309f50 	ldmdbeq	r0!, {r4, r6, r8, r9, sl, fp, ip, pc}
     cf4:	09330000 	ldmdbeq	r3!, {}	; <UNPREDICTABLE>
     cf8:	00010000 	andeq	r0, r1, r0
     cfc:	00093350 	andeq	r3, r9, r0, asr r3
     d00:	00093800 	andeq	r3, r9, r0, lsl #16
     d04:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     d08:	00000938 	andeq	r0, r0, r8, lsr r9
     d0c:	0000093b 	andeq	r0, r0, fp, lsr r9
     d10:	3b500001 	blcc	1400d1c <STACK_SIZE+0xc00d1c>
     d14:	40000009 	andmi	r0, r0, r9
     d18:	01000009 	tsteq	r0, r9
     d1c:	09405400 	stmdbeq	r0, {sl, ip, lr}^
     d20:	09430000 	stmdbeq	r3, {}^	; <UNPREDICTABLE>
     d24:	00010000 	andeq	r0, r1, r0
     d28:	00094350 	andeq	r4, r9, r0, asr r3
     d2c:	00094800 	andeq	r4, r9, r0, lsl #16
     d30:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     d34:	00000948 	andeq	r0, r0, r8, asr #18
     d38:	0000094c 	andeq	r0, r0, ip, asr #18
     d3c:	4c500001 	mrrcmi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     d40:	50000009 	andpl	r0, r0, r9
     d44:	01000009 	tsteq	r0, r9
     d48:	00005400 	andeq	r5, r0, r0, lsl #8
     d4c:	00000000 	andeq	r0, r0, r0
     d50:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
     d54:	08f70000 	ldmeq	r7!, {}^	; <UNPREDICTABLE>
     d58:	00010000 	andeq	r0, r1, r0
     d5c:	0008f751 	andeq	pc, r8, r1, asr r7	; <UNPREDICTABLE>
     d60:	00093000 	andeq	r3, r9, r0
     d64:	f3000400 	vshl.u8	d0, d0, d0
     d68:	309f5101 	addscc	r5, pc, r1, lsl #2
     d6c:	33000009 	movwcc	r0, #9
     d70:	01000009 	tsteq	r0, r9
     d74:	09335100 	ldmdbeq	r3!, {r8, ip, lr}
     d78:	09380000 	ldmdbeq	r8!, {}	; <UNPREDICTABLE>
     d7c:	00040000 	andeq	r0, r4, r0
     d80:	9f5101f3 	svcls	0x005101f3
     d84:	00000938 	andeq	r0, r0, r8, lsr r9
     d88:	0000093b 	andeq	r0, r0, fp, lsr r9
     d8c:	3b510001 	blcc	1440d98 <STACK_SIZE+0xc40d98>
     d90:	40000009 	andmi	r0, r0, r9
     d94:	04000009 	streq	r0, [r0], #-9
     d98:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d9c:	0009409f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     da0:	00094300 	andeq	r4, r9, r0, lsl #6
     da4:	51000100 	mrspl	r0, (UNDEF: 16)
     da8:	00000943 	andeq	r0, r0, r3, asr #18
     dac:	00000948 	andeq	r0, r0, r8, asr #18
     db0:	01f30004 	mvnseq	r0, r4
     db4:	09489f51 	stmdbeq	r8, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     db8:	09500000 	ldmdbeq	r0, {}^	; <UNPREDICTABLE>
     dbc:	00010000 	andeq	r0, r1, r0
     dc0:	00000051 	andeq	r0, r0, r1, asr r0
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	0008d800 	andeq	sp, r8, r0, lsl #16
     dcc:	0008f700 	andeq	pc, r8, r0, lsl #14
     dd0:	51000100 	mrspl	r0, (UNDEF: 16)
     dd4:	000008f7 	strdeq	r0, [r0], -r7
     dd8:	00000930 	andeq	r0, r0, r0, lsr r9
     ddc:	01f30004 	mvnseq	r0, r4
     de0:	09309f51 	ldmdbeq	r0!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     de4:	09330000 	ldmdbeq	r3!, {}	; <UNPREDICTABLE>
     de8:	00010000 	andeq	r0, r1, r0
     dec:	00093351 	andeq	r3, r9, r1, asr r3
     df0:	00093800 	andeq	r3, r9, r0, lsl #16
     df4:	f3000400 	vshl.u8	d0, d0, d0
     df8:	389f5101 	ldmcc	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
     dfc:	3b000009 	blcc	e28 <ABORT_STACK_SIZE+0xa28>
     e00:	01000009 	tsteq	r0, r9
     e04:	093b5100 	ldmdbeq	fp!, {r8, ip, lr}
     e08:	09400000 	stmdbeq	r0, {}^	; <UNPREDICTABLE>
     e0c:	00040000 	andeq	r0, r4, r0
     e10:	9f5101f3 	svcls	0x005101f3
     e14:	00000940 	andeq	r0, r0, r0, asr #18
     e18:	00000943 	andeq	r0, r0, r3, asr #18
     e1c:	43510001 	cmpmi	r1, #1
     e20:	48000009 	stmdami	r0, {r0, r3}
     e24:	04000009 	streq	r0, [r0], #-9
     e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e2c:	0009489f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
     e30:	00095000 	andeq	r5, r9, r0
     e34:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     e40:	000008d8 	ldrdeq	r0, [r0], -r8
     e44:	000008f7 	strdeq	r0, [r0], -r7
     e48:	f7500001 			; <UNDEFINED> instruction: 0xf7500001
     e4c:	0c000008 	stceq	0, cr0, [r0], {8}
     e50:	01000009 	tsteq	r0, r9
     e54:	090c5400 	stmdbeq	ip, {sl, ip, lr}
     e58:	09300000 	ldmdbeq	r0!, {}	; <UNPREDICTABLE>
     e5c:	00040000 	andeq	r0, r4, r0
     e60:	9f5001f3 	svcls	0x005001f3
     e64:	00000930 	andeq	r0, r0, r0, lsr r9
     e68:	00000933 	andeq	r0, r0, r3, lsr r9
     e6c:	33500001 	cmpcc	r0, #1
     e70:	38000009 	stmdacc	r0, {r0, r3}
     e74:	01000009 	tsteq	r0, r9
     e78:	09385400 	ldmdbeq	r8!, {sl, ip, lr}
     e7c:	093b0000 	ldmdbeq	fp!, {}	; <UNPREDICTABLE>
     e80:	00010000 	andeq	r0, r1, r0
     e84:	00093b50 	andeq	r3, r9, r0, asr fp
     e88:	00094000 	andeq	r4, r9, r0
     e8c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     e90:	00000940 	andeq	r0, r0, r0, asr #18
     e94:	00000943 	andeq	r0, r0, r3, asr #18
     e98:	43500001 	cmpmi	r0, #1
     e9c:	48000009 	stmdami	r0, {r0, r3}
     ea0:	01000009 	tsteq	r0, r9
     ea4:	09485400 	stmdbeq	r8, {sl, ip, lr}^
     ea8:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     eac:	00010000 	andeq	r0, r1, r0
     eb0:	00094c50 	andeq	r4, r9, r0, asr ip
     eb4:	00095000 	andeq	r5, r9, r0
     eb8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     ec4:	000008d8 	ldrdeq	r0, [r0], -r8
     ec8:	000008f8 	strdeq	r0, [r0], -r8
     ecc:	9f300002 	svcls	0x00300002
     ed0:	000008f8 	strdeq	r0, [r0], -r8
     ed4:	00000900 	andeq	r0, r0, r0, lsl #18
     ed8:	30500001 	subscc	r0, r0, r1
     edc:	34000009 	strcc	r0, [r0], #-9
     ee0:	02000009 	andeq	r0, r0, #9
     ee4:	349f3000 	ldrcc	r3, [pc], #0	; eec <ABORT_STACK_SIZE+0xaec>
     ee8:	38000009 	stmdacc	r0, {r0, r3}
     eec:	01000009 	tsteq	r0, r9
     ef0:	09385000 	ldmdbeq	r8!, {ip, lr}
     ef4:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     ef8:	00020000 	andeq	r0, r2, r0
     efc:	093c9f30 	ldmdbeq	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}
     f00:	09400000 	stmdbeq	r0, {}^	; <UNPREDICTABLE>
     f04:	00010000 	andeq	r0, r1, r0
     f08:	00094050 	andeq	r4, r9, r0, asr r0
     f0c:	00094400 	andeq	r4, r9, r0, lsl #8
     f10:	30000200 	andcc	r0, r0, r0, lsl #4
     f14:	0009449f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     f18:	00094800 	andeq	r4, r9, r0, lsl #16
     f1c:	50000100 	andpl	r0, r0, r0, lsl #2
     f20:	00000948 	andeq	r0, r0, r8, asr #18
     f24:	00000950 	andeq	r0, r0, r0, asr r9
     f28:	9f300002 	svcls	0x00300002
	...
     f34:	00000950 	andeq	r0, r0, r0, asr r9
     f38:	0000097f 	andeq	r0, r0, pc, ror r9
     f3c:	7f500001 	svcvc	0x00500001
     f40:	94000009 	strls	r0, [r0], #-9
     f44:	01000009 	tsteq	r0, r9
     f48:	09945400 	ldmibeq	r4, {sl, ip, lr}
     f4c:	09b80000 	ldmibeq	r8!, {}	; <UNPREDICTABLE>
     f50:	00040000 	andeq	r0, r4, r0
     f54:	9f5001f3 	svcls	0x005001f3
     f58:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
     f5c:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
     f60:	bb500001 	bllt	1400f6c <STACK_SIZE+0xc00f6c>
     f64:	c0000009 	andgt	r0, r0, r9
     f68:	01000009 	tsteq	r0, r9
     f6c:	09c05400 	stmibeq	r0, {sl, ip, lr}^
     f70:	09c30000 	stmibeq	r3, {}^	; <UNPREDICTABLE>
     f74:	00010000 	andeq	r0, r1, r0
     f78:	0009c350 	andeq	ip, r9, r0, asr r3
     f7c:	0009c800 	andeq	ip, r9, r0, lsl #16
     f80:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     f84:	000009c8 	andeq	r0, r0, r8, asr #19
     f88:	000009cb 	andeq	r0, r0, fp, asr #19
     f8c:	cb500001 	blgt	1400f98 <STACK_SIZE+0xc00f98>
     f90:	d0000009 	andle	r0, r0, r9
     f94:	01000009 	tsteq	r0, r9
     f98:	09d05400 	ldmibeq	r0, {sl, ip, lr}^
     f9c:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
     fa0:	00010000 	andeq	r0, r1, r0
     fa4:	0009d450 	andeq	sp, r9, r0, asr r4
     fa8:	0009d800 	andeq	sp, r9, r0, lsl #16
     fac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     fb8:	00000950 	andeq	r0, r0, r0, asr r9
     fbc:	0000097f 	andeq	r0, r0, pc, ror r9
     fc0:	7f510001 	svcvc	0x00510001
     fc4:	b8000009 	stmdalt	r0, {r0, r3}
     fc8:	04000009 	streq	r0, [r0], #-9
     fcc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fd0:	0009b89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
     fd4:	0009bb00 	andeq	fp, r9, r0, lsl #22
     fd8:	51000100 	mrspl	r0, (UNDEF: 16)
     fdc:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
     fe0:	000009c0 	andeq	r0, r0, r0, asr #19
     fe4:	01f30004 	mvnseq	r0, r4
     fe8:	09c09f51 	stmibeq	r0, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     fec:	09c30000 	stmibeq	r3, {}^	; <UNPREDICTABLE>
     ff0:	00010000 	andeq	r0, r1, r0
     ff4:	0009c351 	andeq	ip, r9, r1, asr r3
     ff8:	0009c800 	andeq	ip, r9, r0, lsl #16
     ffc:	f3000400 	vshl.u8	d0, d0, d0
    1000:	c89f5101 	ldmgt	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    1004:	cb000009 	blgt	1030 <ABORT_STACK_SIZE+0xc30>
    1008:	01000009 	tsteq	r0, r9
    100c:	09cb5100 	stmibeq	fp, {r8, ip, lr}^
    1010:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
    1014:	00040000 	andeq	r0, r4, r0
    1018:	9f5101f3 	svcls	0x005101f3
    101c:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1020:	000009d8 	ldrdeq	r0, [r0], -r8
    1024:	00510001 	subseq	r0, r1, r1
    1028:	00000000 	andeq	r0, r0, r0
    102c:	60000000 	andvs	r0, r0, r0
    1030:	7f000009 	svcvc	0x00000009
    1034:	01000009 	tsteq	r0, r9
    1038:	097f5100 	ldmdbeq	pc!, {r8, ip, lr}^	; <UNPREDICTABLE>
    103c:	09b80000 	ldmibeq	r8!, {}	; <UNPREDICTABLE>
    1040:	00040000 	andeq	r0, r4, r0
    1044:	9f5101f3 	svcls	0x005101f3
    1048:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    104c:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
    1050:	bb510001 	bllt	144105c <STACK_SIZE+0xc4105c>
    1054:	c0000009 	andgt	r0, r0, r9
    1058:	04000009 	streq	r0, [r0], #-9
    105c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1060:	0009c09f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
    1064:	0009c300 	andeq	ip, r9, r0, lsl #6
    1068:	51000100 	mrspl	r0, (UNDEF: 16)
    106c:	000009c3 	andeq	r0, r0, r3, asr #19
    1070:	000009c8 	andeq	r0, r0, r8, asr #19
    1074:	01f30004 	mvnseq	r0, r4
    1078:	09c89f51 	stmibeq	r8, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    107c:	09cb0000 	stmibeq	fp, {}^	; <UNPREDICTABLE>
    1080:	00010000 	andeq	r0, r1, r0
    1084:	0009cb51 	andeq	ip, r9, r1, asr fp
    1088:	0009d000 	andeq	sp, r9, r0
    108c:	f3000400 	vshl.u8	d0, d0, d0
    1090:	d09f5101 	addsle	r5, pc, r1, lsl #2
    1094:	d8000009 	stmdale	r0, {r0, r3}
    1098:	01000009 	tsteq	r0, r9
    109c:	00005100 	andeq	r5, r0, r0, lsl #2
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	09600000 	stmdbeq	r0!, {}^	; <UNPREDICTABLE>
    10a8:	097f0000 	ldmdbeq	pc!, {}^	; <UNPREDICTABLE>
    10ac:	00010000 	andeq	r0, r1, r0
    10b0:	00097f50 	andeq	r7, r9, r0, asr pc
    10b4:	00099400 	andeq	r9, r9, r0, lsl #8
    10b8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    10bc:	00000994 	muleq	r0, r4, r9
    10c0:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    10c4:	01f30004 	mvnseq	r0, r4
    10c8:	09b89f50 	ldmibeq	r8!, {r4, r6, r8, r9, sl, fp, ip, pc}
    10cc:	09bb0000 	ldmibeq	fp!, {}	; <UNPREDICTABLE>
    10d0:	00010000 	andeq	r0, r1, r0
    10d4:	0009bb50 	andeq	fp, r9, r0, asr fp
    10d8:	0009c000 	andeq	ip, r9, r0
    10dc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    10e0:	000009c0 	andeq	r0, r0, r0, asr #19
    10e4:	000009c3 	andeq	r0, r0, r3, asr #19
    10e8:	c3500001 	cmpgt	r0, #1
    10ec:	c8000009 	stmdagt	r0, {r0, r3}
    10f0:	01000009 	tsteq	r0, r9
    10f4:	09c85400 	stmibeq	r8, {sl, ip, lr}^
    10f8:	09cb0000 	stmibeq	fp, {}^	; <UNPREDICTABLE>
    10fc:	00010000 	andeq	r0, r1, r0
    1100:	0009cb50 	andeq	ip, r9, r0, asr fp
    1104:	0009d000 	andeq	sp, r9, r0
    1108:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    110c:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1110:	000009d4 	ldrdeq	r0, [r0], -r4
    1114:	d4500001 	ldrble	r0, [r0], #-1
    1118:	d8000009 	stmdale	r0, {r0, r3}
    111c:	01000009 	tsteq	r0, r9
    1120:	00005400 	andeq	r5, r0, r0, lsl #8
    1124:	00000000 	andeq	r0, r0, r0
    1128:	09600000 	stmdbeq	r0!, {}^	; <UNPREDICTABLE>
    112c:	09800000 	stmibeq	r0, {}	; <UNPREDICTABLE>
    1130:	00020000 	andeq	r0, r2, r0
    1134:	09809f30 	stmibeq	r0, {r4, r5, r8, r9, sl, fp, ip, pc}
    1138:	09880000 	stmibeq	r8, {}	; <UNPREDICTABLE>
    113c:	00010000 	andeq	r0, r1, r0
    1140:	0009b850 	andeq	fp, r9, r0, asr r8
    1144:	0009bc00 	andeq	fp, r9, r0, lsl #24
    1148:	30000200 	andcc	r0, r0, r0, lsl #4
    114c:	0009bc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
    1150:	0009c000 	andeq	ip, r9, r0
    1154:	50000100 	andpl	r0, r0, r0, lsl #2
    1158:	000009c0 	andeq	r0, r0, r0, asr #19
    115c:	000009c4 	andeq	r0, r0, r4, asr #19
    1160:	9f300002 	svcls	0x00300002
    1164:	000009c4 	andeq	r0, r0, r4, asr #19
    1168:	000009c8 	andeq	r0, r0, r8, asr #19
    116c:	c8500001 	ldmdagt	r0, {r0}^
    1170:	cc000009 	stcgt	0, cr0, [r0], {9}
    1174:	02000009 	andeq	r0, r0, #9
    1178:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
    117c:	d0000009 	andle	r0, r0, r9
    1180:	01000009 	tsteq	r0, r9
    1184:	09d05000 	ldmibeq	r0, {ip, lr}^
    1188:	09d80000 	ldmibeq	r8, {}^	; <UNPREDICTABLE>
    118c:	00020000 	andeq	r0, r2, r0
    1190:	00009f30 	andeq	r9, r0, r0, lsr pc
    1194:	00000000 	andeq	r0, r0, r0
    1198:	09d80000 	ldmibeq	r8, {}^	; <UNPREDICTABLE>
    119c:	0a070000 	beq	1c11a4 <IRQ_STACK_SIZE+0x1b91a4>
    11a0:	00010000 	andeq	r0, r1, r0
    11a4:	000a0750 	andeq	r0, sl, r0, asr r7
    11a8:	000a1c00 	andeq	r1, sl, r0, lsl #24
    11ac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    11b0:	00000a1c 	andeq	r0, r0, ip, lsl sl
    11b4:	00000a40 	andeq	r0, r0, r0, asr #20
    11b8:	01f30004 	mvnseq	r0, r4
    11bc:	0a409f50 	beq	1028f04 <STACK_SIZE+0x828f04>
    11c0:	0a430000 	beq	10c11c8 <STACK_SIZE+0x8c11c8>
    11c4:	00010000 	andeq	r0, r1, r0
    11c8:	000a4350 	andeq	r4, sl, r0, asr r3
    11cc:	000a4800 	andeq	r4, sl, r0, lsl #16
    11d0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    11d4:	00000a48 	andeq	r0, r0, r8, asr #20
    11d8:	00000a4b 	andeq	r0, r0, fp, asr #20
    11dc:	4b500001 	blmi	14011e8 <STACK_SIZE+0xc011e8>
    11e0:	5000000a 	andpl	r0, r0, sl
    11e4:	0100000a 	tsteq	r0, sl
    11e8:	0a505400 	beq	14161f0 <STACK_SIZE+0xc161f0>
    11ec:	0a530000 	beq	14c11f4 <STACK_SIZE+0xcc11f4>
    11f0:	00010000 	andeq	r0, r1, r0
    11f4:	000a5350 	andeq	r5, sl, r0, asr r3
    11f8:	000a5800 	andeq	r5, sl, r0, lsl #16
    11fc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1200:	00000a58 	andeq	r0, r0, r8, asr sl
    1204:	00000a5c 	andeq	r0, r0, ip, asr sl
    1208:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    120c:	6000000a 	andvs	r0, r0, sl
    1210:	0100000a 	tsteq	r0, sl
    1214:	00005400 	andeq	r5, r0, r0, lsl #8
    1218:	00000000 	andeq	r0, r0, r0
    121c:	09d80000 	ldmibeq	r8, {}^	; <UNPREDICTABLE>
    1220:	0a070000 	beq	1c1228 <IRQ_STACK_SIZE+0x1b9228>
    1224:	00010000 	andeq	r0, r1, r0
    1228:	000a0751 	andeq	r0, sl, r1, asr r7
    122c:	000a4000 	andeq	r4, sl, r0
    1230:	f3000400 	vshl.u8	d0, d0, d0
    1234:	409f5101 	addsmi	r5, pc, r1, lsl #2
    1238:	4300000a 	movwmi	r0, #10
    123c:	0100000a 	tsteq	r0, sl
    1240:	0a435100 	beq	10d5648 <STACK_SIZE+0x8d5648>
    1244:	0a480000 	beq	120124c <STACK_SIZE+0xa0124c>
    1248:	00040000 	andeq	r0, r4, r0
    124c:	9f5101f3 	svcls	0x005101f3
    1250:	00000a48 	andeq	r0, r0, r8, asr #20
    1254:	00000a4b 	andeq	r0, r0, fp, asr #20
    1258:	4b510001 	blmi	1441264 <STACK_SIZE+0xc41264>
    125c:	5000000a 	andpl	r0, r0, sl
    1260:	0400000a 	streq	r0, [r0], #-10
    1264:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1268:	000a509f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    126c:	000a5300 	andeq	r5, sl, r0, lsl #6
    1270:	51000100 	mrspl	r0, (UNDEF: 16)
    1274:	00000a53 	andeq	r0, r0, r3, asr sl
    1278:	00000a58 	andeq	r0, r0, r8, asr sl
    127c:	01f30004 	mvnseq	r0, r4
    1280:	0a589f51 	beq	1628fcc <STACK_SIZE+0xe28fcc>
    1284:	0a600000 	beq	180128c <STACK_SIZE+0x100128c>
    1288:	00010000 	andeq	r0, r1, r0
    128c:	00000051 	andeq	r0, r0, r1, asr r0
    1290:	00000000 	andeq	r0, r0, r0
    1294:	0009e800 	andeq	lr, r9, r0, lsl #16
    1298:	000a0700 	andeq	r0, sl, r0, lsl #14
    129c:	51000100 	mrspl	r0, (UNDEF: 16)
    12a0:	00000a07 	andeq	r0, r0, r7, lsl #20
    12a4:	00000a40 	andeq	r0, r0, r0, asr #20
    12a8:	01f30004 	mvnseq	r0, r4
    12ac:	0a409f51 	beq	1028ff8 <STACK_SIZE+0x828ff8>
    12b0:	0a430000 	beq	10c12b8 <STACK_SIZE+0x8c12b8>
    12b4:	00010000 	andeq	r0, r1, r0
    12b8:	000a4351 	andeq	r4, sl, r1, asr r3
    12bc:	000a4800 	andeq	r4, sl, r0, lsl #16
    12c0:	f3000400 	vshl.u8	d0, d0, d0
    12c4:	489f5101 	ldmmi	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    12c8:	4b00000a 	blmi	12f8 <ABORT_STACK_SIZE+0xef8>
    12cc:	0100000a 	tsteq	r0, sl
    12d0:	0a4b5100 	beq	12d56d8 <STACK_SIZE+0xad56d8>
    12d4:	0a500000 	beq	14012dc <STACK_SIZE+0xc012dc>
    12d8:	00040000 	andeq	r0, r4, r0
    12dc:	9f5101f3 	svcls	0x005101f3
    12e0:	00000a50 	andeq	r0, r0, r0, asr sl
    12e4:	00000a53 	andeq	r0, r0, r3, asr sl
    12e8:	53510001 	cmppl	r1, #1
    12ec:	5800000a 	stmdapl	r0, {r1, r3}
    12f0:	0400000a 	streq	r0, [r0], #-10
    12f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    12f8:	000a589f 	muleq	sl, pc, r8	; <UNPREDICTABLE>
    12fc:	000a6000 	andeq	r6, sl, r0
    1300:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    130c:	000009e8 	andeq	r0, r0, r8, ror #19
    1310:	00000a07 	andeq	r0, r0, r7, lsl #20
    1314:	07500001 	ldrbeq	r0, [r0, -r1]
    1318:	1c00000a 	stcne	0, cr0, [r0], {10}
    131c:	0100000a 	tsteq	r0, sl
    1320:	0a1c5400 	beq	716328 <IRQ_STACK_SIZE+0x70e328>
    1324:	0a400000 	beq	100132c <STACK_SIZE+0x80132c>
    1328:	00040000 	andeq	r0, r4, r0
    132c:	9f5001f3 	svcls	0x005001f3
    1330:	00000a40 	andeq	r0, r0, r0, asr #20
    1334:	00000a43 	andeq	r0, r0, r3, asr #20
    1338:	43500001 	cmpmi	r0, #1
    133c:	4800000a 	stmdami	r0, {r1, r3}
    1340:	0100000a 	tsteq	r0, sl
    1344:	0a485400 	beq	121634c <STACK_SIZE+0xa1634c>
    1348:	0a4b0000 	beq	12c1350 <STACK_SIZE+0xac1350>
    134c:	00010000 	andeq	r0, r1, r0
    1350:	000a4b50 	andeq	r4, sl, r0, asr fp
    1354:	000a5000 	andeq	r5, sl, r0
    1358:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    135c:	00000a50 	andeq	r0, r0, r0, asr sl
    1360:	00000a53 	andeq	r0, r0, r3, asr sl
    1364:	53500001 	cmppl	r0, #1
    1368:	5800000a 	stmdapl	r0, {r1, r3}
    136c:	0100000a 	tsteq	r0, sl
    1370:	0a585400 	beq	1616378 <STACK_SIZE+0xe16378>
    1374:	0a5c0000 	beq	170137c <STACK_SIZE+0xf0137c>
    1378:	00010000 	andeq	r0, r1, r0
    137c:	000a5c50 	andeq	r5, sl, r0, asr ip
    1380:	000a6000 	andeq	r6, sl, r0
    1384:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1390:	000009e8 	andeq	r0, r0, r8, ror #19
    1394:	00000a08 	andeq	r0, r0, r8, lsl #20
    1398:	9f300002 	svcls	0x00300002
    139c:	00000a08 	andeq	r0, r0, r8, lsl #20
    13a0:	00000a10 	andeq	r0, r0, r0, lsl sl
    13a4:	40500001 	subsmi	r0, r0, r1
    13a8:	4400000a 	strmi	r0, [r0], #-10
    13ac:	0200000a 	andeq	r0, r0, #10
    13b0:	449f3000 	ldrmi	r3, [pc], #0	; 13b8 <ABORT_STACK_SIZE+0xfb8>
    13b4:	4800000a 	stmdami	r0, {r1, r3}
    13b8:	0100000a 	tsteq	r0, sl
    13bc:	0a485000 	beq	12153c4 <STACK_SIZE+0xa153c4>
    13c0:	0a4c0000 	beq	13013c8 <STACK_SIZE+0xb013c8>
    13c4:	00020000 	andeq	r0, r2, r0
    13c8:	0a4c9f30 	beq	1329090 <STACK_SIZE+0xb29090>
    13cc:	0a500000 	beq	14013d4 <STACK_SIZE+0xc013d4>
    13d0:	00010000 	andeq	r0, r1, r0
    13d4:	000a5050 	andeq	r5, sl, r0, asr r0
    13d8:	000a5400 	andeq	r5, sl, r0, lsl #8
    13dc:	30000200 	andcc	r0, r0, r0, lsl #4
    13e0:	000a549f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
    13e4:	000a5800 	andeq	r5, sl, r0, lsl #16
    13e8:	50000100 	andpl	r0, r0, r0, lsl #2
    13ec:	00000a58 	andeq	r0, r0, r8, asr sl
    13f0:	00000a60 	andeq	r0, r0, r0, ror #20
    13f4:	9f300002 	svcls	0x00300002
	...
    1400:	00000b18 	andeq	r0, r0, r8, lsl fp
    1404:	00000b20 	andeq	r0, r0, r0, lsr #22
    1408:	20500001 	subscs	r0, r0, r1
    140c:	3400000b 	strcc	r0, [r0], #-11
    1410:	0400000b 	streq	r0, [r0], #-11
    1414:	5001f300 	andpl	pc, r1, r0, lsl #6
    1418:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    141c:	00000000 	andeq	r0, r0, r0
    1420:	000b3400 	andeq	r3, fp, r0, lsl #8
    1424:	000b4400 	andeq	r4, fp, r0, lsl #8
    1428:	50000100 	andpl	r0, r0, r0, lsl #2
    142c:	00000b44 	andeq	r0, r0, r4, asr #22
    1430:	00000b68 	andeq	r0, r0, r8, ror #22
    1434:	01f30004 	mvnseq	r0, r4
    1438:	00009f50 	andeq	r9, r0, r0, asr pc
    143c:	00000000 	andeq	r0, r0, r0
    1440:	0b980000 	bleq	fe601448 <IRQ_STACK_BASE+0xba601448>
    1444:	0ba00000 	bleq	fe80144c <IRQ_STACK_BASE+0xba80144c>
    1448:	00010000 	andeq	r0, r1, r0
    144c:	000ba050 	andeq	sl, fp, r0, asr r0
    1450:	000bb400 	andeq	fp, fp, r0, lsl #8
    1454:	f3000400 	vshl.u8	d0, d0, d0
    1458:	009f5001 	addseq	r5, pc, r1
    145c:	00000000 	andeq	r0, r0, r0
    1460:	b4000000 	strlt	r0, [r0], #-0
    1464:	b800000b 	stmdalt	r0, {r0, r1, r3}
    1468:	0100000b 	tsteq	r0, fp
    146c:	0bb85000 	bleq	fee15474 <IRQ_STACK_BASE+0xbae15474>
    1470:	0bd40000 	bleq	ff501478 <IRQ_STACK_BASE+0xbb501478>
    1474:	00040000 	andeq	r0, r4, r0
    1478:	9f5001f3 	svcls	0x005001f3
	...
    1484:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    1488:	00000bc4 	andeq	r0, r0, r4, asr #23
    148c:	c4510001 	ldrbgt	r0, [r1], #-1
    1490:	d400000b 	strle	r0, [r0], #-11
    1494:	0400000b 	streq	r0, [r0], #-11
    1498:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    149c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    14a0:	00000000 	andeq	r0, r0, r0
    14a4:	000bd400 	andeq	sp, fp, r0, lsl #8
    14a8:	000be400 	andeq	lr, fp, r0, lsl #8
    14ac:	50000100 	andpl	r0, r0, r0, lsl #2
    14b0:	00000be4 	andeq	r0, r0, r4, ror #23
    14b4:	00000c08 	andeq	r0, r0, r8, lsl #24
    14b8:	01f30004 	mvnseq	r0, r4
    14bc:	00009f50 	andeq	r9, r0, r0, asr pc
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	0c380000 	ldceq	0, cr0, [r8], #-0
    14c8:	0c400000 	mareq	acc0, r0, r0
    14cc:	00010000 	andeq	r0, r1, r0
    14d0:	000c4050 	andeq	r4, ip, r0, asr r0
    14d4:	000c5400 	andeq	r5, ip, r0, lsl #8
    14d8:	f3000400 	vshl.u8	d0, d0, d0
    14dc:	009f5001 	addseq	r5, pc, r1
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	54000000 	strpl	r0, [r0], #-0
    14e8:	5800000c 	stmdapl	r0, {r2, r3}
    14ec:	0100000c 	tsteq	r0, ip
    14f0:	0c585000 	mraeq	r5, r8, acc0
    14f4:	0c740000 	ldcleq	0, cr0, [r4], #-0
    14f8:	00040000 	andeq	r0, r4, r0
    14fc:	9f5001f3 	svcls	0x005001f3
	...
    1508:	00000c54 	andeq	r0, r0, r4, asr ip
    150c:	00000c64 	andeq	r0, r0, r4, ror #24
    1510:	64510001 	ldrbvs	r0, [r1], #-1
    1514:	7400000c 	strvc	r0, [r0], #-12
    1518:	0400000c 	streq	r0, [r0], #-12
    151c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1520:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1524:	00000000 	andeq	r0, r0, r0
    1528:	000c7400 	andeq	r7, ip, r0, lsl #8
    152c:	000c8400 	andeq	r8, ip, r0, lsl #8
    1530:	50000100 	andpl	r0, r0, r0, lsl #2
    1534:	00000c84 	andeq	r0, r0, r4, lsl #25
    1538:	00000ca8 	andeq	r0, r0, r8, lsr #25
    153c:	01f30004 	mvnseq	r0, r4
    1540:	00009f50 	andeq	r9, r0, r0, asr pc
    1544:	00000000 	andeq	r0, r0, r0
    1548:	0ca80000 	stceq	0, cr0, [r8]
    154c:	0cac0000 	stceq	0, cr0, [ip]
    1550:	00010000 	andeq	r0, r1, r0
    1554:	000cac50 	andeq	sl, ip, r0, asr ip
    1558:	000cc400 	andeq	ip, ip, r0, lsl #8
    155c:	f3000400 	vshl.u8	d0, d0, d0
    1560:	c49f5001 	ldrgt	r5, [pc], #1	; 1568 <ABORT_STACK_SIZE+0x1168>
    1564:	ec00000c 	stc	0, cr0, [r0], {12}
    1568:	0900000c 	stmdbeq	r0, {r2, r3}
    156c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1570:	40808011 	addmi	r8, r0, r1, lsl r0
    1574:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1578:	00000000 	andeq	r0, r0, r0
    157c:	0ca80000 	stceq	0, cr0, [r8]
    1580:	0cb40000 	ldceq	0, cr0, [r4]
    1584:	00010000 	andeq	r0, r1, r0
    1588:	000cb451 	andeq	fp, ip, r1, asr r4
    158c:	000cec00 	andeq	lr, ip, r0, lsl #24
    1590:	f3000400 	vshl.u8	d0, d0, d0
    1594:	009f5101 	addseq	r5, pc, r1, lsl #2
    1598:	00000000 	andeq	r0, r0, r0
    159c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    15a0:	b000000c 	andlt	r0, r0, ip
    15a4:	0100000c 	tsteq	r0, ip
    15a8:	0cb05200 	lfmeq	f5, 4, [r0]
    15ac:	0cc40000 	stcleq	0, cr0, [r4], {0}
    15b0:	00040000 	andeq	r0, r4, r0
    15b4:	9f5201f3 	svcls	0x005201f3
    15b8:	00000cc4 	andeq	r0, r0, r4, asr #25
    15bc:	00000ce8 	andeq	r0, r0, r8, ror #25
    15c0:	e8540001 	ldmda	r4, {r0}^
    15c4:	ec00000c 	stc	0, cr0, [r0], {12}
    15c8:	0800000c 	stmdaeq	r0, {r2, r3}
    15cc:	5201f300 	andpl	pc, r1, #0, 6
    15d0:	24442544 	strbcs	r2, [r4], #-1348	; 0xfffffabc
    15d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15d8:	00000000 	andeq	r0, r0, r0
    15dc:	000cc800 	andeq	ip, ip, r0, lsl #16
    15e0:	000ccc00 	andeq	ip, ip, r0, lsl #24
    15e4:	30000200 	andcc	r0, r0, r0, lsl #4
    15e8:	000ccc9f 	muleq	ip, pc, ip	; <UNPREDICTABLE>
    15ec:	000cd400 	andeq	sp, ip, r0, lsl #8
    15f0:	52000100 	andpl	r0, r0, #0, 2
    15f4:	00000cd4 	ldrdeq	r0, [r0], -r4
    15f8:	00000ce0 	andeq	r0, r0, r0, ror #25
    15fc:	7f720003 	svcvc	0x00720003
    1600:	000ce09f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
    1604:	000cec00 	andeq	lr, ip, r0, lsl #24
    1608:	52000100 	andpl	r0, r0, #0, 2
	...
    1614:	00000cec 	andeq	r0, r0, ip, ror #25
    1618:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    161c:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
    1620:	0400000c 	streq	r0, [r0], #-12
    1624:	0400000d 	streq	r0, [r0], #-13
    1628:	5001f300 	andpl	pc, r1, r0, lsl #6
    162c:	000d049f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    1630:	000d3400 	andeq	r3, sp, r0, lsl #8
    1634:	f3000900 	vmls.i8	d0, d0, d0
    1638:	80115001 	andshi	r5, r1, r1
    163c:	9f1a4080 	svcls	0x001a4080
	...
    1648:	00000cec 	andeq	r0, r0, ip, ror #25
    164c:	00000d00 	andeq	r0, r0, r0, lsl #26
    1650:	00510001 	subseq	r0, r1, r1
    1654:	3400000d 	strcc	r0, [r0], #-13
    1658:	0400000d 	streq	r0, [r0], #-13
    165c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1660:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1664:	00000000 	andeq	r0, r0, r0
    1668:	000cec00 	andeq	lr, ip, r0, lsl #24
    166c:	000cf800 	andeq	pc, ip, r0, lsl #16
    1670:	52000100 	andpl	r0, r0, #0, 2
    1674:	00000cf8 	strdeq	r0, [r0], -r8
    1678:	00000d04 	andeq	r0, r0, r4, lsl #26
    167c:	01f30004 	mvnseq	r0, r4
    1680:	0d049f52 	stceq	15, cr9, [r4, #-328]	; 0xfffffeb8
    1684:	0d300000 	ldceq	0, cr0, [r0, #-0]
    1688:	00010000 	andeq	r0, r1, r0
    168c:	000d3054 	andeq	r3, sp, r4, asr r0
    1690:	000d3400 	andeq	r3, sp, r0, lsl #8
    1694:	f3000800 	vsub.i8	d0, d0, d0
    1698:	25445201 	strbcs	r5, [r4, #-513]	; 0xfffffdff
    169c:	009f2444 	addseq	r2, pc, r4, asr #8
    16a0:	00000000 	andeq	r0, r0, r0
    16a4:	10000000 	andne	r0, r0, r0
    16a8:	1400000d 	strne	r0, [r0], #-13
    16ac:	0200000d 	andeq	r0, r0, #13
    16b0:	149f3000 	ldrne	r3, [pc], #0	; 16b8 <ABORT_STACK_SIZE+0x12b8>
    16b4:	1c00000d 	stcne	0, cr0, [r0], {13}
    16b8:	0100000d 	tsteq	r0, sp
    16bc:	0d1c5200 	lfmeq	f5, 4, [ip, #-0]
    16c0:	0d280000 	stceq	0, cr0, [r8, #-0]
    16c4:	00030000 	andeq	r0, r3, r0
    16c8:	289f7f72 	ldmcs	pc, {r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    16cc:	3400000d 	strcc	r0, [r0], #-13
    16d0:	0100000d 	tsteq	r0, sp
    16d4:	00005200 	andeq	r5, r0, r0, lsl #4
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	0d340000 	ldceq	0, cr0, [r4, #-0]
    16e0:	0d600000 	stcleq	0, cr0, [r0, #-0]
    16e4:	00060000 	andeq	r0, r6, r0
    16e8:	0011080c 	andseq	r0, r1, ip, lsl #16
    16ec:	0d609f44 	stcleq	15, cr9, [r0, #-272]!	; 0xfffffef0
    16f0:	0d640000 	stcleq	0, cr0, [r4, #-0]
    16f4:	00060000 	andeq	r0, r6, r0
    16f8:	00110c0c 	andseq	r0, r1, ip, lsl #24
    16fc:	0d649f44 	stcleq	15, cr9, [r4, #-272]!	; 0xfffffef0
    1700:	0d700000 	ldcleq	0, cr0, [r0, #-0]
    1704:	00060000 	andeq	r0, r6, r0
    1708:	0011100c 	andseq	r1, r1, ip
    170c:	00009f44 	andeq	r9, r0, r4, asr #30
    1710:	00000000 	andeq	r0, r0, r0
    1714:	0d700000 	ldcleq	0, cr0, [r0, #-0]
    1718:	0d9c0000 	ldceq	0, cr0, [ip]
    171c:	00060000 	andeq	r0, r6, r0
    1720:	0811080c 	ldmdaeq	r1, {r2, r3, fp}
    1724:	0d9c9f44 	ldceq	15, cr9, [ip, #272]	; 0x110
    1728:	0da00000 	stceq	0, cr0, [r0]
    172c:	00060000 	andeq	r0, r6, r0
    1730:	08110c0c 	ldmdaeq	r1, {r2, r3, sl, fp}
    1734:	0da09f44 	stceq	15, cr9, [r0, #272]!	; 0x110
    1738:	0dac0000 	stceq	0, cr0, [ip]
    173c:	00060000 	andeq	r0, r6, r0
    1740:	0811100c 	ldmdaeq	r1, {r2, r3, ip}
    1744:	00009f44 	andeq	r9, r0, r4, asr #30
    1748:	00000000 	andeq	r0, r0, r0
    174c:	0dac0000 	stceq	0, cr0, [ip]
    1750:	0dbc0000 	ldceq	0, cr0, [ip]
    1754:	00060000 	andeq	r0, r6, r0
    1758:	0400000c 	streq	r0, [r0], #-12
    175c:	0dbc9f44 	ldceq	15, cr9, [ip, #272]!	; 0x110
    1760:	0dcc0000 	stcleq	0, cr0, [ip]
    1764:	00030000 	andeq	r0, r3, r0
    1768:	cc9f6472 	cfldrsgt	mvf6, [pc], {114}	; 0x72
    176c:	d000000d 	andle	r0, r0, sp
    1770:	0300000d 	movweq	r0, #13
    1774:	9f687200 	svcls	0x00687200
    1778:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    177c:	00000dd8 	ldrdeq	r0, [r0], -r8
    1780:	6c720003 	ldclvs	0, cr0, [r2], #-12
    1784:	000dd89f 	muleq	sp, pc, r8	; <UNPREDICTABLE>
    1788:	000ddc00 	andeq	sp, sp, r0, lsl #24
    178c:	72000300 	andvc	r0, r0, #0, 6
    1790:	0ddc9f70 	ldcleq	15, cr9, [ip, #448]	; 0x1c0
    1794:	0de00000 	stcleq	0, cr0, [r0]
    1798:	00030000 	andeq	r0, r3, r0
    179c:	f89f7073 			; <UNDEFINED> instruction: 0xf89f7073
    17a0:	1400000d 	strne	r0, [r0], #-13
    17a4:	0100000e 	tsteq	r0, lr
    17a8:	0e145300 	cdpeq	3, 1, cr5, cr4, cr0, {0}
    17ac:	0e240000 	cdpeq	0, 2, cr0, cr4, cr0, {0}
    17b0:	00030000 	andeq	r0, r3, r0
    17b4:	249f6472 	ldrcs	r6, [pc], #1138	; 17bc <ABORT_STACK_SIZE+0x13bc>
    17b8:	2800000e 	stmdacs	r0, {r1, r2, r3}
    17bc:	0300000e 	movweq	r0, #14
    17c0:	9f687200 	svcls	0x00687200
    17c4:	00000e28 	andeq	r0, r0, r8, lsr #28
    17c8:	00000e30 	andeq	r0, r0, r0, lsr lr
    17cc:	6c720003 	ldclvs	0, cr0, [r2], #-12
    17d0:	000e309f 	muleq	lr, pc, r0	; <UNPREDICTABLE>
    17d4:	000e3400 	andeq	r3, lr, r0, lsl #8
    17d8:	72000300 	andvc	r0, r0, #0, 6
    17dc:	0e349f70 	mrceq	15, 1, r9, cr4, cr0, {3}
    17e0:	0e380000 	cdpeq	0, 3, cr0, cr8, cr0, {0}
    17e4:	00030000 	andeq	r0, r3, r0
    17e8:	509f7073 	addspl	r7, pc, r3, ror r0	; <UNPREDICTABLE>
    17ec:	6c00000e 	stcvs	0, cr0, [r0], {14}
    17f0:	0100000e 	tsteq	r0, lr
    17f4:	0e6c5300 	cdpeq	3, 6, cr5, cr12, cr0, {0}
    17f8:	0e7c0000 	cdpeq	0, 7, cr0, cr12, cr0, {0}
    17fc:	00030000 	andeq	r0, r3, r0
    1800:	7c9f6472 	cfldrsvc	mvf6, [pc], {114}	; 0x72
    1804:	8000000e 	andhi	r0, r0, lr
    1808:	0300000e 	movweq	r0, #14
    180c:	9f687200 	svcls	0x00687200
    1810:	00000e80 	andeq	r0, r0, r0, lsl #29
    1814:	00000e88 	andeq	r0, r0, r8, lsl #29
    1818:	6c720003 	ldclvs	0, cr0, [r2], #-12
    181c:	000e889f 	muleq	lr, pc, r8	; <UNPREDICTABLE>
    1820:	000e8c00 	andeq	r8, lr, r0, lsl #24
    1824:	72000300 	andvc	r0, r0, #0, 6
    1828:	0e8c9f70 	mcreq	15, 4, r9, cr12, cr0, {3}
    182c:	0e900000 	cdpeq	0, 9, cr0, cr0, cr0, {0}
    1830:	00030000 	andeq	r0, r3, r0
    1834:	a89f7073 	ldmge	pc, {r0, r1, r4, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
    1838:	c400000e 	strgt	r0, [r0], #-14
    183c:	0100000e 	tsteq	r0, lr
    1840:	0ec45300 	cdpeq	3, 12, cr5, cr4, cr0, {0}
    1844:	0ed40000 	cdpeq	0, 13, cr0, cr4, cr0, {0}
    1848:	00030000 	andeq	r0, r3, r0
    184c:	d49f6472 	ldrle	r6, [pc], #1138	; 1854 <ABORT_STACK_SIZE+0x1454>
    1850:	d800000e 	stmdale	r0, {r1, r2, r3}
    1854:	0300000e 	movweq	r0, #14
    1858:	9f687200 	svcls	0x00687200
    185c:	00000ed8 	ldrdeq	r0, [r0], -r8
    1860:	00000ee0 	andeq	r0, r0, r0, ror #29
    1864:	6c720003 	ldclvs	0, cr0, [r2], #-12
    1868:	000ee09f 	muleq	lr, pc, r0	; <UNPREDICTABLE>
    186c:	000ee400 	andeq	lr, lr, r0, lsl #8
    1870:	72000300 	andvc	r0, r0, #0, 6
    1874:	0ee49f70 	mcreq	15, 7, r9, cr4, cr0, {3}
    1878:	0ee80000 	cdpeq	0, 14, cr0, cr8, cr0, {0}
    187c:	00030000 	andeq	r0, r3, r0
    1880:	009f7073 	addseq	r7, pc, r3, ror r0	; <UNPREDICTABLE>
    1884:	1000000f 	andne	r0, r0, pc
    1888:	0100000f 	tsteq	r0, pc
    188c:	00005300 	andeq	r5, r0, r0, lsl #6
    1890:	00000000 	andeq	r0, r0, r0
    1894:	0dac0000 	stceq	0, cr0, [ip]
    1898:	0dbc0000 	ldceq	0, cr0, [ip]
    189c:	00020000 	andeq	r0, r2, r0
    18a0:	00009f30 	andeq	r9, r0, r0, lsr pc
    18a4:	00000000 	andeq	r0, r0, r0
    18a8:	0f100000 	svceq	0x00100000
    18ac:	0f200000 	svceq	0x00200000
    18b0:	00060000 	andeq	r0, r6, r0
    18b4:	0c00000c 	stceq	0, cr0, [r0], {12}
    18b8:	0f209f44 	svceq	0x00209f44
    18bc:	0f300000 	svceq	0x00300000
    18c0:	00030000 	andeq	r0, r3, r0
    18c4:	309f6472 	addscc	r6, pc, r2, ror r4	; <UNPREDICTABLE>
    18c8:	3400000f 	strcc	r0, [r0], #-15
    18cc:	0300000f 	movweq	r0, #15
    18d0:	9f687200 	svcls	0x00687200
    18d4:	00000f34 	andeq	r0, r0, r4, lsr pc
    18d8:	00000f3c 	andeq	r0, r0, ip, lsr pc
    18dc:	6c720003 	ldclvs	0, cr0, [r2], #-12
    18e0:	000f3c9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    18e4:	000f4000 	andeq	r4, pc, r0
    18e8:	72000300 	andvc	r0, r0, #0, 6
    18ec:	0f409f70 	svceq	0x00409f70
    18f0:	0f440000 	svceq	0x00440000
    18f4:	00030000 	andeq	r0, r3, r0
    18f8:	5c9f7073 	ldcpl	0, cr7, [pc], {115}	; 0x73
    18fc:	7800000f 	stmdavc	r0, {r0, r1, r2, r3}
    1900:	0100000f 	tsteq	r0, pc
    1904:	0f785300 	svceq	0x00785300
    1908:	0f880000 	svceq	0x00880000
    190c:	00030000 	andeq	r0, r3, r0
    1910:	889f6472 	ldmhi	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    1914:	8c00000f 	stchi	0, cr0, [r0], {15}
    1918:	0300000f 	movweq	r0, #15
    191c:	9f687200 	svcls	0x00687200
    1920:	00000f8c 	andeq	r0, r0, ip, lsl #31
    1924:	00000f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    1928:	6c720003 	ldclvs	0, cr0, [r2], #-12
    192c:	000f949f 	muleq	pc, pc, r4	; <UNPREDICTABLE>
    1930:	000f9800 	andeq	r9, pc, r0, lsl #16
    1934:	72000300 	andvc	r0, r0, #0, 6
    1938:	0f989f70 	svceq	0x00989f70
    193c:	0f9c0000 	svceq	0x009c0000
    1940:	00030000 	andeq	r0, r3, r0
    1944:	b49f7073 	ldrlt	r7, [pc], #115	; 194c <ABORT_STACK_SIZE+0x154c>
    1948:	d000000f 	andle	r0, r0, pc
    194c:	0100000f 	tsteq	r0, pc
    1950:	0fd05300 	svceq	0x00d05300
    1954:	0fe00000 	svceq	0x00e00000
    1958:	00030000 	andeq	r0, r3, r0
    195c:	e09f6472 	adds	r6, pc, r2, ror r4	; <UNPREDICTABLE>
    1960:	e400000f 	str	r0, [r0], #-15
    1964:	0300000f 	movweq	r0, #15
    1968:	9f687200 	svcls	0x00687200
    196c:	00000fe4 	andeq	r0, r0, r4, ror #31
    1970:	00000fec 	andeq	r0, r0, ip, ror #31
    1974:	6c720003 	ldclvs	0, cr0, [r2], #-12
    1978:	000fec9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    197c:	000ff000 	andeq	pc, pc, r0
    1980:	72000300 	andvc	r0, r0, #0, 6
    1984:	0ff09f70 	svceq	0x00f09f70
    1988:	0ff40000 	svceq	0x00f40000
    198c:	00030000 	andeq	r0, r3, r0
    1990:	0c9f7073 	ldceq	0, cr7, [pc], {115}	; 0x73
    1994:	28000010 	stmdacs	r0, {r4}
    1998:	01000010 	tsteq	r0, r0, lsl r0
    199c:	10285300 	eorne	r5, r8, r0, lsl #6
    19a0:	10380000 	eorsne	r0, r8, r0
    19a4:	00030000 	andeq	r0, r3, r0
    19a8:	389f6472 	ldmcc	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    19ac:	3c000010 	stccc	0, cr0, [r0], {16}
    19b0:	03000010 	movweq	r0, #16
    19b4:	9f687200 	svcls	0x00687200
    19b8:	0000103c 	andeq	r1, r0, ip, lsr r0
    19bc:	00001044 	andeq	r1, r0, r4, asr #32
    19c0:	6c720003 	ldclvs	0, cr0, [r2], #-12
    19c4:	0010449f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    19c8:	00104800 	andseq	r4, r0, r0, lsl #16
    19cc:	72000300 	andvc	r0, r0, #0, 6
    19d0:	10489f70 	subne	r9, r8, r0, ror pc
    19d4:	104c0000 	subne	r0, ip, r0
    19d8:	00030000 	andeq	r0, r3, r0
    19dc:	649f7073 	ldrvs	r7, [pc], #115	; 19e4 <ABORT_STACK_SIZE+0x15e4>
    19e0:	74000010 	strvc	r0, [r0], #-16
    19e4:	01000010 	tsteq	r0, r0, lsl r0
    19e8:	00005300 	andeq	r5, r0, r0, lsl #6
    19ec:	00000000 	andeq	r0, r0, r0
    19f0:	0f100000 	svceq	0x00100000
    19f4:	0f200000 	svceq	0x00200000
    19f8:	00020000 	andeq	r0, r2, r0
    19fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    1a00:	00000000 	andeq	r0, r0, r0
    1a04:	108c0000 	addne	r0, ip, r0
    1a08:	11180000 	tstne	r8, r0
    1a0c:	00010000 	andeq	r0, r1, r0
    1a10:	00000056 	andeq	r0, r0, r6, asr r0
    1a14:	00000000 	andeq	r0, r0, r0
    1a18:	00108c00 	andseq	r8, r0, r0, lsl #24
    1a1c:	00109400 	andseq	r9, r0, r0, lsl #8
    1a20:	30000200 	andcc	r0, r0, r0, lsl #4
    1a24:	0010949f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    1a28:	00109c00 	andseq	r9, r0, r0, lsl #24
    1a2c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1a30:	0000109c 	muleq	r0, ip, r0
    1a34:	000010a0 	andeq	r1, r0, r0, lsr #1
    1a38:	7f740003 	svcvc	0x00740003
    1a3c:	0010a09f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    1a40:	00111800 	andseq	r1, r1, r0, lsl #16
    1a44:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1a50:	00001138 	andeq	r1, r0, r8, lsr r1
    1a54:	000011c0 	andeq	r1, r0, r0, asr #3
    1a58:	00560001 	subseq	r0, r6, r1
    1a5c:	00000000 	andeq	r0, r0, r0
    1a60:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1a64:	40000011 	andmi	r0, r0, r1, lsl r0
    1a68:	02000011 	andeq	r0, r0, #17
    1a6c:	409f3000 	addsmi	r3, pc, r0
    1a70:	48000011 	stmdami	r0, {r0, r4}
    1a74:	01000011 	tsteq	r0, r1, lsl r0
    1a78:	11485400 	cmpne	r8, r0, lsl #8
    1a7c:	114c0000 	mrsne	r0, (UNDEF: 76)
    1a80:	00030000 	andeq	r0, r3, r0
    1a84:	4c9f7f74 	ldcmi	15, cr7, [pc], {116}	; 0x74
    1a88:	90000011 	andls	r0, r0, r1, lsl r0
    1a8c:	01000011 	tsteq	r0, r1, lsl r0
    1a90:	00005400 	andeq	r5, r0, r0, lsl #8
    1a94:	00000000 	andeq	r0, r0, r0
    1a98:	11b40000 			; <UNDEFINED> instruction: 0x11b40000
    1a9c:	11c00000 	bicne	r0, r0, r0
    1aa0:	00020000 	andeq	r0, r2, r0
    1aa4:	11c09f30 	bicne	r9, r0, r0, lsr pc
    1aa8:	12000000 	andne	r0, r0, #0
    1aac:	00010000 	andeq	r0, r1, r0
    1ab0:	00120053 	andseq	r0, r2, r3, asr r0
    1ab4:	00127000 	andseq	r7, r2, r0
    1ab8:	73000300 	movwvc	r0, #768	; 0x300
    1abc:	12709f78 	rsbsne	r9, r0, #120, 30	; 0x1e0
    1ac0:	12840000 	addne	r0, r4, #0
    1ac4:	00010000 	andeq	r0, r1, r0
    1ac8:	00128453 	andseq	r8, r2, r3, asr r4
    1acc:	00129400 	andseq	r9, r2, r0, lsl #8
    1ad0:	73000300 	movwvc	r0, #768	; 0x300
    1ad4:	12949f7f 	addsne	r9, r4, #508	; 0x1fc
    1ad8:	12a00000 	adcne	r0, r0, #0
    1adc:	00010000 	andeq	r0, r1, r0
    1ae0:	00000053 	andeq	r0, r0, r3, asr r0
    1ae4:	00000000 	andeq	r0, r0, r0
    1ae8:	0011b400 	andseq	fp, r1, r0, lsl #8
    1aec:	0011c000 	andseq	ip, r1, r0
    1af0:	41000400 	tstmi	r0, r0, lsl #8
    1af4:	c09f244a 	addsgt	r2, pc, sl, asr #8
    1af8:	60000011 	andvs	r0, r0, r1, lsl r0
    1afc:	03000012 	movweq	r0, #18
    1b00:	9f647200 	svcls	0x00647200
    1b04:	00001260 	andeq	r1, r0, r0, ror #4
    1b08:	00001270 	andeq	r1, r0, r0, ror r2
    1b0c:	64710003 	ldrbtvs	r0, [r1], #-3
    1b10:	00127c9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    1b14:	0012a400 	andseq	sl, r2, r0, lsl #8
    1b18:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b24:	000012a4 	andeq	r1, r0, r4, lsr #5
    1b28:	000012ac 	andeq	r1, r0, ip, lsr #5
    1b2c:	ac530001 	mrrcge	0, 0, r0, r3, cr1
    1b30:	34000012 	strcc	r0, [r0], #-18	; 0xffffffee
    1b34:	03000013 	movweq	r0, #19
    1b38:	9f787300 	svcls	0x00787300
    1b3c:	00001358 	andeq	r1, r0, r8, asr r3
    1b40:	0000136c 	andeq	r1, r0, ip, ror #6
    1b44:	6c530001 	mrrcvs	0, 0, r0, r3, cr1
    1b48:	80000013 	andhi	r0, r0, r3, lsl r0
    1b4c:	03000013 	movweq	r0, #19
    1b50:	9f7f7300 	svcls	0x007f7300
    1b54:	00001380 	andeq	r1, r0, r0, lsl #7
    1b58:	0000138c 	andeq	r1, r0, ip, lsl #7
    1b5c:	00530001 	subseq	r0, r3, r1
    1b60:	00000000 	andeq	r0, r0, r0
    1b64:	a4000000 	strge	r0, [r0], #-0
    1b68:	34000012 	strcc	r0, [r0], #-18	; 0xffffffee
    1b6c:	03000013 	movweq	r0, #19
    1b70:	9f647200 	svcls	0x00647200
    1b74:	00001334 	andeq	r1, r0, r4, lsr r3
    1b78:	0000133c 	andeq	r1, r0, ip, lsr r3
    1b7c:	68720003 	ldmdavs	r2!, {r0, r1}^
    1b80:	00133c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1b84:	00134400 	andseq	r4, r3, r0, lsl #8
    1b88:	72000300 	andvc	r0, r0, #0, 6
    1b8c:	13449f6c 	movtne	r9, #20332	; 0x4f6c
    1b90:	13480000 	movtne	r0, #32768	; 0x8000
    1b94:	00030000 	andeq	r0, r3, r0
    1b98:	489f7072 	ldmmi	pc, {r1, r4, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
    1b9c:	4c000013 	stcmi	0, cr0, [r0], {19}
    1ba0:	03000013 	movweq	r0, #19
    1ba4:	9f707100 	svcls	0x00707100
    1ba8:	00001364 	andeq	r1, r0, r4, ror #6
    1bac:	00001390 	muleq	r0, r0, r3
    1bb0:	00510001 	subseq	r0, r1, r1
    1bb4:	00000000 	andeq	r0, r0, r0
    1bb8:	90000000 	andls	r0, r0, r0
    1bbc:	cc000013 	stcgt	0, cr0, [r0], {19}
    1bc0:	01000013 	tsteq	r0, r3, lsl r0
    1bc4:	13cc5300 	bicne	r5, ip, #0, 6
    1bc8:	14580000 	ldrbne	r0, [r8], #-0
    1bcc:	00030000 	andeq	r0, r3, r0
    1bd0:	5c9f7873 	ldcpl	8, cr7, [pc], {115}	; 0x73
    1bd4:	70000014 	andvc	r0, r0, r4, lsl r0
    1bd8:	01000014 	tsteq	r0, r4, lsl r0
    1bdc:	14705300 	ldrbtne	r5, [r0], #-768	; 0xfffffd00
    1be0:	14840000 	strne	r0, [r4], #0
    1be4:	00030000 	andeq	r0, r3, r0
    1be8:	849f7f73 	ldrhi	r7, [pc], #3955	; 1bf0 <ABORT_STACK_SIZE+0x17f0>
    1bec:	8c000014 	stchi	0, cr0, [r0], {20}
    1bf0:	01000014 	tsteq	r0, r4, lsl r0
    1bf4:	00005300 	andeq	r5, r0, r0, lsl #6
    1bf8:	00000000 	andeq	r0, r0, r0
    1bfc:	13900000 	orrsne	r0, r0, #0
    1c00:	144c0000 	strbne	r0, [ip], #-0
    1c04:	00030000 	andeq	r0, r3, r0
    1c08:	4c9f6472 	cfldrsmi	mvf6, [pc], {114}	; 0x72
    1c0c:	58000014 	stmdapl	r0, {r2, r4}
    1c10:	03000014 	movweq	r0, #20
    1c14:	9f647100 	svcls	0x00647100
    1c18:	00001468 	andeq	r1, r0, r8, ror #8
    1c1c:	0000149c 	muleq	r0, ip, r4
    1c20:	00510001 	subseq	r0, r1, r1
    1c24:	00000000 	andeq	r0, r0, r0
    1c28:	9c000000 	stcls	0, cr0, [r0], {-0}
    1c2c:	a4000014 	strge	r0, [r0], #-20	; 0xffffffec
    1c30:	01000014 	tsteq	r0, r4, lsl r0
    1c34:	14a45200 	strtne	r5, [r4], #512	; 0x200
    1c38:	14b40000 	ldrtne	r0, [r4], #0
    1c3c:	00030000 	andeq	r0, r3, r0
    1c40:	b49f7f72 	ldrlt	r7, [pc], #3954	; 1c48 <ABORT_STACK_SIZE+0x1848>
    1c44:	d0000014 	andle	r0, r0, r4, lsl r0
    1c48:	01000014 	tsteq	r0, r4, lsl r0
    1c4c:	00005200 	andeq	r5, r0, r0, lsl #4
    1c50:	00000000 	andeq	r0, r0, r0
    1c54:	149c0000 	ldrne	r0, [ip], #0
    1c58:	14c00000 	strbne	r0, [r0], #0
    1c5c:	00010000 	andeq	r0, r1, r0
    1c60:	00000053 	andeq	r0, r0, r3, asr r0
    1c64:	00000000 	andeq	r0, r0, r0
    1c68:	0014bc00 	andseq	fp, r4, r0, lsl #24
    1c6c:	0014d400 	andseq	sp, r4, r0, lsl #8
    1c70:	30000200 	andcc	r0, r0, r0, lsl #4
    1c74:	0014d49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1c78:	0019f800 	andseq	pc, r9, r0, lsl #16
    1c7c:	31000200 	mrscc	r0, R8_usr
    1c80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c84:	00000000 	andeq	r0, r0, r0
    1c88:	0014d400 	andseq	sp, r4, r0, lsl #8
    1c8c:	0014dc00 	andseq	sp, r4, r0, lsl #24
    1c90:	30000200 	andcc	r0, r0, r0, lsl #4
    1c94:	0014dc9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    1c98:	0014e400 	andseq	lr, r4, r0, lsl #8
    1c9c:	53000100 	movwpl	r0, #256	; 0x100
    1ca0:	000014e4 	andeq	r1, r0, r4, ror #9
    1ca4:	00001570 	andeq	r1, r0, r0, ror r5
    1ca8:	78730003 	ldmdavc	r3!, {r0, r1}^
    1cac:	0015949f 	mulseq	r5, pc, r4	; <UNPREDICTABLE>
    1cb0:	0015a800 	andseq	sl, r5, r0, lsl #16
    1cb4:	53000100 	movwpl	r0, #256	; 0x100
    1cb8:	000015a8 	andeq	r1, r0, r8, lsr #11
    1cbc:	000015bc 			; <UNDEFINED> instruction: 0x000015bc
    1cc0:	7f730003 	svcvc	0x00730003
    1cc4:	0015bc9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    1cc8:	0015c800 	andseq	ip, r5, r0, lsl #16
    1ccc:	53000100 	movwpl	r0, #256	; 0x100
	...
    1cd8:	000014d4 	ldrdeq	r1, [r0], -r4
    1cdc:	000014dc 	ldrdeq	r1, [r0], -ip
    1ce0:	040c0006 	streq	r0, [ip], #-6
    1ce4:	9f440011 	svcls	0x00440011
    1ce8:	000014dc 	ldrdeq	r1, [r0], -ip
    1cec:	00001570 	andeq	r1, r0, r0, ror r5
    1cf0:	64720003 	ldrbtvs	r0, [r2], #-3
    1cf4:	0015709f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    1cf8:	00157800 	andseq	r7, r5, r0, lsl #16
    1cfc:	72000300 	andvc	r0, r0, #0, 6
    1d00:	15789f68 	ldrbne	r9, [r8, #-3944]!	; 0xfffff098
    1d04:	157c0000 	ldrbne	r0, [ip, #-0]!
    1d08:	00030000 	andeq	r0, r3, r0
    1d0c:	7c9f6c72 	ldcvc	12, cr6, [pc], {114}	; 0x72
    1d10:	84000015 	strhi	r0, [r0], #-21	; 0xffffffeb
    1d14:	03000015 	movweq	r0, #21
    1d18:	9f707200 	svcls	0x00707200
    1d1c:	00001584 	andeq	r1, r0, r4, lsl #11
    1d20:	00001588 	andeq	r1, r0, r8, lsl #11
    1d24:	74720003 	ldrbtvc	r0, [r2], #-3
    1d28:	0015889f 	mulseq	r5, pc, r8	; <UNPREDICTABLE>
    1d2c:	00158c00 	andseq	r8, r5, r0, lsl #24
    1d30:	71000300 	mrsvc	r0, LR_irq
    1d34:	15a09f74 	strne	r9, [r0, #3956]!	; 0xf74
    1d38:	16040000 	strne	r0, [r4], -r0
    1d3c:	00010000 	andeq	r0, r1, r0
    1d40:	00000051 	andeq	r0, r0, r1, asr r0
    1d44:	00000000 	andeq	r0, r0, r0
    1d48:	0017bc00 	andseq	fp, r7, r0, lsl #24
    1d4c:	0017c000 	andseq	ip, r7, r0
    1d50:	30000200 	andcc	r0, r0, r0, lsl #4
    1d54:	0017c09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    1d58:	0017c400 	andseq	ip, r7, r0, lsl #8
    1d5c:	31000200 	mrscc	r0, R8_usr
    1d60:	0017c49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    1d64:	0017c800 	andseq	ip, r7, r0, lsl #16
    1d68:	32000200 	andcc	r0, r0, #0, 4
    1d6c:	0017c89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    1d70:	0017cc00 	andseq	ip, r7, r0, lsl #24
    1d74:	33000200 	movwcc	r0, #512	; 0x200
    1d78:	0017cc9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    1d7c:	0019f800 	andseq	pc, r9, r0, lsl #16
    1d80:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1d84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	0017bc00 	andseq	fp, r7, r0, lsl #24
    1d90:	0017c000 	andseq	ip, r7, r0
    1d94:	0c000600 	stceq	6, cr0, [r0], {-0}
    1d98:	44001354 	strmi	r1, [r0], #-852	; 0xfffffcac
    1d9c:	0017c09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    1da0:	0017c400 	andseq	ip, r7, r0, lsl #8
    1da4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1da8:	44001358 	strmi	r1, [r0], #-856	; 0xfffffca8
    1dac:	0017c49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    1db0:	0017c800 	andseq	ip, r7, r0, lsl #16
    1db4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1db8:	4400135c 	strmi	r1, [r0], #-860	; 0xfffffca4
    1dbc:	0017c89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    1dc0:	0019f800 	andseq	pc, r9, r0, lsl #16
    1dc4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1dc8:	44001360 	strmi	r1, [r0], #-864	; 0xfffffca0
    1dcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1dd0:	00000000 	andeq	r0, r0, r0
    1dd4:	0015c400 	andseq	ip, r5, r0, lsl #8
    1dd8:	00161000 	andseq	r1, r6, r0
    1ddc:	30000200 	andcc	r0, r0, r0, lsl #4
    1de0:	0016109f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1de4:	00167000 	andseq	r7, r6, r0
    1de8:	31000200 	mrscc	r0, R8_usr
    1dec:	0016709f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1df0:	00167800 	andseq	r7, r6, r0, lsl #16
    1df4:	32000200 	andcc	r0, r0, #0, 4
    1df8:	0016789f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1dfc:	00168000 	andseq	r8, r6, r0
    1e00:	33000200 	movwcc	r0, #512	; 0x200
    1e04:	0016809f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1e08:	0019f800 	andseq	pc, r9, r0, lsl #16
    1e0c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1e10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e14:	00000000 	andeq	r0, r0, r0
    1e18:	0015c400 	andseq	ip, r5, r0, lsl #8
    1e1c:	00161000 	andseq	r1, r6, r0
    1e20:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e24:	440012c4 	strmi	r1, [r0], #-708	; 0xfffffd3c
    1e28:	0016109f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1e2c:	00167000 	andseq	r7, r6, r0
    1e30:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e34:	440012c8 	strmi	r1, [r0], #-712	; 0xfffffd38
    1e38:	0016709f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1e3c:	00167800 	andseq	r7, r6, r0, lsl #16
    1e40:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e44:	440012cc 	strmi	r1, [r0], #-716	; 0xfffffd34
    1e48:	0016789f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1e4c:	0019f800 	andseq	pc, r9, r0, lsl #16
    1e50:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e54:	440012d0 	strmi	r1, [r0], #-720	; 0xfffffd30
    1e58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e5c:	00000000 	andeq	r0, r0, r0
    1e60:	00168000 	andseq	r8, r6, r0
    1e64:	00168800 	andseq	r8, r6, r0, lsl #16
    1e68:	30000200 	andcc	r0, r0, r0, lsl #4
    1e6c:	0016889f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1e70:	00169000 	andseq	r9, r6, r0
    1e74:	33000200 	movwcc	r0, #512	; 0x200
    1e78:	0016909f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1e7c:	0019f800 	andseq	pc, r9, r0, lsl #16
    1e80:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1e84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e88:	00000000 	andeq	r0, r0, r0
    1e8c:	00168000 	andseq	r8, r6, r0
    1e90:	00168800 	andseq	r8, r6, r0, lsl #16
    1e94:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e98:	440012d4 	strmi	r1, [r0], #-724	; 0xfffffd2c
    1e9c:	0016889f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1ea0:	0019f800 	andseq	pc, r9, r0, lsl #16
    1ea4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ea8:	440012e0 	strmi	r1, [r0], #-736	; 0xfffffd20
    1eac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	00169000 	andseq	r9, r6, r0
    1eb8:	00169800 	andseq	r9, r6, r0, lsl #16
    1ebc:	30000200 	andcc	r0, r0, r0, lsl #4
    1ec0:	0016989f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1ec4:	0016a000 	andseq	sl, r6, r0
    1ec8:	31000200 	mrscc	r0, R8_usr
    1ecc:	0016a09f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1ed0:	0016a800 	andseq	sl, r6, r0, lsl #16
    1ed4:	32000200 	andcc	r0, r0, #0, 4
    1ed8:	0016a89f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1edc:	0019f800 	andseq	pc, r9, r0, lsl #16
    1ee0:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	00169000 	andseq	r9, r6, r0
    1ef0:	00169800 	andseq	r9, r6, r0, lsl #16
    1ef4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ef8:	440012e4 	strmi	r1, [r0], #-740	; 0xfffffd1c
    1efc:	0016989f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1f00:	0016a000 	andseq	sl, r6, r0
    1f04:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f08:	440012e8 	strmi	r1, [r0], #-744	; 0xfffffd18
    1f0c:	0016a09f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1f10:	0016a800 	andseq	sl, r6, r0, lsl #16
    1f14:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f18:	440012ec 	strmi	r1, [r0], #-748	; 0xfffffd14
    1f1c:	0016a89f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1f20:	0019f800 	andseq	pc, r9, r0, lsl #16
    1f24:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f28:	440012f0 	strmi	r1, [r0], #-752	; 0xfffffd10
    1f2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f30:	00000000 	andeq	r0, r0, r0
    1f34:	0016a800 	andseq	sl, r6, r0, lsl #16
    1f38:	0016e800 	andseq	lr, r6, r0, lsl #16
    1f3c:	31000200 	mrscc	r0, R8_usr
    1f40:	0016e89f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1f44:	0016f000 	andseq	pc, r6, r0
    1f48:	32000200 	andcc	r0, r0, #0, 4
    1f4c:	0016f09f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1f50:	0016f800 	andseq	pc, r6, r0, lsl #16
    1f54:	33000200 	movwcc	r0, #512	; 0x200
    1f58:	0016f89f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1f5c:	0019f800 	andseq	pc, r9, r0, lsl #16
    1f60:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1f64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	0016a800 	andseq	sl, r6, r0, lsl #16
    1f70:	0016e800 	andseq	lr, r6, r0, lsl #16
    1f74:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f78:	440012f8 	strmi	r1, [r0], #-760	; 0xfffffd08
    1f7c:	0016e89f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    1f80:	0016f000 	andseq	pc, r6, r0
    1f84:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f88:	440012fc 	strmi	r1, [r0], #-764	; 0xfffffd04
    1f8c:	0016f09f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    1f90:	0019f800 	andseq	pc, r9, r0, lsl #16
    1f94:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f98:	44001300 	strmi	r1, [r0], #-768	; 0xfffffd00
    1f9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fa0:	00000000 	andeq	r0, r0, r0
    1fa4:	0016f800 	andseq	pc, r6, r0, lsl #16
    1fa8:	00170000 	andseq	r0, r7, r0
    1fac:	30000200 	andcc	r0, r0, r0, lsl #4
    1fb0:	0017009f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    1fb4:	00170800 	andseq	r0, r7, r0, lsl #16
    1fb8:	32000200 	andcc	r0, r0, #0, 4
    1fbc:	0017089f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    1fc0:	00171800 	andseq	r1, r7, r0, lsl #16
    1fc4:	33000200 	movwcc	r0, #512	; 0x200
    1fc8:	0017189f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    1fcc:	0019f800 	andseq	pc, r9, r0, lsl #16
    1fd0:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1fd4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fd8:	00000000 	andeq	r0, r0, r0
    1fdc:	0016f800 	andseq	pc, r6, r0, lsl #16
    1fe0:	00170000 	andseq	r0, r7, r0
    1fe4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1fe8:	44001304 	strmi	r1, [r0], #-772	; 0xfffffcfc
    1fec:	0017009f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    1ff0:	00170800 	andseq	r0, r7, r0, lsl #16
    1ff4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ff8:	4400130c 	strmi	r1, [r0], #-780	; 0xfffffcf4
    1ffc:	0017089f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    2000:	0019f800 	andseq	pc, r9, r0, lsl #16
    2004:	0c000600 	stceq	6, cr0, [r0], {-0}
    2008:	44001310 	strmi	r1, [r0], #-784	; 0xfffffcf0
    200c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2010:	00000000 	andeq	r0, r0, r0
    2014:	00171800 	andseq	r1, r7, r0, lsl #16
    2018:	00172000 	andseq	r2, r7, r0
    201c:	30000200 	andcc	r0, r0, r0, lsl #4
    2020:	0017209f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    2024:	00172800 	andseq	r2, r7, r0, lsl #16
    2028:	31000200 	mrscc	r0, R8_usr
    202c:	0017289f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    2030:	00173000 	andseq	r3, r7, r0
    2034:	32000200 	andcc	r0, r0, #0, 4
    2038:	0017309f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    203c:	00175000 	andseq	r5, r7, r0
    2040:	33000200 	movwcc	r0, #512	; 0x200
    2044:	0017509f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    2048:	0019f800 	andseq	pc, r9, r0, lsl #16
    204c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2050:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2054:	00000000 	andeq	r0, r0, r0
    2058:	00171800 	andseq	r1, r7, r0, lsl #16
    205c:	00172000 	andseq	r2, r7, r0
    2060:	0c000600 	stceq	6, cr0, [r0], {-0}
    2064:	44001314 	strmi	r1, [r0], #-788	; 0xfffffcec
    2068:	0017209f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    206c:	00172800 	andseq	r2, r7, r0, lsl #16
    2070:	0c000600 	stceq	6, cr0, [r0], {-0}
    2074:	44001318 	strmi	r1, [r0], #-792	; 0xfffffce8
    2078:	0017289f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    207c:	00173000 	andseq	r3, r7, r0
    2080:	0c000600 	stceq	6, cr0, [r0], {-0}
    2084:	4400131c 	strmi	r1, [r0], #-796	; 0xfffffce4
    2088:	0017309f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    208c:	0019f800 	andseq	pc, r9, r0, lsl #16
    2090:	0c000600 	stceq	6, cr0, [r0], {-0}
    2094:	44001320 	strmi	r1, [r0], #-800	; 0xfffffce0
    2098:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    209c:	00000000 	andeq	r0, r0, r0
    20a0:	00175000 	andseq	r5, r7, r0
    20a4:	00175800 	andseq	r5, r7, r0, lsl #16
    20a8:	31000200 	mrscc	r0, R8_usr
    20ac:	0017589f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    20b0:	00176000 	andseq	r6, r7, r0
    20b4:	32000200 	andcc	r0, r0, #0, 4
    20b8:	0017609f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    20bc:	00176800 	andseq	r6, r7, r0, lsl #16
    20c0:	33000200 	movwcc	r0, #512	; 0x200
    20c4:	0017689f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    20c8:	0019f800 	andseq	pc, r9, r0, lsl #16
    20cc:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    20d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20d4:	00000000 	andeq	r0, r0, r0
    20d8:	00175000 	andseq	r5, r7, r0
    20dc:	00175800 	andseq	r5, r7, r0, lsl #16
    20e0:	0c000600 	stceq	6, cr0, [r0], {-0}
    20e4:	44001328 	strmi	r1, [r0], #-808	; 0xfffffcd8
    20e8:	0017589f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    20ec:	00176000 	andseq	r6, r7, r0
    20f0:	0c000600 	stceq	6, cr0, [r0], {-0}
    20f4:	4400132c 	strmi	r1, [r0], #-812	; 0xfffffcd4
    20f8:	0017609f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    20fc:	0019f800 	andseq	pc, r9, r0, lsl #16
    2100:	0c000600 	stceq	6, cr0, [r0], {-0}
    2104:	44001330 	strmi	r1, [r0], #-816	; 0xfffffcd0
    2108:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    210c:	00000000 	andeq	r0, r0, r0
    2110:	00176800 	andseq	r6, r7, r0, lsl #16
    2114:	00177000 	andseq	r7, r7, r0
    2118:	30000200 	andcc	r0, r0, r0, lsl #4
    211c:	0017709f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    2120:	00177800 	andseq	r7, r7, r0, lsl #16
    2124:	31000200 	mrscc	r0, R8_usr
    2128:	0017789f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    212c:	0017a400 	andseq	sl, r7, r0, lsl #8
    2130:	32000200 	andcc	r0, r0, #0, 4
    2134:	0017a49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    2138:	0017a800 	andseq	sl, r7, r0, lsl #16
    213c:	33000200 	movwcc	r0, #512	; 0x200
    2140:	0017a89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    2144:	0019f800 	andseq	pc, r9, r0, lsl #16
    2148:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    214c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2150:	00000000 	andeq	r0, r0, r0
    2154:	00176800 	andseq	r6, r7, r0, lsl #16
    2158:	00177000 	andseq	r7, r7, r0
    215c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2160:	44001334 	strmi	r1, [r0], #-820	; 0xfffffccc
    2164:	0017709f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    2168:	00177800 	andseq	r7, r7, r0, lsl #16
    216c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2170:	44001338 	strmi	r1, [r0], #-824	; 0xfffffcc8
    2174:	0017789f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    2178:	0017a400 	andseq	sl, r7, r0, lsl #8
    217c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2180:	4400133c 	strmi	r1, [r0], #-828	; 0xfffffcc4
    2184:	0017a49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    2188:	0019f800 	andseq	pc, r9, r0, lsl #16
    218c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2190:	44001340 	strmi	r1, [r0], #-832	; 0xfffffcc0
    2194:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2198:	00000000 	andeq	r0, r0, r0
    219c:	0017a800 	andseq	sl, r7, r0, lsl #16
    21a0:	0017b000 	andseq	fp, r7, r0
    21a4:	30000200 	andcc	r0, r0, r0, lsl #4
    21a8:	0017b09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    21ac:	0017b400 	andseq	fp, r7, r0, lsl #8
    21b0:	31000200 	mrscc	r0, R8_usr
    21b4:	0017b49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    21b8:	0017b800 	andseq	fp, r7, r0, lsl #16
    21bc:	32000200 	andcc	r0, r0, #0, 4
    21c0:	0017b89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    21c4:	0017bc00 	andseq	fp, r7, r0, lsl #24
    21c8:	33000200 	movwcc	r0, #512	; 0x200
    21cc:	0017bc9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    21d0:	0019f800 	andseq	pc, r9, r0, lsl #16
    21d4:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    21d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    21dc:	00000000 	andeq	r0, r0, r0
    21e0:	0017a800 	andseq	sl, r7, r0, lsl #16
    21e4:	0017b000 	andseq	fp, r7, r0
    21e8:	0c000600 	stceq	6, cr0, [r0], {-0}
    21ec:	44001344 	strmi	r1, [r0], #-836	; 0xfffffcbc
    21f0:	0017b09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    21f4:	0017b400 	andseq	fp, r7, r0, lsl #8
    21f8:	0c000600 	stceq	6, cr0, [r0], {-0}
    21fc:	44001348 	strmi	r1, [r0], #-840	; 0xfffffcb8
    2200:	0017b49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    2204:	0017b800 	andseq	fp, r7, r0, lsl #16
    2208:	0c000600 	stceq	6, cr0, [r0], {-0}
    220c:	4400134c 	strmi	r1, [r0], #-844	; 0xfffffcb4
    2210:	0017b89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    2214:	0019f800 	andseq	pc, r9, r0, lsl #16
    2218:	0c000600 	stceq	6, cr0, [r0], {-0}
    221c:	44001350 	strmi	r1, [r0], #-848	; 0xfffffcb0
    2220:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2224:	00000000 	andeq	r0, r0, r0
    2228:	0017cc00 	andseq	ip, r7, r0, lsl #24
    222c:	0017d000 	andseq	sp, r7, r0
    2230:	30000200 	andcc	r0, r0, r0, lsl #4
    2234:	0017d09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    2238:	0017d800 	andseq	sp, r7, r0, lsl #16
    223c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    2240:	000017d8 	ldrdeq	r1, [r0], -r8
    2244:	00001864 	andeq	r1, r0, r4, ror #16
    2248:	78760003 	ldmdavc	r6!, {r0, r1}^
    224c:	0018889f 	mulseq	r8, pc, r8	; <UNPREDICTABLE>
    2250:	00189c00 	andseq	r9, r8, r0, lsl #24
    2254:	56000100 	strpl	r0, [r0], -r0, lsl #2
    2258:	0000189c 	muleq	r0, ip, r8
    225c:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
    2260:	7f760003 	svcvc	0x00760003
    2264:	0018b09f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    2268:	0018c800 	andseq	ip, r8, r0, lsl #16
    226c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2278:	000017cc 	andeq	r1, r0, ip, asr #15
    227c:	000017d0 	ldrdeq	r1, [r0], -r0
    2280:	600c0006 	andvs	r0, ip, r6
    2284:	9f440013 	svcls	0x00440013
    2288:	000017d0 	ldrdeq	r1, [r0], -r0
    228c:	00001864 	andeq	r1, r0, r4, ror #16
    2290:	64730003 	ldrbtvs	r0, [r3], #-3
    2294:	0018649f 	mulseq	r8, pc, r4	; <UNPREDICTABLE>
    2298:	00186c00 	andseq	r6, r8, r0, lsl #24
    229c:	73000300 	movwvc	r0, #768	; 0x300
    22a0:	186c9f68 	stmdane	ip!, {r3, r5, r6, r8, r9, sl, fp, ip, pc}^
    22a4:	18700000 	ldmdane	r0!, {}^	; <UNPREDICTABLE>
    22a8:	00030000 	andeq	r0, r3, r0
    22ac:	709f6c73 	addsvc	r6, pc, r3, ror ip	; <UNPREDICTABLE>
    22b0:	78000018 	stmdavc	r0, {r3, r4}
    22b4:	03000018 	movweq	r0, #24
    22b8:	9f707300 	svcls	0x00707300
    22bc:	00001878 	andeq	r1, r0, r8, ror r8
    22c0:	0000187c 	andeq	r1, r0, ip, ror r8
    22c4:	74730003 	ldrbtvc	r0, [r3], #-3
    22c8:	00187c9f 	mulseq	r8, pc, ip	; <UNPREDICTABLE>
    22cc:	00188000 	andseq	r8, r8, r0
    22d0:	72000300 	andvc	r0, r0, #0, 6
    22d4:	18949f74 	ldmne	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, pc}
    22d8:	18bc0000 	ldmne	ip!, {}	; <UNPREDICTABLE>
    22dc:	00010000 	andeq	r0, r1, r0
    22e0:	00000052 	andeq	r0, r0, r2, asr r0
    22e4:	00000000 	andeq	r0, r0, r0
    22e8:	0018c800 	andseq	ip, r8, r0, lsl #16
    22ec:	00190800 	andseq	r0, r9, r0, lsl #16
    22f0:	53000100 	movwpl	r0, #256	; 0x100
    22f4:	00001908 	andeq	r1, r0, r8, lsl #18
    22f8:	00001998 	muleq	r0, r8, r9
    22fc:	78730003 	ldmdavc	r3!, {r0, r1}^
    2300:	0019989f 	mulseq	r9, pc, r8	; <UNPREDICTABLE>
    2304:	0019b000 	andseq	fp, r9, r0
    2308:	53000100 	movwpl	r0, #256	; 0x100
    230c:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    2310:	000019c4 	andeq	r1, r0, r4, asr #19
    2314:	7f730003 	svcvc	0x00730003
    2318:	0019c49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    231c:	0019d300 	andseq	sp, r9, r0, lsl #6
    2320:	53000100 	movwpl	r0, #256	; 0x100
	...
    232c:	000018c8 	andeq	r1, r0, r8, asr #17
    2330:	00001988 	andeq	r1, r0, r8, lsl #19
    2334:	64720003 	ldrbtvs	r0, [r2], #-3
    2338:	0019889f 	mulseq	r9, pc, r8	; <UNPREDICTABLE>
    233c:	00199800 	andseq	r9, r9, r0, lsl #16
    2340:	71000300 	mrsvc	r0, LR_irq
    2344:	19a89f64 	stmibne	r8!, {r2, r5, r6, r8, r9, sl, fp, ip, pc}
    2348:	19d30000 	ldmibne	r3, {}^	; <UNPREDICTABLE>
    234c:	00010000 	andeq	r0, r1, r0
    2350:	00000051 	andeq	r0, r0, r1, asr r0
    2354:	00000000 	andeq	r0, r0, r0
    2358:	001a1400 	andseq	r1, sl, r0, lsl #8
    235c:	001ad400 	andseq	sp, sl, r0, lsl #8
    2360:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    236c:	00001a14 	andeq	r1, r0, r4, lsl sl
    2370:	00001a1c 	andeq	r1, r0, ip, lsl sl
    2374:	9f300002 	svcls	0x00300002
    2378:	00001a1c 	andeq	r1, r0, ip, lsl sl
    237c:	00001a24 	andeq	r1, r0, r4, lsr #20
    2380:	24540001 	ldrbcs	r0, [r4], #-1
    2384:	2800001a 	stmdacs	r0, {r1, r3, r4}
    2388:	0300001a 	movweq	r0, #26
    238c:	9f7f7400 	svcls	0x007f7400
    2390:	00001a28 	andeq	r1, r0, r8, lsr #20
    2394:	00001ad4 	ldrdeq	r1, [r0], -r4
    2398:	00540001 	subseq	r0, r4, r1
    239c:	00000000 	andeq	r0, r0, r0
    23a0:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    23a4:	cc00001a 	stcgt	0, cr0, [r0], {26}
    23a8:	0100001b 	tsteq	r0, fp, lsl r0
    23ac:	00005600 	andeq	r5, r0, r0, lsl #12
    23b0:	00000000 	andeq	r0, r0, r0
    23b4:	1af00000 	bne	ffc023bc <IRQ_STACK_BASE+0xbbc023bc>
    23b8:	1af80000 	bne	ffe023c0 <IRQ_STACK_BASE+0xbbe023c0>
    23bc:	00020000 	andeq	r0, r2, r0
    23c0:	1af89f30 	bne	ffe2a088 <IRQ_STACK_BASE+0xbbe2a088>
    23c4:	1b000000 	blne	23cc <ABORT_STACK_SIZE+0x1fcc>
    23c8:	00010000 	andeq	r0, r1, r0
    23cc:	001b0054 	andseq	r0, fp, r4, asr r0
    23d0:	001b0400 	andseq	r0, fp, r0, lsl #8
    23d4:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    23d8:	1b049f7f 	blne	12a1dc <IRQ_STACK_SIZE+0x1221dc>
    23dc:	1b480000 	blne	12023e4 <STACK_SIZE+0xa023e4>
    23e0:	00010000 	andeq	r0, r1, r0
    23e4:	00000054 	andeq	r0, r0, r4, asr r0
    23e8:	00000000 	andeq	r0, r0, r0
    23ec:	001bd000 	andseq	sp, fp, r0
    23f0:	001be400 	andseq	lr, fp, r0, lsl #8
    23f4:	30000200 	andcc	r0, r0, r0, lsl #4
    23f8:	001be49f 	mulseq	fp, pc, r4	; <UNPREDICTABLE>
    23fc:	001c2400 	andseq	r2, ip, r0, lsl #8
    2400:	53000100 	movwpl	r0, #256	; 0x100
    2404:	00001c24 	andeq	r1, r0, r4, lsr #24
    2408:	00001c94 	muleq	r0, r4, ip
    240c:	78730003 	ldmdavc	r3!, {r0, r1}^
    2410:	001c949f 	mulseq	ip, pc, r4	; <UNPREDICTABLE>
    2414:	001ca800 	andseq	sl, ip, r0, lsl #16
    2418:	53000100 	movwpl	r0, #256	; 0x100
    241c:	00001ca8 	andeq	r1, r0, r8, lsr #25
    2420:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    2424:	7f730003 	svcvc	0x00730003
    2428:	001cb49f 	mulseq	ip, pc, r4	; <UNPREDICTABLE>
    242c:	001cc400 	andseq	ip, ip, r0, lsl #8
    2430:	53000100 	movwpl	r0, #256	; 0x100
	...
    243c:	00001bd0 	ldrdeq	r1, [r0], -r0
    2440:	00001be4 	andeq	r1, r0, r4, ror #23
    2444:	000c0006 	andeq	r0, ip, r6
    2448:	9f440800 	svcls	0x00440800
    244c:	00001be4 	andeq	r1, r0, r4, ror #23
    2450:	00001c84 	andeq	r1, r0, r4, lsl #25
    2454:	64720003 	ldrbtvs	r0, [r2], #-3
    2458:	001c849f 	mulseq	ip, pc, r4	; <UNPREDICTABLE>
    245c:	001c9400 	andseq	r9, ip, r0, lsl #8
    2460:	71000300 	mrsvc	r0, LR_irq
    2464:	1ca09f64 	stcne	15, cr9, [r0], #400	; 0x190
    2468:	1cc80000 	stclne	0, cr0, [r8], {0}
    246c:	00010000 	andeq	r0, r1, r0
    2470:	00000051 	andeq	r0, r0, r1, asr r0
    2474:	00000000 	andeq	r0, r0, r0
    2478:	001cc800 	andseq	ip, ip, r0, lsl #16
    247c:	001cd000 	andseq	sp, ip, r0
    2480:	53000100 	movwpl	r0, #256	; 0x100
    2484:	00001cd0 	ldrdeq	r1, [r0], -r0
    2488:	00001d58 	andeq	r1, r0, r8, asr sp
    248c:	78730003 	ldmdavc	r3!, {r0, r1}^
    2490:	001d7c9f 	mulseq	sp, pc, ip	; <UNPREDICTABLE>
    2494:	001d9000 	andseq	r9, sp, r0
    2498:	53000100 	movwpl	r0, #256	; 0x100
    249c:	00001d90 	muleq	r0, r0, sp
    24a0:	00001da4 	andeq	r1, r0, r4, lsr #27
    24a4:	7f730003 	svcvc	0x00730003
    24a8:	001da49f 	mulseq	sp, pc, r4	; <UNPREDICTABLE>
    24ac:	001db000 	andseq	fp, sp, r0
    24b0:	53000100 	movwpl	r0, #256	; 0x100
	...
    24bc:	00001cc8 	andeq	r1, r0, r8, asr #25
    24c0:	00001d58 	andeq	r1, r0, r8, asr sp
    24c4:	64720003 	ldrbtvs	r0, [r2], #-3
    24c8:	001d589f 	mulseq	sp, pc, r8	; <UNPREDICTABLE>
    24cc:	001d6000 	andseq	r6, sp, r0
    24d0:	72000300 	andvc	r0, r0, #0, 6
    24d4:	1d609f68 	stclne	15, cr9, [r0, #-416]!	; 0xfffffe60
    24d8:	1d680000 	stclne	0, cr0, [r8, #-0]
    24dc:	00030000 	andeq	r0, r3, r0
    24e0:	689f6c72 	ldmvs	pc, {r1, r4, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
    24e4:	6c00001d 	stcvs	0, cr0, [r0], {29}
    24e8:	0300001d 	movweq	r0, #29
    24ec:	9f707200 	svcls	0x00707200
    24f0:	00001d6c 	andeq	r1, r0, ip, ror #26
    24f4:	00001d70 	andeq	r1, r0, r0, ror sp
    24f8:	70710003 	rsbsvc	r0, r1, r3
    24fc:	001d889f 	mulseq	sp, pc, r8	; <UNPREDICTABLE>
    2500:	001db400 	andseq	fp, sp, r0, lsl #8
    2504:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2510:	00001db4 			; <UNDEFINED> instruction: 0x00001db4
    2514:	00001df0 	strdeq	r1, [r0], -r0
    2518:	f0530001 			; <UNDEFINED> instruction: 0xf0530001
    251c:	7c00001d 	stcvc	0, cr0, [r0], {29}
    2520:	0300001e 	movweq	r0, #30
    2524:	9f787300 	svcls	0x00787300
    2528:	00001e80 	andeq	r1, r0, r0, lsl #29
    252c:	00001e94 	muleq	r0, r4, lr
    2530:	94530001 	ldrbls	r0, [r3], #-1
    2534:	a800001e 	stmdage	r0, {r1, r2, r3, r4}
    2538:	0300001e 	movweq	r0, #30
    253c:	9f7f7300 	svcls	0x007f7300
    2540:	00001ea8 	andeq	r1, r0, r8, lsr #29
    2544:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
    2548:	00530001 	subseq	r0, r3, r1
    254c:	00000000 	andeq	r0, r0, r0
    2550:	b4000000 	strlt	r0, [r0], #-0
    2554:	7000001d 	andvc	r0, r0, sp, lsl r0
    2558:	0300001e 	movweq	r0, #30
    255c:	9f647200 	svcls	0x00647200
    2560:	00001e70 	andeq	r1, r0, r0, ror lr
    2564:	00001e7c 	andeq	r1, r0, ip, ror lr
    2568:	64710003 	ldrbtvs	r0, [r1], #-3
    256c:	001e8c9f 	mulseq	lr, pc, ip	; <UNPREDICTABLE>
    2570:	001ec000 	andseq	ip, lr, r0
    2574:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2580:	00001ec0 	andeq	r1, r0, r0, asr #29
    2584:	00001ec8 	andeq	r1, r0, r8, asr #29
    2588:	c8520001 	ldmdagt	r2, {r0}^
    258c:	d800001e 	stmdale	r0, {r1, r2, r3, r4}
    2590:	0300001e 	movweq	r0, #30
    2594:	9f7f7200 	svcls	0x007f7200
    2598:	00001ed8 	ldrdeq	r1, [r0], -r8
    259c:	00001ee8 	andeq	r1, r0, r8, ror #29
    25a0:	00520001 	subseq	r0, r2, r1
    25a4:	00000000 	andeq	r0, r0, r0
    25a8:	c0000000 	andgt	r0, r0, r0
    25ac:	e400001e 	str	r0, [r0], #-30	; 0xffffffe2
    25b0:	0100001e 	tsteq	r0, lr, lsl r0
    25b4:	00005300 	andeq	r5, r0, r0, lsl #6
    25b8:	00000000 	andeq	r0, r0, r0
    25bc:	1ee00000 	cdpne	0, 14, cr0, cr0, cr0, {0}
    25c0:	1ef80000 	cdpne	0, 15, cr0, cr8, cr0, {0}
    25c4:	00020000 	andeq	r0, r2, r0
    25c8:	1ef89f30 	mrcne	15, 7, r9, cr8, cr0, {1}
    25cc:	241c0000 	ldrcs	r0, [ip], #-0
    25d0:	00020000 	andeq	r0, r2, r0
    25d4:	00009f31 	andeq	r9, r0, r1, lsr pc
    25d8:	00000000 	andeq	r0, r0, r0
    25dc:	1ef80000 	cdpne	0, 15, cr0, cr8, cr0, {0}
    25e0:	1f000000 	svcne	0x00000000
    25e4:	00020000 	andeq	r0, r2, r0
    25e8:	1f009f30 	svcne	0x00009f30
    25ec:	1f080000 	svcne	0x00080000
    25f0:	00010000 	andeq	r0, r1, r0
    25f4:	001f0853 	andseq	r0, pc, r3, asr r8	; <UNPREDICTABLE>
    25f8:	001f9400 	andseq	r9, pc, r0, lsl #8
    25fc:	73000300 	movwvc	r0, #768	; 0x300
    2600:	1fb89f78 	svcne	0x00b89f78
    2604:	1fd00000 	svcne	0x00d00000
    2608:	00010000 	andeq	r0, r1, r0
    260c:	001fd053 	andseq	sp, pc, r3, asr r0	; <UNPREDICTABLE>
    2610:	001fe400 	andseq	lr, pc, r0, lsl #8
    2614:	73000300 	movwvc	r0, #768	; 0x300
    2618:	1fe49f7f 	svcne	0x00e49f7f
    261c:	202c0000 	eorcs	r0, ip, r0
    2620:	00010000 	andeq	r0, r1, r0
    2624:	00000053 	andeq	r0, r0, r3, asr r0
    2628:	00000000 	andeq	r0, r0, r0
    262c:	001ef800 	andseq	pc, lr, r0, lsl #16
    2630:	001f0000 	andseq	r0, pc, r0
    2634:	0c000600 	stceq	6, cr0, [r0], {-0}
    2638:	44081104 	strmi	r1, [r8], #-260	; 0xfffffefc
    263c:	001f009f 	mulseq	pc, pc, r0	; <UNPREDICTABLE>
    2640:	001f9400 	andseq	r9, pc, r0, lsl #8
    2644:	71000300 	mrsvc	r0, LR_irq
    2648:	1f949f64 	svcne	0x00949f64
    264c:	1f9c0000 	svcne	0x009c0000
    2650:	00030000 	andeq	r0, r3, r0
    2654:	9c9f6871 	ldcls	8, cr6, [pc], {113}	; 0x71
    2658:	a000001f 	andge	r0, r0, pc, lsl r0
    265c:	0300001f 	movweq	r0, #31
    2660:	9f6c7100 	svcls	0x006c7100
    2664:	00001fa0 	andeq	r1, r0, r0, lsr #31
    2668:	00001fa8 	andeq	r1, r0, r8, lsr #31
    266c:	70710003 	rsbsvc	r0, r1, r3
    2670:	001fa89f 	mulseq	pc, pc, r8	; <UNPREDICTABLE>
    2674:	001fac00 	andseq	sl, pc, r0, lsl #24
    2678:	71000300 	mrsvc	r0, LR_irq
    267c:	1fac9f74 	svcne	0x00ac9f74
    2680:	1fb00000 	svcne	0x00b00000
    2684:	00030000 	andeq	r0, r3, r0
    2688:	c89f7478 	ldmgt	pc, {r3, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
    268c:	f400001f 	vst4.8	{d0-d3}, [r0 :64]
    2690:	0100001f 	tsteq	r0, pc, lsl r0
    2694:	00005200 	andeq	r5, r0, r0, lsl #4
    2698:	00000000 	andeq	r0, r0, r0
    269c:	1fec0000 	svcne	0x00ec0000
    26a0:	20440000 	subcs	r0, r4, r0
    26a4:	00020000 	andeq	r0, r2, r0
    26a8:	20449f30 	subcs	r9, r4, r0, lsr pc
    26ac:	207c0000 	rsbscs	r0, ip, r0
    26b0:	00020000 	andeq	r0, r2, r0
    26b4:	207c9f31 	rsbscs	r9, ip, r1, lsr pc
    26b8:	20800000 	addcs	r0, r0, r0
    26bc:	00020000 	andeq	r0, r2, r0
    26c0:	20809f32 	addcs	r9, r0, r2, lsr pc
    26c4:	20880000 	addcs	r0, r8, r0
    26c8:	00020000 	andeq	r0, r2, r0
    26cc:	20889f33 	addcs	r9, r8, r3, lsr pc
    26d0:	241c0000 	ldrcs	r0, [ip], #-0
    26d4:	00020000 	andeq	r0, r2, r0
    26d8:	00009f34 	andeq	r9, r0, r4, lsr pc
    26dc:	00000000 	andeq	r0, r0, r0
    26e0:	1fec0000 	svcne	0x00ec0000
    26e4:	20440000 	subcs	r0, r4, r0
    26e8:	00060000 	andeq	r0, r6, r0
    26ec:	0812c40c 	ldmdaeq	r2, {r2, r3, sl, lr, pc}
    26f0:	20449f44 	subcs	r9, r4, r4, asr #30
    26f4:	207c0000 	rsbscs	r0, ip, r0
    26f8:	00060000 	andeq	r0, r6, r0
    26fc:	0812c80c 	ldmdaeq	r2, {r2, r3, fp, lr, pc}
    2700:	207c9f44 	rsbscs	r9, ip, r4, asr #30
    2704:	20800000 	addcs	r0, r0, r0
    2708:	00060000 	andeq	r0, r6, r0
    270c:	0812cc0c 	ldmdaeq	r2, {r2, r3, sl, fp, lr, pc}
    2710:	20809f44 	addcs	r9, r0, r4, asr #30
    2714:	241c0000 	ldrcs	r0, [ip], #-0
    2718:	00060000 	andeq	r0, r6, r0
    271c:	0812d00c 	ldmdaeq	r2, {r2, r3, ip, lr, pc}
    2720:	00009f44 	andeq	r9, r0, r4, asr #30
    2724:	00000000 	andeq	r0, r0, r0
    2728:	22040000 	andcs	r0, r4, #0
    272c:	22080000 	andcs	r0, r8, #0
    2730:	00020000 	andeq	r0, r2, r0
    2734:	22089f30 	andcs	r9, r8, #48, 30	; 0xc0
    2738:	220c0000 	andcs	r0, ip, #0
    273c:	00020000 	andeq	r0, r2, r0
    2740:	220c9f31 	andcs	r9, ip, #49, 30	; 0xc4
    2744:	22100000 	andscs	r0, r0, #0
    2748:	00020000 	andeq	r0, r2, r0
    274c:	22109f32 	andscs	r9, r0, #50, 30	; 0xc8
    2750:	22140000 	andscs	r0, r4, #0
    2754:	00020000 	andeq	r0, r2, r0
    2758:	22149f33 	andscs	r9, r4, #51, 30	; 0xcc
    275c:	241c0000 	ldrcs	r0, [ip], #-0
    2760:	00020000 	andeq	r0, r2, r0
    2764:	00009f34 	andeq	r9, r0, r4, lsr pc
    2768:	00000000 	andeq	r0, r0, r0
    276c:	22040000 	andcs	r0, r4, #0
    2770:	22080000 	andcs	r0, r8, #0
    2774:	00060000 	andeq	r0, r6, r0
    2778:	0813540c 	ldmdaeq	r3, {r2, r3, sl, ip, lr}
    277c:	22089f44 	andcs	r9, r8, #68, 30	; 0x110
    2780:	220c0000 	andcs	r0, ip, #0
    2784:	00060000 	andeq	r0, r6, r0
    2788:	0813580c 	ldmdaeq	r3, {r2, r3, fp, ip, lr}
    278c:	220c9f44 	andcs	r9, ip, #68, 30	; 0x110
    2790:	22100000 	andscs	r0, r0, #0
    2794:	00060000 	andeq	r0, r6, r0
    2798:	08135c0c 	ldmdaeq	r3, {r2, r3, sl, fp, ip, lr}
    279c:	22109f44 	andscs	r9, r0, #68, 30	; 0x110
    27a0:	241c0000 	ldrcs	r0, [ip], #-0
    27a4:	00060000 	andeq	r0, r6, r0
    27a8:	0813600c 	ldmdaeq	r3, {r2, r3, sp, lr}
    27ac:	00009f44 	andeq	r9, r0, r4, asr #30
    27b0:	00000000 	andeq	r0, r0, r0
    27b4:	20a80000 	adccs	r0, r8, r0
    27b8:	20b00000 	adcscs	r0, r0, r0
    27bc:	00020000 	andeq	r0, r2, r0
    27c0:	20b09f30 	adcscs	r9, r0, r0, lsr pc
    27c4:	20c00000 	sbccs	r0, r0, r0
    27c8:	00020000 	andeq	r0, r2, r0
    27cc:	20c09f33 	sbccs	r9, r0, r3, lsr pc
    27d0:	241c0000 	ldrcs	r0, [ip], #-0
    27d4:	00020000 	andeq	r0, r2, r0
    27d8:	00009f34 	andeq	r9, r0, r4, lsr pc
    27dc:	00000000 	andeq	r0, r0, r0
    27e0:	20a80000 	adccs	r0, r8, r0
    27e4:	20b00000 	adcscs	r0, r0, r0
    27e8:	00060000 	andeq	r0, r6, r0
    27ec:	0812e40c 	ldmdaeq	r2, {r2, r3, sl, sp, lr, pc}
    27f0:	20b09f44 	adcscs	r9, r0, r4, asr #30
    27f4:	241c0000 	ldrcs	r0, [ip], #-0
    27f8:	00060000 	andeq	r0, r6, r0
    27fc:	0812f00c 	ldmdaeq	r2, {r2, r3, ip, sp, lr, pc}
    2800:	00009f44 	andeq	r9, r0, r4, asr #30
    2804:	00000000 	andeq	r0, r0, r0
    2808:	20880000 	addcs	r0, r8, r0
    280c:	20900000 	addscs	r0, r0, r0
    2810:	00020000 	andeq	r0, r2, r0
    2814:	20909f30 	addscs	r9, r0, r0, lsr pc
    2818:	20980000 	addscs	r0, r8, r0
    281c:	00020000 	andeq	r0, r2, r0
    2820:	20989f31 	addscs	r9, r8, r1, lsr pc
    2824:	20a00000 	adccs	r0, r0, r0
    2828:	00020000 	andeq	r0, r2, r0
    282c:	20a09f32 	adccs	r9, r0, r2, lsr pc
    2830:	20a80000 	adccs	r0, r8, r0
    2834:	00020000 	andeq	r0, r2, r0
    2838:	20a89f33 	adccs	r9, r8, r3, lsr pc
    283c:	241c0000 	ldrcs	r0, [ip], #-0
    2840:	00020000 	andeq	r0, r2, r0
    2844:	00009f34 	andeq	r9, r0, r4, lsr pc
    2848:	00000000 	andeq	r0, r0, r0
    284c:	20880000 	addcs	r0, r8, r0
    2850:	20900000 	addscs	r0, r0, r0
    2854:	00060000 	andeq	r0, r6, r0
    2858:	0812d40c 	ldmdaeq	r2, {r2, r3, sl, ip, lr, pc}
    285c:	20909f44 	addscs	r9, r0, r4, asr #30
    2860:	20980000 	addscs	r0, r8, r0
    2864:	00060000 	andeq	r0, r6, r0
    2868:	0812d80c 	ldmdaeq	r2, {r2, r3, fp, ip, lr, pc}
    286c:	20989f44 	addscs	r9, r8, r4, asr #30
    2870:	20a00000 	adccs	r0, r0, r0
    2874:	00060000 	andeq	r0, r6, r0
    2878:	0812dc0c 	ldmdaeq	r2, {r2, r3, sl, fp, ip, lr, pc}
    287c:	20a09f44 	adccs	r9, r0, r4, asr #30
    2880:	241c0000 	ldrcs	r0, [ip], #-0
    2884:	00060000 	andeq	r0, r6, r0
    2888:	0812e00c 	ldmdaeq	r2, {r2, r3, sp, lr, pc}
    288c:	00009f44 	andeq	r9, r0, r4, asr #30
    2890:	00000000 	andeq	r0, r0, r0
    2894:	21480000 	mrscs	r0, (UNDEF: 72)
    2898:	21500000 	cmpcs	r0, r0
    289c:	00020000 	andeq	r0, r2, r0
    28a0:	21509f30 	cmpcs	r0, r0, lsr pc
    28a4:	21780000 	cmncs	r8, r0
    28a8:	00020000 	andeq	r0, r2, r0
    28ac:	21789f31 	cmncs	r8, r1, lsr pc
    28b0:	21980000 	orrscs	r0, r8, r0
    28b4:	00020000 	andeq	r0, r2, r0
    28b8:	21989f33 	orrscs	r9, r8, r3, lsr pc
    28bc:	241c0000 	ldrcs	r0, [ip], #-0
    28c0:	00020000 	andeq	r0, r2, r0
    28c4:	00009f34 	andeq	r9, r0, r4, lsr pc
    28c8:	00000000 	andeq	r0, r0, r0
    28cc:	21480000 	mrscs	r0, (UNDEF: 72)
    28d0:	21500000 	cmpcs	r0, r0
    28d4:	00060000 	andeq	r0, r6, r0
    28d8:	0813140c 	ldmdaeq	r3, {r2, r3, sl, ip}
    28dc:	21509f44 	cmpcs	r0, r4, asr #30
    28e0:	21780000 	cmncs	r8, r0
    28e4:	00060000 	andeq	r0, r6, r0
    28e8:	0813180c 	ldmdaeq	r3, {r2, r3, fp, ip}
    28ec:	21789f44 	cmncs	r8, r4, asr #30
    28f0:	241c0000 	ldrcs	r0, [ip], #-0
    28f4:	00060000 	andeq	r0, r6, r0
    28f8:	0813200c 	ldmdaeq	r3, {r2, r3, sp}
    28fc:	00009f44 	andeq	r9, r0, r4, asr #30
    2900:	00000000 	andeq	r0, r0, r0
    2904:	20c00000 	sbccs	r0, r0, r0
    2908:	20cc0000 	sbccs	r0, ip, r0
    290c:	00020000 	andeq	r0, r2, r0
    2910:	20cc9f30 	sbccs	r9, ip, r0, lsr pc
    2914:	20e00000 	rsccs	r0, r0, r0
    2918:	00020000 	andeq	r0, r2, r0
    291c:	20e09f31 	rsccs	r9, r0, r1, lsr pc
    2920:	20ec0000 	rsccs	r0, ip, r0
    2924:	00020000 	andeq	r0, r2, r0
    2928:	20ec9f32 	rsccs	r9, ip, r2, lsr pc
    292c:	21000000 	mrscs	r0, (UNDEF: 0)
    2930:	00020000 	andeq	r0, r2, r0
    2934:	21009f33 	tstcs	r0, r3, lsr pc
    2938:	241c0000 	ldrcs	r0, [ip], #-0
    293c:	00020000 	andeq	r0, r2, r0
    2940:	00009f34 	andeq	r9, r0, r4, lsr pc
    2944:	00000000 	andeq	r0, r0, r0
    2948:	20c00000 	sbccs	r0, r0, r0
    294c:	20cc0000 	sbccs	r0, ip, r0
    2950:	00060000 	andeq	r0, r6, r0
    2954:	0812f40c 	ldmdaeq	r2, {r2, r3, sl, ip, sp, lr, pc}
    2958:	20cc9f44 	sbccs	r9, ip, r4, asr #30
    295c:	20e00000 	rsccs	r0, r0, r0
    2960:	00060000 	andeq	r0, r6, r0
    2964:	0812f80c 	ldmdaeq	r2, {r2, r3, fp, ip, sp, lr, pc}
    2968:	20e09f44 	rsccs	r9, r0, r4, asr #30
    296c:	20ec0000 	rsccs	r0, ip, r0
    2970:	00060000 	andeq	r0, r6, r0
    2974:	0812fc0c 	ldmdaeq	r2, {r2, r3, sl, fp, ip, sp, lr, pc}
    2978:	20ec9f44 	rsccs	r9, ip, r4, asr #30
    297c:	241c0000 	ldrcs	r0, [ip], #-0
    2980:	00060000 	andeq	r0, r6, r0
    2984:	0813000c 	ldmdaeq	r3, {r2, r3}
    2988:	00009f44 	andeq	r9, r0, r4, asr #30
    298c:	00000000 	andeq	r0, r0, r0
    2990:	21000000 	mrscs	r0, (UNDEF: 0)
    2994:	210c0000 	mrscs	r0, (UNDEF: 12)
    2998:	00020000 	andeq	r0, r2, r0
    299c:	210c9f30 	tstcs	ip, r0, lsr pc
    29a0:	21200000 	teqcs	r0, r0
    29a4:	00020000 	andeq	r0, r2, r0
    29a8:	21209f31 	teqcs	r0, r1, lsr pc
    29ac:	21340000 	teqcs	r4, r0
    29b0:	00020000 	andeq	r0, r2, r0
    29b4:	21349f32 	teqcs	r4, r2, lsr pc
    29b8:	21480000 	mrscs	r0, (UNDEF: 72)
    29bc:	00020000 	andeq	r0, r2, r0
    29c0:	21489f33 	cmpcs	r8, r3, lsr pc
    29c4:	241c0000 	ldrcs	r0, [ip], #-0
    29c8:	00020000 	andeq	r0, r2, r0
    29cc:	00009f34 	andeq	r9, r0, r4, lsr pc
    29d0:	00000000 	andeq	r0, r0, r0
    29d4:	21000000 	mrscs	r0, (UNDEF: 0)
    29d8:	210c0000 	mrscs	r0, (UNDEF: 12)
    29dc:	00060000 	andeq	r0, r6, r0
    29e0:	0813040c 	ldmdaeq	r3, {r2, r3, sl}
    29e4:	210c9f44 	tstcs	ip, r4, asr #30
    29e8:	21200000 	teqcs	r0, r0
    29ec:	00060000 	andeq	r0, r6, r0
    29f0:	0813080c 	ldmdaeq	r3, {r2, r3, fp}
    29f4:	21209f44 	teqcs	r0, r4, asr #30
    29f8:	21340000 	teqcs	r4, r0
    29fc:	00060000 	andeq	r0, r6, r0
    2a00:	08130c0c 	ldmdaeq	r3, {r2, r3, sl, fp}
    2a04:	21349f44 	teqcs	r4, r4, asr #30
    2a08:	241c0000 	ldrcs	r0, [ip], #-0
    2a0c:	00060000 	andeq	r0, r6, r0
    2a10:	0813100c 	ldmdaeq	r3, {r2, r3, ip}
    2a14:	00009f44 	andeq	r9, r0, r4, asr #30
    2a18:	00000000 	andeq	r0, r0, r0
    2a1c:	21980000 	orrscs	r0, r8, r0
    2a20:	21a00000 	movcs	r0, r0
    2a24:	00020000 	andeq	r0, r2, r0
    2a28:	21a09f30 	lsrcs	r9, r0, pc
    2a2c:	21c00000 	biccs	r0, r0, r0
    2a30:	00020000 	andeq	r0, r2, r0
    2a34:	21c09f31 	biccs	r9, r0, r1, lsr pc
    2a38:	21dc0000 	bicscs	r0, ip, r0
    2a3c:	00020000 	andeq	r0, r2, r0
    2a40:	21dc9f33 	bicscs	r9, ip, r3, lsr pc
    2a44:	241c0000 	ldrcs	r0, [ip], #-0
    2a48:	00020000 	andeq	r0, r2, r0
    2a4c:	00009f34 	andeq	r9, r0, r4, lsr pc
    2a50:	00000000 	andeq	r0, r0, r0
    2a54:	21980000 	orrscs	r0, r8, r0
    2a58:	21a00000 	movcs	r0, r0
    2a5c:	00060000 	andeq	r0, r6, r0
    2a60:	0813240c 	ldmdaeq	r3, {r2, r3, sl, sp}
    2a64:	21a09f44 	asrcs	r9, r4, #30
    2a68:	21c00000 	biccs	r0, r0, r0
    2a6c:	00060000 	andeq	r0, r6, r0
    2a70:	0813280c 	ldmdaeq	r3, {r2, r3, fp, sp}
    2a74:	21c09f44 	biccs	r9, r0, r4, asr #30
    2a78:	241c0000 	ldrcs	r0, [ip], #-0
    2a7c:	00060000 	andeq	r0, r6, r0
    2a80:	0813300c 	ldmdaeq	r3, {r2, r3, ip, sp}
    2a84:	00009f44 	andeq	r9, r0, r4, asr #30
    2a88:	00000000 	andeq	r0, r0, r0
    2a8c:	21dc0000 	bicscs	r0, ip, r0
    2a90:	21e40000 	mvncs	r0, r0
    2a94:	00020000 	andeq	r0, r2, r0
    2a98:	21e49f31 	mvncs	r9, r1, lsr pc
    2a9c:	21f80000 	mvnscs	r0, r0
    2aa0:	00020000 	andeq	r0, r2, r0
    2aa4:	21f89f32 	mvnscs	r9, r2, lsr pc
    2aa8:	241c0000 	ldrcs	r0, [ip], #-0
    2aac:	00020000 	andeq	r0, r2, r0
    2ab0:	00009f34 	andeq	r9, r0, r4, lsr pc
    2ab4:	00000000 	andeq	r0, r0, r0
    2ab8:	21dc0000 	bicscs	r0, ip, r0
    2abc:	21e40000 	mvncs	r0, r0
    2ac0:	00060000 	andeq	r0, r6, r0
    2ac4:	0813380c 	ldmdaeq	r3, {r2, r3, fp, ip, sp}
    2ac8:	21e49f44 	mvncs	r9, r4, asr #30
    2acc:	21f80000 	mvnscs	r0, r0
    2ad0:	00060000 	andeq	r0, r6, r0
    2ad4:	08133c0c 	ldmdaeq	r3, {r2, r3, sl, fp, ip, sp}
    2ad8:	21f89f44 	mvnscs	r9, r4, asr #30
    2adc:	241c0000 	ldrcs	r0, [ip], #-0
    2ae0:	00060000 	andeq	r0, r6, r0
    2ae4:	0813400c 	ldmdaeq	r3, {r2, r3, lr}
    2ae8:	00009f44 	andeq	r9, r0, r4, asr #30
    2aec:	00000000 	andeq	r0, r0, r0
    2af0:	21f80000 	mvnscs	r0, r0
    2af4:	21fc0000 	mvnscs	r0, r0
    2af8:	00020000 	andeq	r0, r2, r0
    2afc:	21fc9f31 	mvnscs	r9, r1, lsr pc
    2b00:	22000000 	andcs	r0, r0, #0
    2b04:	00020000 	andeq	r0, r2, r0
    2b08:	22009f32 	andcs	r9, r0, #50, 30	; 0xc8
    2b0c:	22040000 	andcs	r0, r4, #0
    2b10:	00020000 	andeq	r0, r2, r0
    2b14:	22049f33 	andcs	r9, r4, #51, 30	; 0xcc
    2b18:	241c0000 	ldrcs	r0, [ip], #-0
    2b1c:	00020000 	andeq	r0, r2, r0
    2b20:	00009f34 	andeq	r9, r0, r4, lsr pc
    2b24:	00000000 	andeq	r0, r0, r0
    2b28:	21f80000 	mvnscs	r0, r0
    2b2c:	21fc0000 	mvnscs	r0, r0
    2b30:	00060000 	andeq	r0, r6, r0
    2b34:	0813480c 	ldmdaeq	r3, {r2, r3, fp, lr}
    2b38:	21fc9f44 	mvnscs	r9, r4, asr #30
    2b3c:	22000000 	andcs	r0, r0, #0
    2b40:	00060000 	andeq	r0, r6, r0
    2b44:	08134c0c 	ldmdaeq	r3, {r2, r3, sl, fp, lr}
    2b48:	22009f44 	andcs	r9, r0, #68, 30	; 0x110
    2b4c:	241c0000 	ldrcs	r0, [ip], #-0
    2b50:	00060000 	andeq	r0, r6, r0
    2b54:	0813500c 	ldmdaeq	r3, {r2, r3, ip, lr}
    2b58:	00009f44 	andeq	r9, r0, r4, asr #30
    2b5c:	00000000 	andeq	r0, r0, r0
    2b60:	22140000 	andscs	r0, r4, #0
    2b64:	22180000 	andscs	r0, r8, #0
    2b68:	00020000 	andeq	r0, r2, r0
    2b6c:	22189f30 	andscs	r9, r8, #48, 30	; 0xc0
    2b70:	22200000 	eorcs	r0, r0, #0
    2b74:	00010000 	andeq	r0, r1, r0
    2b78:	00222053 	eoreq	r2, r2, r3, asr r0
    2b7c:	0022ac00 	eoreq	sl, r2, r0, lsl #24
    2b80:	73000300 	movwvc	r0, #768	; 0x300
    2b84:	22d09f78 	sbcscs	r9, r0, #120, 30	; 0x1e0
    2b88:	22e40000 	rsccs	r0, r4, #0
    2b8c:	00010000 	andeq	r0, r1, r0
    2b90:	0022e453 	eoreq	lr, r2, r3, asr r4
    2b94:	0022f800 	eoreq	pc, r2, r0, lsl #16
    2b98:	73000300 	movwvc	r0, #768	; 0x300
    2b9c:	22f89f7f 	rscscs	r9, r8, #508	; 0x1fc
    2ba0:	23080000 	movwcs	r0, #32768	; 0x8000
    2ba4:	00010000 	andeq	r0, r1, r0
    2ba8:	00000053 	andeq	r0, r0, r3, asr r0
    2bac:	00000000 	andeq	r0, r0, r0
    2bb0:	00221400 	eoreq	r1, r2, r0, lsl #8
    2bb4:	00221800 	eoreq	r1, r2, r0, lsl #16
    2bb8:	0c000600 	stceq	6, cr0, [r0], {-0}
    2bbc:	44081360 	strmi	r1, [r8], #-864	; 0xfffffca0
    2bc0:	0022189f 	mlaeq	r2, pc, r8, r1	; <UNPREDICTABLE>
    2bc4:	0022ac00 	eoreq	sl, r2, r0, lsl #24
    2bc8:	72000300 	andvc	r0, r0, #0, 6
    2bcc:	22ac9f64 	adccs	r9, ip, #100, 30	; 0x190
    2bd0:	22b40000 	adcscs	r0, r4, #0
    2bd4:	00030000 	andeq	r0, r3, r0
    2bd8:	b49f6872 	ldrlt	r6, [pc], #2162	; 2be0 <ABORT_STACK_SIZE+0x27e0>
    2bdc:	b8000022 	stmdalt	r0, {r1, r5}
    2be0:	03000022 	movweq	r0, #34	; 0x22
    2be4:	9f6c7200 	svcls	0x006c7200
    2be8:	000022b8 			; <UNDEFINED> instruction: 0x000022b8
    2bec:	000022c0 	andeq	r2, r0, r0, asr #5
    2bf0:	70720003 	rsbsvc	r0, r2, r3
    2bf4:	0022c09f 	mlaeq	r2, pc, r0, ip	; <UNPREDICTABLE>
    2bf8:	0022c400 	eoreq	ip, r2, r0, lsl #8
    2bfc:	72000300 	andvc	r0, r0, #0, 6
    2c00:	22c49f74 	sbccs	r9, r4, #116, 30	; 0x1d0
    2c04:	22c80000 	sbccs	r0, r8, #0
    2c08:	00030000 	andeq	r0, r3, r0
    2c0c:	dc9f7471 	cfldrsle	mvf7, [pc], {113}	; 0x71
    2c10:	10000022 	andne	r0, r0, r2, lsr #32
    2c14:	01000023 	tsteq	r0, r3, lsr #32
    2c18:	00005100 	andeq	r5, r0, r0, lsl #2
    2c1c:	00000000 	andeq	r0, r0, r0
    2c20:	23100000 	tstcs	r0, #0
    2c24:	23500000 	cmpcs	r0, #0
    2c28:	00010000 	andeq	r0, r1, r0
    2c2c:	00235053 	eoreq	r5, r3, r3, asr r0
    2c30:	0023e000 	eoreq	lr, r3, r0
    2c34:	73000300 	movwvc	r0, #768	; 0x300
    2c38:	23e09f78 	mvncs	r9, #120, 30	; 0x1e0
    2c3c:	23f80000 	mvnscs	r0, #0
    2c40:	00010000 	andeq	r0, r1, r0
    2c44:	0023f853 	eoreq	pc, r3, r3, asr r8	; <UNPREDICTABLE>
    2c48:	00240c00 	eoreq	r0, r4, r0, lsl #24
    2c4c:	73000300 	movwvc	r0, #768	; 0x300
    2c50:	240c9f7f 	strcs	r9, [ip], #-3967	; 0xfffff081
    2c54:	241c0000 	ldrcs	r0, [ip], #-0
    2c58:	00010000 	andeq	r0, r1, r0
    2c5c:	00000053 	andeq	r0, r0, r3, asr r0
    2c60:	00000000 	andeq	r0, r0, r0
    2c64:	00231000 	eoreq	r1, r3, r0
    2c68:	0023d000 	eoreq	sp, r3, r0
    2c6c:	72000300 	andvc	r0, r0, #0, 6
    2c70:	23d09f64 	bicscs	r9, r0, #100, 30	; 0x190
    2c74:	23e00000 	mvncs	r0, #0
    2c78:	00030000 	andeq	r0, r3, r0
    2c7c:	f09f6471 			; <UNDEFINED> instruction: 0xf09f6471
    2c80:	1c000023 	stcne	0, cr0, [r0], {35}	; 0x23
    2c84:	01000024 	tsteq	r0, r4, lsr #32
    2c88:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2c94:	00100000 	andseq	r0, r0, r0
    2c98:	00010000 	andeq	r0, r1, r0
    2c9c:	00001050 	andeq	r1, r0, r0, asr r0
    2ca0:	00001800 	andeq	r1, r0, r0, lsl #16
    2ca4:	f3000400 	vshl.u8	d0, d0, d0
    2ca8:	009f5001 	addseq	r5, pc, r1
    2cac:	00000000 	andeq	r0, r0, r0
    2cb0:	2c000000 	stccs	0, cr0, [r0], {-0}
    2cb4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    2cb8:	01000000 	mrseq	r0, (UNDEF: 0)
    2cbc:	00385000 	eorseq	r5, r8, r0
    2cc0:	00440000 	subeq	r0, r4, r0
    2cc4:	00040000 	andeq	r0, r4, r0
    2cc8:	9f5001f3 	svcls	0x005001f3
	...
    2cd4:	00000044 	andeq	r0, r0, r4, asr #32
    2cd8:	0000005c 	andeq	r0, r0, ip, asr r0
    2cdc:	5c510001 	mrrcpl	0, 0, r0, r1, cr1
    2ce0:	74000000 	strvc	r0, [r0], #-0
    2ce4:	04000000 	streq	r0, [r0], #-0
    2ce8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2cec:	0000749f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    2cf0:	00008400 	andeq	r8, r0, r0, lsl #8
    2cf4:	51000100 	mrspl	r0, (UNDEF: 16)
    2cf8:	00000084 	andeq	r0, r0, r4, lsl #1
    2cfc:	00000090 	muleq	r0, r0, r0
    2d00:	01f30004 	mvnseq	r0, r4
    2d04:	00009f51 	andeq	r9, r0, r1, asr pc
    2d08:	00000000 	andeq	r0, r0, r0
    2d0c:	00900000 	addseq	r0, r0, r0
    2d10:	00a80000 	adceq	r0, r8, r0
    2d14:	00010000 	andeq	r0, r1, r0
    2d18:	0000a851 	andeq	sl, r0, r1, asr r8
    2d1c:	0000c000 	andeq	ip, r0, r0
    2d20:	f3000400 	vshl.u8	d0, d0, d0
    2d24:	c09f5101 	addsgt	r5, pc, r1, lsl #2
    2d28:	d0000000 	andle	r0, r0, r0
    2d2c:	01000000 	mrseq	r0, (UNDEF: 0)
    2d30:	00d05100 	sbcseq	r5, r0, r0, lsl #2
    2d34:	00dc0000 	sbcseq	r0, ip, r0
    2d38:	00040000 	andeq	r0, r4, r0
    2d3c:	9f5101f3 	svcls	0x005101f3
	...
    2d48:	000000dc 	ldrdeq	r0, [r0], -ip
    2d4c:	000000f4 	strdeq	r0, [r0], -r4
    2d50:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
    2d54:	1c000000 	stcne	0, cr0, [r0], {-0}
    2d58:	04000001 	streq	r0, [r0], #-1
    2d5c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2d60:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2d64:	00014400 	andeq	r4, r1, r0, lsl #8
    2d68:	50000100 	andpl	r0, r0, r0, lsl #2
    2d6c:	00000144 	andeq	r0, r0, r4, asr #2
    2d70:	00000160 	andeq	r0, r0, r0, ror #2
    2d74:	01f30004 	mvnseq	r0, r4
    2d78:	00009f50 	andeq	r9, r0, r0, asr pc
    2d7c:	00000000 	andeq	r0, r0, r0
    2d80:	00dc0000 	sbcseq	r0, ip, r0
    2d84:	00fc0000 	rscseq	r0, ip, r0
    2d88:	00010000 	andeq	r0, r1, r0
    2d8c:	0000fc51 	andeq	pc, r0, r1, asr ip	; <UNPREDICTABLE>
    2d90:	00011c00 	andeq	r1, r1, r0, lsl #24
    2d94:	f3000400 	vshl.u8	d0, d0, d0
    2d98:	1c9f5101 	ldfnes	f5, [pc], {1}
    2d9c:	3c000001 	stccc	0, cr0, [r0], {1}
    2da0:	01000001 	tsteq	r0, r1
    2da4:	013c5100 	teqeq	ip, r0, lsl #2
    2da8:	01600000 	cmneq	r0, r0
    2dac:	00040000 	andeq	r0, r4, r0
    2db0:	9f5101f3 	svcls	0x005101f3
	...
    2dbc:	000000dc 	ldrdeq	r0, [r0], -ip
    2dc0:	00000110 	andeq	r0, r0, r0, lsl r1
    2dc4:	10520001 	subsne	r0, r2, r1
    2dc8:	1c000001 	stcne	0, cr0, [r0], {1}
    2dcc:	04000001 	streq	r0, [r0], #-1
    2dd0:	5201f300 	andpl	pc, r1, #0, 6
    2dd4:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2dd8:	00015400 	andeq	r5, r1, r0, lsl #8
    2ddc:	52000100 	andpl	r0, r0, #0, 2
    2de0:	00000154 	andeq	r0, r0, r4, asr r1
    2de4:	00000160 	andeq	r0, r0, r0, ror #2
    2de8:	01f30004 	mvnseq	r0, r4
    2dec:	00009f52 	andeq	r9, r0, r2, asr pc
    2df0:	00000000 	andeq	r0, r0, r0
    2df4:	01600000 	cmneq	r0, r0
    2df8:	01780000 	cmneq	r8, r0
    2dfc:	00010000 	andeq	r0, r1, r0
    2e00:	00017850 	andeq	r7, r1, r0, asr r8
    2e04:	0001a400 	andeq	sl, r1, r0, lsl #8
    2e08:	f3000400 	vshl.u8	d0, d0, d0
    2e0c:	a49f5001 	ldrge	r5, [pc], #1	; 2e14 <ABORT_STACK_SIZE+0x2a14>
    2e10:	d0000001 	andle	r0, r0, r1
    2e14:	01000001 	tsteq	r0, r1
    2e18:	01d05000 	bicseq	r5, r0, r0
    2e1c:	01ec0000 	mvneq	r0, r0
    2e20:	00040000 	andeq	r0, r4, r0
    2e24:	9f5001f3 	svcls	0x005001f3
	...
    2e30:	00000160 	andeq	r0, r0, r0, ror #2
    2e34:	00000180 	andeq	r0, r0, r0, lsl #3
    2e38:	80510001 	subshi	r0, r1, r1
    2e3c:	a4000001 	strge	r0, [r0], #-1
    2e40:	04000001 	streq	r0, [r0], #-1
    2e44:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2e48:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    2e4c:	0001c400 	andeq	ip, r1, r0, lsl #8
    2e50:	51000100 	mrspl	r0, (UNDEF: 16)
    2e54:	000001c4 	andeq	r0, r0, r4, asr #3
    2e58:	000001ec 	andeq	r0, r0, ip, ror #3
    2e5c:	01f30004 	mvnseq	r0, r4
    2e60:	00009f51 	andeq	r9, r0, r1, asr pc
    2e64:	00000000 	andeq	r0, r0, r0
    2e68:	01600000 	cmneq	r0, r0
    2e6c:	018c0000 	orreq	r0, ip, r0
    2e70:	00010000 	andeq	r0, r1, r0
    2e74:	00018c52 	andeq	r8, r1, r2, asr ip
    2e78:	0001a400 	andeq	sl, r1, r0, lsl #8
    2e7c:	f3000400 	vshl.u8	d0, d0, d0
    2e80:	a49f5201 	ldrge	r5, [pc], #513	; 2e88 <ABORT_STACK_SIZE+0x2a88>
    2e84:	c8000001 	stmdagt	r0, {r0}
    2e88:	01000001 	tsteq	r0, r1
    2e8c:	01c85200 	biceq	r5, r8, r0, lsl #4
    2e90:	01ec0000 	mvneq	r0, r0
    2e94:	00040000 	andeq	r0, r4, r0
    2e98:	9f5201f3 	svcls	0x005201f3
	...
    2ea4:	000001ec 	andeq	r0, r0, ip, ror #3
    2ea8:	00000204 	andeq	r0, r0, r4, lsl #4
    2eac:	04500001 	ldrbeq	r0, [r0], #-1
    2eb0:	18000002 	stmdane	r0, {r1}
    2eb4:	04000002 	streq	r0, [r0], #-2
    2eb8:	5001f300 	andpl	pc, r1, r0, lsl #6
    2ebc:	0002189f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2ec0:	00023400 	andeq	r3, r2, r0, lsl #8
    2ec4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2ed0:	000001ec 	andeq	r0, r0, ip, ror #3
    2ed4:	0000020c 	andeq	r0, r0, ip, lsl #4
    2ed8:	0c510001 	mrrceq	0, 0, r0, r1, cr1
    2edc:	18000002 	stmdane	r0, {r1}
    2ee0:	04000002 	streq	r0, [r0], #-2
    2ee4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2ee8:	0002189f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2eec:	00022800 	andeq	r2, r2, r0, lsl #16
    2ef0:	51000100 	mrspl	r0, (UNDEF: 16)
    2ef4:	00000228 	andeq	r0, r0, r8, lsr #4
    2ef8:	00000234 	andeq	r0, r0, r4, lsr r2
    2efc:	01f30004 	mvnseq	r0, r4
    2f00:	00009f51 	andeq	r9, r0, r1, asr pc
    2f04:	00000000 	andeq	r0, r0, r0
    2f08:	02340000 	eorseq	r0, r4, #0
    2f0c:	02400000 	subeq	r0, r0, #0
    2f10:	00010000 	andeq	r0, r1, r0
    2f14:	00024050 	andeq	r4, r2, r0, asr r0
    2f18:	00025000 	andeq	r5, r2, r0
    2f1c:	f3000400 	vshl.u8	d0, d0, d0
    2f20:	009f5001 	addseq	r5, pc, r1
    2f24:	00000000 	andeq	r0, r0, r0
    2f28:	50000000 	andpl	r0, r0, r0
    2f2c:	5c000002 	stcpl	0, cr0, [r0], {2}
    2f30:	01000002 	tsteq	r0, r2
    2f34:	025c5000 	subseq	r5, ip, #0
    2f38:	02680000 	rsbeq	r0, r8, #0
    2f3c:	00040000 	andeq	r0, r4, r0
    2f40:	9f5001f3 	svcls	0x005001f3
	...
    2f4c:	00000268 	andeq	r0, r0, r8, ror #4
    2f50:	00000278 	andeq	r0, r0, r8, ror r2
    2f54:	78500001 	ldmdavc	r0, {r0}^
    2f58:	80000002 	andhi	r0, r0, r2
    2f5c:	04000002 	streq	r0, [r0], #-2
    2f60:	5001f300 	andpl	pc, r1, r0, lsl #6
    2f64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f68:	00000000 	andeq	r0, r0, r0
    2f6c:	00026800 	andeq	r6, r2, r0, lsl #16
    2f70:	00026c00 	andeq	r6, r2, r0, lsl #24
    2f74:	52000100 	andpl	r0, r0, #0, 2
    2f78:	0000026c 	andeq	r0, r0, ip, ror #4
    2f7c:	00000280 	andeq	r0, r0, r0, lsl #5
    2f80:	01f30004 	mvnseq	r0, r4
    2f84:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2f90:	00280000 	eoreq	r0, r8, r0
    2f94:	00010000 	andeq	r0, r1, r0
    2f98:	00002850 	andeq	r2, r0, r0, asr r8
    2f9c:	0007c400 	andeq	ip, r7, r0, lsl #8
    2fa0:	f3000400 	vshl.u8	d0, d0, d0
    2fa4:	009f5001 	addseq	r5, pc, r1
	...
    2fb0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2fb4:	01000000 	mrseq	r0, (UNDEF: 0)
    2fb8:	00085100 	andeq	r5, r8, r0, lsl #2
    2fbc:	07c40000 	strbeq	r0, [r4, r0]
    2fc0:	00040000 	andeq	r0, r4, r0
    2fc4:	9f5101f3 	svcls	0x005101f3
	...
    2fd4:	00000030 	andeq	r0, r0, r0, lsr r0
    2fd8:	30520001 	subscc	r0, r2, r1
    2fdc:	c4000000 	strgt	r0, [r0], #-0
    2fe0:	04000007 	streq	r0, [r0], #-7
    2fe4:	5201f300 	andpl	pc, r1, #0, 6
    2fe8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2ff4:	00001400 	andeq	r1, r0, r0, lsl #8
    2ff8:	53000100 	movwpl	r0, #256	; 0x100
    2ffc:	00000014 	andeq	r0, r0, r4, lsl r0
    3000:	000007c4 	andeq	r0, r0, r4, asr #15
    3004:	01f30004 	mvnseq	r0, r4
    3008:	00009f53 	andeq	r9, r0, r3, asr pc
	...
    3014:	00040000 	andeq	r0, r4, r0
    3018:	00020000 	andeq	r0, r2, r0
    301c:	00040091 	muleq	r4, r1, r0
    3020:	003f0000 	eorseq	r0, pc, r0
    3024:	00020000 	andeq	r0, r2, r0
    3028:	003f007c 	eorseq	r0, pc, ip, ror r0	; <UNPREDICTABLE>
    302c:	07c40000 	strbeq	r0, [r4, r0]
    3030:	00020000 	andeq	r0, r2, r0
    3034:	00000091 	muleq	r0, r1, r0
    3038:	00000000 	andeq	r0, r0, r0
    303c:	00400000 	subeq	r0, r0, r0
    3040:	00880000 	addeq	r0, r8, r0
    3044:	00020000 	andeq	r0, r2, r0
    3048:	00889f30 	addeq	r9, r8, r0, lsr pc
    304c:	04fc0000 	ldrbteq	r0, [ip], #0
    3050:	00030000 	andeq	r0, r3, r0
    3054:	fc7d8c91 	ldc2l	12, cr8, [sp], #-580	; 0xfffffdbc
    3058:	04000004 	streq	r0, [r0], #-4
    305c:	01000005 	tsteq	r0, r5
    3060:	05045c00 	streq	r5, [r4, #-3072]	; 0xfffff400
    3064:	06fc0000 	ldrbteq	r0, [ip], r0
    3068:	00030000 	andeq	r0, r3, r0
    306c:	fc7d8c91 	ldc2l	12, cr8, [sp], #-580	; 0xfffffdbc
    3070:	00000006 	andeq	r0, r0, r6
    3074:	01000007 	tsteq	r0, r7
    3078:	07005400 	streq	r5, [r0, -r0, lsl #8]
    307c:	07c40000 	strbeq	r0, [r4, r0]
    3080:	00030000 	andeq	r0, r3, r0
    3084:	007d8c91 			; <UNDEFINED> instruction: 0x007d8c91
    3088:	00000000 	andeq	r0, r0, r0
    308c:	40000000 	andmi	r0, r0, r0
    3090:	5c000000 	stcpl	0, cr0, [r0], {-0}
    3094:	01000000 	mrseq	r0, (UNDEF: 0)
    3098:	005c5400 	subseq	r5, ip, r0, lsl #8
    309c:	00880000 	addeq	r0, r8, r0
    30a0:	00030000 	andeq	r0, r3, r0
    30a4:	887d9c91 	ldmdahi	sp!, {r0, r4, r7, sl, fp, ip, pc}^
    30a8:	a0000000 	andge	r0, r0, r0
    30ac:	01000000 	mrseq	r0, (UNDEF: 0)
    30b0:	00a05100 	adceq	r5, r0, r0, lsl #2
    30b4:	00b80000 	adcseq	r0, r8, r0
    30b8:	00010000 	andeq	r0, r1, r0
    30bc:	0000b858 	andeq	fp, r0, r8, asr r8
    30c0:	0000c400 	andeq	ip, r0, r0, lsl #8
    30c4:	51000100 	mrspl	r0, (UNDEF: 16)
    30c8:	000000c4 	andeq	r0, r0, r4, asr #1
    30cc:	000004fc 	strdeq	r0, [r0], -ip
    30d0:	e0910003 	adds	r0, r1, r3
    30d4:	0004fc7c 	andeq	pc, r4, ip, ror ip	; <UNPREDICTABLE>
    30d8:	00050c00 	andeq	r0, r5, r0, lsl #24
    30dc:	51000100 	mrspl	r0, (UNDEF: 16)
    30e0:	0000050c 	andeq	r0, r0, ip, lsl #10
    30e4:	00000534 	andeq	r0, r0, r4, lsr r5
    30e8:	34580001 	ldrbcc	r0, [r8], #-1
    30ec:	00000005 	andeq	r0, r0, r5
    30f0:	03000007 	movweq	r0, #7
    30f4:	7d949100 	ldfvcd	f1, [r4]
    30f8:	00000700 	andeq	r0, r0, r0, lsl #14
    30fc:	000007c4 	andeq	r0, r0, r4, asr #15
    3100:	e0910003 	adds	r0, r1, r3
    3104:	0000007c 	andeq	r0, r0, ip, ror r0
    3108:	00000000 	andeq	r0, r0, r0
    310c:	0000a000 	andeq	sl, r0, r0
    3110:	0000a400 	andeq	sl, r0, r0, lsl #8
    3114:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    3118:	000000a4 	andeq	r0, r0, r4, lsr #1
    311c:	000000b8 	strheq	r0, [r0], -r8
    3120:	00750005 	rsbseq	r0, r5, r5
    3124:	b89f2438 	ldmlt	pc, {r3, r4, r5, sl, sp}	; <UNPREDICTABLE>
    3128:	cc000000 	stcgt	0, cr0, [r0], {-0}
    312c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3130:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    3134:	21007224 	tstcs	r0, r4, lsr #4
    3138:	0000cc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    313c:	0000d800 	andeq	sp, r0, r0, lsl #16
    3140:	52000100 	andpl	r0, r0, #0, 2
    3144:	0000050c 	andeq	r0, r0, ip, lsl #10
    3148:	0000052c 	andeq	r0, r0, ip, lsr #10
    314c:	00550001 	subseq	r0, r5, r1
    3150:	00000000 	andeq	r0, r0, r0
    3154:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3158:	04000000 	streq	r0, [r0], #-0
    315c:	02000005 	andeq	r0, r0, #5
    3160:	009f3000 	addseq	r3, pc, r0
    3164:	c4000007 	strgt	r0, [r0], #-7
    3168:	02000007 	andeq	r0, r0, #7
    316c:	009f3000 	addseq	r3, pc, r0
    3170:	00000000 	andeq	r0, r0, r0
    3174:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3178:	04000000 	streq	r0, [r0], #-0
    317c:	04000005 	streq	r0, [r0], #-5
    3180:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    3184:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    3188:	0007c400 	andeq	ip, r7, r0, lsl #8
    318c:	0a000400 	beq	4194 <SVC_STACK_SIZE+0x194>
    3190:	009fffff 			; <UNDEFINED> instruction: 0x009fffff
    3194:	00000000 	andeq	r0, r0, r0
    3198:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    319c:	04000000 	streq	r0, [r0], #-0
    31a0:	02000005 	andeq	r0, r0, #5
    31a4:	009f3300 	addseq	r3, pc, r0, lsl #6
    31a8:	c4000007 	strgt	r0, [r0], #-7
    31ac:	02000007 	andeq	r0, r0, #7
    31b0:	009f3300 	addseq	r3, pc, r0, lsl #6
    31b4:	00000000 	andeq	r0, r0, r0
    31b8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    31bc:	cc000000 	stcgt	0, cr0, [r0], {-0}
    31c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    31c4:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    31c8:	21007224 	tstcs	r0, r4, lsr #4
    31cc:	0000cc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    31d0:	0000d800 	andeq	sp, r0, r0, lsl #16
    31d4:	52000100 	andpl	r0, r0, #0, 2
    31d8:	000000f8 	strdeq	r0, [r0], -r8
    31dc:	00000108 	andeq	r0, r0, r8, lsl #2
    31e0:	00530001 	subseq	r0, r3, r1
    31e4:	00000000 	andeq	r0, r0, r0
    31e8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    31ec:	fc000000 	stc2	0, cr0, [r0], {-0}
    31f0:	03000004 	movweq	r0, #4
    31f4:	7d8c9100 	stfvcd	f1, [ip]
    31f8:	00000700 	andeq	r0, r0, r0, lsl #14
    31fc:	000007c4 	andeq	r0, r0, r4, asr #15
    3200:	8c910003 	ldchi	0, cr0, [r1], {3}
    3204:	0000007d 	andeq	r0, r0, sp, ror r0
    3208:	00000000 	andeq	r0, r0, r0
    320c:	0000e800 	andeq	lr, r0, r0, lsl #16
    3210:	0000ec00 	andeq	lr, r0, r0, lsl #24
    3214:	72001000 	andvc	r1, r0, #0
    3218:	03243100 	teqeq	r4, #0, 2
    321c:	4000f7f8 	strdmi	pc, [r0], -r8
    3220:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3224:	1c9f1aff 	vldmiane	pc, {s2-s256}
    3228:	78000001 	stmdavc	r0, {r0}
    322c:	01000001 	tsteq	r0, r1
    3230:	07005300 	streq	r5, [r0, -r0, lsl #6]
    3234:	07700000 	ldrbeq	r0, [r0, -r0]!
    3238:	00010000 	andeq	r0, r1, r0
    323c:	00000053 	andeq	r0, r0, r3, asr r0
    3240:	00000000 	andeq	r0, r0, r0
    3244:	0000e800 	andeq	lr, r0, r0, lsl #16
    3248:	0000ec00 	andeq	lr, r0, r0, lsl #24
    324c:	72001000 	andvc	r1, r0, #0
    3250:	03243100 	teqeq	r4, #0, 2
    3254:	4000f7f9 	strdmi	pc, [r0], -r9
    3258:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    325c:	1c9f1aff 	vldmiane	pc, {s2-s256}
    3260:	48000001 	stmdami	r0, {r0}
    3264:	01000001 	tsteq	r0, r1
    3268:	07005200 	streq	r5, [r0, -r0, lsl #4]
    326c:	071c0000 	ldreq	r0, [ip, -r0]
    3270:	00010000 	andeq	r0, r1, r0
    3274:	00000052 	andeq	r0, r0, r2, asr r0
    3278:	00000000 	andeq	r0, r0, r0
    327c:	00011c00 	andeq	r1, r1, r0, lsl #24
    3280:	0001b800 	andeq	fp, r1, r0, lsl #16
    3284:	76000600 	strvc	r0, [r0], -r0, lsl #12
    3288:	1aff0800 	bne	fffc5290 <IRQ_STACK_BASE+0xbbfc5290>
    328c:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    3290:	00072800 	andeq	r2, r7, r0, lsl #16
    3294:	76000600 	strvc	r0, [r0], -r0, lsl #12
    3298:	1aff0800 	bne	fffc52a0 <IRQ_STACK_BASE+0xbbfc52a0>
    329c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32a0:	00000000 	andeq	r0, r0, r0
    32a4:	00012800 	andeq	r2, r1, r0, lsl #16
    32a8:	00014000 	andeq	r4, r1, r0
    32ac:	72001700 	andvc	r1, r0, #0, 14
    32b0:	6a600300 	bvs	1803eb8 <STACK_SIZE+0x1003eb8>
    32b4:	94224001 	strtls	r4, [r2], #-1
    32b8:	1aff0801 	bne	fffc52c4 <IRQ_STACK_BASE+0xbbfc52c4>
    32bc:	1e02800a 	cdpne	0, 0, cr8, cr2, cr10, {0}
    32c0:	24350073 	ldrtcs	r0, [r5], #-115	; 0xffffff8d
    32c4:	01409f22 	cmpeq	r0, r2, lsr #30
    32c8:	01480000 	mrseq	r0, (UNDEF: 72)
    32cc:	00080000 	andeq	r0, r8, r0
    32d0:	24350072 	ldrtcs	r0, [r5], #-114	; 0xffffff8e
    32d4:	9f220070 	svcls	0x00220070
    32d8:	00000700 	andeq	r0, r0, r0, lsl #14
    32dc:	00000714 	andeq	r0, r0, r4, lsl r7
    32e0:	00720017 	rsbseq	r0, r2, r7, lsl r0
    32e4:	016a7803 	cmneq	sl, r3, lsl #16
    32e8:	01942240 	orrseq	r2, r4, r0, asr #4
    32ec:	0a1aff08 	beq	6c2f14 <IRQ_STACK_SIZE+0x6baf14>
    32f0:	731e0280 	tstvc	lr, #128, 4
    32f4:	22243500 	eorcs	r3, r4, #0, 10
    32f8:	0007149f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
    32fc:	00071c00 	andeq	r1, r7, r0, lsl #24
    3300:	72000800 	andvc	r0, r0, #0, 16
    3304:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    3308:	009f2200 	addseq	r2, pc, r0, lsl #4
    330c:	00000000 	andeq	r0, r0, r0
    3310:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    3314:	40000001 	andmi	r0, r0, r1
    3318:	02000001 	andeq	r0, r0, #1
    331c:	009f3000 	addseq	r3, pc, r0
    3320:	14000007 	strne	r0, [r0], #-7
    3324:	02000007 	andeq	r0, r0, #7
    3328:	009f3000 	addseq	r3, pc, r0
    332c:	00000000 	andeq	r0, r0, r0
    3330:	04000000 	streq	r0, [r0], #-0
    3334:	48000002 	stmdami	r0, {r1}
    3338:	02000002 	andeq	r0, r0, #2
    333c:	489f3000 	ldmmi	pc, {ip, sp}	; <UNPREDICTABLE>
    3340:	60000002 	andvs	r0, r0, r2
    3344:	0b000002 	bleq	3354 <ABORT_STACK_SIZE+0x2f54>
    3348:	7d909100 	ldfvcd	f1, [r0]
    334c:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3350:	9f55231c 	svcls	0x0055231c
    3354:	000004c0 	andeq	r0, r0, r0, asr #9
    3358:	00000504 	andeq	r0, r0, r4, lsl #10
    335c:	9091000b 	addsls	r0, r1, fp
    3360:	9101947d 	tstls	r1, sp, ror r4
    3364:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    3368:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    336c:	00000000 	andeq	r0, r0, r0
    3370:	0001b800 	andeq	fp, r1, r0, lsl #16
    3374:	00020400 	andeq	r0, r2, r0, lsl #8
    3378:	30000200 	andcc	r0, r0, r0, lsl #4
    337c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3380:	00000000 	andeq	r0, r0, r0
    3384:	00027800 	andeq	r7, r2, r0, lsl #16
    3388:	0002b000 	andeq	fp, r2, r0
    338c:	30000200 	andcc	r0, r0, r0, lsl #4
    3390:	0002b09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    3394:	0002cc00 	andeq	ip, r2, r0, lsl #24
    3398:	31000200 	mrscc	r0, R8_usr
    339c:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    33a0:	0002ec00 	andeq	lr, r2, r0, lsl #24
    33a4:	32000200 	andcc	r0, r0, #0, 4
    33a8:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    33ac:	00030c00 	andeq	r0, r3, r0, lsl #24
    33b0:	30000200 	andcc	r0, r0, r0, lsl #4
    33b4:	00030c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    33b8:	00032800 	andeq	r2, r3, r0, lsl #16
    33bc:	31000200 	mrscc	r0, R8_usr
    33c0:	0003289f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    33c4:	00034800 	andeq	r4, r3, r0, lsl #16
    33c8:	32000200 	andcc	r0, r0, #0, 4
    33cc:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    33d0:	00037000 	andeq	r7, r3, r0
    33d4:	30000200 	andcc	r0, r0, r0, lsl #4
    33d8:	0003709f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    33dc:	00039000 	andeq	r9, r3, r0
    33e0:	31000200 	mrscc	r0, R8_usr
    33e4:	0003909f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    33e8:	0003b800 	andeq	fp, r3, r0, lsl #16
    33ec:	32000200 	andcc	r0, r0, #0, 4
    33f0:	0003b89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    33f4:	0003d400 	andeq	sp, r3, r0, lsl #8
    33f8:	30000200 	andcc	r0, r0, r0, lsl #4
    33fc:	0003d49f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    3400:	0003f000 	andeq	pc, r3, r0
    3404:	31000200 	mrscc	r0, R8_usr
    3408:	0003f09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    340c:	00040c00 	andeq	r0, r4, r0, lsl #24
    3410:	32000200 	andcc	r0, r0, #0, 4
    3414:	00040c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    3418:	00042800 	andeq	r2, r4, r0, lsl #16
    341c:	30000200 	andcc	r0, r0, r0, lsl #4
    3420:	0004289f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
    3424:	00044400 	andeq	r4, r4, r0, lsl #8
    3428:	31000200 	mrscc	r0, R8_usr
    342c:	0004449f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
    3430:	00046000 	andeq	r6, r4, r0
    3434:	32000200 	andcc	r0, r0, #0, 4
    3438:	0004609f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    343c:	00048000 	andeq	r8, r4, r0
    3440:	30000200 	andcc	r0, r0, r0, lsl #4
    3444:	0004809f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    3448:	0004a000 	andeq	sl, r4, r0
    344c:	31000200 	mrscc	r0, R8_usr
    3450:	0004a09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    3454:	0004c000 	andeq	ip, r4, r0
    3458:	32000200 	andcc	r0, r0, #0, 4
    345c:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    3460:	00050400 	andeq	r0, r5, r0, lsl #8
    3464:	33000200 	movwcc	r0, #512	; 0x200
    3468:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    346c:	00000000 	andeq	r0, r0, r0
    3470:	00027800 	andeq	r7, r2, r0, lsl #16
    3474:	0002ec00 	andeq	lr, r2, r0, lsl #24
    3478:	30000200 	andcc	r0, r0, r0, lsl #4
    347c:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    3480:	00034800 	andeq	r4, r3, r0, lsl #16
    3484:	31000200 	mrscc	r0, R8_usr
    3488:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    348c:	0003b800 	andeq	fp, r3, r0, lsl #16
    3490:	32000200 	andcc	r0, r0, #0, 4
    3494:	0003b89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    3498:	00040c00 	andeq	r0, r4, r0, lsl #24
    349c:	30000200 	andcc	r0, r0, r0, lsl #4
    34a0:	00040c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    34a4:	00046000 	andeq	r6, r4, r0
    34a8:	31000200 	mrscc	r0, R8_usr
    34ac:	0004609f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    34b0:	0004c000 	andeq	ip, r4, r0
    34b4:	32000200 	andcc	r0, r0, #0, 4
    34b8:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    34bc:	00050400 	andeq	r0, r5, r0, lsl #8
    34c0:	33000200 	movwcc	r0, #512	; 0x200
    34c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    34c8:	00000000 	andeq	r0, r0, r0
    34cc:	00027800 	andeq	r7, r2, r0, lsl #16
    34d0:	0003bc00 	andeq	fp, r3, r0, lsl #24
    34d4:	52000100 	andpl	r0, r0, #0, 2
    34d8:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    34dc:	00000504 	andeq	r0, r0, r4, lsl #10
    34e0:	90910012 	addsls	r0, r1, r2, lsl r0
    34e4:	0194067d 	orrseq	r0, r4, sp, ror r6
    34e8:	911aff08 	tstls	sl, r8, lsl #30
    34ec:	1a067d88 	bne	1a2b14 <IRQ_STACK_SIZE+0x19ab14>
    34f0:	9f1f2e30 	svcls	0x001f2e30
	...
    34fc:	00000278 	andeq	r0, r0, r8, ror r2
    3500:	000002ec 	andeq	r0, r0, ip, ror #5
    3504:	ec590001 	mrrc	0, 0, r0, r9, cr1
    3508:	48000002 	stmdami	r0, {r1}
    350c:	03000003 	movweq	r0, #3
    3510:	9f017900 	svcls	0x00017900
    3514:	00000348 	andeq	r0, r0, r8, asr #6
    3518:	000004cc 	andeq	r0, r0, ip, asr #9
    351c:	02790003 	rsbseq	r0, r9, #3
    3520:	0004cc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    3524:	00050400 	andeq	r0, r5, r0, lsl #8
    3528:	79000300 	stmdbvc	r0, {r8, r9}
    352c:	00009f7f 	andeq	r9, r0, pc, ror pc
    3530:	00000000 	andeq	r0, r0, r0
    3534:	02780000 	rsbseq	r0, r8, #0
    3538:	02b00000 	adcseq	r0, r0, #0
    353c:	00030000 	andeq	r0, r3, r0
    3540:	b09f6876 	addslt	r6, pc, r6, ror r8	; <UNPREDICTABLE>
    3544:	cc000002 	stcgt	0, cr0, [r0], {2}
    3548:	03000002 	movweq	r0, #2
    354c:	9f697600 	svcls	0x00697600
    3550:	000002cc 	andeq	r0, r0, ip, asr #5
    3554:	000002ec 	andeq	r0, r0, ip, ror #5
    3558:	6a760003 	bvs	1d8356c <STACK_SIZE+0x158356c>
    355c:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    3560:	00030c00 	andeq	r0, r3, r0, lsl #24
    3564:	76000300 	strvc	r0, [r0], -r0, lsl #6
    3568:	030c9f68 	movweq	r9, #53096	; 0xcf68
    356c:	03280000 	teqeq	r8, #0
    3570:	00030000 	andeq	r0, r3, r0
    3574:	289f6976 	ldmcs	pc, {r1, r2, r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    3578:	48000003 	stmdami	r0, {r0, r1}
    357c:	03000003 	movweq	r0, #3
    3580:	9f6a7600 	svcls	0x006a7600
    3584:	00000348 	andeq	r0, r0, r8, asr #6
    3588:	00000370 	andeq	r0, r0, r0, ror r3
    358c:	68760003 	ldmdavs	r6!, {r0, r1}^
    3590:	0003709f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    3594:	00039000 	andeq	r9, r3, r0
    3598:	76000300 	strvc	r0, [r0], -r0, lsl #6
    359c:	03909f69 	orrseq	r9, r0, #420	; 0x1a4
    35a0:	04780000 	ldrbteq	r0, [r8], #-0
    35a4:	00030000 	andeq	r0, r3, r0
    35a8:	789f6a76 	ldmvc	pc, {r1, r2, r4, r5, r6, r9, fp, sp, lr}	; <UNPREDICTABLE>
    35ac:	04000004 	streq	r0, [r0], #-4
    35b0:	03000005 	movweq	r0, #5
    35b4:	9f677600 	svcls	0x00677600
	...
    35c0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    35c4:	00000504 	andeq	r0, r0, r4, lsl #10
    35c8:	00530001 	subseq	r0, r3, r1
    35cc:	00000000 	andeq	r0, r0, r0
    35d0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    35d4:	0c000003 	stceq	0, cr0, [r0], {3}
    35d8:	01000004 	tsteq	r0, r4
    35dc:	040c5900 	streq	r5, [ip], #-2304	; 0xfffff700
    35e0:	04600000 	strbteq	r0, [r0], #-0
    35e4:	00030000 	andeq	r0, r3, r0
    35e8:	609f0179 	addsvs	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    35ec:	cc000004 	stcgt	0, cr0, [r0], {4}
    35f0:	03000004 	movweq	r0, #4
    35f4:	9f027900 	svcls	0x00027900
    35f8:	000004cc 	andeq	r0, r0, ip, asr #9
    35fc:	00000504 	andeq	r0, r0, r4, lsl #10
    3600:	7f790003 	svcvc	0x00790003
    3604:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3608:	00000000 	andeq	r0, r0, r0
    360c:	0003b800 	andeq	fp, r3, r0, lsl #16
    3610:	0003d400 	andeq	sp, r3, r0, lsl #8
    3614:	56000100 	strpl	r0, [r0], -r0, lsl #2
    3618:	000003d4 	ldrdeq	r0, [r0], -r4
    361c:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3620:	01760003 	cmneq	r6, r3
    3624:	0003f09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    3628:	00040c00 	andeq	r0, r4, r0, lsl #24
    362c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    3630:	040c9f02 	streq	r9, [ip], #-3842	; 0xfffff0fe
    3634:	04280000 	strteq	r0, [r8], #-0
    3638:	00010000 	andeq	r0, r1, r0
    363c:	00042856 	andeq	r2, r4, r6, asr r8
    3640:	00044400 	andeq	r4, r4, r0, lsl #8
    3644:	76000300 	strvc	r0, [r0], -r0, lsl #6
    3648:	04449f01 	strbeq	r9, [r4], #-3841	; 0xfffff0ff
    364c:	04600000 	strbteq	r0, [r0], #-0
    3650:	00030000 	andeq	r0, r3, r0
    3654:	609f0276 	addsvs	r0, pc, r6, ror r2	; <UNPREDICTABLE>
    3658:	78000004 	stmdavc	r0, {r2}
    365c:	01000004 	tsteq	r0, r4
    3660:	04785600 	ldrbteq	r5, [r8], #-1536	; 0xfffffa00
    3664:	04800000 	streq	r0, [r0], #0
    3668:	00030000 	andeq	r0, r3, r0
    366c:	009f7d76 	addseq	r7, pc, r6, ror sp	; <UNPREDICTABLE>
    3670:	00000000 	andeq	r0, r0, r0
    3674:	0c000000 	stceq	0, cr0, [r0], {-0}
    3678:	00000005 	andeq	r0, r0, r5
    367c:	02000007 	andeq	r0, r0, #7
    3680:	009f3000 	addseq	r3, pc, r0
    3684:	00000000 	andeq	r0, r0, r0
    3688:	0c000000 	stceq	0, cr0, [r0], {-0}
    368c:	00000005 	andeq	r0, r0, r5
    3690:	04000007 	streq	r0, [r0], #-7
    3694:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    3698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    369c:	00000000 	andeq	r0, r0, r0
    36a0:	00050c00 	andeq	r0, r5, r0, lsl #24
    36a4:	00070000 	andeq	r0, r7, r0
    36a8:	33000200 	movwcc	r0, #512	; 0x200
    36ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    36b0:	00000000 	andeq	r0, r0, r0
    36b4:	00050c00 	andeq	r0, r5, r0, lsl #24
    36b8:	00052c00 	andeq	r2, r5, r0, lsl #24
    36bc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    36c8:	0000050c 	andeq	r0, r0, ip, lsl #10
    36cc:	000006fc 	strdeq	r0, [r0], -ip
    36d0:	8c910003 	ldchi	0, cr0, [r1], {3}
    36d4:	0006fc7d 	andeq	pc, r6, sp, ror ip	; <UNPREDICTABLE>
    36d8:	00070000 	andeq	r0, r7, r0
    36dc:	91000700 	tstls	r0, r0, lsl #14
    36e0:	31067ce8 	smlattcc	r6, r8, ip, r7
    36e4:	00009f1c 	andeq	r9, r0, ip, lsl pc
    36e8:	00000000 	andeq	r0, r0, r0
    36ec:	053c0000 	ldreq	r0, [ip, #-0]!
    36f0:	07000000 	streq	r0, [r0, -r0]
    36f4:	00020000 	andeq	r0, r2, r0
    36f8:	00009f30 	andeq	r9, r0, r0, lsr pc
    36fc:	00000000 	andeq	r0, r0, r0
    3700:	05840000 	streq	r0, [r4]
    3704:	05ac0000 	streq	r0, [ip, #0]!
    3708:	000b0000 	andeq	r0, fp, r0
    370c:	947d9091 	ldrbtls	r9, [sp], #-145	; 0xffffff6f
    3710:	1c7c9101 	ldfnep	f1, [ip], #-4
    3714:	d89f4b23 	ldmle	pc, {r0, r1, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    3718:	00000006 	andeq	r0, r0, r6
    371c:	0b000007 	bleq	3740 <ABORT_STACK_SIZE+0x3340>
    3720:	7d909100 	ldfvcd	f1, [r0]
    3724:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3728:	9f4b231c 	svcls	0x004b231c
	...
    3734:	00000584 	andeq	r0, r0, r4, lsl #11
    3738:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    373c:	9f300002 	svcls	0x00300002
    3740:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    3744:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    3748:	00760008 	rsbseq	r0, r6, r8
    374c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    3750:	05b89f55 	ldreq	r9, [r8, #3925]!	; 0xf55
    3754:	06d40000 	ldrbeq	r0, [r4], r0
    3758:	00080000 	andeq	r0, r8, r0
    375c:	7c910076 	ldcvc	0, cr0, [r1], {118}	; 0x76
    3760:	9f54231c 	svcls	0x0054231c
    3764:	000006d4 	ldrdeq	r0, [r0], -r4
    3768:	00000700 	andeq	r0, r0, r0, lsl #14
    376c:	00760008 	rsbseq	r0, r6, r8
    3770:	231c7c91 	tstcs	ip, #37120	; 0x9100
    3774:	00009f55 	andeq	r9, r0, r5, asr pc
    3778:	00000000 	andeq	r0, r0, r0
    377c:	05dc0000 	ldrbeq	r0, [ip]
    3780:	06200000 	strteq	r0, [r0], -r0
    3784:	00020000 	andeq	r0, r2, r0
    3788:	06209f30 	qasxeq	r9, r0, r0
    378c:	06740000 	ldrbteq	r0, [r4], -r0
    3790:	00020000 	andeq	r0, r2, r0
    3794:	06749f31 	uhasxeq	r9, r4, r1
    3798:	06d40000 	ldrbeq	r0, [r4], r0
    379c:	00020000 	andeq	r0, r2, r0
    37a0:	06d49f32 			; <UNDEFINED> instruction: 0x06d49f32
    37a4:	07000000 	streq	r0, [r0, -r0]
    37a8:	00020000 	andeq	r0, r2, r0
    37ac:	00009f33 	andeq	r9, r0, r3, lsr pc
    37b0:	00000000 	andeq	r0, r0, r0
    37b4:	05dc0000 	ldrbeq	r0, [ip]
    37b8:	05e80000 	strbeq	r0, [r8, #0]!
    37bc:	00020000 	andeq	r0, r2, r0
    37c0:	05e89f30 	strbeq	r9, [r8, #3888]!	; 0xf30
    37c4:	06040000 	streq	r0, [r4], -r0
    37c8:	00020000 	andeq	r0, r2, r0
    37cc:	06049f31 			; <UNDEFINED> instruction: 0x06049f31
    37d0:	06200000 	strteq	r0, [r0], -r0
    37d4:	00020000 	andeq	r0, r2, r0
    37d8:	06209f32 	qasxeq	r9, r0, r2
    37dc:	063c0000 	ldrteq	r0, [ip], -r0
    37e0:	00020000 	andeq	r0, r2, r0
    37e4:	063c9f30 	shasxeq	r9, ip, r0
    37e8:	06580000 	ldrbeq	r0, [r8], -r0
    37ec:	00020000 	andeq	r0, r2, r0
    37f0:	06589f31 	uasxeq	r9, r8, r1
    37f4:	06740000 	ldrbteq	r0, [r4], -r0
    37f8:	00020000 	andeq	r0, r2, r0
    37fc:	06749f32 	uhasxeq	r9, r4, r2
    3800:	06940000 	ldreq	r0, [r4], r0
    3804:	00020000 	andeq	r0, r2, r0
    3808:	06949f30 			; <UNDEFINED> instruction: 0x06949f30
    380c:	06b40000 	ldrteq	r0, [r4], r0
    3810:	00020000 	andeq	r0, r2, r0
    3814:	06b49f31 			; <UNDEFINED> instruction: 0x06b49f31
    3818:	06d40000 	ldrbeq	r0, [r4], r0
    381c:	00020000 	andeq	r0, r2, r0
    3820:	06d49f32 			; <UNDEFINED> instruction: 0x06d49f32
    3824:	07000000 	streq	r0, [r0, -r0]
    3828:	00020000 	andeq	r0, r2, r0
    382c:	00009f33 	andeq	r9, r0, r3, lsr pc
    3830:	00000000 	andeq	r0, r0, r0
    3834:	05dc0000 	ldrbeq	r0, [ip]
    3838:	07000000 	streq	r0, [r0, -r0]
    383c:	00010000 	andeq	r0, r1, r0
    3840:	00000053 	andeq	r0, r0, r3, asr r0
    3844:	00000000 	andeq	r0, r0, r0
    3848:	0005dc00 	andeq	sp, r5, r0, lsl #24
    384c:	00062000 	andeq	r2, r6, r0
    3850:	7c000300 	stcvc	3, cr0, [r0], {-0}
    3854:	06209f7f 	qsub16eq	r9, r0, pc	; <UNPREDICTABLE>
    3858:	06740000 	ldrbteq	r0, [r4], -r0
    385c:	00010000 	andeq	r0, r1, r0
    3860:	0006745c 	andeq	r7, r6, ip, asr r4
    3864:	0006e000 	andeq	lr, r6, r0
    3868:	7c000300 	stcvc	3, cr0, [r0], {-0}
    386c:	06e09f01 	strbteq	r9, [r0], r1, lsl #30
    3870:	06e40000 	strbteq	r0, [r4], r0
    3874:	00030000 	andeq	r0, r3, r0
    3878:	e49f0275 	ldr	r0, [pc], #629	; 3880 <ABORT_STACK_SIZE+0x3480>
    387c:	00000006 	andeq	r0, r0, r6
    3880:	03000007 	movweq	r0, #7
    3884:	9f7e7c00 	svcls	0x007e7c00
	...
    3890:	000005dc 	ldrdeq	r0, [r0], -ip
    3894:	000005e8 	andeq	r0, r0, r8, ror #11
    3898:	e8500001 	ldmda	r0, {r0}^
    389c:	04000005 	streq	r0, [r0], #-5
    38a0:	03000006 	movweq	r0, #6
    38a4:	9f017000 	svcls	0x00017000
    38a8:	00000604 	andeq	r0, r0, r4, lsl #12
    38ac:	00000620 	andeq	r0, r0, r0, lsr #12
    38b0:	02700003 	rsbseq	r0, r0, #3
    38b4:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    38b8:	00063c00 	andeq	r3, r6, r0, lsl #24
    38bc:	50000100 	andpl	r0, r0, r0, lsl #2
    38c0:	0000063c 	andeq	r0, r0, ip, lsr r6
    38c4:	00000658 	andeq	r0, r0, r8, asr r6
    38c8:	01700003 	cmneq	r0, r3
    38cc:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
    38d0:	00067400 	andeq	r7, r6, r0, lsl #8
    38d4:	70000300 	andvc	r0, r0, r0, lsl #6
    38d8:	06749f02 	ldrbteq	r9, [r4], -r2, lsl #30
    38dc:	068c0000 	streq	r0, [ip], r0
    38e0:	00010000 	andeq	r0, r1, r0
    38e4:	00068c50 	andeq	r8, r6, r0, asr ip
    38e8:	00069400 	andeq	r9, r6, r0, lsl #8
    38ec:	70000300 	andvc	r0, r0, r0, lsl #6
    38f0:	00009f7d 	andeq	r9, r0, sp, ror pc
    38f4:	00000000 	andeq	r0, r0, r0
    38f8:	09f80000 	ldmibeq	r8!, {}^	; <UNPREDICTABLE>
    38fc:	0af80000 	beq	ffe03904 <IRQ_STACK_BASE+0xbbe03904>
    3900:	00010000 	andeq	r0, r1, r0
    3904:	000af850 	andeq	pc, sl, r0, asr r8	; <UNPREDICTABLE>
    3908:	000b3800 	andeq	r3, fp, r0, lsl #16
    390c:	7a000600 	bvc	5114 <SVC_STACK_SIZE+0x1114>
    3910:	5cbfffc0 	ldcpl	15, cr15, [pc], #768	; 3c18 <ABORT_STACK_SIZE+0x3818>
    3914:	000b389f 	muleq	fp, pc, r8	; <UNPREDICTABLE>
    3918:	000b3c00 	andeq	r3, fp, r0, lsl #24
    391c:	f3000400 	vshl.u8	d0, d0, d0
    3920:	3c9f5001 	ldccc	0, cr5, [pc], {1}
    3924:	5800000b 	stmdapl	r0, {r0, r1, r3}
    3928:	0100000b 	tsteq	r0, fp
    392c:	0b585000 	bleq	1617934 <STACK_SIZE+0xe17934>
    3930:	0b740000 	bleq	1d03938 <STACK_SIZE+0x1503938>
    3934:	00060000 	andeq	r0, r6, r0
    3938:	bfffc07a 	svclt	0x00ffc07a
    393c:	00009f5c 	andeq	r9, r0, ip, asr pc
    3940:	00000000 	andeq	r0, r0, r0
    3944:	0a600000 	beq	180394c <STACK_SIZE+0x100394c>
    3948:	0b080000 	bleq	203950 <IRQ_STACK_SIZE+0x1fb950>
    394c:	00010000 	andeq	r0, r1, r0
    3950:	000b3c59 	andeq	r3, fp, r9, asr ip
    3954:	000b6c00 	andeq	r6, fp, r0, lsl #24
    3958:	59000100 	stmdbpl	r0, {r8}
	...
    3964:	00000a60 	andeq	r0, r0, r0, ror #20
    3968:	00000a64 	andeq	r0, r0, r4, ror #20
    396c:	54910002 	ldrpl	r0, [r1], #2
	...
    3978:	00000a68 	andeq	r0, r0, r8, ror #20
    397c:	00000ae0 	andeq	r0, r0, r0, ror #21
    3980:	3c5c0001 	mrrccc	0, 0, r0, ip, cr1
    3984:	5800000b 	stmdapl	r0, {r0, r1, r3}
    3988:	0100000b 	tsteq	r0, fp
    398c:	00005c00 	andeq	r5, r0, r0, lsl #24
    3990:	00000000 	andeq	r0, r0, r0
    3994:	0b740000 	bleq	1d0399c <STACK_SIZE+0x150399c>
    3998:	0b940000 	bleq	fe5039a0 <IRQ_STACK_BASE+0xba5039a0>
    399c:	00010000 	andeq	r0, r1, r0
    39a0:	000b9451 	andeq	r9, fp, r1, asr r4
    39a4:	000ba400 	andeq	sl, fp, r0, lsl #8
    39a8:	f3000400 	vshl.u8	d0, d0, d0
    39ac:	009f5101 	addseq	r5, pc, r1, lsl #2
    39b0:	00000000 	andeq	r0, r0, r0
    39b4:	a4000000 	strge	r0, [r0], #-0
    39b8:	c800000b 	stmdagt	r0, {r0, r1, r3}
    39bc:	0100000b 	tsteq	r0, fp
    39c0:	0bc85000 	bleq	ff2179c8 <IRQ_STACK_BASE+0xbb2179c8>
    39c4:	0bcc0000 	bleq	ff3039cc <IRQ_STACK_BASE+0xbb3039cc>
    39c8:	00040000 	andeq	r0, r4, r0
    39cc:	9f5001f3 	svcls	0x005001f3
	...
    39d8:	00000ba4 	andeq	r0, r0, r4, lsr #23
    39dc:	00000bc0 	andeq	r0, r0, r0, asr #23
    39e0:	c0510001 	subsgt	r0, r1, r1
    39e4:	cc00000b 	stcgt	0, cr0, [r0], {11}
    39e8:	0400000b 	streq	r0, [r0], #-11
    39ec:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    39f4:	00000000 	andeq	r0, r0, r0
    39f8:	000bcc00 	andeq	ip, fp, r0, lsl #24
    39fc:	000be800 	andeq	lr, fp, r0, lsl #16
    3a00:	50000100 	andpl	r0, r0, r0, lsl #2
    3a04:	00000be8 	andeq	r0, r0, r8, ror #23
    3a08:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3a0c:	01f30004 	mvnseq	r0, r4
    3a10:	00009f50 	andeq	r9, r0, r0, asr pc
    3a14:	00000000 	andeq	r0, r0, r0
    3a18:	0c200000 	stceq	0, cr0, [r0], #-0
    3a1c:	0c300000 	ldceq	0, cr0, [r0], #-0
    3a20:	00020000 	andeq	r0, r2, r0
    3a24:	0c309f30 	ldceq	15, cr9, [r0], #-192	; 0xffffff40
    3a28:	0c600000 	stcleq	0, cr0, [r0], #-0
    3a2c:	00010000 	andeq	r0, r1, r0
    3a30:	00000053 	andeq	r0, r0, r3, asr r0
    3a34:	00000000 	andeq	r0, r0, r0
    3a38:	000bf000 	andeq	pc, fp, r0
    3a3c:	000c2000 	andeq	r2, ip, r0
    3a40:	30000200 	andcc	r0, r0, r0, lsl #4
    3a44:	000c209f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
    3a48:	000c7000 	andeq	r7, ip, r0
    3a4c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3a58:	00000c30 	andeq	r0, r0, r0, lsr ip
    3a5c:	00000c60 	andeq	r0, r0, r0, ror #24
    3a60:	9f300002 	svcls	0x00300002
	...
    3a6c:	00000c30 	andeq	r0, r0, r0, lsr ip
    3a70:	00000c3c 	andeq	r0, r0, ip, lsr ip
    3a74:	3c530001 	mrrccc	0, 0, r0, r3, cr1
    3a78:	6000000c 	andvs	r0, r0, ip
    3a7c:	0300000c 	movweq	r0, #12
    3a80:	9f7f7300 	svcls	0x007f7300
	...
    3a8c:	00000c78 	andeq	r0, r0, r8, ror ip
    3a90:	00000ca8 	andeq	r0, r0, r8, lsr #25
    3a94:	a8500001 	ldmdage	r0, {r0}^
    3a98:	0000000c 	andeq	r0, r0, ip
    3a9c:	0400000d 	streq	r0, [r0], #-13
    3aa0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3aa4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3aa8:	00000000 	andeq	r0, r0, r0
    3aac:	000ca800 	andeq	sl, ip, r0, lsl #16
    3ab0:	000cb800 	andeq	fp, ip, r0, lsl #16
    3ab4:	30000200 	andcc	r0, r0, r0, lsl #4
    3ab8:	000cb89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    3abc:	000ce800 	andeq	lr, ip, r0, lsl #16
    3ac0:	53000100 	movwpl	r0, #256	; 0x100
	...
    3acc:	00000c78 	andeq	r0, r0, r8, ror ip
    3ad0:	00000ca8 	andeq	r0, r0, r8, lsr #25
    3ad4:	9f300002 	svcls	0x00300002
    3ad8:	00000ca8 	andeq	r0, r0, r8, lsr #25
    3adc:	00000cf8 	strdeq	r0, [r0], -r8
    3ae0:	00560001 	subseq	r0, r6, r1
    3ae4:	00000000 	andeq	r0, r0, r0
    3ae8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3aec:	c400000c 	strgt	r0, [r0], #-12
    3af0:	0100000c 	tsteq	r0, ip
    3af4:	0cc45300 	stcleq	3, cr5, [r4], {0}
    3af8:	0ce80000 	stcleq	0, cr0, [r8]
    3afc:	00030000 	andeq	r0, r3, r0
    3b00:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    3b04:	00000000 	andeq	r0, r0, r0
    3b08:	14000000 	strne	r0, [r0], #-0
    3b0c:	4400000d 	strmi	r0, [r0], #-13
    3b10:	0100000d 	tsteq	r0, sp
    3b14:	0d445100 	stfeqe	f5, [r4, #-0]
    3b18:	0db80000 	ldceq	0, cr0, [r8]
    3b1c:	00020000 	andeq	r0, r2, r0
    3b20:	00005491 	muleq	r0, r1, r4
    3b24:	00000000 	andeq	r0, r0, r0
    3b28:	0d140000 	ldceq	0, cr0, [r4, #-0]
    3b2c:	0d440000 	stcleq	0, cr0, [r4, #-0]
    3b30:	00010000 	andeq	r0, r1, r0
    3b34:	000d4452 	andeq	r4, sp, r2, asr r4
    3b38:	000db800 	andeq	fp, sp, r0, lsl #16
    3b3c:	f3000400 	vshl.u8	d0, d0, d0
    3b40:	009f5201 	addseq	r5, pc, r1, lsl #4
    3b44:	00000000 	andeq	r0, r0, r0
    3b48:	2c000000 	stccs	0, cr0, [r0], {-0}
    3b4c:	b400000d 	strlt	r0, [r0], #-13
    3b50:	0100000d 	tsteq	r0, sp
    3b54:	00005700 	andeq	r5, r0, r0, lsl #14
    3b58:	00000000 	andeq	r0, r0, r0
    3b5c:	0d2c0000 	stceq	0, cr0, [ip, #-0]
    3b60:	0db40000 	ldceq	0, cr0, [r4]
    3b64:	00010000 	andeq	r0, r1, r0
    3b68:	0000005a 	andeq	r0, r0, sl, asr r0
    3b6c:	00000000 	andeq	r0, r0, r0
    3b70:	000d4400 	andeq	r4, sp, r0, lsl #8
    3b74:	000d6000 	andeq	r6, sp, r0
    3b78:	30000200 	andcc	r0, r0, r0, lsl #4
    3b7c:	000d609f 	muleq	sp, pc, r0	; <UNPREDICTABLE>
    3b80:	000d9800 	andeq	r9, sp, r0, lsl #16
    3b84:	53000100 	movwpl	r0, #256	; 0x100
	...
    3b90:	00000d2c 	andeq	r0, r0, ip, lsr #26
    3b94:	00000d44 	andeq	r0, r0, r4, asr #26
    3b98:	9f300002 	svcls	0x00300002
    3b9c:	00000d44 	andeq	r0, r0, r4, asr #26
    3ba0:	00000dac 	andeq	r0, r0, ip, lsr #27
    3ba4:	00590001 	subseq	r0, r9, r1
    3ba8:	00000000 	andeq	r0, r0, r0
    3bac:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3bb0:	7800000d 	stmdavc	r0, {r0, r2, r3}
    3bb4:	0200000d 	andeq	r0, r0, #13
    3bb8:	78047100 	stmdavc	r4, {r8, ip, sp, lr}
    3bbc:	9000000d 	andls	r0, r0, sp
    3bc0:	0200000d 	andeq	r0, r0, #13
    3bc4:	90027100 	andls	r7, r2, r0, lsl #2
    3bc8:	9800000d 	stmdals	r0, {r0, r2, r3}
    3bcc:	0100000d 	tsteq	r0, sp
    3bd0:	00005400 	andeq	r5, r0, r0, lsl #8
    3bd4:	00000000 	andeq	r0, r0, r0
    3bd8:	0d6c0000 	stcleq	0, cr0, [ip, #-0]
    3bdc:	0d840000 	stceq	0, cr0, [r4]
    3be0:	00010000 	andeq	r0, r1, r0
    3be4:	000d8455 	andeq	r8, sp, r5, asr r4
    3be8:	000d9800 	andeq	r9, sp, r0, lsl #16
    3bec:	70000800 	andvc	r0, r0, r0, lsl #16
    3bf0:	22007300 	andcs	r7, r0, #0, 6
    3bf4:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
    3bf8:	00000000 	andeq	r0, r0, r0
    3bfc:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3c00:	e400000d 	str	r0, [r0], #-13
    3c04:	0100000d 	tsteq	r0, sp
    3c08:	0de45100 	stfeqe	f5, [r4]
    3c0c:	0e440000 	cdpeq	0, 4, cr0, cr4, cr0, {0}
    3c10:	00040000 	andeq	r0, r4, r0
    3c14:	9f5101f3 	svcls	0x005101f3
	...
    3c20:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    3c24:	00000de4 	andeq	r0, r0, r4, ror #27
    3c28:	e4520001 	ldrb	r0, [r2], #-1
    3c2c:	4400000d 	strmi	r0, [r0], #-13
    3c30:	0400000e 	streq	r0, [r0], #-14
    3c34:	5201f300 	andpl	pc, r1, #0, 6
    3c38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	000db800 	andeq	fp, sp, r0, lsl #16
    3c44:	000de400 	andeq	lr, sp, r0, lsl #8
    3c48:	53000100 	movwpl	r0, #256	; 0x100
    3c4c:	00000de4 	andeq	r0, r0, r4, ror #27
    3c50:	00000e44 	andeq	r0, r0, r4, asr #28
    3c54:	01f30004 	mvnseq	r0, r4
    3c58:	00009f53 	andeq	r9, r0, r3, asr pc
    3c5c:	00000000 	andeq	r0, r0, r0
    3c60:	0de40000 	stcleq	0, cr0, [r4]
    3c64:	0df80000 	ldcleq	0, cr0, [r8]
    3c68:	00020000 	andeq	r0, r2, r0
    3c6c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3c70:	00000000 	andeq	r0, r0, r0
    3c74:	0dc40000 	stcleq	0, cr0, [r4]
    3c78:	0de40000 	stcleq	0, cr0, [r4]
    3c7c:	00020000 	andeq	r0, r2, r0
    3c80:	0de49f30 	stcleq	15, cr9, [r4, #192]!	; 0xc0
    3c84:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    3c88:	00070000 	andeq	r0, r7, r0
    3c8c:	01f30071 	mvnseq	r0, r1, ror r0
    3c90:	289f1c51 	ldmcs	pc, {r0, r4, r6, sl, fp, ip}	; <UNPREDICTABLE>
    3c94:	2c00000e 	stccs	0, cr0, [r0], {14}
    3c98:	0900000e 	stmdbeq	r0, {r1, r2, r3}
    3c9c:	f3007100 	vrhadd.u8	d7, d0, d0
    3ca0:	231c5101 	tstcs	ip, #1073741824	; 0x40000000
    3ca4:	0e2c9f01 	cdpeq	15, 2, cr9, cr12, cr1, {0}
    3ca8:	0e380000 	cdpeq	0, 3, cr0, cr8, cr0, {0}
    3cac:	00070000 	andeq	r0, r7, r0
    3cb0:	01f30071 	mvnseq	r0, r1, ror r0
    3cb4:	009f1c51 	addseq	r1, pc, r1, asr ip	; <UNPREDICTABLE>
	...
    3cc0:	2000000e 	andcs	r0, r0, lr
    3cc4:	0200000e 	andeq	r0, r0, #14
    3cc8:	20007400 	andcs	r7, r0, r0, lsl #8
    3ccc:	2800000e 	stmdacs	r0, {r1, r2, r3}
    3cd0:	0100000e 	tsteq	r0, lr
    3cd4:	00005600 	andeq	r5, r0, r0, lsl #12
    3cd8:	00000000 	andeq	r0, r0, r0
    3cdc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3ce0:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    3ce4:	00010000 	andeq	r0, r1, r0
    3ce8:	00000051 	andeq	r0, r0, r1, asr r0
    3cec:	00000000 	andeq	r0, r0, r0
    3cf0:	000e0000 	andeq	r0, lr, r0
    3cf4:	000e1400 	andeq	r1, lr, r0, lsl #8
    3cf8:	52000100 	andpl	r0, r0, #0, 2
    3cfc:	00000e14 	andeq	r0, r0, r4, lsl lr
    3d00:	00000e28 	andeq	r0, r0, r8, lsr #28
    3d04:	7f720003 	svcvc	0x00720003
    3d08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d0c:	00000000 	andeq	r0, r0, r0
    3d10:	000ea000 	andeq	sl, lr, r0
    3d14:	000eb400 	andeq	fp, lr, r0, lsl #8
    3d18:	50000600 	andpl	r0, r0, r0, lsl #12
    3d1c:	93510493 	cmpls	r1, #-1828716544	; 0x93000000
    3d20:	000eb404 	andeq	fp, lr, r4, lsl #8
    3d24:	000ebc00 	andeq	fp, lr, r0, lsl #24
    3d28:	90000500 	andls	r0, r0, r0, lsl #10
    3d2c:	08930290 	ldmeq	r3, {r4, r7, r9}
	...
    3d38:	00000ee0 	andeq	r0, r0, r0, ror #29
    3d3c:	00000ef8 	strdeq	r0, [r0], -r8
    3d40:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
    3d44:	2400000e 	strcs	r0, [r0], #-14
    3d48:	01000010 	tsteq	r0, r0, lsl r0
    3d4c:	00005800 	andeq	r5, r0, r0, lsl #16
    3d50:	00000000 	andeq	r0, r0, r0
    3d54:	0ee00000 	cdpeq	0, 14, cr0, cr0, cr0, {0}
    3d58:	0f280000 	svceq	0x00280000
    3d5c:	00010000 	andeq	r0, r1, r0
    3d60:	000f2851 	andeq	r2, pc, r1, asr r8	; <UNPREDICTABLE>
    3d64:	00102400 	andseq	r2, r0, r0, lsl #8
    3d68:	7b000200 	blvc	4570 <SVC_STACK_SIZE+0x570>
    3d6c:	00000048 	andeq	r0, r0, r8, asr #32
    3d70:	00000000 	andeq	r0, r0, r0
    3d74:	000ee000 	andeq	lr, lr, r0
    3d78:	000f7400 	andeq	r7, pc, r0, lsl #8
    3d7c:	52000100 	andpl	r0, r0, #0, 2
    3d80:	00000f74 	andeq	r0, r0, r4, ror pc
    3d84:	00000f7f 	andeq	r0, r0, pc, ror pc
    3d88:	7f510001 	svcvc	0x00510001
    3d8c:	2400000f 	strcs	r0, [r0], #-15
    3d90:	04000010 	streq	r0, [r0], #-16
    3d94:	5201f300 	andpl	pc, r1, #0, 6
    3d98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d9c:	00000000 	andeq	r0, r0, r0
    3da0:	000f9000 	andeq	r9, pc, r0
    3da4:	000fac00 	andeq	sl, pc, r0, lsl #24
    3da8:	30000200 	andcc	r0, r0, r0, lsl #4
    3dac:	000fac9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    3db0:	000fbc00 	andeq	fp, pc, r0, lsl #24
    3db4:	52000100 	andpl	r0, r0, #0, 2
    3db8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    3dbc:	00000ff8 	strdeq	r0, [r0], -r8
    3dc0:	7f720003 	svcvc	0x00720003
    3dc4:	000ff89f 	muleq	pc, pc, r8	; <UNPREDICTABLE>
    3dc8:	00100c00 	andseq	r0, r0, r0, lsl #24
    3dcc:	52000100 	andpl	r0, r0, #0, 2
	...
    3dd8:	00000f80 	andeq	r0, r0, r0, lsl #31
    3ddc:	00000f84 	andeq	r0, r0, r4, lsl #31
    3de0:	7f7a0003 	svcvc	0x007a0003
    3de4:	000f849f 	muleq	pc, pc, r4	; <UNPREDICTABLE>
    3de8:	00101400 	andseq	r1, r0, r0, lsl #8
    3dec:	5a000100 	bpl	41f4 <SVC_STACK_SIZE+0x1f4>
    3df0:	00001014 	andeq	r1, r0, r4, lsl r0
    3df4:	00001018 	andeq	r1, r0, r8, lsl r0
    3df8:	017a0003 	cmneq	sl, r3
    3dfc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e00:	00000000 	andeq	r0, r0, r0
    3e04:	000fac00 	andeq	sl, pc, r0, lsl #24
    3e08:	000fcc00 	andeq	ip, pc, r0, lsl #24
    3e0c:	73002400 	movwvc	r2, #1024	; 0x400
    3e10:	09019401 	stmdbeq	r1, {r0, sl, ip, pc}
    3e14:	ff081afc 			; <UNDEFINED> instruction: 0xff081afc
    3e18:	7324331a 	teqvc	r4, #1744830464	; 0x68000000
    3e1c:	33019400 	movwcc	r9, #5120	; 0x1400
    3e20:	1aff0825 	bne	fffc5ebc <IRQ_STACK_BASE+0xbbfc5ebc>
    3e24:	94027322 	strls	r7, [r2], #-802	; 0xfffffcde
    3e28:	1af80901 	bne	ffe06234 <IRQ_STACK_BASE+0xbbe06234>
    3e2c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3e30:	cc9f2224 	lfmgt	f2, 4, [pc], {36}	; 0x24
    3e34:	fc00000f 	stc2	0, cr0, [r0], {15}
    3e38:	2400000f 	strcs	r0, [r0], #-15
    3e3c:	947e7300 	ldrbtls	r7, [lr], #-768	; 0xfffffd00
    3e40:	1afc0901 	bne	fff0624c <IRQ_STACK_BASE+0xbbf0624c>
    3e44:	331aff08 	tstcc	sl, #8, 30
    3e48:	947d7324 	ldrbtls	r7, [sp], #-804	; 0xfffffcdc
    3e4c:	08253301 	stmdaeq	r5!, {r0, r8, r9, ip, sp}
    3e50:	73221aff 	teqvc	r2, #1044480	; 0xff000
    3e54:	0901947f 	stmdbeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    3e58:	ff081af8 			; <UNDEFINED> instruction: 0xff081af8
    3e5c:	2224381a 	eorcs	r3, r4, #1703936	; 0x1a0000
    3e60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e64:	00000000 	andeq	r0, r0, r0
    3e68:	000efc00 	andeq	pc, lr, r0, lsl #24
    3e6c:	000f6000 	andeq	r6, pc, r0
    3e70:	72000300 	andvc	r0, r0, #0, 6
    3e74:	0f609f0a 	svceq	0x00609f0a
    3e78:	0f740000 	svceq	0x00740000
    3e7c:	00030000 	andeq	r0, r3, r0
    3e80:	749f1672 	ldrvc	r1, [pc], #1650	; 3e88 <ABORT_STACK_SIZE+0x3a88>
    3e84:	7f00000f 	svcvc	0x0000000f
    3e88:	0300000f 	movweq	r0, #15
    3e8c:	9f167100 	svcls	0x00167100
    3e90:	00000f7f 	andeq	r0, r0, pc, ror pc
    3e94:	00001024 	andeq	r1, r0, r4, lsr #32
    3e98:	01f30006 	mvnseq	r0, r6
    3e9c:	9f162352 	svcls	0x00162352
	...
    3ea8:	00000f60 	andeq	r0, r0, r0, ror #30
    3eac:	00000fac 	andeq	r0, r0, ip, lsr #31
    3eb0:	ac590001 	mrrcge	0, 0, r0, r9, cr1
    3eb4:	cc00000f 	stcgt	0, cr0, [r0], {15}
    3eb8:	0100000f 	tsteq	r0, pc
    3ebc:	0fcc5300 	svceq	0x00cc5300
    3ec0:	0ff80000 	svceq	0x00f80000
    3ec4:	00030000 	andeq	r0, r3, r0
    3ec8:	f89f7d73 			; <UNDEFINED> instruction: 0xf89f7d73
    3ecc:	0c00000f 	stceq	0, cr0, [r0], {15}
    3ed0:	01000010 	tsteq	r0, r0, lsl r0
    3ed4:	10185300 	andsne	r5, r8, r0, lsl #6
    3ed8:	10240000 	eorne	r0, r4, r0
    3edc:	00010000 	andeq	r0, r1, r0
    3ee0:	00000059 	andeq	r0, r0, r9, asr r0
    3ee4:	00000000 	andeq	r0, r0, r0
    3ee8:	000f6000 	andeq	r6, pc, r0
    3eec:	000f8400 	andeq	r8, pc, r0, lsl #8
    3ef0:	5a000100 	bpl	42f8 <SVC_STACK_SIZE+0x2f8>
    3ef4:	00000f84 	andeq	r0, r0, r4, lsl #31
    3ef8:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
    3efc:	017a0003 	cmneq	sl, r3
    3f00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3f04:	00000000 	andeq	r0, r0, r0
    3f08:	000f7c00 	andeq	r7, pc, r0, lsl #24
    3f0c:	000f7f00 	andeq	r7, pc, r0, lsl #30
    3f10:	5c000100 	stfpls	f0, [r0], {-0}
    3f14:	00000f7f 	andeq	r0, r0, pc, ror pc
    3f18:	00001024 	andeq	r1, r0, r4, lsr #32
    3f1c:	507b0002 	rsbspl	r0, fp, r2
	...
    3f28:	00000ff8 	strdeq	r0, [r0], -r8
    3f2c:	0000100c 	andeq	r1, r0, ip
    3f30:	00510001 	subseq	r0, r1, r1
    3f34:	00000000 	andeq	r0, r0, r0
    3f38:	24000000 	strcs	r0, [r0], #-0
    3f3c:	58000010 	stmdapl	r0, {r4}
    3f40:	01000010 	tsteq	r0, r0, lsl r0
    3f44:	10585000 	subsne	r5, r8, r0
    3f48:	13ec0000 	mvnne	r0, #0
    3f4c:	00030000 	andeq	r0, r3, r0
    3f50:	007fac91 			; <UNDEFINED> instruction: 0x007fac91
    3f54:	00000000 	andeq	r0, r0, r0
    3f58:	24000000 	strcs	r0, [r0], #-0
    3f5c:	4c000010 	stcmi	0, cr0, [r0], {16}
    3f60:	01000010 	tsteq	r0, r0, lsl r0
    3f64:	104c5100 	subne	r5, ip, r0, lsl #2
    3f68:	11840000 	orrne	r0, r4, r0
    3f6c:	00010000 	andeq	r0, r1, r0
    3f70:	00118459 	andseq	r8, r1, r9, asr r4
    3f74:	00131c00 	andseq	r1, r3, r0, lsl #24
    3f78:	f3000400 	vshl.u8	d0, d0, d0
    3f7c:	1c9f5101 	ldfnes	f5, [pc], {1}
    3f80:	ec000013 	stc	0, cr0, [r0], {19}
    3f84:	01000013 	tsteq	r0, r3, lsl r0
    3f88:	00005900 	andeq	r5, r0, r0, lsl #18
    3f8c:	00000000 	andeq	r0, r0, r0
    3f90:	10240000 	eorne	r0, r4, r0
    3f94:	10700000 	rsbsne	r0, r0, r0
    3f98:	00010000 	andeq	r0, r1, r0
    3f9c:	00107052 	andseq	r7, r0, r2, asr r0
    3fa0:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3fa4:	91000300 	mrsls	r0, LR_irq
    3fa8:	00007f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    3fac:	00000000 	andeq	r0, r0, r0
    3fb0:	10240000 	eorne	r0, r4, r0
    3fb4:	108c0000 	addne	r0, ip, r0
    3fb8:	00010000 	andeq	r0, r1, r0
    3fbc:	00108c53 	andseq	r8, r0, r3, asr ip
    3fc0:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3fc4:	91000300 	mrsls	r0, LR_irq
    3fc8:	00007f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    3fcc:	00000000 	andeq	r0, r0, r0
    3fd0:	10240000 	eorne	r0, r4, r0
    3fd4:	10900000 	addsne	r0, r0, r0
    3fd8:	00020000 	andeq	r0, r2, r0
    3fdc:	10900091 	umullsne	r0, r0, r1, r0	; <UNPREDICTABLE>
    3fe0:	10a00000 	adcne	r0, r0, r0
    3fe4:	00010000 	andeq	r0, r1, r0
    3fe8:	0010a053 	andseq	sl, r0, r3, asr r0
    3fec:	0010d400 	andseq	sp, r0, r0, lsl #8
    3ff0:	74001200 	strvc	r1, [r0], #-512	; 0xfffffe00
    3ff4:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    3ff8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3ffc:	01940974 	orrseq	r0, r4, r4, ror r9
    4000:	221aff08 	andscs	pc, sl, #8, 30
    4004:	0010d49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    4008:	00118400 	andseq	r8, r1, r0, lsl #8
    400c:	91004e00 	tstls	r0, r0, lsl #28
    4010:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4014:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4018:	911e5e08 	tstls	lr, r8, lsl #28
    401c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4020:	0a221aff 	beq	88ac24 <STACK_SIZE+0x8ac24>
    4024:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4028:	f7f80324 			; <UNDEFINED> instruction: 0xf7f80324
    402c:	94224000 	strtls	r4, [r2], #-0
    4030:	1aff0801 	bne	fffc603c <IRQ_STACK_BASE+0xbbfc603c>
    4034:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    4038:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    403c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4040:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4044:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4048:	bf0a221a 	svclt	0x000a221a
    404c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4050:	00f7f903 	rscseq	pc, r7, r3, lsl #18
    4054:	01942240 	orrseq	r2, r4, r0, asr #4
    4058:	221aff08 	andscs	pc, sl, #8, 30
    405c:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    4060:	00133400 	andseq	r3, r3, r0, lsl #8
    4064:	74001200 	strvc	r1, [r0], #-512	; 0xfffffe00
    4068:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    406c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4070:	01940974 	orrseq	r0, r4, r4, ror r9
    4074:	221aff08 	andscs	pc, sl, #8, 30
    4078:	0013349f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    407c:	0013ec00 	andseq	lr, r3, r0, lsl #24
    4080:	91004e00 	tstls	r0, r0, lsl #28
    4084:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4088:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    408c:	911e5e08 	tstls	lr, r8, lsl #28
    4090:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4094:	0a221aff 	beq	88ac98 <STACK_SIZE+0x8ac98>
    4098:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    409c:	f7f80324 			; <UNDEFINED> instruction: 0xf7f80324
    40a0:	94224000 	strtls	r4, [r2], #-0
    40a4:	1aff0801 	bne	fffc60b0 <IRQ_STACK_BASE+0xbbfc60b0>
    40a8:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    40ac:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    40b0:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    40b4:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    40b8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    40bc:	bf0a221a 	svclt	0x000a221a
    40c0:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    40c4:	00f7f903 	rscseq	pc, r7, r3, lsl #18
    40c8:	01942240 	orrseq	r2, r4, r0, asr #4
    40cc:	221aff08 	andscs	pc, sl, #8, 30
    40d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    40d4:	00000000 	andeq	r0, r0, r0
    40d8:	00108000 	andseq	r8, r0, r0
    40dc:	00108800 	andseq	r8, r0, r0, lsl #16
    40e0:	72001000 	andvc	r1, r0, #0
    40e4:	03243100 	teqeq	r4, #0, 2
    40e8:	4000f7f8 	strdmi	pc, [r0], -r8
    40ec:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    40f0:	889f1aff 	ldmhi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    40f4:	a4000010 	strge	r0, [r0], #-16
    40f8:	26000010 			; <UNDEFINED> instruction: 0x26000010
    40fc:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4100:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4104:	007825fc 	ldrshteq	r2, [r8], #-92	; 0xffffffa4
    4108:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    410c:	1aff0801 	bne	fffc6118 <IRQ_STACK_BASE+0xbbfc6118>
    4110:	3bbf0a22 	blcc	fefc69a0 <IRQ_STACK_BASE+0xbafc69a0>
    4114:	0324311c 	teqeq	r4, #28, 2
    4118:	4000f7f8 	strdmi	pc, [r0], -r8
    411c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4120:	a49f1aff 	ldrge	r1, [pc], #2815	; 4128 <SVC_STACK_SIZE+0x128>
    4124:	b0000010 	andlt	r0, r0, r0, lsl r0
    4128:	26000010 			; <UNDEFINED> instruction: 0x26000010
    412c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4130:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4134:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4138:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    413c:	1aff0801 	bne	fffc6148 <IRQ_STACK_BASE+0xbbfc6148>
    4140:	3bbf0a22 	blcc	fefc69d0 <IRQ_STACK_BASE+0xbafc69d0>
    4144:	0324311c 	teqeq	r4, #28, 2
    4148:	4000f7f8 	strdmi	pc, [r0], -r8
    414c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4150:	b09f1aff 			; <UNDEFINED> instruction: 0xb09f1aff
    4154:	18000010 	stmdane	r0, {r4}
    4158:	01000011 	tsteq	r0, r1, lsl r0
    415c:	11185300 	tstne	r8, r0, lsl #6
    4160:	11580000 	cmpne	r8, r0
    4164:	005f0000 	subseq	r0, pc, r0
    4168:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    416c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4170:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4174:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4178:	221aff08 	andscs	pc, sl, #8, 30
    417c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4180:	f8032431 			; <UNDEFINED> instruction: 0xf8032431
    4184:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4188:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    418c:	9124381a 	teqls	r4, sl, lsl r8
    4190:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4194:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4198:	911e5e08 	tstls	lr, r8, lsl #28
    419c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    41a0:	0a221aff 	beq	88ada4 <STACK_SIZE+0x8ada4>
    41a4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    41a8:	f7f90324 			; <UNDEFINED> instruction: 0xf7f90324
    41ac:	94224000 	strtls	r4, [r2], #-0
    41b0:	1aff0801 	bne	fffc61bc <IRQ_STACK_BASE+0xbbfc61bc>
    41b4:	24f50922 	ldrbtcs	r0, [r5], #2338	; 0x922
    41b8:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    41bc:	a0232200 	eorge	r2, r3, r0, lsl #4
    41c0:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    41c4:	589f1aff 	ldmpl	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    41c8:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    41cc:	5f000011 	svcpl	0x00000011
    41d0:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    41d4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    41d8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    41dc:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    41e0:	1aff0801 	bne	fffc61ec <IRQ_STACK_BASE+0xbbfc61ec>
    41e4:	3bbf0a22 	blcc	fefc6a74 <IRQ_STACK_BASE+0xbafc6a74>
    41e8:	0324311c 	teqeq	r4, #28, 2
    41ec:	4000f7f8 	strdmi	pc, [r0], -r8
    41f0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    41f4:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    41f8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    41fc:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4200:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4204:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4208:	221aff08 	andscs	pc, sl, #8, 30
    420c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4210:	f9032431 			; <UNDEFINED> instruction: 0xf9032431
    4214:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4218:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    421c:	f509221a 			; <UNDEFINED> instruction: 0xf509221a
    4220:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4b4c <SVC_STACK_SIZE+0xb4c>
    4224:	013d0003 	teqeq	sp, r3
    4228:	01942240 	orrseq	r2, r4, r0, asr #4
    422c:	9f1aff08 	svcls	0x001aff08
    4230:	0000131c 	andeq	r1, r0, ip, lsl r3
    4234:	00001398 	muleq	r0, r8, r3
    4238:	98530001 	ldmdals	r3, {r0}^
    423c:	ec000013 	stc	0, cr0, [r0], {19}
    4240:	5f000013 	svcpl	0x00000013
    4244:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4248:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    424c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4250:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4254:	1aff0801 	bne	fffc6260 <IRQ_STACK_BASE+0xbbfc6260>
    4258:	3bbf0a22 	blcc	fefc6ae8 <IRQ_STACK_BASE+0xbafc6ae8>
    425c:	0324311c 	teqeq	r4, #28, 2
    4260:	4000f7f8 	strdmi	pc, [r0], -r8
    4264:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4268:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    426c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4270:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4274:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4278:	01947891 			; <UNDEFINED> instruction: 0x01947891
    427c:	221aff08 	andscs	pc, sl, #8, 30
    4280:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4284:	f9032431 			; <UNDEFINED> instruction: 0xf9032431
    4288:	224000f7 	subcs	r0, r0, #247	; 0xf7
    428c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4290:	f509221a 			; <UNDEFINED> instruction: 0xf509221a
    4294:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4bc0 <SVC_STACK_SIZE+0xbc0>
    4298:	013d0003 	teqeq	sp, r3
    429c:	01942240 	orrseq	r2, r4, r0, asr #4
    42a0:	9f1aff08 	svcls	0x001aff08
	...
    42ac:	00001080 	andeq	r1, r0, r0, lsl #1
    42b0:	00001088 	andeq	r1, r0, r8, lsl #1
    42b4:	00720010 	rsbseq	r0, r2, r0, lsl r0
    42b8:	f9032431 			; <UNDEFINED> instruction: 0xf9032431
    42bc:	224000f7 	subcs	r0, r0, #247	; 0xf7
    42c0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    42c4:	10889f1a 	addne	r9, r8, sl, lsl pc
    42c8:	10a40000 	adcne	r0, r4, r0
    42cc:	00260000 	eoreq	r0, r6, r0
    42d0:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    42d4:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    42d8:	1e007825 	cdpne	8, 0, cr7, cr0, cr5, {1}
    42dc:	01947891 			; <UNDEFINED> instruction: 0x01947891
    42e0:	221aff08 	andscs	pc, sl, #8, 30
    42e4:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    42e8:	f9032431 			; <UNDEFINED> instruction: 0xf9032431
    42ec:	224000f7 	subcs	r0, r0, #247	; 0xf7
    42f0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    42f4:	10a49f1a 	adcne	r9, r4, sl, lsl pc
    42f8:	10b40000 	adcsne	r0, r4, r0
    42fc:	00260000 	eoreq	r0, r6, r0
    4300:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4304:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4308:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    430c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4310:	221aff08 	andscs	pc, sl, #8, 30
    4314:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4318:	f9032431 			; <UNDEFINED> instruction: 0xf9032431
    431c:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4320:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4324:	10b49f1a 	adcsne	r9, r4, sl, lsl pc
    4328:	10dc0000 	sbcsne	r0, ip, r0
    432c:	00010000 	andeq	r0, r1, r0
    4330:	0010dc51 	andseq	sp, r0, r1, asr ip
    4334:	00115800 	andseq	r5, r1, r0, lsl #16
    4338:	91005f00 	tstls	r0, r0, lsl #30
    433c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4340:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4344:	911e5e08 	tstls	lr, r8, lsl #28
    4348:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    434c:	0a221aff 	beq	88af50 <STACK_SIZE+0x8af50>
    4350:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4354:	f7f80324 			; <UNDEFINED> instruction: 0xf7f80324
    4358:	94224000 	strtls	r4, [r2], #-0
    435c:	1aff0801 	bne	fffc6368 <IRQ_STACK_BASE+0xbbfc6368>
    4360:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    4364:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4368:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    436c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4370:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4374:	bf0a221a 	svclt	0x000a221a
    4378:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    437c:	00f7f903 	rscseq	pc, r7, r3, lsl #18
    4380:	01942240 	orrseq	r2, r4, r0, asr #4
    4384:	221aff08 	andscs	pc, sl, #8, 30
    4388:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    438c:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    4390:	0ab82322 	beq	fee0d020 <IRQ_STACK_BASE+0xbae0d020>
    4394:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4398:	11589f1a 	cmpne	r8, sl, lsl pc
    439c:	11840000 	orrne	r0, r4, r0
    43a0:	005f0000 	subseq	r0, pc, r0
    43a4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    43a8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    43ac:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    43b0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    43b4:	221aff08 	andscs	pc, sl, #8, 30
    43b8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    43bc:	f8032431 			; <UNDEFINED> instruction: 0xf8032431
    43c0:	224000f7 	subcs	r0, r0, #247	; 0xf7
    43c4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    43c8:	9124381a 	teqls	r4, sl, lsl r8
    43cc:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    43d0:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    43d4:	911e5e08 	tstls	lr, r8, lsl #28
    43d8:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    43dc:	0a221aff 	beq	88afe0 <STACK_SIZE+0x8afe0>
    43e0:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    43e4:	f7f90324 			; <UNDEFINED> instruction: 0xf7f90324
    43e8:	94224000 	strtls	r4, [r2], #-0
    43ec:	1aff0801 	bne	fffc63f8 <IRQ_STACK_BASE+0xbbfc63f8>
    43f0:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    43f4:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    43f8:	40013d18 	andmi	r3, r1, r8, lsl sp
    43fc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4400:	1c9f1aff 	vldmiane	pc, {s2-s256}
    4404:	4c000013 	stcmi	0, cr0, [r0], {19}
    4408:	01000013 	tsteq	r0, r3, lsl r0
    440c:	134c5100 	movtne	r5, #49408	; 0xc100
    4410:	13840000 	orrne	r0, r4, #0
    4414:	005f0000 	subseq	r0, pc, r0
    4418:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    441c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4420:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4424:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4428:	221aff08 	andscs	pc, sl, #8, 30
    442c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4430:	f8032431 			; <UNDEFINED> instruction: 0xf8032431
    4434:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4438:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    443c:	9124381a 	teqls	r4, sl, lsl r8
    4440:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4444:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4448:	911e5e08 	tstls	lr, r8, lsl #28
    444c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4450:	0a221aff 	beq	88b054 <STACK_SIZE+0x8b054>
    4454:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4458:	f7f90324 			; <UNDEFINED> instruction: 0xf7f90324
    445c:	94224000 	strtls	r4, [r2], #-0
    4460:	1aff0801 	bne	fffc646c <IRQ_STACK_BASE+0xbbfc646c>
    4464:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    4468:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    446c:	b8232200 	stmdalt	r3!, {r9, sp}
    4470:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    4474:	849f1aff 	ldrhi	r1, [pc], #2815	; 447c <SVC_STACK_SIZE+0x47c>
    4478:	ec000013 	stc	0, cr0, [r0], {19}
    447c:	5f000013 	svcpl	0x00000013
    4480:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4484:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4488:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    448c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4490:	1aff0801 	bne	fffc649c <IRQ_STACK_BASE+0xbbfc649c>
    4494:	3bbf0a22 	blcc	fefc6d24 <IRQ_STACK_BASE+0xbafc6d24>
    4498:	0324311c 	teqeq	r4, #28, 2
    449c:	4000f7f8 	strdmi	pc, [r0], -r8
    44a0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    44a4:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    44a8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    44ac:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    44b0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    44b4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    44b8:	221aff08 	andscs	pc, sl, #8, 30
    44bc:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    44c0:	f9032431 			; <UNDEFINED> instruction: 0xf9032431
    44c4:	224000f7 	subcs	r0, r0, #247	; 0xf7
    44c8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    44cc:	fa09221a 	blx	24cd3c <IRQ_STACK_SIZE+0x244d3c>
    44d0:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4dfc <SVC_STACK_SIZE+0xdfc>
    44d4:	013d1803 	teqeq	sp, r3, lsl #16
    44d8:	01942240 	orrseq	r2, r4, r0, asr #4
    44dc:	9f1aff08 	svcls	0x001aff08
	...
    44e8:	000010b4 	strheq	r1, [r0], -r4
    44ec:	00001158 	andeq	r1, r0, r8, asr r1
    44f0:	00780006 	rsbseq	r0, r8, r6
    44f4:	9f1aff08 	svcls	0x001aff08
    44f8:	00001158 	andeq	r1, r0, r8, asr r1
    44fc:	00001184 	andeq	r1, r0, r4, lsl #3
    4500:	7891005b 	ldmvc	r1, {r0, r1, r3, r4, r6}
    4504:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4508:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    450c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4510:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4514:	bf0a221a 	svclt	0x000a221a
    4518:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    451c:	00f7f803 	rscseq	pc, r7, r3, lsl #16
    4520:	01942240 	orrseq	r2, r4, r0, asr #4
    4524:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4528:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    452c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4530:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4534:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4538:	1aff0801 	bne	fffc6544 <IRQ_STACK_BASE+0xbbfc6544>
    453c:	3bbf0a22 	blcc	fefc6dcc <IRQ_STACK_BASE+0xbafc6dcc>
    4540:	0324311c 	teqeq	r4, #28, 2
    4544:	4000f7f9 	strdmi	pc, [r0], -r9
    4548:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    454c:	4f221aff 	svcmi	0x00221aff
    4550:	3d38031a 	ldccc	3, cr0, [r8, #-104]!	; 0xffffff98
    4554:	94224001 	strtls	r4, [r2], #-1
    4558:	1aff0801 	bne	fffc6564 <IRQ_STACK_BASE+0xbbfc6564>
    455c:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    4560:	00133c00 	andseq	r3, r3, r0, lsl #24
    4564:	78000600 	stmdavc	r0, {r9, sl}
    4568:	1aff0800 	bne	fffc6570 <IRQ_STACK_BASE+0xbbfc6570>
    456c:	00133c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    4570:	00138400 	andseq	r8, r3, r0, lsl #8
    4574:	91005b00 	tstls	r0, r0, lsl #22
    4578:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    457c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4580:	911e5e08 	tstls	lr, r8, lsl #28
    4584:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4588:	0a221aff 	beq	88b18c <STACK_SIZE+0x8b18c>
    458c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4590:	f7f80324 			; <UNDEFINED> instruction: 0xf7f80324
    4594:	94224000 	strtls	r4, [r2], #-0
    4598:	1aff0801 	bne	fffc65a4 <IRQ_STACK_BASE+0xbbfc65a4>
    459c:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    45a0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    45a4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    45a8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    45ac:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    45b0:	bf0a221a 	svclt	0x000a221a
    45b4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    45b8:	00f7f903 	rscseq	pc, r7, r3, lsl #18
    45bc:	01942240 	orrseq	r2, r4, r0, asr #4
    45c0:	221aff08 	andscs	pc, sl, #8, 30
    45c4:	00771a4f 	rsbseq	r1, r7, pc, asr #20
    45c8:	0ad82322 	beq	ff60d258 <IRQ_STACK_BASE+0xbb60d258>
    45cc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    45d0:	13849f1a 	orrne	r9, r4, #26, 30	; 0x68
    45d4:	13ec0000 	mvnne	r0, #0
    45d8:	005b0000 	subseq	r0, fp, r0
    45dc:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    45e0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    45e4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    45e8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    45ec:	221aff08 	andscs	pc, sl, #8, 30
    45f0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    45f4:	f8032431 			; <UNDEFINED> instruction: 0xf8032431
    45f8:	224000f7 	subcs	r0, r0, #247	; 0xf7
    45fc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4600:	9124381a 	teqls	r4, sl, lsl r8
    4604:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4608:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    460c:	911e5e08 	tstls	lr, r8, lsl #28
    4610:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4614:	0a221aff 	beq	88b218 <STACK_SIZE+0x8b218>
    4618:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    461c:	f7f90324 			; <UNDEFINED> instruction: 0xf7f90324
    4620:	94224000 	strtls	r4, [r2], #-0
    4624:	1aff0801 	bne	fffc6630 <IRQ_STACK_BASE+0xbbfc6630>
    4628:	031a4f22 	tsteq	sl, #34, 30	; 0x88
    462c:	40013d38 	andmi	r3, r1, r8, lsr sp
    4630:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4634:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4638:	00000000 	andeq	r0, r0, r0
    463c:	bc000000 	stclt	0, cr0, [r0], {-0}
    4640:	d4000010 	strle	r0, [r0], #-16
    4644:	17000010 	smladne	r0, r0, r0, r0
    4648:	03007100 	movweq	r7, #256	; 0x100
    464c:	40016a60 	andmi	r6, r1, r0, ror #20
    4650:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4654:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    4658:	00731e02 	rsbseq	r1, r3, r2, lsl #28
    465c:	9f222435 	svcls	0x00222435
    4660:	000010d4 	ldrdeq	r1, [r0], -r4
    4664:	000010dc 	ldrdeq	r1, [r0], -ip
    4668:	00710008 	rsbseq	r0, r1, r8
    466c:	00742435 	rsbseq	r2, r4, r5, lsr r4
    4670:	10dc9f22 	sbcsne	r9, ip, r2, lsr #30
    4674:	10f40000 	rscsne	r0, r4, r0
    4678:	00640000 	rsbeq	r0, r4, r0
    467c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4680:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4684:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4688:	01947891 			; <UNDEFINED> instruction: 0x01947891
    468c:	221aff08 	andscs	pc, sl, #8, 30
    4690:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4694:	f8032431 			; <UNDEFINED> instruction: 0xf8032431
    4698:	224000f7 	subcs	r0, r0, #247	; 0xf7
    469c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    46a0:	9124381a 	teqls	r4, sl, lsl r8
    46a4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    46a8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    46ac:	911e5e08 	tstls	lr, r8, lsl #28
    46b0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    46b4:	0a221aff 	beq	88b2b8 <STACK_SIZE+0x8b2b8>
    46b8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    46bc:	f7f90324 			; <UNDEFINED> instruction: 0xf7f90324
    46c0:	94224000 	strtls	r4, [r2], #-0
    46c4:	1aff0801 	bne	fffc66d0 <IRQ_STACK_BASE+0xbbfc66d0>
    46c8:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    46cc:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    46d0:	b8232200 	stmdalt	r3!, {r9, sp}
    46d4:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    46d8:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    46dc:	9f220074 	svcls	0x00220074
    46e0:	000010f4 	strdeq	r1, [r0], -r4
    46e4:	00001158 	andeq	r1, r0, r8, asr r1
    46e8:	78910061 	ldmvc	r1, {r0, r5, r6}
    46ec:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    46f0:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    46f4:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    46f8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    46fc:	bf0a221a 	svclt	0x000a221a
    4700:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4704:	00f7f803 	rscseq	pc, r7, r3, lsl #16
    4708:	01942240 	orrseq	r2, r4, r0, asr #4
    470c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4710:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    4714:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4718:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    471c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4720:	1aff0801 	bne	fffc672c <IRQ_STACK_BASE+0xbbfc672c>
    4724:	3bbf0a22 	blcc	fefc6fb4 <IRQ_STACK_BASE+0xbafc6fb4>
    4728:	0324311c 	teqeq	r4, #28, 2
    472c:	4000f7f9 	strdmi	pc, [r0], -r9
    4730:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4734:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    4738:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    473c:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    4740:	940ab823 	strls	fp, [sl], #-2083	; 0xfffff7dd
    4744:	1aff0801 	bne	fffc6750 <IRQ_STACK_BASE+0xbbfc6750>
    4748:	1c9f2435 	cfldrsne	mvf2, [pc], {53}	; 0x35
    474c:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    4750:	17000013 	smladne	r0, r3, r0, r0
    4754:	03007100 	movweq	r7, #256	; 0x100
    4758:	40016a78 	andmi	r6, r1, r8, ror sl
    475c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4760:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    4764:	00731e02 	rsbseq	r1, r3, r2, lsl #28
    4768:	9f222435 	svcls	0x00222435
    476c:	00001334 	andeq	r1, r0, r4, lsr r3
    4770:	0000134c 	andeq	r1, r0, ip, asr #6
    4774:	00710008 	rsbseq	r0, r1, r8
    4778:	00742435 	rsbseq	r2, r4, r5, lsr r4
    477c:	134c9f22 	movtne	r9, #53026	; 0xcf22
    4780:	13600000 	cmnne	r0, #0
    4784:	00640000 	rsbeq	r0, r4, r0
    4788:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    478c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4790:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4794:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4798:	221aff08 	andscs	pc, sl, #8, 30
    479c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    47a0:	f8032431 			; <UNDEFINED> instruction: 0xf8032431
    47a4:	224000f7 	subcs	r0, r0, #247	; 0xf7
    47a8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    47ac:	9124381a 	teqls	r4, sl, lsl r8
    47b0:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    47b4:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    47b8:	911e5e08 	tstls	lr, r8, lsl #28
    47bc:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    47c0:	0a221aff 	beq	88b3c4 <STACK_SIZE+0x8b3c4>
    47c4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    47c8:	f7f90324 			; <UNDEFINED> instruction: 0xf7f90324
    47cc:	94224000 	strtls	r4, [r2], #-0
    47d0:	1aff0801 	bne	fffc67dc <IRQ_STACK_BASE+0xbbfc67dc>
    47d4:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    47d8:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    47dc:	b8232200 	stmdalt	r3!, {r9, sp}
    47e0:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    47e4:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    47e8:	9f220074 	svcls	0x00220074
    47ec:	00001360 	andeq	r1, r0, r0, ror #6
    47f0:	00001384 	andeq	r1, r0, r4, lsl #7
    47f4:	78910061 	ldmvc	r1, {r0, r5, r6}
    47f8:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    47fc:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4800:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4804:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4808:	bf0a221a 	svclt	0x000a221a
    480c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4810:	00f7f803 	rscseq	pc, r7, r3, lsl #16
    4814:	01942240 	orrseq	r2, r4, r0, asr #4
    4818:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    481c:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    4820:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4824:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4828:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    482c:	1aff0801 	bne	fffc6838 <IRQ_STACK_BASE+0xbbfc6838>
    4830:	3bbf0a22 	blcc	fefc70c0 <IRQ_STACK_BASE+0xbafc70c0>
    4834:	0324311c 	teqeq	r4, #28, 2
    4838:	4000f7f9 	strdmi	pc, [r0], -r9
    483c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4840:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    4844:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    4848:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    484c:	940ab823 	strls	fp, [sl], #-2083	; 0xfffff7dd
    4850:	1aff0801 	bne	fffc685c <IRQ_STACK_BASE+0xbbfc685c>
    4854:	849f2435 	ldrhi	r2, [pc], #1077	; 485c <SVC_STACK_SIZE+0x85c>
    4858:	d0000013 	andle	r0, r0, r3, lsl r0
    485c:	61000013 	tstvs	r0, r3, lsl r0
    4860:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4864:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4868:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    486c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4870:	1aff0801 	bne	fffc687c <IRQ_STACK_BASE+0xbbfc687c>
    4874:	3bbf0a22 	blcc	fefc7104 <IRQ_STACK_BASE+0xbafc7104>
    4878:	0324311c 	teqeq	r4, #28, 2
    487c:	4000f7f8 	strdmi	pc, [r0], -r8
    4880:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4884:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4888:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    488c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4890:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4894:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4898:	221aff08 	andscs	pc, sl, #8, 30
    489c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    48a0:	f9032431 			; <UNDEFINED> instruction: 0xf9032431
    48a4:	224000f7 	subcs	r0, r0, #247	; 0xf7
    48a8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    48ac:	fa09221a 	blx	24d11c <IRQ_STACK_SIZE+0x24511c>
    48b0:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 51dc <SVC_STACK_SIZE+0x11dc>
    48b4:	013d1803 	teqeq	sp, r3, lsl #16
    48b8:	01942240 	orrseq	r2, r4, r0, asr #4
    48bc:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    48c0:	13d09f24 	bicsne	r9, r0, #36, 30	; 0x90
    48c4:	13ec0000 	mvnne	r0, #0
    48c8:	00ce0000 	sbceq	r0, lr, r0
    48cc:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    48d0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    48d4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    48d8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    48dc:	221aff08 	andscs	pc, sl, #8, 30
    48e0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    48e4:	f8032431 			; <UNDEFINED> instruction: 0xf8032431
    48e8:	224000f7 	subcs	r0, r0, #247	; 0xf7
    48ec:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    48f0:	9124381a 	teqls	r4, sl, lsl r8
    48f4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    48f8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    48fc:	911e5e08 	tstls	lr, r8, lsl #28
    4900:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4904:	0a221aff 	beq	88b508 <STACK_SIZE+0x8b508>
    4908:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    490c:	f7f90324 			; <UNDEFINED> instruction: 0xf7f90324
    4910:	94224000 	strtls	r4, [r2], #-0
    4914:	1aff0801 	bne	fffc6920 <IRQ_STACK_BASE+0xbbfc6920>
    4918:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    491c:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    4920:	40013d18 	andmi	r3, r1, r8, lsl sp
    4924:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4928:	90031aff 	strdls	r1, [r3], -pc	; <UNPREDICTABLE>
    492c:	2240016a 	subcs	r0, r0, #-2147483622	; 0x8000001a
    4930:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4934:	03800a1a 	orreq	r0, r0, #106496	; 0x1a000
    4938:	0678911e 			; <UNDEFINED> instruction: 0x0678911e
    493c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4940:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4944:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4948:	1aff0801 	bne	fffc6954 <IRQ_STACK_BASE+0xbbfc6954>
    494c:	3bbf0a22 	blcc	fefc71dc <IRQ_STACK_BASE+0xbafc71dc>
    4950:	0324311c 	teqeq	r4, #28, 2
    4954:	4000f7f8 	strdmi	pc, [r0], -r8
    4958:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    495c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4960:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4964:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4968:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    496c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4970:	221aff08 	andscs	pc, sl, #8, 30
    4974:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4978:	f9032431 			; <UNDEFINED> instruction: 0xf9032431
    497c:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4980:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4984:	1a4f221a 	bne	13cd1f4 <STACK_SIZE+0xbcd1f4>
    4988:	013d3803 	teqeq	sp, r3, lsl #16
    498c:	01942240 	orrseq	r2, r4, r0, asr #4
    4990:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    4994:	80232224 	eorhi	r2, r3, r4, lsr #4
    4998:	00009f3e 	andeq	r9, r0, lr, lsr pc
    499c:	00000000 	andeq	r0, r0, r0
    49a0:	10bc0000 	adcsne	r0, ip, r0
    49a4:	10d40000 	sbcsne	r0, r4, r0
    49a8:	00020000 	andeq	r0, r2, r0
    49ac:	131c9f30 	tstne	ip, #48, 30	; 0xc0
    49b0:	13340000 	teqne	r4, #0
    49b4:	00020000 	andeq	r0, r2, r0
    49b8:	00009f30 	andeq	r9, r0, r0, lsr pc
    49bc:	00000000 	andeq	r0, r0, r0
    49c0:	11840000 	orrne	r0, r4, r0
    49c4:	11a40000 			; <UNDEFINED> instruction: 0x11a40000
    49c8:	00020000 	andeq	r0, r2, r0
    49cc:	11a49f30 			; <UNDEFINED> instruction: 0x11a49f30
    49d0:	11bc0000 			; <UNDEFINED> instruction: 0x11bc0000
    49d4:	000b0000 	andeq	r0, fp, r0
    49d8:	947f8c91 	ldrbtls	r8, [pc], #-3217	; 49e0 <SVC_STACK_SIZE+0x9e0>
    49dc:	1c7c9101 	ldfnep	f1, [ip], #-4
    49e0:	d89f4d23 	ldmle	pc, {r0, r1, r5, r8, sl, fp, lr}	; <UNPREDICTABLE>
    49e4:	1c000012 	stcne	0, cr0, [r0], {18}
    49e8:	0b000013 	bleq	4a3c <SVC_STACK_SIZE+0xa3c>
    49ec:	7f8c9100 	svcvc	0x008c9100
    49f0:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    49f4:	9f4d231c 	svcls	0x004d231c
	...
    4a00:	00001158 	andeq	r1, r0, r8, asr r1
    4a04:	00001184 	andeq	r1, r0, r4, lsl #3
    4a08:	9f300002 	svcls	0x00300002
	...
    4a14:	000011dc 	ldrdeq	r1, [r0], -ip
    4a18:	000011f0 	strdeq	r1, [r0], -r0
    4a1c:	9f300002 	svcls	0x00300002
    4a20:	000011f0 	strdeq	r1, [r0], -r0
    4a24:	000011fc 	strdeq	r1, [r0], -ip
    4a28:	fc520001 	mrrc2	0, 0, r0, r2, cr1
    4a2c:	00000011 	andeq	r0, r0, r1, lsl r0
    4a30:	03000012 	movweq	r0, #18
    4a34:	9f7f7200 	svcls	0x007f7200
    4a38:	00001200 	andeq	r1, r0, r0, lsl #4
    4a3c:	00001224 	andeq	r1, r0, r4, lsr #4
    4a40:	78520001 	ldmdavc	r2, {r0}^
    4a44:	8c000012 	stchi	0, cr0, [r0], {18}
    4a48:	02000012 	andeq	r0, r0, #18
    4a4c:	8c9f3000 	ldchi	0, cr3, [pc], {0}
    4a50:	98000012 	stmdals	r0, {r1, r4}
    4a54:	01000012 	tsteq	r0, r2, lsl r0
    4a58:	12985200 	addsne	r5, r8, #0, 4
    4a5c:	129c0000 	addsne	r0, ip, #0
    4a60:	00030000 	andeq	r0, r3, r0
    4a64:	9c9f7f72 	ldcls	15, cr7, [pc], {114}	; 0x72
    4a68:	c0000012 	andgt	r0, r0, r2, lsl r0
    4a6c:	01000012 	tsteq	r0, r2, lsl r0
    4a70:	00005200 	andeq	r5, r0, r0, lsl #4
    4a74:	00000000 	andeq	r0, r0, r0
    4a78:	11c00000 	bicne	r0, r0, r0
    4a7c:	11dc0000 	bicsne	r0, ip, r0
    4a80:	00020000 	andeq	r0, r2, r0
    4a84:	11dc9f30 	bicsne	r9, ip, r0, lsr pc
    4a88:	12280000 	eorne	r0, r8, #0
    4a8c:	00010000 	andeq	r0, r1, r0
    4a90:	00122859 	andseq	r2, r2, r9, asr r8
    4a94:	00122c00 	andseq	r2, r2, r0, lsl #24
    4a98:	79000300 	stmdbvc	r0, {r8, r9}
    4a9c:	122c9f7f 	eorne	r9, ip, #508	; 0x1fc
    4aa0:	12400000 	subne	r0, r0, #0
    4aa4:	00010000 	andeq	r0, r1, r0
    4aa8:	00125059 	andseq	r5, r2, r9, asr r0
    4aac:	00127800 	andseq	r7, r2, r0, lsl #16
    4ab0:	30000200 	andcc	r0, r0, r0, lsl #4
    4ab4:	0012789f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    4ab8:	0012c400 	andseq	ip, r2, r0, lsl #8
    4abc:	5a000100 	bpl	4ec4 <SVC_STACK_SIZE+0xec4>
    4ac0:	000012c4 	andeq	r1, r0, r4, asr #5
    4ac4:	000012c8 	andeq	r1, r0, r8, asr #5
    4ac8:	7f7a0003 	svcvc	0x007a0003
    4acc:	0012c89f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    4ad0:	0012d800 	andseq	sp, r2, r0, lsl #16
    4ad4:	5a000100 	bpl	4edc <SVC_STACK_SIZE+0xedc>
	...
    4ae0:	000011c0 	andeq	r1, r0, r0, asr #3
    4ae4:	000011d8 	ldrdeq	r1, [r0], -r8
    4ae8:	d8580001 	ldmdale	r8, {r0}^
    4aec:	dc000011 	stcle	0, cr0, [r0], {17}
    4af0:	15000011 	strne	r0, [r0, #-17]	; 0xffffffef
    4af4:	7f989100 	svcvc	0x00989100
    4af8:	91007406 	tstls	r0, r6, lsl #8
    4afc:	72067f88 	andvc	r7, r6, #136, 30	; 0x220
    4b00:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    4b04:	16000128 	strne	r0, [r0], -r8, lsr #2
    4b08:	11dc9f13 	bicsne	r9, ip, r3, lsl pc
    4b0c:	12400000 	subne	r0, r0, #0
    4b10:	00190000 	andseq	r0, r9, r0
    4b14:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4b18:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    4b1c:	067f8891 			; <UNDEFINED> instruction: 0x067f8891
    4b20:	067fa091 			; <UNDEFINED> instruction: 0x067fa091
    4b24:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4b28:	13160001 	tstne	r6, #1
    4b2c:	0012409f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    4b30:	00125000 	andseq	r5, r2, r0
    4b34:	91001e00 	tstls	r0, r0, lsl #28
    4b38:	91067f98 			; <UNDEFINED> instruction: 0x91067f98
    4b3c:	91067f94 			; <UNDEFINED> instruction: 0x91067f94
    4b40:	94067f8c 	strls	r7, [r6], #-3980	; 0xfffff074
    4b44:	1aff0801 	bne	fffc6b50 <IRQ_STACK_BASE+0xbbfc6b50>
    4b48:	067fa091 			; <UNDEFINED> instruction: 0x067fa091
    4b4c:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4b50:	13160001 	tstne	r6, #1
    4b54:	0012509f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    4b58:	00126c00 	andseq	r6, r2, r0, lsl #24
    4b5c:	59000100 	stmdbpl	r0, {r8}
	...
    4b68:	000011f0 	strdeq	r1, [r0], -r0
    4b6c:	000011f8 	strdeq	r1, [r0], -r8
    4b70:	00710006 	rsbseq	r0, r1, r6
    4b74:	9f220075 	svcls	0x00220075
    4b78:	000011f8 	strdeq	r1, [r0], -r8
    4b7c:	00001214 	andeq	r1, r0, r4, lsl r2
    4b80:	00500001 	subseq	r0, r0, r1
    4b84:	00000000 	andeq	r0, r0, r0
    4b88:	8c000000 	stchi	0, cr0, [r0], {-0}
    4b8c:	94000012 	strls	r0, [r0], #-18	; 0xffffffee
    4b90:	06000012 			; <UNDEFINED> instruction: 0x06000012
    4b94:	78007100 	stmdavc	r0, {r8, ip, sp, lr}
    4b98:	949f2200 	ldrls	r2, [pc], #512	; 4ba0 <SVC_STACK_SIZE+0xba0>
    4b9c:	b0000012 	andlt	r0, r0, r2, lsl r0
    4ba0:	01000012 	tsteq	r0, r2, lsl r0
    4ba4:	00005000 	andeq	r5, r0, r0
    4ba8:	00000000 	andeq	r0, r0, r0
    4bac:	13ec0000 	mvnne	r0, #0
    4bb0:	14200000 	strtne	r0, [r0], #-0
    4bb4:	00010000 	andeq	r0, r1, r0
    4bb8:	00142050 	andseq	r2, r4, r0, asr r0
    4bbc:	00156000 	andseq	r6, r5, r0
    4bc0:	91000300 	mrsls	r0, LR_irq
    4bc4:	00007fac 	andeq	r7, r0, ip, lsr #31
    4bc8:	00000000 	andeq	r0, r0, r0
    4bcc:	13ec0000 	mvnne	r0, #0
    4bd0:	14100000 	ldrne	r0, [r0], #-0
    4bd4:	00010000 	andeq	r0, r1, r0
    4bd8:	00141051 	andseq	r1, r4, r1, asr r0
    4bdc:	00143400 	andseq	r3, r4, r0, lsl #8
    4be0:	5c000100 	stfpls	f0, [r0], {-0}
    4be4:	00001434 	andeq	r1, r0, r4, lsr r4
    4be8:	00001484 	andeq	r1, r0, r4, lsl #9
    4bec:	84590001 	ldrbhi	r0, [r9], #-1
    4bf0:	60000014 	andvs	r0, r0, r4, lsl r0
    4bf4:	04000015 	streq	r0, [r0], #-21	; 0xffffffeb
    4bf8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4bfc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c00:	00000000 	andeq	r0, r0, r0
    4c04:	0013ec00 	andseq	lr, r3, r0, lsl #24
    4c08:	00145400 	andseq	r5, r4, r0, lsl #8
    4c0c:	52000100 	andpl	r0, r0, #0, 2
    4c10:	00001454 	andeq	r1, r0, r4, asr r4
    4c14:	00001560 	andeq	r1, r0, r0, ror #10
    4c18:	a0910003 	addsge	r0, r1, r3
    4c1c:	0000007f 	andeq	r0, r0, pc, ror r0
    4c20:	00000000 	andeq	r0, r0, r0
    4c24:	0013ec00 	andseq	lr, r3, r0, lsl #24
    4c28:	00145800 	andseq	r5, r4, r0, lsl #16
    4c2c:	53000100 	movwpl	r0, #256	; 0x100
    4c30:	00001458 	andeq	r1, r0, r8, asr r4
    4c34:	00001560 	andeq	r1, r0, r0, ror #10
    4c38:	a4910003 	ldrge	r0, [r1], #3
    4c3c:	0000007f 	andeq	r0, r0, pc, ror r0
    4c40:	00000000 	andeq	r0, r0, r0
    4c44:	00143800 	andseq	r3, r4, r0, lsl #16
    4c48:	00155c00 	andseq	r5, r5, r0, lsl #24
    4c4c:	91000600 	tstls	r0, r0, lsl #12
    4c50:	24340678 	ldrtcs	r0, [r4], #-1656	; 0xfffff988
    4c54:	00155c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    4c58:	00156000 	andseq	r6, r5, r0
    4c5c:	7d000600 	stcvc	6, cr0, [r0, #-0]
    4c60:	24340600 	ldrtcs	r0, [r4], #-1536	; 0xfffffa00
    4c64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c68:	00000000 	andeq	r0, r0, r0
    4c6c:	00148400 	andseq	r8, r4, r0, lsl #8
    4c70:	00149400 	andseq	r9, r4, r0, lsl #8
    4c74:	91000b00 	tstls	r0, r0, lsl #22
    4c78:	01947fa8 	orrseq	r7, r4, r8, lsr #31
    4c7c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4c80:	15409f43 	strbne	r9, [r0, #-3907]	; 0xfffff0bd
    4c84:	15600000 	strbne	r0, [r0, #-0]!
    4c88:	000b0000 	andeq	r0, fp, r0
    4c8c:	947fa891 	ldrbtls	sl, [pc], #-2193	; 4c94 <SVC_STACK_SIZE+0xc94>
    4c90:	1c7c9101 	ldfnep	f1, [ip], #-4
    4c94:	009f4323 	addseq	r4, pc, r3, lsr #6
    4c98:	00000000 	andeq	r0, r0, r0
    4c9c:	84000000 	strhi	r0, [r0], #-0
    4ca0:	9c000014 	stcls	0, cr0, [r0], {20}
    4ca4:	02000014 	andeq	r0, r0, #20
    4ca8:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    4cac:	b0000014 	andlt	r0, r0, r4, lsl r0
    4cb0:	0b000014 	bleq	4d08 <SVC_STACK_SIZE+0xd08>
    4cb4:	7f989100 	svcvc	0x00989100
    4cb8:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4cbc:	9f4d231c 	svcls	0x004d231c
    4cc0:	0000152c 	andeq	r1, r0, ip, lsr #10
    4cc4:	00001560 	andeq	r1, r0, r0, ror #10
    4cc8:	9891000b 	ldmls	r1, {r0, r1, r3}
    4ccc:	9101947f 	tstls	r1, pc, ror r4
    4cd0:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    4cd4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4cd8:	00000000 	andeq	r0, r0, r0
    4cdc:	0014bc00 	andseq	fp, r4, r0, lsl #24
    4ce0:	0014d000 	andseq	sp, r4, r0
    4ce4:	30000200 	andcc	r0, r0, r0, lsl #4
    4ce8:	0014d09f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    4cec:	00151c00 	andseq	r1, r5, r0, lsl #24
    4cf0:	58000100 	stmdapl	r0, {r8}
    4cf4:	0000151c 	andeq	r1, r0, ip, lsl r5
    4cf8:	00001520 	andeq	r1, r0, r0, lsr #10
    4cfc:	7f780003 	svcvc	0x00780003
    4d00:	0015209f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    4d04:	00152c00 	andseq	r2, r5, r0, lsl #24
    4d08:	58000100 	stmdapl	r0, {r8}
	...
    4d14:	000014d0 	ldrdeq	r1, [r0], -r0
    4d18:	000014e4 	andeq	r1, r0, r4, ror #9
    4d1c:	9f300002 	svcls	0x00300002
    4d20:	000014e4 	andeq	r1, r0, r4, ror #9
    4d24:	000014f0 	strdeq	r1, [r0], -r0
    4d28:	f0530001 			; <UNDEFINED> instruction: 0xf0530001
    4d2c:	f4000014 	vst4.8	{d0-d3}, [r0 :64], r4
    4d30:	03000014 	movweq	r0, #20
    4d34:	9f7f7300 	svcls	0x007f7300
    4d38:	000014f4 	strdeq	r1, [r0], -r4
    4d3c:	00001518 	andeq	r1, r0, r8, lsl r5
    4d40:	00530001 	subseq	r0, r3, r1
    4d44:	00000000 	andeq	r0, r0, r0
    4d48:	bc000000 	stclt	0, cr0, [r0], {-0}
    4d4c:	cc000014 	stcgt	0, cr0, [r0], {20}
    4d50:	01000014 	tsteq	r0, r4, lsl r0
    4d54:	14cc5700 	strbne	r5, [ip], #1792	; 0x700
    4d58:	14d00000 	ldrbne	r0, [r0], #0
    4d5c:	00130000 	andseq	r0, r3, r0
    4d60:	067fa491 			; <UNDEFINED> instruction: 0x067fa491
    4d64:	00700072 	rsbseq	r0, r0, r2, ror r0
    4d68:	301a0073 	andscc	r0, sl, r3, ror r0
    4d6c:	00012829 	andeq	r2, r1, r9, lsr #16
    4d70:	d09f1316 	addsle	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    4d74:	60000014 	andvs	r0, r0, r4, lsl r0
    4d78:	1e000015 	mcrne	0, 0, r0, cr0, cr5, {0}
    4d7c:	7fa49100 	svcvc	0x00a49100
    4d80:	7fa09106 	svcvc	0x00a09106
    4d84:	7f989106 	svcvc	0x00989106
    4d88:	08019406 	stmdaeq	r1, {r1, r2, sl, ip, pc}
    4d8c:	9c911aff 	vldmials	r1, {s2-s256}
    4d90:	301a067f 	andscc	r0, sl, pc, ror r6
    4d94:	00012829 	andeq	r2, r1, r9, lsr #16
    4d98:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    4d9c:	00000000 	andeq	r0, r0, r0
    4da0:	e4000000 	str	r0, [r0], #-0
    4da4:	ec000014 	stc	0, cr0, [r0], {20}
    4da8:	06000014 			; <UNDEFINED> instruction: 0x06000014
    4dac:	76007200 	strvc	r7, [r0], -r0, lsl #4
    4db0:	ec9f2200 	lfm	f2, 4, [pc], {0}
    4db4:	08000014 	stmdaeq	r0, {r2, r4}
    4db8:	01000015 	tsteq	r0, r5, lsl r0
    4dbc:	00005100 	andeq	r5, r0, r0, lsl #2
    4dc0:	00000000 	andeq	r0, r0, r0
    4dc4:	15600000 	strbne	r0, [r0, #-0]!
    4dc8:	15c00000 	strbne	r0, [r0]
    4dcc:	00010000 	andeq	r0, r1, r0
    4dd0:	0015c050 	andseq	ip, r5, r0, asr r0
    4dd4:	00177400 	andseq	r7, r7, r0, lsl #8
    4dd8:	91000300 	mrsls	r0, LR_irq
    4ddc:	17747f8c 	ldrbne	r7, [r4, -ip, lsl #31]!
    4de0:	17780000 	ldrbne	r0, [r8, -r0]!
    4de4:	00010000 	andeq	r0, r1, r0
    4de8:	00177855 	andseq	r7, r7, r5, asr r8
    4dec:	00177c00 	andseq	r7, r7, r0, lsl #24
    4df0:	91000300 	mrsls	r0, LR_irq
    4df4:	00007f8c 	andeq	r7, r0, ip, lsl #31
    4df8:	00000000 	andeq	r0, r0, r0
    4dfc:	15600000 	strbne	r0, [r0, #-0]!
    4e00:	15c00000 	strbne	r0, [r0]
    4e04:	00010000 	andeq	r0, r1, r0
    4e08:	0015c051 	andseq	ip, r5, r1, asr r0
    4e0c:	00177c00 	andseq	r7, r7, r0, lsl #24
    4e10:	91000300 	mrsls	r0, LR_irq
    4e14:	00007efc 	strdeq	r7, [r0], -ip
    4e18:	00000000 	andeq	r0, r0, r0
    4e1c:	15600000 	strbne	r0, [r0, #-0]!
    4e20:	15c00000 	strbne	r0, [r0]
    4e24:	00010000 	andeq	r0, r1, r0
    4e28:	0015c052 	andseq	ip, r5, r2, asr r0
    4e2c:	00177c00 	andseq	r7, r7, r0, lsl #24
    4e30:	91000300 	mrsls	r0, LR_irq
    4e34:	00007f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    4e38:	00000000 	andeq	r0, r0, r0
    4e3c:	15600000 	strbne	r0, [r0, #-0]!
    4e40:	15c00000 	strbne	r0, [r0]
    4e44:	00010000 	andeq	r0, r1, r0
    4e48:	0015c053 	andseq	ip, r5, r3, asr r0
    4e4c:	00177c00 	andseq	r7, r7, r0, lsl #24
    4e50:	91000300 	mrsls	r0, LR_irq
    4e54:	00007f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    4e58:	00000000 	andeq	r0, r0, r0
    4e5c:	15600000 	strbne	r0, [r0, #-0]!
    4e60:	15640000 	strbne	r0, [r4, #-0]!
    4e64:	00020000 	andeq	r0, r2, r0
    4e68:	15640091 	strbne	r0, [r4, #-145]!	; 0xffffff6f
    4e6c:	15900000 	ldrne	r0, [r0]
    4e70:	00020000 	andeq	r0, r2, r0
    4e74:	1590007c 	ldrne	r0, [r0, #124]	; 0x7c
    4e78:	15c00000 	strbne	r0, [r0]
    4e7c:	00020000 	andeq	r0, r2, r0
    4e80:	15c00091 	strbne	r0, [r0, #145]	; 0x91
    4e84:	15d80000 	ldrbne	r0, [r8]
    4e88:	00010000 	andeq	r0, r1, r0
    4e8c:	0015d855 	andseq	sp, r5, r5, asr r8
    4e90:	0015e000 	andseq	lr, r5, r0
    4e94:	5c000100 	stfpls	f0, [r0], {-0}
    4e98:	000015e0 	andeq	r1, r0, r0, ror #11
    4e9c:	000015e4 	andeq	r1, r0, r4, ror #11
    4ea0:	f8910003 			; <UNDEFINED> instruction: 0xf8910003
    4ea4:	0015e47e 	andseq	lr, r5, lr, ror r4
    4ea8:	00162400 	andseq	r2, r6, r0, lsl #8
    4eac:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4eb0:	00001624 	andeq	r1, r0, r4, lsr #12
    4eb4:	0000162c 	andeq	r1, r0, ip, lsr #12
    4eb8:	2c550001 	mrrccs	0, 0, r0, r5, cr1
    4ebc:	30000016 	andcc	r0, r0, r6, lsl r0
    4ec0:	01000016 	tsteq	r0, r6, lsl r0
    4ec4:	16305c00 	ldrtne	r5, [r0], -r0, lsl #24
    4ec8:	177c0000 	ldrbne	r0, [ip, -r0]!
    4ecc:	00030000 	andeq	r0, r3, r0
    4ed0:	007ef891 			; <UNDEFINED> instruction: 0x007ef891
    4ed4:	00000000 	andeq	r0, r0, r0
    4ed8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    4edc:	dc000015 	stcle	0, cr0, [r0], {21}
    4ee0:	01000015 	tsteq	r0, r5, lsl r0
    4ee4:	15dc5300 	ldrbne	r5, [ip, #768]	; 0x300
    4ee8:	15e40000 	strbne	r0, [r4, #0]!
    4eec:	00050000 	andeq	r0, r5, r0
    4ef0:	24380073 	ldrtcs	r0, [r8], #-115	; 0xffffff8d
    4ef4:	0015e49f 	mulseq	r5, pc, r4	; <UNPREDICTABLE>
    4ef8:	0015f000 	andseq	pc, r5, r0
    4efc:	73000d00 	movwvc	r0, #3328	; 0xd00
    4f00:	75243800 	strvc	r3, [r4, #-2048]!	; 0xfffff800
    4f04:	08019401 	stmdaeq	r1, {r0, sl, ip, pc}
    4f08:	9f211aff 	svcls	0x00211aff
    4f0c:	0000162c 	andeq	r1, r0, ip, lsr #12
    4f10:	00001650 	andeq	r1, r0, r0, asr r6
    4f14:	00530001 	subseq	r0, r3, r1
    4f18:	00000000 	andeq	r0, r0, r0
    4f1c:	2c000000 	stccs	0, cr0, [r0], {-0}
    4f20:	50000016 	andpl	r0, r0, r6, lsl r0
    4f24:	01000016 	tsteq	r0, r6, lsl r0
    4f28:	00005300 	andeq	r5, r0, r0, lsl #6
    4f2c:	00000000 	andeq	r0, r0, r0
    4f30:	162c0000 	strtne	r0, [ip], -r0
    4f34:	17740000 	ldrbne	r0, [r4, -r0]!
    4f38:	00030000 	andeq	r0, r3, r0
    4f3c:	007f8c91 			; <UNDEFINED> instruction: 0x007f8c91
    4f40:	00000000 	andeq	r0, r0, r0
    4f44:	94000000 	strls	r0, [r0], #-0
    4f48:	a4000016 	strge	r0, [r0], #-22	; 0xffffffea
    4f4c:	0b000016 	bleq	4fac <SVC_STACK_SIZE+0xfac>
    4f50:	7f849100 	svcvc	0x00849100
    4f54:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4f58:	9f4b231c 	svcls	0x004b231c
    4f5c:	00001750 	andeq	r1, r0, r0, asr r7
    4f60:	0000177c 	andeq	r1, r0, ip, ror r7
    4f64:	8491000b 	ldrhi	r0, [r1], #11
    4f68:	9101947f 	tstls	r1, pc, ror r4
    4f6c:	4b231c7c 	blmi	8cc164 <STACK_SIZE+0xcc164>
    4f70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f74:	00000000 	andeq	r0, r0, r0
    4f78:	00169400 	andseq	r9, r6, r0, lsl #8
    4f7c:	0016ac00 	andseq	sl, r6, r0, lsl #24
    4f80:	30000200 	andcc	r0, r0, r0, lsl #4
    4f84:	0016ac9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    4f88:	0016c000 	andseq	ip, r6, r0
    4f8c:	91000b00 	tstls	r0, r0, lsl #22
    4f90:	01947f9c 			; <UNDEFINED> instruction: 0x01947f9c
    4f94:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4f98:	173c9f55 			; <UNDEFINED> instruction: 0x173c9f55
    4f9c:	177c0000 	ldrbne	r0, [ip, -r0]!
    4fa0:	000b0000 	andeq	r0, fp, r0
    4fa4:	947f9c91 	ldrbtls	r9, [pc], #-3217	; 4fac <SVC_STACK_SIZE+0xfac>
    4fa8:	1c7c9101 	ldfnep	f1, [ip], #-4
    4fac:	009f5523 	addseq	r5, pc, r3, lsr #10
    4fb0:	00000000 	andeq	r0, r0, r0
    4fb4:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4fb8:	e0000016 	and	r0, r0, r6, lsl r0
    4fbc:	02000016 	andeq	r0, r0, #22
    4fc0:	e09f3000 	adds	r3, pc, r0
    4fc4:	2c000016 	stccs	0, cr0, [r0], {22}
    4fc8:	01000017 	tsteq	r0, r7, lsl r0
    4fcc:	172c5700 	strne	r5, [ip, -r0, lsl #14]!
    4fd0:	17300000 	ldrne	r0, [r0, -r0]!
    4fd4:	00030000 	andeq	r0, r3, r0
    4fd8:	309f7f77 	addscc	r7, pc, r7, ror pc	; <UNPREDICTABLE>
    4fdc:	3c000017 	stccc	0, cr0, [r0], {23}
    4fe0:	01000017 	tsteq	r0, r7, lsl r0
    4fe4:	00005700 	andeq	r5, r0, r0, lsl #14
    4fe8:	00000000 	andeq	r0, r0, r0
    4fec:	16e00000 	strbtne	r0, [r0], r0
    4ff0:	16f40000 	ldrbtne	r0, [r4], r0
    4ff4:	00020000 	andeq	r0, r2, r0
    4ff8:	16f49f30 			; <UNDEFINED> instruction: 0x16f49f30
    4ffc:	17000000 	strne	r0, [r0, -r0]
    5000:	00010000 	andeq	r0, r1, r0
    5004:	00170053 	andseq	r0, r7, r3, asr r0
    5008:	00170400 	andseq	r0, r7, r0, lsl #8
    500c:	73000300 	movwvc	r0, #768	; 0x300
    5010:	17049f7f 	smlsdxne	r4, pc, pc, r9	; <UNPREDICTABLE>
    5014:	17280000 	strne	r0, [r8, -r0]!
    5018:	00010000 	andeq	r0, r1, r0
    501c:	00000053 	andeq	r0, r0, r3, asr r0
    5020:	00000000 	andeq	r0, r0, r0
    5024:	0016cc00 	andseq	ip, r6, r0, lsl #24
    5028:	0016dc00 	andseq	sp, r6, r0, lsl #24
    502c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    5030:	000016dc 	ldrdeq	r1, [r0], -ip
    5034:	000016e0 	andeq	r1, r0, r0, ror #13
    5038:	94910013 	ldrls	r0, [r1], #19
    503c:	007c067f 	rsbseq	r0, ip, pc, ror r6
    5040:	00730070 	rsbseq	r0, r3, r0, ror r0
    5044:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    5048:	13160001 	tstne	r6, #1
    504c:	0016e09f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    5050:	00177c00 	andseq	r7, r7, r0, lsl #24
    5054:	91001e00 	tstls	r0, r0, lsl #28
    5058:	91067f94 			; <UNDEFINED> instruction: 0x91067f94
    505c:	91067f98 			; <UNDEFINED> instruction: 0x91067f98
    5060:	94067f9c 	strls	r7, [r6], #-3996	; 0xfffff064
    5064:	1aff0801 	bne	fffc7070 <IRQ_STACK_BASE+0xbbfc7070>
    5068:	067f9091 			; <UNDEFINED> instruction: 0x067f9091
    506c:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    5070:	13160001 	tstne	r6, #1
    5074:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5078:	00000000 	andeq	r0, r0, r0
    507c:	0016f400 	andseq	pc, r6, r0, lsl #8
    5080:	0016fc00 	andseq	pc, r6, r0, lsl #24
    5084:	72000600 	andvc	r0, r0, #0, 12
    5088:	22007500 	andcs	r7, r0, #0, 10
    508c:	0016fc9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    5090:	00171800 	andseq	r1, r7, r0, lsl #16
    5094:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    50a0:	0000177c 	andeq	r1, r0, ip, ror r7
    50a4:	0000178c 	andeq	r1, r0, ip, lsl #15
    50a8:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    50ac:	fc000017 	stc2	0, cr0, [r0], {23}
    50b0:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    50b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    50b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    50bc:	00000000 	andeq	r0, r0, r0
    50c0:	00177c00 	andseq	r7, r7, r0, lsl #24
    50c4:	0017a000 	andseq	sl, r7, r0
    50c8:	51000100 	mrspl	r0, (UNDEF: 16)
    50cc:	000017a0 	andeq	r1, r0, r0, lsr #15
    50d0:	000017a4 	andeq	r1, r0, r4, lsr #15
    50d4:	a45c0001 	ldrbge	r0, [ip], #-1
    50d8:	fc000017 	stc2	0, cr0, [r0], {23}
    50dc:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    50e0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    50e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    50e8:	00000000 	andeq	r0, r0, r0
    50ec:	00177c00 	andseq	r7, r7, r0, lsl #24
    50f0:	00179000 	andseq	r9, r7, r0
    50f4:	52000100 	andpl	r0, r0, #0, 2
    50f8:	00001790 	muleq	r0, r0, r7
    50fc:	000017fc 	strdeq	r1, [r0], -ip
    5100:	01f30004 	mvnseq	r0, r4
    5104:	00009f52 	andeq	r9, r0, r2, asr pc
    5108:	00000000 	andeq	r0, r0, r0
    510c:	177c0000 	ldrbne	r0, [ip, -r0]!
    5110:	17a40000 	strne	r0, [r4, r0]!
    5114:	00010000 	andeq	r0, r1, r0
    5118:	0017a453 	andseq	sl, r7, r3, asr r4
    511c:	0017fc00 	andseq	pc, r7, r0, lsl #24
    5120:	f3000400 	vshl.u8	d0, d0, d0
    5124:	009f5301 	addseq	r5, pc, r1, lsl #6
    5128:	00000000 	andeq	r0, r0, r0
    512c:	b4000000 	strlt	r0, [r0], #-0
    5130:	c0000017 	andgt	r0, r0, r7, lsl r0
    5134:	01000017 	tsteq	r0, r7, lsl r0
    5138:	17c05000 	strbne	r5, [r0, r0]
    513c:	17e80000 	strbne	r0, [r8, r0]!
    5140:	00010000 	andeq	r0, r1, r0
    5144:	0000005c 	andeq	r0, r0, ip, asr r0
    5148:	00000000 	andeq	r0, r0, r0
    514c:	0017a400 	andseq	sl, r7, r0, lsl #8
    5150:	0017b400 	andseq	fp, r7, r0, lsl #8
    5154:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5160:	000017c0 	andeq	r1, r0, r0, asr #15
    5164:	000017e8 	andeq	r1, r0, r8, ror #15
    5168:	00510001 	subseq	r0, r1, r1
    516c:	00000000 	andeq	r0, r0, r0
    5170:	c0000000 	andgt	r0, r0, r0
    5174:	d8000017 	stmdale	r0, {r0, r1, r2, r4}
    5178:	01000017 	tsteq	r0, r7, lsl r0
    517c:	17d85c00 	ldrbne	r5, [r8, r0, lsl #24]
    5180:	17e80000 	strbne	r0, [r8, r0]!
    5184:	00030000 	andeq	r0, r3, r0
    5188:	009f7f7c 	addseq	r7, pc, ip, ror pc	; <UNPREDICTABLE>
    518c:	00000000 	andeq	r0, r0, r0
    5190:	fc000000 	stc2	0, cr0, [r0], {-0}
    5194:	a0000017 	andge	r0, r0, r7, lsl r0
    5198:	01000018 	tsteq	r0, r8, lsl r0
    519c:	18a05000 	stmiane	r0!, {ip, lr}
    51a0:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    51a4:	00040000 	andeq	r0, r4, r0
    51a8:	9f5001f3 	svcls	0x005001f3
    51ac:	00001914 	andeq	r1, r0, r4, lsl r9
    51b0:	00001960 	andeq	r1, r0, r0, ror #18
    51b4:	60500001 	subsvs	r0, r0, r1
    51b8:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    51bc:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    51c0:	5001f300 	andpl	pc, r1, r0, lsl #6
    51c4:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    51c8:	0019b000 	andseq	fp, r9, r0
    51cc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    51d8:	000017fc 	strdeq	r1, [r0], -ip
    51dc:	000018a0 	andeq	r1, r0, r0, lsr #17
    51e0:	a0510001 	subsge	r0, r1, r1
    51e4:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    51e8:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    51ec:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    51f0:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    51f4:	00196000 	andseq	r6, r9, r0
    51f8:	51000100 	mrspl	r0, (UNDEF: 16)
    51fc:	00001960 	andeq	r1, r0, r0, ror #18
    5200:	000019a4 	andeq	r1, r0, r4, lsr #19
    5204:	01f30004 	mvnseq	r0, r4
    5208:	19a49f51 	stmibne	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
    520c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5210:	00010000 	andeq	r0, r1, r0
    5214:	00000051 	andeq	r0, r0, r1, asr r0
    5218:	00000000 	andeq	r0, r0, r0
    521c:	0017fc00 	andseq	pc, r7, r0, lsl #24
    5220:	00188c00 	andseq	r8, r8, r0, lsl #24
    5224:	52000100 	andpl	r0, r0, #0, 2
    5228:	0000188c 	andeq	r1, r0, ip, lsl #17
    522c:	00001914 	andeq	r1, r0, r4, lsl r9
    5230:	01f30004 	mvnseq	r0, r4
    5234:	19149f52 	ldmdbne	r4, {r1, r4, r6, r8, r9, sl, fp, ip, pc}
    5238:	19400000 	stmdbne	r0, {}^	; <UNPREDICTABLE>
    523c:	00010000 	andeq	r0, r1, r0
    5240:	00194052 	andseq	r4, r9, r2, asr r0
    5244:	00196000 	andseq	r6, r9, r0
    5248:	90000200 	andls	r0, r0, r0, lsl #4
    524c:	0019604f 	andseq	r6, r9, pc, asr #32
    5250:	0019a400 	andseq	sl, r9, r0, lsl #8
    5254:	f3000400 	vshl.u8	d0, d0, d0
    5258:	a49f5201 	ldrge	r5, [pc], #513	; 5260 <SVC_STACK_SIZE+0x1260>
    525c:	b0000019 	andlt	r0, r0, r9, lsl r0
    5260:	01000019 	tsteq	r0, r9, lsl r0
    5264:	00005200 	andeq	r5, r0, r0, lsl #4
    5268:	00000000 	andeq	r0, r0, r0
    526c:	17fc0000 	ldrbne	r0, [ip, r0]!
    5270:	18800000 	stmne	r0, {}	; <UNPREDICTABLE>
    5274:	00010000 	andeq	r0, r1, r0
    5278:	00188053 	andseq	r8, r8, r3, asr r0
    527c:	0018a000 	andseq	sl, r8, r0
    5280:	90000200 	andls	r0, r0, r0, lsl #4
    5284:	0018a04f 	andseq	sl, r8, pc, asr #32
    5288:	00191400 	andseq	r1, r9, r0, lsl #8
    528c:	f3000400 	vshl.u8	d0, d0, d0
    5290:	149f5301 	ldrne	r5, [pc], #769	; 5298 <SVC_STACK_SIZE+0x1298>
    5294:	2c000019 	stccs	0, cr0, [r0], {25}
    5298:	01000019 	tsteq	r0, r9, lsl r0
    529c:	192c5300 	stmdbne	ip!, {r8, r9, ip, lr}
    52a0:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    52a4:	00040000 	andeq	r0, r4, r0
    52a8:	9f5301f3 	svcls	0x005301f3
    52ac:	000019a4 	andeq	r1, r0, r4, lsr #19
    52b0:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    52b4:	00530001 	subseq	r0, r3, r1
    52b8:	00000000 	andeq	r0, r0, r0
    52bc:	fc000000 	stc2	0, cr0, [r0], {-0}
    52c0:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    52c4:	02000018 	andeq	r0, r0, #24
    52c8:	04009100 	streq	r9, [r0], #-256	; 0xffffff00
    52cc:	0c000018 	stceq	0, cr0, [r0], {24}
    52d0:	02000019 	andeq	r0, r0, #25
    52d4:	14047d00 	strne	r7, [r4], #-3328	; 0xfffff300
    52d8:	b0000019 	andlt	r0, r0, r9, lsl r0
    52dc:	02000019 	andeq	r0, r0, #25
    52e0:	00047d00 	andeq	r7, r4, r0, lsl #26
    52e4:	00000000 	andeq	r0, r0, r0
    52e8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    52ec:	70000018 	andvc	r0, r0, r8, lsl r0
    52f0:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    52f4:	02909000 	addseq	r9, r0, #0
    52f8:	19800893 	stmibne	r0, {r0, r1, r4, r7, fp}
    52fc:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5300:	00050000 	andeq	r0, r5, r0
    5304:	93029090 	movwls	r9, #8336	; 0x2090
    5308:	00000008 	andeq	r0, r0, r8
    530c:	00000000 	andeq	r0, r0, r0
    5310:	00184000 	andseq	r4, r8, r0
    5314:	00187800 	andseq	r7, r8, r0, lsl #16
    5318:	90000500 	andls	r0, r0, r0, lsl #10
    531c:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    5320:	00001878 	andeq	r1, r0, r8, ror r8
    5324:	00001880 	andeq	r1, r0, r0, lsl #17
    5328:	0073000a 	rsbseq	r0, r3, sl
    532c:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    5330:	9f25f72c 	svcls	0x0025f72c
    5334:	00001880 	andeq	r1, r0, r0, lsl #17
    5338:	000018a0 	andeq	r1, r0, r0, lsr #17
    533c:	4f92000b 	svcmi	0x0092000b
    5340:	1c007100 	stfnes	f7, [r0], {-0}
    5344:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    5348:	0018a09f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    534c:	00191400 	andseq	r1, r9, r0, lsl #8
    5350:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    5354:	01f35301 	mvnseq	r5, r1, lsl #6
    5358:	2cf71c51 	ldclcs	12, cr1, [r7], #324	; 0x144
    535c:	149f25f7 	ldrne	r2, [pc], #1527	; 5364 <SVC_STACK_SIZE+0x1364>
    5360:	5c000019 	stcpl	0, cr0, [r0], {25}
    5364:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    5368:	02949000 	addseq	r9, r4, #0
    536c:	195c0893 	ldmdbne	ip, {r0, r1, r4, r7, fp}^
    5370:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    5374:	000b0000 	andeq	r0, fp, r0
    5378:	715301f3 	ldrshvc	r0, [r3, #-19]	; 0xffffffed
    537c:	2cf71c00 	ldclcs	12, cr1, [r7]
    5380:	609f25f7 			; <UNDEFINED> instruction: 0x609f25f7
    5384:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    5388:	0c000019 	stceq	0, cr0, [r0], {25}
    538c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    5390:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    5394:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    5398:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    539c:	0019a800 	andseq	sl, r9, r0, lsl #16
    53a0:	90000500 	andls	r0, r0, r0, lsl #10
    53a4:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    53a8:	000019a8 	andeq	r1, r0, r8, lsr #19
    53ac:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    53b0:	0073000a 	rsbseq	r0, r3, sl
    53b4:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    53b8:	9f25f72c 	svcls	0x0025f72c
	...
    53c4:	00001840 	andeq	r1, r0, r0, asr #16
    53c8:	000018e0 	andeq	r1, r0, r0, ror #17
    53cc:	95900005 	ldrls	r0, [r0, #5]
    53d0:	e0089302 	and	r9, r8, r2, lsl #6
    53d4:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    53d8:	0c000019 	stceq	0, cr0, [r0], {25}
    53dc:	5201f300 	andpl	pc, r1, #0, 6
    53e0:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
    53e4:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    53e8:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    53ec:	00194800 	andseq	r4, r9, r0, lsl #16
    53f0:	90000500 	andls	r0, r0, r0, lsl #10
    53f4:	08930295 	ldmeq	r3, {r0, r2, r4, r7, r9}
    53f8:	00001948 	andeq	r1, r0, r8, asr #18
    53fc:	00001960 	andeq	r1, r0, r0, ror #18
    5400:	007c0007 	rsbseq	r0, ip, r7
    5404:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    5408:	0019609f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    540c:	0019a400 	andseq	sl, r9, r0, lsl #8
    5410:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    5414:	01f35201 	mvnseq	r5, r1, lsl #4
    5418:	2cf71c50 	ldclcs	12, cr1, [r7], #320	; 0x140
    541c:	a49f25f7 	ldrge	r2, [pc], #1527	; 5424 <SVC_STACK_SIZE+0x1424>
    5420:	b0000019 	andlt	r0, r0, r9, lsl r0
    5424:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    5428:	02959000 	addseq	r9, r5, #0
    542c:	00000893 	muleq	r0, r3, r8
    5430:	00000000 	andeq	r0, r0, r0
    5434:	195c0000 	ldmdbne	ip, {}^	; <UNPREDICTABLE>
    5438:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    543c:	00050000 	andeq	r0, r5, r0
    5440:	93029490 	movwls	r9, #9360	; 0x2490
    5444:	0019a408 	andseq	sl, r9, r8, lsl #8
    5448:	0019b000 	andseq	fp, r9, r0
    544c:	9e000a00 	vmlals.f32	s0, s0, s0
    5450:	00000008 	andeq	r0, r0, r8
    5454:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    5458:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    545c:	00000000 	andeq	r0, r0, r0
    5460:	00189000 	andseq	r9, r8, r0
    5464:	0018e000 	andseq	lr, r8, r0
    5468:	90000500 	andls	r0, r0, r0, lsl #10
    546c:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    5470:	0000195c 	andeq	r1, r0, ip, asr r9
    5474:	000019a4 	andeq	r1, r0, r4, lsr #19
    5478:	93900005 	orrsls	r0, r0, #5
    547c:	00089302 	andeq	r9, r8, r2, lsl #6
    5480:	00000000 	andeq	r0, r0, r0
    5484:	14000000 	strne	r0, [r0], #-0
    5488:	24000019 	strcs	r0, [r0], #-25	; 0xffffffe7
    548c:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    5490:	02959000 	addseq	r9, r5, #0
    5494:	00000893 	muleq	r0, r3, r8
    5498:	00000000 	andeq	r0, r0, r0
    549c:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    54a0:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    54a4:	00010000 	andeq	r0, r1, r0
    54a8:	00000054 	andeq	r0, r0, r4, asr r0
    54ac:	00000000 	andeq	r0, r0, r0
    54b0:	0018a000 	andseq	sl, r8, r0
    54b4:	0018ac00 	andseq	sl, r8, r0, lsl #24
    54b8:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    54bc:	f7250290 			; <UNDEFINED> instruction: 0xf7250290
    54c0:	9f00f72c 	svcls	0x0000f72c
	...
    54cc:	000018a0 	andeq	r1, r0, r0, lsr #17
    54d0:	000018d0 	ldrdeq	r1, [r0], -r0
    54d4:	91f50009 	mvnsls	r0, r9
    54d8:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    54dc:	009f00f7 	ldrsheq	r0, [pc], r7
    54e0:	00000000 	andeq	r0, r0, r0
    54e4:	e0000000 	and	r0, r0, r0
    54e8:	10000018 	andne	r0, r0, r8, lsl r0
    54ec:	01000019 	tsteq	r0, r9, lsl r0
    54f0:	00005400 	andeq	r5, r0, r0, lsl #8
    54f4:	00000000 	andeq	r0, r0, r0
    54f8:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    54fc:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    5500:	00090000 	andeq	r0, r9, r0
    5504:	250290f5 	strcs	r9, [r2, #-245]	; 0xffffff0b
    5508:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    550c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5510:	00000000 	andeq	r0, r0, r0
    5514:	0018e000 	andseq	lr, r8, r0
    5518:	00191400 	andseq	r1, r9, r0, lsl #8
    551c:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    5520:	f7250291 			; <UNDEFINED> instruction: 0xf7250291
    5524:	9f00f72c 	svcls	0x0000f72c
	...
    5530:	00001960 	andeq	r1, r0, r0, ror #18
    5534:	000019a4 	andeq	r1, r0, r4, lsr #19
    5538:	00540001 	subseq	r0, r4, r1
    553c:	00000000 	andeq	r0, r0, r0
    5540:	60000000 	andvs	r0, r0, r0
    5544:	70000019 	andvc	r0, r0, r9, lsl r0
    5548:	09000019 	stmdbeq	r0, {r0, r3, r4}
    554c:	0290f500 	addseq	pc, r0, #0, 10
    5550:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    5554:	00009f00 	andeq	r9, r0, r0, lsl #30
    5558:	00000000 	andeq	r0, r0, r0
    555c:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    5560:	19800000 	stmibne	r0, {}	; <UNPREDICTABLE>
    5564:	00090000 	andeq	r0, r9, r0
    5568:	250291f5 	strcs	r9, [r2, #-501]	; 0xfffffe0b
    556c:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    5570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5574:	00000000 	andeq	r0, r0, r0
    5578:	0019a400 	andseq	sl, r9, r0, lsl #8
    557c:	0019a800 	andseq	sl, r9, r0, lsl #16
    5580:	90000500 	andls	r0, r0, r0, lsl #10
    5584:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    5588:	000019a8 	andeq	r1, r0, r8, lsr #19
    558c:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    5590:	0073000a 	rsbseq	r0, r3, sl
    5594:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    5598:	9f25f72c 	svcls	0x0025f72c
	...
    55a4:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    55a8:	000019f0 	strdeq	r1, [r0], -r0
    55ac:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
    55b0:	2c000019 	stccs	0, cr0, [r0], {25}
    55b4:	0300001a 	movweq	r0, #26
    55b8:	7d889100 	stfvcd	f1, [r8]
    55bc:	00001a2c 	andeq	r1, r0, ip, lsr #20
    55c0:	00001be8 	andeq	r1, r0, r8, ror #23
    55c4:	01f30004 	mvnseq	r0, r4
    55c8:	00009f50 	andeq	r9, r0, r0, asr pc
    55cc:	00000000 	andeq	r0, r0, r0
    55d0:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    55d4:	19f40000 	ldmibne	r4!, {}^	; <UNPREDICTABLE>
    55d8:	00010000 	andeq	r0, r1, r0
    55dc:	0019f451 	andseq	pc, r9, r1, asr r4	; <UNPREDICTABLE>
    55e0:	001be800 	andseq	lr, fp, r0, lsl #16
    55e4:	91000300 	mrsls	r0, LR_irq
    55e8:	00007cf8 	strdeq	r7, [r0], -r8
    55ec:	00000000 	andeq	r0, r0, r0
    55f0:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    55f4:	19d80000 	ldmibne	r8, {}^	; <UNPREDICTABLE>
    55f8:	00010000 	andeq	r0, r1, r0
    55fc:	0019d852 	andseq	sp, r9, r2, asr r8
    5600:	001be800 	andseq	lr, fp, r0, lsl #16
    5604:	91000300 	mrsls	r0, LR_irq
    5608:	00007d98 	muleq	r0, r8, sp
    560c:	00000000 	andeq	r0, r0, r0
    5610:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5614:	1a0f0000 	bne	3c561c <IRQ_STACK_SIZE+0x3bd61c>
    5618:	00010000 	andeq	r0, r1, r0
    561c:	001a0f53 	andseq	r0, sl, r3, asr pc
    5620:	001be800 	andseq	lr, fp, r0, lsl #16
    5624:	91000300 	mrsls	r0, LR_irq
    5628:	00007d94 	muleq	r0, r4, sp
    562c:	00000000 	andeq	r0, r0, r0
    5630:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5634:	19b40000 	ldmibne	r4!, {}	; <UNPREDICTABLE>
    5638:	00020000 	andeq	r0, r2, r0
    563c:	19b40091 	ldmibne	r4!, {r0, r4, r7}
    5640:	19c40000 	stmibne	r4, {}^	; <UNPREDICTABLE>
    5644:	00020000 	andeq	r0, r2, r0
    5648:	19c4007c 	stmibne	r4, {r2, r3, r4, r5, r6}^
    564c:	1be80000 	blne	ffa05654 <IRQ_STACK_BASE+0xbba05654>
    5650:	00020000 	andeq	r0, r2, r0
    5654:	00000091 	muleq	r0, r1, r0
    5658:	00000000 	andeq	r0, r0, r0
    565c:	1a100000 	bne	405664 <IRQ_STACK_SIZE+0x3fd664>
    5660:	1a1c0000 	bne	705668 <IRQ_STACK_SIZE+0x6fd668>
    5664:	00040000 	andeq	r0, r4, r0
    5668:	9f7dd091 	svcls	0x007dd091
    566c:	00001a1c 	andeq	r1, r0, ip, lsl sl
    5670:	00001a44 	andeq	r1, r0, r4, asr #20
    5674:	44560001 	ldrbmi	r0, [r6], #-1
    5678:	5000001a 	andpl	r0, r0, sl, lsl r0
    567c:	0100001a 	tsteq	r0, sl, lsl r0
    5680:	1a505c00 	bne	141c688 <STACK_SIZE+0xc1c688>
    5684:	1a940000 	bne	fe50568c <IRQ_STACK_BASE+0xba50568c>
    5688:	00010000 	andeq	r0, r1, r0
    568c:	001a9456 	andseq	r9, sl, r6, asr r4
    5690:	001aa000 	andseq	sl, sl, r0
    5694:	5c000100 	stfpls	f0, [r0], {-0}
    5698:	00001aa0 	andeq	r1, r0, r0, lsr #21
    569c:	00001be8 	andeq	r1, r0, r8, ror #23
    56a0:	f4910003 			; <UNDEFINED> instruction: 0xf4910003
    56a4:	0000007c 	andeq	r0, r0, ip, ror r0
    56a8:	00000000 	andeq	r0, r0, r0
    56ac:	001a1000 	andseq	r1, sl, r0
    56b0:	001be000 	andseq	lr, fp, r0
    56b4:	91000300 	mrsls	r0, LR_irq
    56b8:	1be07d88 	blne	ff824ce0 <IRQ_STACK_BASE+0xbb824ce0>
    56bc:	1be40000 	blne	ff9056c4 <IRQ_STACK_BASE+0xbb9056c4>
    56c0:	00010000 	andeq	r0, r1, r0
    56c4:	001be456 	andseq	lr, fp, r6, asr r4
    56c8:	001be800 	andseq	lr, fp, r0, lsl #16
    56cc:	91000300 	mrsls	r0, LR_irq
    56d0:	00007d88 	andeq	r7, r0, r8, lsl #27
    56d4:	00000000 	andeq	r0, r0, r0
    56d8:	1a440000 	bne	11056e0 <STACK_SIZE+0x9056e0>
    56dc:	1a480000 	bne	12056e4 <STACK_SIZE+0xa056e4>
    56e0:	00010000 	andeq	r0, r1, r0
    56e4:	001a4855 	andseq	r4, sl, r5, asr r8
    56e8:	001a5000 	andseq	r5, sl, r0
    56ec:	75000500 	strvc	r0, [r0, #-1280]	; 0xfffffb00
    56f0:	9f243800 	svcls	0x00243800
    56f4:	00001a50 	andeq	r1, r0, r0, asr sl
    56f8:	00001a5c 	andeq	r1, r0, ip, asr sl
    56fc:	0075000d 	rsbseq	r0, r5, sp
    5700:	7f762438 	svcvc	0x00762438
    5704:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    5708:	949f211a 	ldrls	r2, [pc], #282	; 5710 <SVC_STACK_SIZE+0x1710>
    570c:	b400001a 	strlt	r0, [r0], #-26	; 0xffffffe6
    5710:	0100001a 	tsteq	r0, sl, lsl r0
    5714:	00005500 	andeq	r5, r0, r0, lsl #10
    5718:	00000000 	andeq	r0, r0, r0
    571c:	1a940000 	bne	fe505724 <IRQ_STACK_BASE+0xba505724>
    5720:	1ab40000 	bne	fed05728 <IRQ_STACK_BASE+0xbad05728>
    5724:	00010000 	andeq	r0, r1, r0
    5728:	00000055 	andeq	r0, r0, r5, asr r0
    572c:	00000000 	andeq	r0, r0, r0
    5730:	001a9400 	andseq	r9, sl, r0, lsl #8
    5734:	001be000 	andseq	lr, fp, r0
    5738:	91000300 	mrsls	r0, LR_irq
    573c:	00007d88 	andeq	r7, r0, r8, lsl #27
    5740:	00000000 	andeq	r0, r0, r0
    5744:	1af80000 	bne	ffe0574c <IRQ_STACK_BASE+0xbbe0574c>
    5748:	1b140000 	blne	505750 <IRQ_STACK_SIZE+0x4fd750>
    574c:	000b0000 	andeq	r0, fp, r0
    5750:	947d8091 	ldrbtls	r8, [sp], #-145	; 0xffffff6f
    5754:	1c7c9101 	ldfnep	f1, [ip], #-4
    5758:	bc9f4b23 	fldmiaxlt	pc, {d4-d20}	;@ Deprecated
    575c:	e800001b 	stmda	r0, {r0, r1, r3, r4}
    5760:	0b00001b 	bleq	57d4 <SVC_STACK_SIZE+0x17d4>
    5764:	7d809100 	stfvcd	f1, [r0]
    5768:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    576c:	9f4b231c 	svcls	0x004b231c
	...
    5778:	00001af8 	strdeq	r1, [r0], -r8
    577c:	00001b18 	andeq	r1, r0, r8, lsl fp
    5780:	9f300002 	svcls	0x00300002
    5784:	00001b18 	andeq	r1, r0, r8, lsl fp
    5788:	00001b2c 	andeq	r1, r0, ip, lsr #22
    578c:	9c91000b 	ldcls	0, cr0, [r1], {11}
    5790:	9101947d 	tstls	r1, sp, ror r4
    5794:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    5798:	001ba89f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    579c:	001be800 	andseq	lr, fp, r0, lsl #16
    57a0:	91000b00 	tstls	r0, r0, lsl #22
    57a4:	01947d9c 			; <UNDEFINED> instruction: 0x01947d9c
    57a8:	231c7c91 	tstcs	ip, #37120	; 0x9100
    57ac:	00009f55 	andeq	r9, r0, r5, asr pc
    57b0:	00000000 	andeq	r0, r0, r0
    57b4:	1b380000 	blne	e057bc <STACK_SIZE+0x6057bc>
    57b8:	1b4c0000 	blne	13057c0 <STACK_SIZE+0xb057c0>
    57bc:	00020000 	andeq	r0, r2, r0
    57c0:	1b4c9f30 	blne	132d488 <STACK_SIZE+0xb2d488>
    57c4:	1b980000 	blne	fe6057cc <IRQ_STACK_BASE+0xba6057cc>
    57c8:	00010000 	andeq	r0, r1, r0
    57cc:	001b9857 	andseq	r9, fp, r7, asr r8
    57d0:	001b9c00 	andseq	r9, fp, r0, lsl #24
    57d4:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    57d8:	1b9c9f7f 	blne	fe72d5dc <IRQ_STACK_BASE+0xba72d5dc>
    57dc:	1ba80000 	blne	fea057e4 <IRQ_STACK_BASE+0xbaa057e4>
    57e0:	00010000 	andeq	r0, r1, r0
    57e4:	00000057 	andeq	r0, r0, r7, asr r0
    57e8:	00000000 	andeq	r0, r0, r0
    57ec:	001b4c00 	andseq	r4, fp, r0, lsl #24
    57f0:	001b6000 	andseq	r6, fp, r0
    57f4:	30000200 	andcc	r0, r0, r0, lsl #4
    57f8:	001b609f 	mulseq	fp, pc, r0	; <UNPREDICTABLE>
    57fc:	001b6c00 	andseq	r6, fp, r0, lsl #24
    5800:	53000100 	movwpl	r0, #256	; 0x100
    5804:	00001b6c 	andeq	r1, r0, ip, ror #22
    5808:	00001b70 	andeq	r1, r0, r0, ror fp
    580c:	7f730003 	svcvc	0x00730003
    5810:	001b709f 	mulseq	fp, pc, r0	; <UNPREDICTABLE>
    5814:	001b9400 	andseq	r9, fp, r0, lsl #8
    5818:	53000100 	movwpl	r0, #256	; 0x100
	...
    5824:	00001b38 	andeq	r1, r0, r8, lsr fp
    5828:	00001b48 	andeq	r1, r0, r8, asr #22
    582c:	48560001 	ldmdami	r6, {r0}^
    5830:	4c00001b 	stcmi	0, cr0, [r0], {27}
    5834:	1300001b 	movwne	r0, #27
    5838:	7d949100 	ldfvcd	f1, [r4]
    583c:	70007c06 	andvc	r7, r0, r6, lsl #24
    5840:	1a007300 	bne	22448 <IRQ_STACK_SIZE+0x1a448>
    5844:	01282930 	teqeq	r8, r0, lsr r9
    5848:	9f131600 	svcls	0x00131600
    584c:	00001b4c 	andeq	r1, r0, ip, asr #22
    5850:	00001be8 	andeq	r1, r0, r8, ror #23
    5854:	9491001e 	ldrls	r0, [r1], #30
    5858:	9891067d 	ldmls	r1, {r0, r2, r3, r4, r5, r6, r9, sl}
    585c:	9c91067d 	ldcls	6, cr0, [r1], {125}	; 0x7d
    5860:	0194067d 	orrseq	r0, r4, sp, ror r6
    5864:	911aff08 	tstls	sl, r8, lsl #30
    5868:	1a067d90 	bne	1a4eb0 <IRQ_STACK_SIZE+0x19ceb0>
    586c:	01282930 	teqeq	r8, r0, lsr r9
    5870:	9f131600 	svcls	0x00131600
	...
    587c:	00001b60 	andeq	r1, r0, r0, ror #22
    5880:	00001b68 	andeq	r1, r0, r8, ror #22
    5884:	00720006 	rsbseq	r0, r2, r6
    5888:	9f220075 	svcls	0x00220075
    588c:	00001b68 	andeq	r1, r0, r8, ror #22
    5890:	00001b84 	andeq	r1, r0, r4, lsl #23
    5894:	00510001 	subseq	r0, r1, r1
    5898:	00000000 	andeq	r0, r0, r0
    589c:	8c000000 	stchi	0, cr0, [r0], {-0}
    58a0:	a7000000 	strge	r0, [r0, -r0]
    58a4:	01000000 	mrseq	r0, (UNDEF: 0)
    58a8:	00a75000 	adceq	r5, r7, r0
    58ac:	00b80000 	adcseq	r0, r8, r0
    58b0:	00010000 	andeq	r0, r1, r0
    58b4:	0000b854 	andeq	fp, r0, r4, asr r8
    58b8:	0000bb00 	andeq	fp, r0, r0, lsl #22
    58bc:	50000100 	andpl	r0, r0, r0, lsl #2
    58c0:	000000bb 	strheq	r0, [r0], -fp
    58c4:	000000bc 	strheq	r0, [r0], -ip
    58c8:	01f30004 	mvnseq	r0, r4
    58cc:	00bc9f50 	adcseq	r9, ip, r0, asr pc
    58d0:	00cc0000 	sbceq	r0, ip, r0
    58d4:	00010000 	andeq	r0, r1, r0
    58d8:	0000cc50 	andeq	ip, r0, r0, asr ip
    58dc:	00013000 	andeq	r3, r1, r0
    58e0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    58e4:	00000130 	andeq	r0, r0, r0, lsr r1
    58e8:	00000134 	andeq	r0, r0, r4, lsr r1
    58ec:	01f30004 	mvnseq	r0, r4
    58f0:	00009f50 	andeq	r9, r0, r0, asr pc
    58f4:	00000000 	andeq	r0, r0, r0
    58f8:	00240000 	eoreq	r0, r4, r0
    58fc:	002c0000 	eoreq	r0, ip, r0
    5900:	00010000 	andeq	r0, r1, r0
    5904:	00002c50 	andeq	r2, r0, r0, asr ip
    5908:	00004000 	andeq	r4, r0, r0
    590c:	f3000400 	vshl.u8	d0, d0, d0
    5910:	009f5001 	addseq	r5, pc, r1
	...
    591c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    5920:	01000000 	mrseq	r0, (UNDEF: 0)
    5924:	00285000 	eoreq	r5, r8, r0
    5928:	004c0000 	subeq	r0, ip, r0
    592c:	00040000 	andeq	r0, r4, r0
    5930:	9f5001f3 	svcls	0x005001f3
	...
    5940:	00000004 	andeq	r0, r0, r4
    5944:	04510001 	ldrbeq	r0, [r1], #-1
    5948:	0c000000 	stceq	0, cr0, [r0], {-0}
    594c:	04000000 	streq	r0, [r0], #-0
    5950:	7c847100 	stfvcs	f7, [r4], {0}
    5954:	00000c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    5958:	00002800 	andeq	r2, r0, r0, lsl #16
    595c:	71000400 	tstvc	r0, r0, lsl #8
    5960:	289f7c81 	ldmcs	pc, {r0, r7, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    5964:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5968:	04000000 	streq	r0, [r0], #-0
    596c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5970:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    597c:	00002800 	andeq	r2, r0, r0, lsl #16
    5980:	52000100 	andpl	r0, r0, #0, 2
    5984:	00000028 	andeq	r0, r0, r8, lsr #32
    5988:	0000004c 	andeq	r0, r0, ip, asr #32
    598c:	00550001 	subseq	r0, r5, r1
    5990:	00000000 	andeq	r0, r0, r0
    5994:	1c000000 	stcne	0, cr0, [r0], {-0}
    5998:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    599c:	01000000 	mrseq	r0, (UNDEF: 0)
    59a0:	00285000 	eoreq	r5, r8, r0
    59a4:	00380000 	eorseq	r0, r8, r0
    59a8:	00010000 	andeq	r0, r1, r0
    59ac:	00003854 	andeq	r3, r0, r4, asr r8
    59b0:	00003b00 	andeq	r3, r0, r0, lsl #22
    59b4:	50000100 	andpl	r0, r0, r0, lsl #2
    59b8:	0000003b 	andeq	r0, r0, fp, lsr r0
    59bc:	00000044 	andeq	r0, r0, r4, asr #32
    59c0:	7f740003 	svcvc	0x00740003
    59c4:	0000449f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    59c8:	00004c00 	andeq	r4, r0, r0, lsl #24
    59cc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    59dc:	00000023 	andeq	r0, r0, r3, lsr #32
    59e0:	23500001 	cmpcs	r0, #1
    59e4:	60000000 	andvs	r0, r0, r0
    59e8:	01000002 	tsteq	r0, r2
    59ec:	02605500 	rsbeq	r5, r0, #0, 10
    59f0:	02940000 	addseq	r0, r4, #0
    59f4:	00040000 	andeq	r0, r4, r0
    59f8:	9f5001f3 	svcls	0x005001f3
    59fc:	00000294 	muleq	r0, r4, r2
    5a00:	00000314 	andeq	r0, r0, r4, lsl r3
    5a04:	00550001 	subseq	r0, r5, r1
    5a08:	00000000 	andeq	r0, r0, r0
    5a0c:	2c000000 	stccs	0, cr0, [r0], {-0}
    5a10:	93000000 	movwls	r0, #0
    5a14:	01000000 	mrseq	r0, (UNDEF: 0)
    5a18:	00935000 	addseq	r5, r3, r0
    5a1c:	02940000 	addseq	r0, r4, #0
    5a20:	00010000 	andeq	r0, r1, r0
    5a24:	00029457 	andeq	r9, r2, r7, asr r4
    5a28:	0002b300 	andeq	fp, r2, r0, lsl #6
    5a2c:	50000100 	andpl	r0, r0, r0, lsl #2
    5a30:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    5a34:	00000314 	andeq	r0, r0, r4, lsl r3
    5a38:	00570001 	subseq	r0, r7, r1
    5a3c:	00000000 	andeq	r0, r0, r0
    5a40:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    5a44:	84000000 	strhi	r0, [r0], #-0
    5a48:	05000001 	streq	r0, [r0, #-1]
    5a4c:	ffff1100 			; <UNDEFINED> instruction: 0xffff1100
    5a50:	01a89f7d 			; <UNDEFINED> instruction: 0x01a89f7d
    5a54:	02640000 	rsbeq	r0, r4, #0
    5a58:	00050000 	andeq	r0, r5, r0
    5a5c:	7dffff11 	ldclvc	15, cr15, [pc, #68]!	; 5aa8 <SVC_STACK_SIZE+0x1aa8>
    5a60:	0002649f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    5a64:	00029400 	andeq	r9, r2, r0, lsl #8
    5a68:	0b000400 	bleq	6a70 <SVC_STACK_SIZE+0x2a70>
    5a6c:	a49ffdff 	ldrge	pc, [pc], #3583	; 5a74 <SVC_STACK_SIZE+0x1a74>
    5a70:	14000002 	strne	r0, [r0], #-2
    5a74:	05000003 	streq	r0, [r0, #-3]
    5a78:	ffff1100 			; <UNDEFINED> instruction: 0xffff1100
    5a7c:	00009f7d 	andeq	r9, r0, sp, ror pc
    5a80:	00000000 	andeq	r0, r0, r0
    5a84:	002c0000 	eoreq	r0, ip, r0
    5a88:	00780000 	rsbseq	r0, r8, r0
    5a8c:	00020000 	andeq	r0, r2, r0
    5a90:	00789f30 	rsbseq	r9, r8, r0, lsr pc
    5a94:	00930000 	addseq	r0, r3, r0
    5a98:	00070000 	andeq	r0, r7, r0
    5a9c:	a080807c 	addge	r8, r0, ip, ror r0
    5aa0:	939f04a0 	orrsls	r0, pc, #160, 8	; 0xa0000000
    5aa4:	b4000000 	strlt	r0, [r0], #-0
    5aa8:	0b000000 	bleq	5ab0 <SVC_STACK_SIZE+0x1ab0>
    5aac:	32007800 	andcc	r7, r0, #0, 16
    5ab0:	80802324 	addhi	r2, r0, r4, lsr #6
    5ab4:	9f04a0a0 	svcls	0x0004a0a0
    5ab8:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5abc:	00000184 	andeq	r0, r0, r4, lsl #3
    5ac0:	4c7b0002 	ldclmi	0, cr0, [fp], #-8
    5ac4:	000001a8 	andeq	r0, r0, r8, lsr #3
    5ac8:	00000294 	muleq	r0, r4, r2
    5acc:	94590001 	ldrbls	r0, [r9], #-1
    5ad0:	a4000002 	strge	r0, [r0], #-2
    5ad4:	02000002 	andeq	r0, r0, #2
    5ad8:	a49f3000 	ldrge	r3, [pc], #0	; 5ae0 <SVC_STACK_SIZE+0x1ae0>
    5adc:	b3000002 	movwlt	r0, #2
    5ae0:	01000002 	tsteq	r0, r2
    5ae4:	02b35100 	adcseq	r5, r3, #0, 2
    5ae8:	03140000 	tsteq	r4, #0
    5aec:	00020000 	andeq	r0, r2, r0
    5af0:	00004c7b 	andeq	r4, r0, fp, ror ip
    5af4:	00000000 	andeq	r0, r0, r0
    5af8:	002c0000 	eoreq	r0, ip, r0
    5afc:	01780000 	cmneq	r8, r0
    5b00:	00020000 	andeq	r0, r2, r0
    5b04:	02949f30 	addseq	r9, r4, #48, 30	; 0xc0
    5b08:	03140000 	tsteq	r4, #0
    5b0c:	00020000 	andeq	r0, r2, r0
    5b10:	00009f30 	andeq	r9, r0, r0, lsr pc
    5b14:	00000000 	andeq	r0, r0, r0
    5b18:	002c0000 	eoreq	r0, ip, r0
    5b1c:	01f00000 	mvnseq	r0, r0
    5b20:	00020000 	andeq	r0, r2, r0
    5b24:	01f09f30 	mvnseq	r9, r0, lsr pc
    5b28:	01f80000 	mvnseq	r0, r0
    5b2c:	00070000 	andeq	r0, r7, r0
    5b30:	243c007a 	ldrtcs	r0, [ip], #-122	; 0xffffff86
    5b34:	f89f253c 			; <UNDEFINED> instruction: 0xf89f253c
    5b38:	94000001 	strls	r0, [r0], #-1
    5b3c:	01000002 	tsteq	r0, r2
    5b40:	02945a00 	addseq	r5, r4, #0, 20
    5b44:	03140000 	tsteq	r4, #0
    5b48:	00020000 	andeq	r0, r2, r0
    5b4c:	00009f30 	andeq	r9, r0, r0, lsr pc
    5b50:	00000000 	andeq	r0, r0, r0
    5b54:	002c0000 	eoreq	r0, ip, r0
    5b58:	02640000 	rsbeq	r0, r4, #0
    5b5c:	00020000 	andeq	r0, r2, r0
    5b60:	02649f30 	rsbeq	r9, r4, #48, 30	; 0xc0
    5b64:	02940000 	addseq	r0, r4, #0
    5b68:	000e0000 	andeq	r0, lr, r0
    5b6c:	3c5001f3 	ldfcce	f0, [r0], {243}	; 0xf3
    5b70:	1aff0825 	bne	fffc7c0c <IRQ_STACK_BASE+0xbbfc7c0c>
    5b74:	00782432 	rsbseq	r2, r8, r2, lsr r4
    5b78:	02949f22 	addseq	r9, r4, #34, 30	; 0x88
    5b7c:	03140000 	tsteq	r4, #0
    5b80:	00020000 	andeq	r0, r2, r0
    5b84:	00009f30 	andeq	r9, r0, r0, lsr pc
    5b88:	00000000 	andeq	r0, r0, r0
    5b8c:	02640000 	rsbeq	r0, r4, #0
    5b90:	02940000 	addseq	r0, r4, #0
    5b94:	00090000 	andeq	r0, r9, r0
    5b98:	3c5001f3 	ldfcce	f0, [r0], {243}	; 0xf3
    5b9c:	1aff0825 	bne	fffc7c38 <IRQ_STACK_BASE+0xbbfc7c38>
    5ba0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ba4:	00000000 	andeq	r0, r0, r0
    5ba8:	00002c00 	andeq	r2, r0, r0, lsl #24
    5bac:	00014800 	andeq	r4, r1, r0, lsl #16
    5bb0:	30000200 	andcc	r0, r0, r0, lsl #4
    5bb4:	0001489f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    5bb8:	00021000 	andeq	r1, r2, r0
    5bbc:	58000100 	stmdapl	r0, {r8}
    5bc0:	00000240 	andeq	r0, r0, r0, asr #4
    5bc4:	00000244 	andeq	r0, r0, r4, asr #4
    5bc8:	44580001 	ldrbmi	r0, [r8], #-1
    5bcc:	4c000002 	stcmi	0, cr0, [r0], {2}
    5bd0:	07000002 	streq	r0, [r0, -r2]
    5bd4:	80807800 	addhi	r7, r0, r0, lsl #16
    5bd8:	9f7be080 	svcls	0x007be080
    5bdc:	00000294 	muleq	r0, r4, r2
    5be0:	00000314 	andeq	r0, r0, r4, lsl r3
    5be4:	9f300002 	svcls	0x00300002
	...
    5bf0:	0000015c 	andeq	r0, r0, ip, asr r1
    5bf4:	00000183 	andeq	r0, r0, r3, lsl #3
    5bf8:	4c530001 	mrrcmi	0, 0, r0, r3, cr1
    5bfc:	94000002 	strls	r0, [r0], #-2
    5c00:	01000002 	tsteq	r0, r2
    5c04:	00005800 	andeq	r5, r0, r0, lsl #16
    5c08:	00000000 	andeq	r0, r0, r0
    5c0c:	00580000 	subseq	r0, r8, r0
    5c10:	01840000 	orreq	r0, r4, r0
    5c14:	00010000 	andeq	r0, r1, r0
    5c18:	0002945a 	andeq	r9, r2, sl, asr r4
    5c1c:	00031400 	andeq	r1, r3, r0, lsl #8
    5c20:	5a000100 	bpl	6028 <SVC_STACK_SIZE+0x2028>
	...
    5c2c:	0000005c 	andeq	r0, r0, ip, asr r0
    5c30:	00000164 	andeq	r0, r0, r4, ror #2
    5c34:	94590001 	ldrbls	r0, [r9], #-1
    5c38:	14000002 	strne	r0, [r0], #-2
    5c3c:	01000003 	tsteq	r0, r3
    5c40:	00005900 	andeq	r5, r0, r0, lsl #18
    5c44:	00000000 	andeq	r0, r0, r0
    5c48:	005c0000 	subseq	r0, ip, r0
    5c4c:	00640000 	rsbeq	r0, r4, r0
    5c50:	00010000 	andeq	r0, r1, r0
    5c54:	00006458 	andeq	r6, r0, r8, asr r4
    5c58:	00018400 	andeq	r8, r1, r0, lsl #8
    5c5c:	7b000200 	blvc	6464 <SVC_STACK_SIZE+0x2464>
    5c60:	00029450 	andeq	r9, r2, r0, asr r4
    5c64:	00031400 	andeq	r1, r3, r0, lsl #8
    5c68:	7b000200 	blvc	6470 <SVC_STACK_SIZE+0x2470>
    5c6c:	00000050 	andeq	r0, r0, r0, asr r0
    5c70:	00000000 	andeq	r0, r0, r0
    5c74:	00006400 	andeq	r6, r0, r0, lsl #8
    5c78:	00011400 	andeq	r1, r1, r0, lsl #8
    5c7c:	58000100 	stmdapl	r0, {r8}
    5c80:	00000114 	andeq	r0, r0, r4, lsl r1
    5c84:	00000164 	andeq	r0, r0, r4, ror #2
    5c88:	00790005 	rsbseq	r0, r9, r5
    5c8c:	949f2544 	ldrls	r2, [pc], #1348	; 5c94 <SVC_STACK_SIZE+0x1c94>
    5c90:	e8000002 	stmda	r0, {r1}
    5c94:	01000002 	tsteq	r0, r2
    5c98:	02e85800 	rsceq	r5, r8, #0, 16
    5c9c:	02ec0000 	rsceq	r0, ip, #0
    5ca0:	00050000 	andeq	r0, r5, r0
    5ca4:	25440079 	strbcs	r0, [r4, #-121]	; 0xffffff87
    5ca8:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    5cac:	00031000 	andeq	r1, r3, r0
    5cb0:	58000100 	stmdapl	r0, {r8}
    5cb4:	00000310 	andeq	r0, r0, r0, lsl r3
    5cb8:	00000314 	andeq	r0, r0, r4, lsl r3
    5cbc:	00790005 	rsbseq	r0, r9, r5
    5cc0:	009f2544 	addseq	r2, pc, r4, asr #10
	...
    5ccc:	14000000 	strne	r0, [r0], #-0
    5cd0:	01000000 	mrseq	r0, (UNDEF: 0)
    5cd4:	00145000 	andseq	r5, r4, r0
    5cd8:	002c0000 	eoreq	r0, ip, r0
    5cdc:	00010000 	andeq	r0, r1, r0
    5ce0:	00000054 	andeq	r0, r0, r4, asr r0
    5ce4:	00000000 	andeq	r0, r0, r0
    5ce8:	00002c00 	andeq	r2, r0, r0, lsl #24
    5cec:	00004000 	andeq	r4, r0, r0
    5cf0:	50000100 	andpl	r0, r0, r0, lsl #2
    5cf4:	00000040 	andeq	r0, r0, r0, asr #32
    5cf8:	000000a4 	andeq	r0, r0, r4, lsr #1
    5cfc:	00540001 	subseq	r0, r4, r1
    5d00:	00000000 	andeq	r0, r0, r0
    5d04:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    5d08:	40000000 	andmi	r0, r0, r0
    5d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    5d10:	00405000 	subeq	r5, r0, r0
    5d14:	00a40000 	adceq	r0, r4, r0
    5d18:	00010000 	andeq	r0, r1, r0
    5d1c:	00000054 	andeq	r0, r0, r4, asr r0
    5d20:	00000000 	andeq	r0, r0, r0
    5d24:	00005400 	andeq	r5, r0, r0, lsl #8
    5d28:	00005c00 	andeq	r5, r0, r0, lsl #24
    5d2c:	50000100 	andpl	r0, r0, r0, lsl #2
    5d30:	0000005c 	andeq	r0, r0, ip, asr r0
    5d34:	000000a4 	andeq	r0, r0, r4, lsr #1
    5d38:	00530001 	subseq	r0, r3, r1
    5d3c:	00000000 	andeq	r0, r0, r0
    5d40:	30000000 	andcc	r0, r0, r0
    5d44:	50000000 	andpl	r0, r0, r0
    5d48:	01000000 	mrseq	r0, (UNDEF: 0)
    5d4c:	00505000 	subseq	r5, r0, r0
    5d50:	00bc0000 	adcseq	r0, ip, r0
    5d54:	00010000 	andeq	r0, r1, r0
    5d58:	00000055 	andeq	r0, r0, r5, asr r0
    5d5c:	00000000 	andeq	r0, r0, r0
    5d60:	00003000 	andeq	r3, r0, r0
    5d64:	00006700 	andeq	r6, r0, r0, lsl #14
    5d68:	51000100 	mrspl	r0, (UNDEF: 16)
    5d6c:	00000067 	andeq	r0, r0, r7, rrx
    5d70:	00000094 	muleq	r0, r4, r0
    5d74:	94560001 	ldrbls	r0, [r6], #-1
    5d78:	bc000000 	stclt	0, cr0, [r0], {-0}
    5d7c:	04000000 	streq	r0, [r0], #-0
    5d80:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5d84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d88:	00000000 	andeq	r0, r0, r0
    5d8c:	00003000 	andeq	r3, r0, r0
    5d90:	00006000 	andeq	r6, r0, r0
    5d94:	52000100 	andpl	r0, r0, #0, 2
    5d98:	00000060 	andeq	r0, r0, r0, rrx
    5d9c:	000000bc 	strheq	r0, [r0], -ip
    5da0:	00570001 	subseq	r0, r7, r1
	...
    5dac:	1c000000 	stcne	0, cr0, [r0], {-0}
    5db0:	01000000 	mrseq	r0, (UNDEF: 0)
    5db4:	001c5000 	andseq	r5, ip, r0
    5db8:	00300000 	eorseq	r0, r0, r0
    5dbc:	00030000 	andeq	r0, r3, r0
    5dc0:	309f7971 	addscc	r7, pc, r1, ror r9	; <UNPREDICTABLE>
    5dc4:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5dc8:	04000000 	streq	r0, [r0], #-0
    5dcc:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dd0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5dd4:	00000000 	andeq	r0, r0, r0
    5dd8:	00002c00 	andeq	r2, r0, r0, lsl #24
    5ddc:	00004400 	andeq	r4, r0, r0, lsl #8
    5de0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5dec:	0000070c 	andeq	r0, r0, ip, lsl #14
    5df0:	00000738 	andeq	r0, r0, r8, lsr r7
    5df4:	38500001 	ldmdacc	r0, {r0}^
    5df8:	94000007 	strls	r0, [r0], #-7
    5dfc:	04000007 	streq	r0, [r0], #-7
    5e00:	5001f300 	andpl	pc, r1, r0, lsl #6
    5e04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5e08:	00000000 	andeq	r0, r0, r0
    5e0c:	00085400 	andeq	r5, r8, r0, lsl #8
    5e10:	0008bf00 	andeq	fp, r8, r0, lsl #30
    5e14:	50000100 	andpl	r0, r0, r0, lsl #2
    5e18:	000008bf 			; <UNDEFINED> instruction: 0x000008bf
    5e1c:	000008c0 	andeq	r0, r0, r0, asr #17
    5e20:	01f30004 	mvnseq	r0, r4
    5e24:	08c09f50 	stmiaeq	r0, {r4, r6, r8, r9, sl, fp, ip, pc}^
    5e28:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
    5e2c:	00010000 	andeq	r0, r1, r0
    5e30:	0008c450 	andeq	ip, r8, r0, asr r4
    5e34:	00093400 	andeq	r3, r9, r0, lsl #8
    5e38:	f3000400 	vshl.u8	d0, d0, d0
    5e3c:	009f5001 	addseq	r5, pc, r1
    5e40:	00000000 	andeq	r0, r0, r0
    5e44:	40000000 	andmi	r0, r0, r0
    5e48:	44000009 	strmi	r0, [r0], #-9
    5e4c:	01000009 	tsteq	r0, r9
    5e50:	00005200 	andeq	r5, r0, r0, lsl #4
    5e54:	00000000 	andeq	r0, r0, r0
    5e58:	0a8c0000 	beq	fe305e60 <IRQ_STACK_BASE+0xba305e60>
    5e5c:	0ac00000 	beq	ff005e64 <IRQ_STACK_BASE+0xbb005e64>
    5e60:	00010000 	andeq	r0, r1, r0
    5e64:	000ac050 	andeq	ip, sl, r0, asr r0
    5e68:	000b9c00 	andeq	r9, fp, r0, lsl #24
    5e6c:	f3000400 	vshl.u8	d0, d0, d0
    5e70:	009f5001 	addseq	r5, pc, r1
    5e74:	00000000 	andeq	r0, r0, r0
    5e78:	8c000000 	stchi	0, cr0, [r0], {-0}
    5e7c:	0800000a 	stmdaeq	r0, {r1, r3}
    5e80:	0100000b 	tsteq	r0, fp
    5e84:	0b085100 	bleq	21a28c <IRQ_STACK_SIZE+0x21228c>
    5e88:	0b2c0000 	bleq	b05e90 <STACK_SIZE+0x305e90>
    5e8c:	00030000 	andeq	r0, r3, r0
    5e90:	689f0171 	ldmvs	pc, {r0, r4, r5, r6, r8}	; <UNPREDICTABLE>
    5e94:	6c00000b 	stcvs	0, cr0, [r0], {11}
    5e98:	0100000b 	tsteq	r0, fp
    5e9c:	0b6c5100 	bleq	1b1a2a4 <STACK_SIZE+0x131a2a4>
    5ea0:	0b700000 	bleq	1c05ea8 <STACK_SIZE+0x1405ea8>
    5ea4:	00030000 	andeq	r0, r3, r0
    5ea8:	009f0171 	addseq	r0, pc, r1, ror r1	; <UNPREDICTABLE>
    5eac:	00000000 	andeq	r0, r0, r0
    5eb0:	8c000000 	stchi	0, cr0, [r0], {-0}
    5eb4:	a400000a 	strge	r0, [r0], #-10
    5eb8:	0100000a 	tsteq	r0, sl
    5ebc:	0aa45200 	beq	fe91a6c4 <IRQ_STACK_BASE+0xba91a6c4>
    5ec0:	0b300000 	bleq	c05ec8 <STACK_SIZE+0x405ec8>
    5ec4:	00010000 	andeq	r0, r1, r0
    5ec8:	000b3053 	andeq	r3, fp, r3, asr r0
    5ecc:	000b9c00 	andeq	r9, fp, r0, lsl #24
    5ed0:	f3000400 	vshl.u8	d0, d0, d0
    5ed4:	009f5201 	addseq	r5, pc, r1, lsl #4
    5ed8:	00000000 	andeq	r0, r0, r0
    5edc:	9c000000 	stcls	0, cr0, [r0], {-0}
    5ee0:	a400000a 	strge	r0, [r0], #-10
    5ee4:	0100000a 	tsteq	r0, sl
    5ee8:	0aa45200 	beq	fe91a6f0 <IRQ_STACK_BASE+0xba91a6f0>
    5eec:	0b780000 	bleq	1e05ef4 <STACK_SIZE+0x1605ef4>
    5ef0:	00010000 	andeq	r0, r1, r0
    5ef4:	00000053 	andeq	r0, r0, r3, asr r0
    5ef8:	00000000 	andeq	r0, r0, r0
    5efc:	000b9c00 	andeq	r9, fp, r0, lsl #24
    5f00:	000bd000 	andeq	sp, fp, r0
    5f04:	50000100 	andpl	r0, r0, r0, lsl #2
    5f08:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5f0c:	00000cc0 	andeq	r0, r0, r0, asr #25
    5f10:	01f30004 	mvnseq	r0, r4
    5f14:	00009f50 	andeq	r9, r0, r0, asr pc
    5f18:	00000000 	andeq	r0, r0, r0
    5f1c:	0b9c0000 	bleq	fe705f24 <IRQ_STACK_BASE+0xba705f24>
    5f20:	0c180000 	ldceq	0, cr0, [r8], {-0}
    5f24:	00010000 	andeq	r0, r1, r0
    5f28:	000c1851 	andeq	r1, ip, r1, asr r8
    5f2c:	000c3c00 	andeq	r3, ip, r0, lsl #24
    5f30:	71000300 	mrsvc	r0, LR_irq
    5f34:	0c789f01 	ldcleq	15, cr9, [r8], #-4
    5f38:	0c7c0000 	ldcleq	0, cr0, [ip], #-0
    5f3c:	00010000 	andeq	r0, r1, r0
    5f40:	000c7c51 	andeq	r7, ip, r1, asr ip
    5f44:	000c8000 	andeq	r8, ip, r0
    5f48:	71000300 	mrsvc	r0, LR_irq
    5f4c:	00009f01 	andeq	r9, r0, r1, lsl #30
    5f50:	00000000 	andeq	r0, r0, r0
    5f54:	0b9c0000 	bleq	fe705f5c <IRQ_STACK_BASE+0xba705f5c>
    5f58:	0bb40000 	bleq	fed05f60 <IRQ_STACK_BASE+0xbad05f60>
    5f5c:	00010000 	andeq	r0, r1, r0
    5f60:	000bb452 	andeq	fp, fp, r2, asr r4
    5f64:	000c4000 	andeq	r4, ip, r0
    5f68:	53000100 	movwpl	r0, #256	; 0x100
    5f6c:	00000c40 	andeq	r0, r0, r0, asr #24
    5f70:	00000cc0 	andeq	r0, r0, r0, asr #25
    5f74:	01f30004 	mvnseq	r0, r4
    5f78:	00009f52 	andeq	r9, r0, r2, asr pc
    5f7c:	00000000 	andeq	r0, r0, r0
    5f80:	0bac0000 	bleq	feb05f88 <IRQ_STACK_BASE+0xbab05f88>
    5f84:	0bb40000 	bleq	fed05f8c <IRQ_STACK_BASE+0xbad05f8c>
    5f88:	00010000 	andeq	r0, r1, r0
    5f8c:	000bb452 	andeq	fp, fp, r2, asr r4
    5f90:	000c6c00 	andeq	r6, ip, r0, lsl #24
    5f94:	53000100 	movwpl	r0, #256	; 0x100
    5f98:	00000c6c 	andeq	r0, r0, ip, ror #24
    5f9c:	00000c74 	andeq	r0, r0, r4, ror ip
    5fa0:	7c730003 	ldclvc	0, cr0, [r3], #-12
    5fa4:	000c749f 	muleq	ip, pc, r4	; <UNPREDICTABLE>
    5fa8:	000c8800 	andeq	r8, ip, r0, lsl #16
    5fac:	53000100 	movwpl	r0, #256	; 0x100
	...
    5fbc:	00000014 	andeq	r0, r0, r4, lsl r0
    5fc0:	14500001 	ldrbne	r0, [r0], #-1
    5fc4:	84000000 	strhi	r0, [r0], #-0
    5fc8:	04000000 	streq	r0, [r0], #-0
    5fcc:	5001f300 	andpl	pc, r1, r0, lsl #6
    5fd0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5fd4:	00000000 	andeq	r0, r0, r0
    5fd8:	00008400 	andeq	r8, r0, r0, lsl #8
    5fdc:	0000a700 	andeq	sl, r0, r0, lsl #14
    5fe0:	50000100 	andpl	r0, r0, r0, lsl #2
    5fe4:	000000a7 	andeq	r0, r0, r7, lsr #1
    5fe8:	000000a8 	andeq	r0, r0, r8, lsr #1
    5fec:	01f30004 	mvnseq	r0, r4
    5ff0:	00a89f50 	adceq	r9, r8, r0, asr pc
    5ff4:	00c00000 	sbceq	r0, r0, r0
    5ff8:	00010000 	andeq	r0, r1, r0
    5ffc:	0000c050 	andeq	ip, r0, r0, asr r0
    6000:	00013c00 	andeq	r3, r1, r0, lsl #24
    6004:	f3000400 	vshl.u8	d0, d0, d0
    6008:	009f5001 	addseq	r5, pc, r1
    600c:	00000000 	andeq	r0, r0, r0
    6010:	84000000 	strhi	r0, [r0], #-0
    6014:	9c000000 	stcls	0, cr0, [r0], {-0}
    6018:	01000000 	mrseq	r0, (UNDEF: 0)
    601c:	009c5100 	addseq	r5, ip, r0, lsl #2
    6020:	00a80000 	adceq	r0, r8, r0
    6024:	00040000 	andeq	r0, r4, r0
    6028:	9f5101f3 	svcls	0x005101f3
    602c:	000000a8 	andeq	r0, r0, r8, lsr #1
    6030:	000000c8 	andeq	r0, r0, r8, asr #1
    6034:	c8510001 	ldmdagt	r1, {r0}^
    6038:	3c000000 	stccc	0, cr0, [r0], {-0}
    603c:	04000001 	streq	r0, [r0], #-1
    6040:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    6044:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6050:	00000400 	andeq	r0, r0, r0, lsl #8
    6054:	50000100 	andpl	r0, r0, r0, lsl #2
    6058:	00000004 	andeq	r0, r0, r4
    605c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6060:	01f30004 	mvnseq	r0, r4
    6064:	00009f50 	andeq	r9, r0, r0, asr pc
    6068:	00000000 	andeq	r0, r0, r0
    606c:	00840000 	addeq	r0, r4, r0
    6070:	00a00000 	adceq	r0, r0, r0
    6074:	00080000 	andeq	r0, r8, r0
    6078:	04934e90 	ldreq	r4, [r3], #3728	; 0xe90
    607c:	04934f90 	ldreq	r4, [r3], #3984	; 0xf90
    6080:	000000a0 	andeq	r0, r0, r0, lsr #1
    6084:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6088:	93f50016 	mvnsls	r0, #22
    608c:	92f52502 	rscsls	r2, r5, #8388608	; 0x800000
    6090:	f41b2502 			; <UNDEFINED> instruction: 0xf41b2502
    6094:	00000825 	andeq	r0, r0, r5, lsr #16
    6098:	00000000 	andeq	r0, r0, r0
    609c:	9f1c3ff0 	svcls	0x001c3ff0
	...
    60a8:	00000124 	andeq	r0, r0, r4, lsr #2
    60ac:	00000140 	andeq	r0, r0, r0, asr #2
    60b0:	40500001 	subsmi	r0, r0, r1
    60b4:	64000001 	strvs	r0, [r0], #-1
    60b8:	03000001 	movweq	r0, #1
    60bc:	9f017000 	svcls	0x00017000
    60c0:	00000164 	andeq	r0, r0, r4, ror #2
    60c4:	0000016c 	andeq	r0, r0, ip, ror #2
    60c8:	74500001 	ldrbvc	r0, [r0], #-1
    60cc:	90000001 	andls	r0, r0, r1
    60d0:	03000001 	movweq	r0, #1
    60d4:	9f017000 	svcls	0x00017000
	...
    60e0:	00000140 	andeq	r0, r0, r0, asr #2
    60e4:	00000164 	andeq	r0, r0, r4, ror #2
    60e8:	645c0001 	ldrbvs	r0, [ip], #-1
    60ec:	6c000001 	stcvs	0, cr0, [r0], {1}
    60f0:	04000001 	streq	r0, [r0], #-1
    60f4:	06207300 	strteq	r7, [r0], -r0, lsl #6
    60f8:	0001749f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    60fc:	00019000 	andeq	r9, r1, r0
    6100:	5c000100 	stfpls	f0, [r0], {-0}
	...
    610c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    6110:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6114:	d8910004 	ldmle	r1, {r2}
    6118:	01d09f7d 	bicseq	r9, r0, sp, ror pc
    611c:	01d80000 	bicseq	r0, r8, r0
    6120:	00010000 	andeq	r0, r1, r0
    6124:	0001d85c 	andeq	sp, r1, ip, asr r8
    6128:	0001fc00 	andeq	pc, r1, r0, lsl #24
    612c:	7c000300 	stcvc	3, cr0, [r0], {-0}
    6130:	01fc9f01 	mvnseq	r9, r1, lsl #30
    6134:	02040000 	andeq	r0, r4, #0
    6138:	00010000 	andeq	r0, r1, r0
    613c:	00020c5c 	andeq	r0, r2, ip, asr ip
    6140:	00022800 	andeq	r2, r2, r0, lsl #16
    6144:	7c000300 	stcvc	3, cr0, [r0], {-0}
    6148:	00009f01 	andeq	r9, r0, r1, lsl #30
    614c:	00000000 	andeq	r0, r0, r0
    6150:	01d80000 	bicseq	r0, r8, r0
    6154:	01fc0000 	mvnseq	r0, r0
    6158:	00010000 	andeq	r0, r1, r0
    615c:	0001fc50 	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
    6160:	00020400 	andeq	r0, r2, r0, lsl #8
    6164:	73000400 	movwvc	r0, #1024	; 0x400
    6168:	0c9f0620 	ldceq	6, cr0, [pc], {32}
    616c:	28000002 	stmdacs	r0, {r1}
    6170:	01000002 	tsteq	r0, r2
    6174:	00005000 	andeq	r5, r0, r0
    6178:	00000000 	andeq	r0, r0, r0
    617c:	026c0000 	rsbeq	r0, ip, #0
    6180:	02940000 	addseq	r0, r4, #0
    6184:	00010000 	andeq	r0, r1, r0
    6188:	00029450 	andeq	r9, r2, r0, asr r4
    618c:	0002e000 	andeq	lr, r2, r0
    6190:	56000100 	strpl	r0, [r0], -r0, lsl #2
    6194:	000002e0 	andeq	r0, r0, r0, ror #5
    6198:	00000338 	andeq	r0, r0, r8, lsr r3
    619c:	01f30004 	mvnseq	r0, r4
    61a0:	00009f50 	andeq	r9, r0, r0, asr pc
    61a4:	00000000 	andeq	r0, r0, r0
    61a8:	026c0000 	rsbeq	r0, ip, #0
    61ac:	02980000 	addseq	r0, r8, #0
    61b0:	00010000 	andeq	r0, r1, r0
    61b4:	00029851 	andeq	r9, r2, r1, asr r8
    61b8:	00030000 	andeq	r0, r3, r0
    61bc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    61c0:	00000300 	andeq	r0, r0, r0, lsl #6
    61c4:	00000304 	andeq	r0, r0, r4, lsl #6
    61c8:	01f30004 	mvnseq	r0, r4
    61cc:	03049f51 	movweq	r9, #20305	; 0x4f51
    61d0:	03340000 	teqeq	r4, #0
    61d4:	00010000 	andeq	r0, r1, r0
    61d8:	00033455 	andeq	r3, r3, r5, asr r4
    61dc:	00033800 	andeq	r3, r3, r0, lsl #16
    61e0:	f3000400 	vshl.u8	d0, d0, d0
    61e4:	009f5101 	addseq	r5, pc, r1, lsl #2
    61e8:	00000000 	andeq	r0, r0, r0
    61ec:	6c000000 	stcvs	0, cr0, [r0], {-0}
    61f0:	af000002 	svcge	0x00000002
    61f4:	01000002 	tsteq	r0, r2
    61f8:	02af5200 	adceq	r5, pc, #0, 4
    61fc:	02d00000 	sbcseq	r0, r0, #0
    6200:	00010000 	andeq	r0, r1, r0
    6204:	0002d057 	andeq	sp, r2, r7, asr r0
    6208:	00033800 	andeq	r3, r3, r0, lsl #16
    620c:	f3000400 	vshl.u8	d0, d0, d0
    6210:	009f5201 	addseq	r5, pc, r1, lsl #4
    6214:	00000000 	andeq	r0, r0, r0
    6218:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    621c:	58000003 	stmdapl	r0, {r0, r1}
    6220:	01000003 	tsteq	r0, r3
    6224:	03585000 	cmpeq	r8, #0
    6228:	03dc0000 	bicseq	r0, ip, #0
    622c:	00010000 	andeq	r0, r1, r0
    6230:	0003dc55 	andeq	sp, r3, r5, asr ip
    6234:	0003e400 	andeq	lr, r3, r0, lsl #8
    6238:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    623c:	03e49f01 	mvneq	r9, #1, 30
    6240:	04300000 	ldrteq	r0, [r0], #-0
    6244:	00010000 	andeq	r0, r1, r0
    6248:	00000055 	andeq	r0, r0, r5, asr r0
    624c:	00000000 	andeq	r0, r0, r0
    6250:	00034c00 	andeq	r4, r3, r0, lsl #24
    6254:	00035800 	andeq	r5, r3, r0, lsl #16
    6258:	50000100 	andpl	r0, r0, r0, lsl #2
    625c:	00000358 	andeq	r0, r0, r8, asr r3
    6260:	00000430 	andeq	r0, r0, r0, lsr r4
    6264:	00560001 	subseq	r0, r6, r1
    6268:	00000000 	andeq	r0, r0, r0
    626c:	3c000000 	stccc	0, cr0, [r0], {-0}
    6270:	44000004 	strmi	r0, [r0], #-4
    6274:	03000004 	movweq	r0, #4
    6278:	9f447b00 	svcls	0x00447b00
    627c:	00000444 	andeq	r0, r0, r4, asr #8
    6280:	00000530 	andeq	r0, r0, r0, lsr r5
    6284:	30560001 	subscc	r0, r6, r1
    6288:	40000005 	andmi	r0, r0, r5
    628c:	03000005 	movweq	r0, #5
    6290:	9f457b00 	svcls	0x00457b00
    6294:	00000540 	andeq	r0, r0, r0, asr #10
    6298:	0000062c 	andeq	r0, r0, ip, lsr #12
    629c:	00560001 	subseq	r0, r6, r1
    62a0:	00000000 	andeq	r0, r0, r0
    62a4:	3c000000 	stccc	0, cr0, [r0], {-0}
    62a8:	4c000004 	stcmi	0, cr0, [r0], {4}
    62ac:	02000005 	andeq	r0, r0, #5
    62b0:	4c9f3a00 	vldmiami	pc, {s6-s5}
    62b4:	74000005 	strvc	r0, [r0], #-5
    62b8:	01000005 	tsteq	r0, r5
    62bc:	05745700 	ldrbeq	r5, [r4, #-1792]!	; 0xfffff900
    62c0:	05780000 	ldrbeq	r0, [r8, #-0]!
    62c4:	00020000 	andeq	r0, r2, r0
    62c8:	05e89f40 	strbeq	r9, [r8, #3904]!	; 0xf40
    62cc:	06080000 	streq	r0, [r8], -r0
    62d0:	00010000 	andeq	r0, r1, r0
    62d4:	00060857 	andeq	r0, r6, r7, asr r8
    62d8:	00062400 	andeq	r2, r6, r0, lsl #8
    62dc:	3a000200 	bcc	6ae4 <SVC_STACK_SIZE+0x2ae4>
    62e0:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    62e4:	00062c00 	andeq	r2, r6, r0, lsl #24
    62e8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    62f4:	0000043c 	andeq	r0, r0, ip, lsr r4
    62f8:	00000530 	andeq	r0, r0, r0, lsr r5
    62fc:	9f300002 	svcls	0x00300002
    6300:	00000530 	andeq	r0, r0, r0, lsr r5
    6304:	00000540 	andeq	r0, r0, r0, asr #10
    6308:	9f310002 	svcls	0x00310002
    630c:	00000540 	andeq	r0, r0, r0, asr #10
    6310:	0000062c 	andeq	r0, r0, ip, lsr #12
    6314:	00540001 	subseq	r0, r4, r1
    6318:	00000000 	andeq	r0, r0, r0
    631c:	3c000000 	stccc	0, cr0, [r0], {-0}
    6320:	9c000004 	stcls	0, cr0, [r0], {4}
    6324:	02000005 	andeq	r0, r0, #5
    6328:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    632c:	b4000005 	strlt	r0, [r0], #-5
    6330:	01000005 	tsteq	r0, r5
    6334:	05c85c00 	strbeq	r5, [r8, #3072]	; 0xc00
    6338:	05d40000 	ldrbeq	r0, [r4]
    633c:	00010000 	andeq	r0, r1, r0
    6340:	0005e85c 	andeq	lr, r5, ip, asr r8
    6344:	0005f800 	andeq	pc, r5, r0, lsl #16
    6348:	30000200 	andcc	r0, r0, r0, lsl #4
    634c:	0005f89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    6350:	00060000 	andeq	r0, r6, r0
    6354:	50000100 	andpl	r0, r0, r0, lsl #2
    6358:	00000608 	andeq	r0, r0, r8, lsl #12
    635c:	0000062c 	andeq	r0, r0, ip, lsr #12
    6360:	9f300002 	svcls	0x00300002
	...
    636c:	00000560 	andeq	r0, r0, r0, ror #10
    6370:	00000578 	andeq	r0, r0, r8, ror r5
    6374:	78500001 	ldmdavc	r0, {r0}^
    6378:	88000005 	stmdahi	r0, {r0, r2}
    637c:	01000005 	tsteq	r0, r5
    6380:	06245500 	strteq	r5, [r4], -r0, lsl #10
    6384:	06280000 	strteq	r0, [r8], -r0
    6388:	00010000 	andeq	r0, r1, r0
    638c:	00062850 	andeq	r2, r6, r0, asr r8
    6390:	00062c00 	andeq	r2, r6, r0, lsl #24
    6394:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    63a0:	00000578 	andeq	r0, r0, r8, ror r5
    63a4:	00000588 	andeq	r0, r0, r8, lsl #11
    63a8:	9f300002 	svcls	0x00300002
    63ac:	0000059c 	muleq	r0, ip, r5
    63b0:	000005d4 	ldrdeq	r0, [r0], -r4
    63b4:	00530001 	subseq	r0, r3, r1
    63b8:	00000000 	andeq	r0, r0, r0
    63bc:	3c000000 	stccc	0, cr0, [r0], {-0}
    63c0:	44000004 	strmi	r0, [r0], #-4
    63c4:	03000004 	movweq	r0, #4
    63c8:	9f447b00 	svcls	0x00447b00
    63cc:	00000444 	andeq	r0, r0, r4, asr #8
    63d0:	00000454 	andeq	r0, r0, r4, asr r4
    63d4:	54560001 	ldrbpl	r0, [r6], #-1
    63d8:	d8000004 	stmdale	r0, {r2}
    63dc:	01000004 	tsteq	r0, r4
    63e0:	04d85500 	ldrbeq	r5, [r8], #1280	; 0x500
    63e4:	04e00000 	strbteq	r0, [r0], #0
    63e8:	00030000 	andeq	r0, r3, r0
    63ec:	e09f0175 	adds	r0, pc, r5, ror r1	; <UNPREDICTABLE>
    63f0:	60000004 	andvs	r0, r0, r4
    63f4:	01000005 	tsteq	r0, r5
    63f8:	06085500 	streq	r5, [r8], -r0, lsl #10
    63fc:	06240000 	strteq	r0, [r4], -r0
    6400:	00010000 	andeq	r0, r1, r0
    6404:	00000055 	andeq	r0, r0, r5, asr r0
    6408:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	400001f8 	strdmi	r0, [r0], -r8
  14:	00000544 	andeq	r0, r0, r4, asr #10
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	085f0002 	ldmdaeq	pc, {r1}^	; <UNPREDICTABLE>
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	4000073c 	andmi	r0, r0, ip, lsr r7
  34:	0000241c 	andeq	r2, r0, ip, lsl r4
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	25030002 	strcs	r0, [r3, #-2]
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	40002b58 	andmi	r2, r0, r8, asr fp
  54:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	28930002 	ldmcs	r3, {r1}
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	40002dd8 	ldrdmi	r2, [r0], -r8
  74:	00001c34 	andeq	r1, r0, r4, lsr ip
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	3ece0002 	cdpcc	0, 12, cr0, cr14, cr2, {0}
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	40004a0c 	andmi	r4, r0, ip, lsl #20
  94:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	41120002 	tstmi	r2, r2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	40004b40 	andmi	r4, r0, r0, asr #22
  b4:	00000040 	andeq	r0, r0, r0, asr #32
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	41e90002 	mvnmi	r0, r2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40004b80 	andmi	r4, r0, r0, lsl #23
  d4:	000001c4 	andeq	r0, r0, r4, asr #3
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	46f60002 	ldrbtmi	r0, [r6], r2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40004d44 	andmi	r4, r0, r4, asr #26
  f4:	00000314 	andeq	r0, r0, r4, lsl r3
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	49ea0002 	stmibmi	sl!, {r1}^
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	40005058 	andmi	r5, r0, r8, asr r0
 114:	000000e8 	andeq	r0, r0, r8, ror #1
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	4c180002 	ldcmi	0, cr0, [r8], {2}
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	40005140 	andmi	r5, r0, r0, asr #2
 134:	00000114 	andeq	r0, r0, r4, lsl r1
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	4e470002 	cdpmi	0, 4, cr0, cr7, cr2, {0}
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	40005254 	andmi	r5, r0, r4, asr r2
 154:	000000b4 	strheq	r0, [r0], -r4
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	4fb90002 	svcmi	0x00b90002
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	40005308 	andmi	r5, r0, r8, lsl #6
 174:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	564c0002 	strbpl	r0, [ip], -r2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	40005fc8 	andmi	r5, r0, r8, asr #31
 194:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	57e80002 	strbpl	r0, [r8, r2]!
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40006108 	andmi	r6, r0, r8, lsl #2
 1b4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	5dc90002 	stclpl	0, cr0, [r9, #8]
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	40006738 	andmi	r6, r0, r8, lsr r7
 1d4:	0000012c 	andeq	r0, r0, ip, lsr #2
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	5e4a0002 	cdppl	0, 4, cr0, cr10, cr2, {0}
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	40006864 	andmi	r6, r0, r4, ror #16
 1f4:	00000540 	andeq	r0, r0, r0, asr #10
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	5ec40002 	cdppl	0, 12, cr0, cr4, cr2, {0}
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	40000000 	andmi	r0, r0, r0
 214:	000001f8 	strdeq	r0, [r0], -r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	0000012a 	andeq	r0, r0, sl, lsr #2
       4:	005c0002 	subseq	r0, ip, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	64000000 	strvs	r0, [r0], #-0
      2c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
      30:	72645f65 	rsbvc	r5, r4, #404	; 0x194
      34:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
      38:	0000682e 	andeq	r6, r0, lr, lsr #16
      3c:	70630000 	rsbvc	r0, r3, r0
      40:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
      44:	00000000 	andeq	r0, r0, r0
      48:	65676170 	strbvs	r6, [r7, #-368]!	; 0xfffffe90
      4c:	0000682e 	andeq	r6, r0, lr, lsr #16
      50:	63700000 	cmnvs	r0, #0
      54:	6c615f62 	stclvs	15, cr5, [r1], #-392	; 0xfffffe78
      58:	61636f6c 	cmnvs	r3, ip, ror #30
      5c:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
      60:	00000068 	andeq	r0, r0, r8, rrx
      64:	05000000 	streq	r0, [r0, #-0]
      68:	0001f802 	andeq	pc, r1, r2, lsl #16
      6c:	01cd0340 	biceq	r0, sp, r0, asr #6
      70:	2f2d6701 	svccs	0x002d6701
      74:	0181034b 	orreq	r0, r1, fp, asr #6
      78:	2f2d2f82 	svccs	0x002d2f82
      7c:	4b2f2f2d 	blmi	bcbd38 <STACK_SIZE+0x3cbd38>
      80:	2d673249 	sfmcs	f3, 2, [r7, #-292]!	; 0xfffffedc
      84:	674d4c2f 	strbvs	r4, [sp, -pc, lsr #24]
      88:	4b2d4b2d 	blmi	b52d44 <STACK_SIZE+0x352d44>
      8c:	7ef90330 	mrcvc	3, 7, r0, cr9, cr0, {1}
      90:	152ba166 	strne	sl, [fp, #-358]!	; 0xfffffe9a
      94:	02004c67 	andeq	r4, r0, #26368	; 0x6700
      98:	66060104 	strvs	r0, [r6], -r4, lsl #2
      9c:	2d9f6806 	ldccs	8, cr6, [pc, #24]	; bc <IRQ_BIT+0x3c>
      a0:	322f2d4b 	eorcc	r2, pc, #4800	; 0x12c0
      a4:	bb9f4533 	bllt	fe7d1578 <IRQ_STACK_BASE+0xba7d1578>
      a8:	672fbcbb 			; <UNDEFINED> instruction: 0x672fbcbb
      ac:	32656785 	rsbcc	r6, r5, #34865152	; 0x2140000
      b0:	302c312b 	eorcc	r3, ip, fp, lsr #2
      b4:	8583682f 	strhi	r6, [r3, #2095]	; 0x82f
      b8:	312b4c67 	teqcc	fp, r7, ror #24
      bc:	6730302c 	ldrvs	r3, [r0, -ip, lsr #32]!
      c0:	4c678567 	cfstr64mi	mvdx8, [r7], #-412	; 0xfffffe64
      c4:	302c312b 	eorcc	r3, ip, fp, lsr #2
      c8:	03676730 	cmneq	r7, #48, 14	; 0xc00000
      cc:	83827dfc 	orrhi	r7, r2, #252, 26	; 0x3f00
      d0:	a32f2f65 	teqge	pc, #404	; 0x194
      d4:	47692b69 	strbmi	r2, [r9, -r9, ror #22]!
      d8:	519f2f15 	orrspl	r2, pc, r5, lsl pc	; <UNPREDICTABLE>
      dc:	32302a2c 	eorscc	r2, r0, #44, 20	; 0x2c000
      e0:	4d2b4dde 	stcmi	13, cr4, [fp, #-888]!	; 0xfffffc88
      e4:	9f4b312b 	svcls	0x004b312b
      e8:	312f2a4f 	teqcc	pc, pc, asr #20
      ec:	2f4983a3 	svccs	0x004983a3
      f0:	3249834b 	subcc	r8, r9, #738197505	; 0x2c000001
      f4:	2f2f2f84 	svccs	0x002f2f84
      f8:	2f843249 	svccs	0x00843249
      fc:	03492f2f 	movteq	r2, #40751	; 0x9f2f
     100:	692e01cb 	stmdbvs	lr!, {r0, r1, r3, r6, r7, r8}
     104:	322b2d2f 	eorcc	r2, fp, #3008	; 0xbc0
     108:	4b46322d 	blmi	118c9c4 <STACK_SIZE+0x98c9c4>
     10c:	f34b682f 	vsub.i8	d22, d11, d31
     110:	660d0385 	strvs	r0, [sp], -r5, lsl #7
     114:	73032d2f 	movwvc	r2, #15663	; 0x3d2f
     118:	2e0e032e 	cdpcs	3, 0, cr0, cr14, cr14, {1}
     11c:	6e2f672d 	cdpvs	7, 2, cr6, cr15, cr13, {1}
     120:	12032f31 	andne	r2, r3, #49, 30	; 0xc4
     124:	30210866 	eorcc	r0, r1, r6, ror #16
     128:	0008022f 	andeq	r0, r8, pc, lsr #4
     12c:	035f0101 	cmpeq	pc, #1073741824	; 0x40000000
     130:	00020000 	andeq	r0, r2, r0
     134:	00000027 	andeq	r0, r0, r7, lsr #32
     138:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     13c:	0101000d 	tsteq	r1, sp
     140:	00000101 	andeq	r0, r0, r1, lsl #2
     144:	00000100 	andeq	r0, r0, r0, lsl #2
     148:	70630001 	rsbvc	r0, r3, r1
     14c:	632e3531 	teqvs	lr, #205520896	; 0xc400000
     150:	00000000 	andeq	r0, r0, r0
     154:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     158:	0000682e 	andeq	r6, r0, lr, lsr #16
     15c:	00000000 	andeq	r0, r0, r0
     160:	073c0205 	ldreq	r0, [ip, -r5, lsl #4]!
     164:	a5034000 	strge	r4, [r3, #-0]
     168:	f6030103 			; <UNDEFINED> instruction: 0xf6030103
     16c:	8a039e7d 	bhi	e7b68 <IRQ_STACK_SIZE+0xdfb68>
     170:	03012e02 	movweq	r2, #7682	; 0x1e02
     174:	02f27df8 	rscseq	r7, r2, #248, 26	; 0x3e00
     178:	02a0105a 	adceq	r1, r0, #90	; 0x5a
     17c:	804c1062 	subhi	r1, ip, r2, rrx
     180:	106e0284 	rsbne	r0, lr, r4, lsl #5
     184:	b8bc804c 	ldmlt	ip!, {r2, r3, r6, pc}
     188:	0182024c 	orreq	r0, r2, ip, asr #4
     18c:	f6024c10 			; <UNDEFINED> instruction: 0xf6024c10
     190:	92081002 	andls	r1, r8, #2
     194:	4c106402 	cfldrsmi	mvf6, [r0], {2}
     198:	02a50380 	adceq	r0, r5, #128, 6
     19c:	494b672e 	stmdbmi	fp, {r1, r2, r3, r5, r8, r9, sl, sp, lr}^
     1a0:	2e7cc503 	cdpcs	5, 7, cr12, cr12, cr3, {0}
     1a4:	31db3166 	bicscc	r3, fp, r6, ror #2
     1a8:	2e7a03a0 	cdpcs	3, 7, cr0, cr10, cr0, {5}
     1ac:	79038332 	stmdbvc	r3, {r1, r4, r5, r8, r9, pc}
     1b0:	03474b66 	movteq	r4, #31590	; 0x7b66
     1b4:	03664a0d 	cmneq	r6, #53248	; 0xd000
     1b8:	31db2e73 	bicscc	r2, fp, r3, ror lr
     1bc:	38033583 	stmdacc	r3, {r0, r1, r7, r8, sl, ip, sp}
     1c0:	2f2d674a 	svccs	0x002d674a
     1c4:	4a7fbb03 	bmi	1feedd8 <STACK_SIZE+0x17eedd8>
     1c8:	03484949 	movteq	r4, #35145	; 0x8949
     1cc:	03664a15 	cmneq	r6, #86016	; 0x15000
     1d0:	31db2e6b 	bicscc	r2, fp, fp, ror #28
     1d4:	2e0f0383 	cdpcs	3, 0, cr0, cr15, cr3, {4}
     1d8:	4a00c403 	bmi	311ec <IRQ_STACK_SIZE+0x291ec>
     1dc:	032f2d67 	teqeq	pc, #6592	; 0x19c0
     1e0:	494a7fa7 	stmdbmi	sl, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr}^
     1e4:	1d034849 	stcne	8, cr4, [r3, #-292]	; 0xfffffedc
     1e8:	6303664a 	movwvs	r6, #13898	; 0x364a
     1ec:	8331db2e 	teqhi	r1, #47104	; 0xb800
     1f0:	032e1703 	teqeq	lr, #786432	; 0xc0000
     1f4:	674a00d6 			; <UNDEFINED> instruction: 0x674a00d6
     1f8:	8d032f2d 	stchi	15, cr2, [r3, #-180]	; 0xffffff4c
     1fc:	49494a7f 	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}^
     200:	4a250348 	bmi	940f28 <STACK_SIZE+0x140f28>
     204:	2c302c30 	ldccs	12, cr2, [r0], #-192	; 0xffffff40
     208:	03bb8330 			; <UNDEFINED> instruction: 0x03bb8330
     20c:	32499e09 	subcc	r9, r9, #9, 28	; 0x90
     210:	46863167 	strmi	r3, [r6], r7, ror #2
     214:	2d671335 	stclcs	3, cr1, [r7, #-212]!	; 0xffffff2c
     218:	01040200 	mrseq	r0, R12_usr
     21c:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     220:	4e2f2d67 	cdpmi	13, 2, cr2, cr15, cr7, {3}
     224:	002d8313 	eoreq	r8, sp, r3, lsl r3
     228:	2f010402 	svccs	0x00010402
     22c:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     230:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     234:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     238:	2f2d6713 	svccs	0x002d6713
     23c:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     240:	83134e2f 	tsthi	r3, #752	; 0x2f0
     244:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     248:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     24c:	002d6713 	eoreq	r6, sp, r3, lsl r7
     250:	2f010402 	svccs	0x00010402
     254:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     258:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     25c:	4e2f2d83 	cdpmi	13, 2, cr2, cr15, cr3, {4}
     260:	002d8313 	eoreq	r8, sp, r3, lsl r3
     264:	2f010402 	svccs	0x00010402
     268:	2b1a4e9f 	blcs	693cec <IRQ_STACK_SIZE+0x68bcec>
     26c:	78032d32 	stmdavc	r3, {r1, r4, r5, r8, sl, fp, sp}
     270:	2e09032e 	cdpcs	3, 0, cr0, cr9, cr14, {1}
     274:	0030312a 	eorseq	r3, r0, sl, lsr #2
     278:	30020402 	andcc	r0, r2, r2, lsl #8
     27c:	02040200 	andeq	r0, r4, #0, 4
     280:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     284:	02004c02 	andeq	r4, r0, #512	; 0x200
     288:	32480204 	subcc	r0, r8, #4, 4	; 0x40000000
     28c:	78031a4d 	stmdavc	r3, {r0, r2, r3, r6, r9, fp, ip}
     290:	2f31332e 	svccs	0x0031332e
     294:	2f4b312a 	svccs	0x004b312a
     298:	02040200 	andeq	r0, r4, #0, 4
     29c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     2a0:	02002c02 	andeq	r2, r0, #512	; 0x200
     2a4:	004c0204 	subeq	r0, ip, r4, lsl #4
     2a8:	48020402 	stmdami	r2, {r1, sl}
     2ac:	4b164d32 	blmi	59377c <IRQ_STACK_SIZE+0x58b77c>
     2b0:	4b2b2f2f 	blmi	acbf74 <STACK_SIZE+0x2cbf74>
     2b4:	2f2b2f2f 	svccs	0x002b2f2f
     2b8:	164d2f2f 	strbne	r2, [sp], -pc, lsr #30
     2bc:	2b2f2f4b 	blcs	bcbff0 <STACK_SIZE+0x3cbff0>
     2c0:	2b2f2f4b 	blcs	bcbff4 <STACK_SIZE+0x3cbff4>
     2c4:	4e2f2f2f 	cdpmi	15, 2, cr2, cr15, cr15, {1}
     2c8:	02006c01 	andeq	r6, r0, #256	; 0x100
     2cc:	82060204 	andhi	r0, r6, #4, 4	; 0x40000000
     2d0:	48065808 	stmdami	r6, {r3, fp, ip, lr}
     2d4:	009e0903 	addseq	r0, lr, r3, lsl #18
     2d8:	06020402 	streq	r0, [r2], -r2, lsl #8
     2dc:	06580882 	ldrbeq	r0, [r8], -r2, lsl #17
     2e0:	9e090348 	cdpls	3, 0, cr0, cr9, cr8, {2}
     2e4:	02040200 	andeq	r0, r4, #0, 4
     2e8:	58088206 	stmdapl	r8, {r1, r2, r9, pc}
     2ec:	09034806 	stmdbeq	r3, {r1, r2, fp, lr}
     2f0:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
     2f4:	08820602 	stmeq	r2, {r1, r9, sl}
     2f8:	4f480658 	svcmi	0x00480658
     2fc:	006c0132 	rsbeq	r0, ip, r2, lsr r1
     300:	06020402 	streq	r0, [r2], -r2, lsl #8
     304:	06580882 	ldrbeq	r0, [r8], -r2, lsl #17
     308:	0200a648 	andeq	sl, r0, #72, 12	; 0x4800000
     30c:	82060204 	andhi	r0, r6, #4, 4	; 0x40000000
     310:	48065808 	stmdami	r6, {r3, fp, ip, lr}
     314:	040200a6 	streq	r0, [r2], #-166	; 0xffffff5a
     318:	08820602 	stmeq	r2, {r1, r9, sl}
     31c:	a6480658 			; <UNDEFINED> instruction: 0xa6480658
     320:	02040200 	andeq	r0, r4, #0, 4
     324:	58088206 	stmdapl	r8, {r1, r2, r9, pc}
     328:	344e4806 	strbcc	r4, [lr], #-2054	; 0xfffff7fa
     32c:	002c3169 	eoreq	r3, ip, r9, ror #2
     330:	46010402 	strmi	r0, [r1], -r2, lsl #8
     334:	02040200 	andeq	r0, r4, #0, 4
     338:	002e0a03 	eoreq	r0, lr, r3, lsl #20
     33c:	2c020402 	cfstrscs	mvf0, [r2], {2}
     340:	02040200 	andeq	r0, r4, #0, 4
     344:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     348:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     34c:	2e7ea703 	cdpcs	7, 7, cr10, cr14, cr3, {0}
     350:	9e360331 	mrcls	3, 1, r0, cr6, cr1, {1}
     354:	9f2f2d67 	svcls	0x002f2d67
     358:	2e01a103 	mvfcss	f2, f3
     35c:	2f302f2f 	svccs	0x00302f2f
     360:	88324930 	ldmdahi	r2!, {r4, r5, r8, fp, lr}
     364:	152e7a03 	strne	r7, [lr, #-2563]!	; 0xfffff5fd
     368:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     36c:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     370:	0a030204 	beq	c0b88 <IRQ_STACK_SIZE+0xb8b88>
     374:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     378:	02002c02 	andeq	r2, r0, #512	; 0x200
     37c:	00300204 	eorseq	r0, r0, r4, lsl #4
     380:	2c020402 	cfstrscs	mvf0, [r2], {2}
     384:	8c036e48 	stchi	14, cr6, [r3], {72}	; 0x48
     388:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     38c:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     390:	bc039f2f 	stclt	15, cr9, [r3], {47}	; 0x2f
     394:	2f2f2e01 	svccs	0x002f2e01
     398:	4a7ee303 	bmi	1fb8fac <STACK_SIZE+0x17b8fac>
     39c:	2e019d03 	cdpcs	13, 0, cr9, cr1, cr3, {0}
     3a0:	f27ee503 	vrshl.s64	d30, d3, d14
     3a4:	4c105202 	lfmmi	f5, 4, [r0], {2}
     3a8:	62028464 	andvs	r8, r2, #100, 8	; 0x64000000
     3ac:	84804c10 	strhi	r4, [r0], #3088	; 0xc10
     3b0:	4c106e02 	ldcmi	14, cr6, [r0], {2}
     3b4:	4cb8bc80 	ldcmi	12, cr11, [r8], #512	; 0x200
     3b8:	10018002 	andne	r8, r1, r2
     3bc:	02f6024c 	rscseq	r0, r6, #76, 4	; 0xc0000004
     3c0:	02920810 	addseq	r0, r2, #16, 16	; 0x100000
     3c4:	804c1064 	subhi	r1, ip, r4, rrx
     3c8:	2e028503 	cfsh32cs	mvfx8, mvfx2, #3
     3cc:	7f9b0367 	svcvc	0x009b0367
     3d0:	302f2f66 	eorcc	r2, pc, r6, ror #30
     3d4:	32693249 	rsbcc	r3, r9, #-1879048188	; 0x90000004
     3d8:	02002f2b 	andeq	r2, r0, #43, 30	; 0xac
     3dc:	00450104 	subeq	r0, r5, r4, lsl #2
     3e0:	03020402 	movweq	r0, #9218	; 0x2402
     3e4:	02002e0b 	andeq	r2, r0, #11, 28	; 0xb0
     3e8:	002c0204 	eoreq	r0, ip, r4, lsl #4
     3ec:	30020402 	andcc	r0, r2, r2, lsl #8
     3f0:	02040200 	andeq	r0, r4, #0, 4
     3f4:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     3f8:	312e7ded 	teqcc	lr, sp, ror #27
     3fc:	9e029403 	cdpls	4, 0, cr9, cr2, cr3, {0}
     400:	30302fa3 	eorscc	r2, r0, r3, lsr #31
     404:	2e7dd003 	cdpcs	0, 7, cr13, cr13, cr3, {0}
     408:	03a6bbbb 			; <UNDEFINED> instruction: 0x03a6bbbb
     40c:	2f2e02a8 	svccs	0x002e02a8
     410:	69324930 	ldmdbvs	r2!, {r4, r5, r8, fp, lr}
     414:	02002c31 	andeq	r2, r0, #12544	; 0x3100
     418:	00460104 	subeq	r0, r6, r4, lsl #2
     41c:	03020402 	movweq	r0, #9218	; 0x2402
     420:	02002e0a 	andeq	r2, r0, #10, 28	; 0xa0
     424:	002c0204 	eoreq	r0, ip, r4, lsl #4
     428:	30020402 	andcc	r0, r2, r2, lsl #8
     42c:	02040200 	andeq	r0, r4, #0, 4
     430:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     434:	312e7dc9 	smlawtcc	lr, r9, sp, r7
     438:	679e3603 	ldrvs	r3, [lr, r3, lsl #12]
     43c:	039f2f2d 	orrseq	r2, pc, #45, 30	; 0xb4
     440:	2f2e01ff 	svccs	0x002e01ff
     444:	0330302f 	teqeq	r0, #47	; 0x2f
     448:	bb2e7db1 	bllt	b9fb14 <STACK_SIZE+0x39fb14>
     44c:	c703a6bb 			; <UNDEFINED> instruction: 0xc703a6bb
     450:	302f2e02 	eorcc	r2, pc, r2, lsl #28
     454:	00c20349 	sbceq	r0, r2, r9, asr #6
     458:	7de7032e 	stclvc	3, cr0, [r7, #184]!	; 0xb8
     45c:	0299034a 	addseq	r0, r9, #671088641	; 0x28000001
     460:	e9032e2e 	stmdb	r3, {r1, r2, r3, r5, r9, sl, fp, sp}
     464:	5a02f27d 	bpl	bce60 <IRQ_STACK_SIZE+0xb4e60>
     468:	6202a010 	andvs	sl, r2, #16
     46c:	84804c10 	strhi	r4, [r0], #3088	; 0xc10
     470:	4c106e02 	ldcmi	14, cr6, [r0], {2}
     474:	4cb8bc80 	ldcmi	12, cr11, [r8], #512	; 0x200
     478:	10018202 	andne	r8, r1, r2, lsl #4
     47c:	0386024c 	orreq	r0, r6, #76, 4	; 0xc0000004
     480:	02920810 	addseq	r0, r2, #16, 16	; 0x100000
     484:	804c1064 	subhi	r1, ip, r4, rrx
     488:	2e02b103 	mvfcss	f3, f3
     48c:	01000602 	tsteq	r0, r2, lsl #12
     490:	00007101 	andeq	r7, r0, r1, lsl #2
     494:	1c000200 	sfmne	f0, 4, [r0], {-0}
     498:	02000000 	andeq	r0, r0, #0
     49c:	0d0efb01 	vstreq	d15, [lr, #-4]
     4a0:	01010100 	mrseq	r0, (UNDEF: 17)
     4a4:	00000001 	andeq	r0, r0, r1
     4a8:	01000001 	tsteq	r0, r1
     4ac:	63696700 	cmnvs	r9, #0, 14
     4b0:	0000632e 	andeq	r6, r0, lr, lsr #6
     4b4:	00000000 	andeq	r0, r0, r0
     4b8:	2b580205 	blcs	1600cd4 <STACK_SIZE+0xe00cd4>
     4bc:	15034000 	strne	r4, [r3, #-0]
     4c0:	13be1301 			; <UNDEFINED> instruction: 0x13be1301
     4c4:	13be13a2 			; <UNDEFINED> instruction: 0x13be13a2
     4c8:	08342c30 	ldmdaeq	r4!, {r4, r5, sl, fp, sp}
     4cc:	d609031c 			; <UNDEFINED> instruction: 0xd609031c
     4d0:	342c3013 	strtcc	r3, [ip], #-19	; 0xffffffed
     4d4:	09031c08 	stmdbeq	r3, {r3, sl, fp, ip}
     4d8:	312d13d6 	ldrdcc	r1, [sp, -r6]!
     4dc:	3e08342c 	cdpcc	4, 0, cr3, cr8, cr12, {1}
     4e0:	084a7a03 	stmdaeq	sl, {r0, r1, r9, fp, ip, sp, lr}^
     4e4:	2d134dce 	ldccs	13, cr4, [r3, #-824]	; 0xfffffcc8
     4e8:	08342c31 	ldmdaeq	r4!, {r0, r4, r5, sl, fp, sp}
     4ec:	4a7a035a 	bmi	1e8125c <STACK_SIZE+0x168125c>
     4f0:	134dea08 	movtne	lr, #55816	; 0xda08
     4f4:	ee342c30 	mrc	12, 1, r2, cr4, cr0, {1}
     4f8:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     4fc:	be134d9f 	mrclt	13, 0, r4, cr3, cr15, {4}
     500:	000c0213 	andeq	r0, ip, r3, lsl r2
     504:	07570101 	ldrbeq	r0, [r7, -r1, lsl #2]
     508:	00020000 	andeq	r0, r2, r0
     50c:	00000100 	andeq	r0, r0, r0, lsl #2
     510:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     514:	0101000d 	tsteq	r1, sp
     518:	00000101 	andeq	r0, r0, r1, lsl #2
     51c:	00000100 	andeq	r0, r0, r0, lsl #2
     520:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
     524:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     528:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     52c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     530:	756f535c 	strbvc	r5, [pc, #-860]!	; 1dc <NOINT+0x11c>
     534:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     538:	2b472079 	blcs	11c8724 <STACK_SIZE+0x9c8724>
     53c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     540:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 378 <NOINT+0x2b8>
     544:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
     548:	612f6363 	teqvs	pc, r3, ror #6
     54c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     550:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     554:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     558:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
     55c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
     560:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     564:	43006564 	movwmi	r6, #1380	; 0x564
     568:	6f435c3a 	svcvs	0x00435c3a
     56c:	6f536564 	svcvs	0x00536564
     570:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     574:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     578:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     57c:	20797265 	rsbscs	r7, r9, r5, ror #4
     580:	202b2b47 	eorcs	r2, fp, r7, asr #22
     584:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     588:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     58c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     590:	61652d65 	cmnvs	r5, r5, ror #26
     594:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     598:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     59c:	00006564 	andeq	r6, r0, r4, ror #10
     5a0:	70617267 	rsbvc	r7, r1, r7, ror #4
     5a4:	73636968 	cmnvc	r3, #104, 18	; 0x1a0000
     5a8:	0000632e 	andeq	r6, r0, lr, lsr #6
     5ac:	74730000 	ldrbtvc	r0, [r3], #-0
     5b0:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
     5b4:	0100682e 	tsteq	r0, lr, lsr #16
     5b8:	65440000 	strbvs	r0, [r4, #-0]
     5bc:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     5c0:	6972445f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     5c4:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     5c8:	00000068 	andeq	r0, r0, r8, rrx
     5cc:	474e4500 	strbmi	r4, [lr, -r0, lsl #10]
     5d0:	36315838 			; <UNDEFINED> instruction: 0x36315838
     5d4:	0000482e 	andeq	r4, r0, lr, lsr #16
     5d8:	41480000 	mrsmi	r0, (UNDEF: 72)
     5dc:	5836314e 	ldmdapl	r6!, {r1, r2, r3, r6, r8, ip, sp}
     5e0:	482e3631 	stmdami	lr!, {r0, r4, r5, r9, sl, ip, sp}
     5e4:	00000000 	andeq	r0, r0, r0
     5e8:	544e4148 	strbpl	r4, [lr], #-328	; 0xfffffeb8
     5ec:	454c4241 	strbmi	r4, [ip, #-577]	; 0xfffffdbf
     5f0:	0000482e 	andeq	r4, r0, lr, lsr #16
     5f4:	74730000 	ldrbtvc	r0, [r3], #-0
     5f8:	2e6f6964 	cdpcs	9, 6, cr6, cr15, cr4, {3}
     5fc:	00020068 	andeq	r0, r2, r8, rrx
     600:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
     604:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
     608:	003e6e69 	eorseq	r6, lr, r9, ror #28
     60c:	00000000 	andeq	r0, r0, r0
     610:	d8020500 	stmdale	r2, {r8, sl}
     614:	0340002d 	movteq	r0, #45	; 0x2d
     618:	34010491 	strcc	r0, [r1], #-1169	; 0xfffffb6f
     61c:	4f2e7a03 	svcmi	0x002e7a03
     620:	2e7a032f 	cdpcs	3, 7, cr0, cr10, cr15, {1}
     624:	2e7ecf03 	cdpcs	15, 7, cr12, cr14, cr3, {0}
     628:	2e01b103 	mvfcss	f3, f3
     62c:	017ecf03 	cmneq	lr, r3, lsl #30
     630:	2e01b703 	cdpcs	7, 0, cr11, cr1, cr3, {0}
     634:	c9032f9d 	stmdbgt	r3, {r0, r2, r3, r4, r7, r8, r9, sl, fp, sp}
     638:	3d032e7e 	stccc	14, cr2, [r3, #-504]	; 0xfffffe08
     63c:	00fa034a 	rscseq	r0, sl, sl, asr #6
     640:	7f86039e 	svcvc	0x0086039e
     644:	00fa0366 	rscseq	r0, sl, r6, ror #6
     648:	7fa00366 	svcvc	0x00a00366
     64c:	4b2d699e 	blmi	b5accc <STACK_SIZE+0x35accc>
     650:	7f980331 	svcvc	0x00980331
     654:	00e8034a 	rsceq	r0, r8, sl, asr #6
     658:	7f9f034a 	svcvc	0x009f034a
     65c:	2e79032e 	cdpcs	3, 7, cr0, cr9, cr14, {1}
     660:	362f2d4f 	strtcc	r2, [pc], -pc, asr #26
     664:	2b2e7603 	blcs	b9de78 <STACK_SIZE+0x39de78>
     668:	2e0c0333 	mcrcs	3, 0, r0, cr12, cr3, {1}
     66c:	302e7403 	eorcc	r7, lr, r3, lsl #8
     670:	2c322f4b 	ldccs	15, cr2, [r2], #-300	; 0xfffffed4
     674:	2d2f2d30 	stccs	13, cr2, [pc, #-192]!	; 5bc <ABORT_STACK_SIZE+0x1bc>
     678:	2c304e49 	ldccs	14, cr4, [r0], #-292	; 0xfffffedc
     67c:	03a13230 			; <UNDEFINED> instruction: 0x03a13230
     680:	013e0209 	teqeq	lr, r9, lsl #4
     684:	027ead03 	rsbseq	sl, lr, #3, 26	; 0xc0
     688:	e0030146 	and	r0, r3, r6, asr #2
     68c:	a0032e01 	andge	r2, r3, r1, lsl #28
     690:	e003667e 	and	r6, r3, lr, ror r6
     694:	a0032e01 	andge	r2, r3, r1, lsl #28
     698:	e0034a7e 	and	r4, r3, lr, ror sl
     69c:	09032e01 	stmdbeq	r3, {r0, r9, sl, fp, sp}
     6a0:	2e77034a 	cdpcs	3, 7, cr0, cr7, cr10, {2}
     6a4:	032e0903 	teqeq	lr, #49152	; 0xc000
     6a8:	0b032e75 	bleq	cc084 <IRQ_STACK_SIZE+0xc4084>
     6ac:	6675032e 	ldrbtvs	r0, [r5], -lr, lsr #6
     6b0:	034a0b03 	movteq	r0, #43779	; 0xab03
     6b4:	034a7e97 	movteq	r7, #44695	; 0xae97
     6b8:	920201de 	andls	r0, r2, #-2147483593	; 0x80000037
     6bc:	03640102 	cmneq	r4, #-2147483648	; 0x80000000
     6c0:	0330d63e 	teqeq	r0, #65011712	; 0x3e00000
     6c4:	03362e78 	teqeq	r6, #120, 28	; 0x780
     6c8:	e3034a78 	movw	r4, #14968	; 0x3a78
     6cc:	83034a00 	movwhi	r4, #14848	; 0x3a00
     6d0:	86034a7f 			; <UNDEFINED> instruction: 0x86034a7f
     6d4:	0152027e 	cmpeq	r2, lr, ror r2
     6d8:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     6dc:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     6e0:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     6e4:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     6e8:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     6ec:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     6f0:	2e028403 	cdpcs	4, 0, cr8, cr2, cr3, {0}
     6f4:	fc033048 	stc2	0, cr3, [r3], {72}	; 0x48
     6f8:	82032e7d 	andhi	r2, r3, #2000	; 0x7d0
     6fc:	017c0202 	cmneq	ip, r2, lsl #4
     700:	9e21032c 	cdpls	3, 2, cr0, cr1, cr12, {1}
     704:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     708:	b1032e0b 	tstlt	r3, fp, lsl #28
     70c:	3246667f 	subcc	r6, r6, #133169152	; 0x7f00000
     710:	9408644f 	strls	r6, [r8], #-1103	; 0xfffffbb1
     714:	8c08322a 	sfmhi	f3, 4, [r8], {42}	; 0x2a
     718:	7dbe03be 	ldcvc	3, cr0, [lr, #760]!	; 0x2f8
     71c:	2e0903d6 	mcrcs	3, 0, r0, cr9, cr6, {6}
     720:	7a036c13 	bvc	db774 <IRQ_STACK_SIZE+0xd3774>
     724:	67834c2e 	strvs	r4, [r3, lr, lsr #24]
     728:	01040200 	mrseq	r0, R12_usr
     72c:	03869f84 	orreq	r9, r6, #132, 30	; 0x210
     730:	0b030175 	bleq	c0d0c <IRQ_STACK_SIZE+0xb8d0c>
     734:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     738:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     73c:	84678368 	strbthi	r8, [r7], #-872	; 0xfffffc98
     740:	2f2f359f 	svccs	0x002f359f
     744:	4a79032c 	bmi	1e413fc <STACK_SIZE+0x16413fc>
     748:	77032f36 	smladxvc	r3, r6, pc, r2	; <UNPREDICTABLE>
     74c:	0b03352e 	bleq	cdc0c <IRQ_STACK_SIZE+0xc5c0c>
     750:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     754:	032e1203 	teqeq	lr, #805306368	; 0x30000000
     758:	11032e6f 	tstne	r3, pc, ror #28
     75c:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
     760:	032e1303 	teqeq	lr, #201326592	; 0xc000000
     764:	17032e6e 	strne	r2, [r3, -lr, ror #28]
     768:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     76c:	032e1803 	teqeq	lr, #196608	; 0x30000
     770:	18032e69 	stmdane	r3, {r0, r3, r5, r6, r9, sl, fp, sp}
     774:	2e79032e 	cdpcs	3, 7, cr0, cr9, cr14, {1}
     778:	2f2f324b 	svccs	0x002f324b
     77c:	a02e6803 	eorge	r6, lr, r3, lsl #16
     780:	69838383 	stmibvs	r3, {r0, r1, r7, r8, r9, pc}
     784:	68856983 	stmvs	r5, {r0, r1, r7, r8, fp, sp, lr}
     788:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     78c:	312f2f2f 	teqcc	pc, pc, lsr #30
     790:	67846983 	strvs	r6, [r4, r3, lsl #19]
     794:	6a334d67 	bvs	cd3d38 <STACK_SIZE+0x4d3d38>
     798:	7703322a 	strvc	r3, [r3, -sl, lsr #4]
     79c:	29333382 	ldmdbcs	r3!, {r1, r7, r8, r9, ip, sp}
     7a0:	2b324632 	blcs	c92070 <STACK_SIZE+0x492070>
     7a4:	2e790334 	mrccs	3, 3, r0, cr9, cr4, {1}
     7a8:	2a322b32 	bcs	c8b478 <STACK_SIZE+0x48b478>
     7ac:	312f2f2d 	teqcc	pc, sp, lsr #30
     7b0:	03309208 	teqeq	r0, #8, 4	; 0x80000000
     7b4:	842c9e09 	strthi	r9, [ip], #-3593	; 0xfffff1f7
     7b8:	3064682c 	rsbcc	r6, r4, ip, lsr #16
     7bc:	2d2c312d 	stfcss	f3, [ip, #-180]!	; 0xffffff4c
     7c0:	3034304b 	eorscc	r3, r4, fp, asr #32
     7c4:	4b4b842c 	blmi	12e187c <STACK_SIZE+0xae187c>
     7c8:	4c666d03 	stclmi	13, cr6, [r6], #-12
     7cc:	679e0903 	ldrvs	r0, [lr, r3, lsl #18]
     7d0:	13820a03 	orrne	r0, r2, #12288	; 0x3000
     7d4:	4df32f2d 	ldclmi	15, cr2, [r3, #180]!	; 0xb4
     7d8:	31210813 	teqcc	r1, r3, lsl r8
     7dc:	154dd713 	strbne	sp, [sp, #-1811]	; 0xfffff8ed
     7e0:	2208312b 	andcs	r3, r8, #-1073741814	; 0xc000000a
     7e4:	01040200 	mrseq	r0, R12_usr
     7e8:	064a2e06 	strbeq	r2, [sl], -r6, lsl #28
     7ec:	034a6d03 	movteq	r6, #44291	; 0xad03
     7f0:	6d034a13 	vstrvs	s8, [r3, #-76]	; 0xffffffb4
     7f4:	4a13034a 	bmi	4c1524 <IRQ_STACK_SIZE+0x4b9524>
     7f8:	154d89b8 	strbne	r8, [sp, #-2488]	; 0xfffff648
     7fc:	0200312b 	andeq	r3, r0, #-1073741814	; 0xc000000a
     800:	3e080104 	adfcce	f0, f0, f4
     804:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     808:	03060204 	movweq	r0, #25092	; 0x6204
     80c:	02004a60 	andeq	r4, r0, #96, 20	; 0x60000
     810:	20030204 	andcs	r0, r3, r4, lsl #4
     814:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     818:	4a600302 	bmi	1801428 <STACK_SIZE+0x1001428>
     81c:	02040200 	andeq	r0, r4, #0, 4
     820:	b84a2003 	stmdalt	sl, {r0, r1, sp}^
     824:	4b134d89 	blmi	4d3e50 <IRQ_STACK_SIZE+0x4cbe50>
     828:	322d4b6a 	eorcc	r4, sp, #108544	; 0x1a800
     82c:	0200312b 	andeq	r3, r0, #-1073741814	; 0xc000000a
     830:	06bc0104 	ldrteq	r0, [ip], r4, lsl #2
     834:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     838:	4c030602 	stcmi	6, cr0, [r3], {2}
     83c:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
     840:	4a360302 	bmi	d81450 <STACK_SIZE+0x581450>
     844:	02040200 	andeq	r0, r4, #0, 4
     848:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     84c:	664c0302 	strbvs	r0, [ip], -r2, lsl #6
     850:	02040200 	andeq	r0, r4, #0, 4
     854:	48ba3403 	ldmmi	sl!, {r0, r1, sl, ip, sp}
     858:	314a69a5 	smlaltbcc	r6, sl, r5, r9
     85c:	01040200 	mrseq	r0, R12_usr
     860:	006606f4 	strdeq	r0, [r6], #-100	; 0xffffff9c	; <UNPREDICTABLE>
     864:	06020402 	streq	r0, [r2], -r2, lsl #8
     868:	4a7fbf03 	bmi	1ff047c <STACK_SIZE+0x17f047c>
     86c:	02040200 	andeq	r0, r4, #0, 4
     870:	2e00c303 	cdpcs	3, 0, cr12, cr0, cr3, {0}
     874:	02040200 	andeq	r0, r4, #0, 4
     878:	2e7fbd03 	cdpcs	13, 7, cr11, cr15, cr3, {0}
     87c:	02040200 	andeq	r0, r4, #0, 4
     880:	9e00c103 	mvflss	f4, f3
     884:	02040200 	andeq	r0, r4, #0, 4
     888:	2e7fbf03 	cdpcs	15, 7, cr11, cr15, cr3, {0}
     88c:	02040200 	andeq	r0, r4, #0, 4
     890:	4a00c103 	bmi	30ca4 <IRQ_STACK_SIZE+0x28ca4>
     894:	13695180 	cmnne	r9, #128, 2
     898:	4e312cbc 	mrcmi	12, 1, r2, cr1, cr12, {5}
     89c:	86302c15 			; <UNDEFINED> instruction: 0x86302c15
     8a0:	2f01a24d 	svccs	0x0001a24d
     8a4:	9f13319f 	svcls	0x0013319f
     8a8:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
     8ac:	79039e15 	stmdbvc	r3, {r0, r2, r4, r9, sl, fp, ip, pc}
     8b0:	7903352e 	stmdbvc	r3, {r1, r2, r3, r5, r8, sl, ip, sp}
     8b4:	314d2b2e 	cmpcc	sp, lr, lsr #22
     8b8:	6f03312b 	svcvs	0x0003312b
     8bc:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     8c0:	7a034d4d 	bvc	d3dfc <IRQ_STACK_SIZE+0xcbdfc>
     8c4:	7a03344a 	bvc	cd9f4 <IRQ_STACK_SIZE+0xc59f4>
     8c8:	2a35312e 	bcs	d4cd88 <STACK_SIZE+0x54cd88>
     8cc:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
     8d0:	2e7a032c 	cdpcs	3, 7, cr0, cr10, cr12, {1}
     8d4:	302c4c36 	eorcc	r4, ip, r6, lsr ip
     8d8:	00303048 	eorseq	r3, r0, r8, asr #32
     8dc:	84010402 	strhi	r0, [r1], #-1026	; 0xfffffbfe
     8e0:	02006606 	andeq	r6, r0, #6291456	; 0x600000
     8e4:	03060204 	movweq	r0, #25092	; 0x6204
     8e8:	00827ef0 	strdeq	r7, [r2], r0
     8ec:	03020402 	movweq	r0, #9218	; 0x2402
     8f0:	004a0192 	umaaleq	r0, sl, r2, r1
     8f4:	2c020402 	cfstrscs	mvf0, [r2], {2}
     8f8:	02040200 	andeq	r0, r4, #0, 4
     8fc:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     900:	02002c02 	andeq	r2, r0, #512	; 0x200
     904:	f0030204 			; <UNDEFINED> instruction: 0xf0030204
     908:	02002e7e 	andeq	r2, r0, #2016	; 0x7e0
     90c:	94030204 	strls	r0, [r3], #-516	; 0xfffffdfc
     910:	02002e01 	andeq	r2, r0, #1, 28
     914:	ec030204 	sfm	f0, 4, [r3], {4}
     918:	02002e7e 	andeq	r2, r0, #2016	; 0x7e0
     91c:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     920:	02002e01 	andeq	r2, r0, #1, 28
     924:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     928:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     92c:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     930:	02002e01 	andeq	r2, r0, #1, 28
     934:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     938:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     93c:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     940:	02002e01 	andeq	r2, r0, #1, 28
     944:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     948:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     94c:	93030204 	movwls	r0, #12804	; 0x3204
     950:	02002e01 	andeq	r2, r0, #1, 28
     954:	ed030204 	sfm	f0, 4, [r3, #-16]
     958:	02002e7e 	andeq	r2, r0, #2016	; 0x7e0
     95c:	90030204 	andls	r0, r3, r4, lsl #4
     960:	03882e01 	orreq	r2, r8, #1, 28
     964:	03362e78 	teqeq	r6, #120, 28	; 0x780
     968:	0a032e78 	beq	cc350 <IRQ_STACK_SIZE+0xc4350>
     96c:	4a15032e 	bmi	54162c <IRQ_STACK_SIZE+0x53962c>
     970:	2e0a034a 	cdpcs	3, 0, cr0, cr10, cr10, {2}
     974:	314f2929 	cmpcc	pc, r9, lsr #18
     978:	7703322b 	strvc	r3, [r3, -fp, lsr #4]
     97c:	0b03332e 	bleq	cd63c <IRQ_STACK_SIZE+0xc563c>
     980:	2e7a032e 	cdpcs	3, 7, cr0, cr10, cr14, {1}
     984:	032e7603 	teqeq	lr, #3145728	; 0x300000
     988:	03342e0a 	teqeq	r4, #10, 28	; 0xa0
     98c:	76032e7a 			; <UNDEFINED> instruction: 0x76032e7a
     990:	4b514f2e 	blmi	1454650 <STACK_SIZE+0xc54650>
     994:	302c322f 	eorcc	r3, ip, pc, lsr #4
     998:	2f2c2f2d 	svccs	0x002c2f2d
     99c:	4c312f2d 	ldcmi	15, cr2, [r1], #-180	; 0xffffff4c
     9a0:	46324632 			; <UNDEFINED> instruction: 0x46324632
     9a4:	021603c1 	andseq	r0, r6, #67108867	; 0x4000003
     9a8:	00d7015c 	sbcseq	r0, r7, ip, asr r1
     9ac:	d8010402 	stmdale	r1, {r1, sl}
     9b0:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     9b4:	03060204 	movweq	r0, #25092	; 0x6204
     9b8:	00667e9d 	mlseq	r6, sp, lr, r7
     9bc:	03020402 	movweq	r0, #9218	; 0x2402
     9c0:	002e01e5 	eoreq	r0, lr, r5, ror #3
     9c4:	2c020402 	cfstrscs	mvf0, [r2], {2}
     9c8:	02040200 	andeq	r0, r4, #0, 4
     9cc:	4a7e9d03 	bmi	1fa7de0 <STACK_SIZE+0x17a7de0>
     9d0:	02040200 	andeq	r0, r4, #0, 4
     9d4:	2e01e303 	cdpcs	3, 0, cr14, cr1, cr3, {0}
     9d8:	02040200 	andeq	r0, r4, #0, 4
     9dc:	4a7e9d03 	bmi	1fa7df0 <STACK_SIZE+0x17a7df0>
     9e0:	02040200 	andeq	r0, r4, #0, 4
     9e4:	9e01e303 	cdpls	3, 0, cr14, cr1, cr3, {0}
     9e8:	0083de2c 	addeq	sp, r3, ip, lsr #28
     9ec:	08010402 	stmdaeq	r1, {r1, sl}
     9f0:	004a063e 	subeq	r0, sl, lr, lsr r6
     9f4:	06020402 	streq	r0, [r2], -r2, lsl #8
     9f8:	667e9403 	ldrbtvs	r9, [lr], -r3, lsl #8
     9fc:	02040200 	andeq	r0, r4, #0, 4
     a00:	2e01ee03 	cdpcs	14, 0, cr14, cr1, cr3, {0}
     a04:	02040200 	andeq	r0, r4, #0, 4
     a08:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     a0c:	7e940302 	cdpvc	3, 9, cr0, cr4, cr2, {0}
     a10:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a14:	01ec0302 	mvneq	r0, r2, lsl #6
     a18:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     a1c:	7e940302 	cdpvc	3, 9, cr0, cr4, cr2, {0}
     a20:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a24:	01ec0302 	mvneq	r0, r2, lsl #6
     a28:	74032c9e 	strvc	r2, [r3], #-3230	; 0xfffff362
     a2c:	1703b8ba 			; <UNDEFINED> instruction: 0x1703b8ba
     a30:	665b03f2 			; <UNDEFINED> instruction: 0x665b03f2
     a34:	46324632 			; <UNDEFINED> instruction: 0x46324632
     a38:	64820903 	strvs	r0, [r2], #2307	; 0x903
     a3c:	daee7808 	ble	ffb9ea64 <IRQ_STACK_BASE+0xbbb9ea64>
     a40:	1d036a46 	vstrne	s12, [r3, #-280]	; 0xfffffee8
     a44:	62324ad6 	eorsvs	r4, r2, #876544	; 0xd6000
     a48:	464e464e 	strbmi	r4, [lr], -lr, asr #12
     a4c:	0e037e86 	cdpeq	14, 0, cr7, cr3, cr6, {4}
     a50:	f3012c02 			; <UNDEFINED> instruction: 0xf3012c02
     a54:	01040200 	mrseq	r0, R12_usr
     a58:	004a06a0 	subeq	r0, sl, r0, lsr #13
     a5c:	06020402 	streq	r0, [r2], -r2, lsl #8
     a60:	667df903 	ldrbtvs	pc, [sp], -r3, lsl #18	; <UNPREDICTABLE>
     a64:	02040200 	andeq	r0, r4, #0, 4
     a68:	2e028903 	cdpcs	9, 0, cr8, cr2, cr3, {0}
     a6c:	02040200 	andeq	r0, r4, #0, 4
     a70:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     a74:	7df90302 	ldclvc	3, cr0, [r9, #8]!
     a78:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a7c:	02870302 	addeq	r0, r7, #134217728	; 0x8000000
     a80:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     a84:	7df90302 	ldclvc	3, cr0, [r9, #8]!
     a88:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a8c:	02870302 	addeq	r0, r7, #134217728	; 0x8000000
     a90:	9c9b2c9e 	ldcls	12, cr2, [fp], {158}	; 0x9e
     a94:	699e0e03 	ldmibvs	lr, {r0, r1, r9, sl, fp}
     a98:	820b03ba 	andhi	r0, fp, #-402653182	; 0xe8000002
     a9c:	2e700333 	mrccs	3, 3, r0, cr0, cr3, {1}
     aa0:	4f2e0b03 	svcmi	0x002e0b03
     aa4:	032e5903 	teqeq	lr, #49152	; 0xc000
     aa8:	69032e17 	stmdbvs	r3, {r0, r1, r2, r4, r9, sl, fp, sp}
     aac:	8217032e 	andshi	r0, r7, #-1207959552	; 0xb8000000
     ab0:	01040200 	mrseq	r0, R12_usr
     ab4:	4b2d694d 	blmi	b5aff0 <STACK_SIZE+0x35aff0>
     ab8:	2d2f4b31 	fstmdbxcs	pc!, {d4-d27}	;@ Deprecated
     abc:	2d2f2f2d 	stccs	15, cr2, [pc, #-180]!	; a10 <ABORT_STACK_SIZE+0x610>
     ac0:	032f2c2f 	teqeq	pc, #12032	; 0x2f00
     ac4:	10038279 	andne	r8, r3, r9, ror r2
     ac8:	82560366 	subshi	r0, r6, #-1744830463	; 0x98000001
     acc:	3c020a03 	stccc	10, cr0, [r2], {3}
     ad0:	03a0f301 	moveq	pc, #67108864	; 0x4000000
     ad4:	039e7df9 	orrseq	r7, lr, #15936	; 0x3e40
     ad8:	2c2e0289 	sfmcs	f0, 4, [lr], #-548	; 0xfffffddc
     adc:	4a7df903 	bmi	1f7eef0 <STACK_SIZE+0x177eef0>
     ae0:	2e028703 	cdpcs	7, 0, cr8, cr2, cr3, {0}
     ae4:	4a7df903 	bmi	1f7eef8 <STACK_SIZE+0x177eef8>
     ae8:	9e028703 	cdpls	7, 0, cr8, cr2, cr3, {0}
     aec:	039c9b2c 	orrseq	r9, ip, #44, 22	; 0xb000
     af0:	75039e21 	strvc	r9, [r3, #-3617]	; 0xfffff1df
     af4:	4a110382 	bmi	441904 <IRQ_STACK_SIZE+0x439904>
     af8:	0f032a16 	svceq	0x00032a16
     afc:	2e710382 	cdpcs	3, 7, cr0, cr1, cr2, {4}
     b00:	002e0f03 	eoreq	r0, lr, r3, lsl #30
     b04:	03010402 	movweq	r0, #5122	; 0x1402
     b08:	4a06d60d 	bmi	1b6344 <IRQ_STACK_SIZE+0x1ae344>
     b0c:	02040200 	andeq	r0, r4, #0, 4
     b10:	7dbd0306 	ldcvc	3, cr0, [sp, #24]!
     b14:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     b18:	02c30302 	sbceq	r0, r3, #134217728	; 0x8000000
     b1c:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
     b20:	7dbd0302 	ldcvc	3, cr0, [sp, #8]!
     b24:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     b28:	02c30302 	sbceq	r0, r3, #134217728	; 0x8000000
     b2c:	4d6d2c4a 	stclmi	12, cr2, [sp, #-296]!	; 0xfffffed8
     b30:	65302c14 	ldrvs	r2, [r0, #-3092]!	; 0xfffff3ec
     b34:	7e93034b 	cdpvc	3, 9, cr0, cr3, cr11, {2}
     b38:	01ec034a 	mvneq	r0, sl, asr #6
     b3c:	7e9403ba 	mrcvc	3, 4, r0, cr4, cr10, {5}
     b40:	01f0034a 	mvnseq	r0, sl, asr #6
     b44:	7e90032e 	cdpvc	3, 9, cr0, cr0, cr14, {1}
     b48:	01f00366 	mvnseq	r0, r6, ror #6
     b4c:	66100366 	ldrvs	r0, [r0], -r6, ror #6
     b50:	84309c85 	ldrthi	r9, [r0], #-3205	; 0xfffff37b
     b54:	2e7d9b03 	vaddcs.f64	d25, d13, d3
     b58:	2e02e603 	cfmadd32cs	mvax0, mvfx14, mvfx2, mvfx3
     b5c:	2e7d9a03 	vaddcs.f32	s19, s26, s6
     b60:	2e02e503 	cfsh32cs	mvfx14, mvfx2, #3
     b64:	2e7d9b03 	vaddcs.f64	d25, d13, d3
     b68:	2e02e503 	cfsh32cs	mvfx14, mvfx2, #3
     b6c:	7d9d032c 	ldcvc	3, cr0, [sp, #176]	; 0xb0
     b70:	02e3032e 	rsceq	r0, r3, #-1207959552	; 0xb8000000
     b74:	0330302e 	teqeq	r0, #46	; 0x2e
     b78:	032e7d99 	teqeq	lr, #9792	; 0x2640
     b7c:	036602e3 	cmneq	r6, #805306382	; 0x3000000e
     b80:	032e7d9d 	teqeq	lr, #10048	; 0x2740
     b84:	032e02e9 	teqeq	lr, #-1879048178	; 0x9000000e
     b88:	032e7d97 	teqeq	lr, #9664	; 0x25c0
     b8c:	034a02e9 	movteq	r0, #41705	; 0xa2e9
     b90:	034a7d97 	movteq	r7, #44439	; 0xad97
     b94:	032e02e9 	teqeq	lr, #-1879048178	; 0x9000000e
     b98:	032e7d97 	teqeq	lr, #9664	; 0x25c0
     b9c:	036602eb 	cmneq	r6, #-1342177266	; 0xb000000e
     ba0:	034a7df5 	movteq	r7, #44533	; 0xadf5
     ba4:	808201f5 	strdhi	r0, [r2], r5
     ba8:	2b4c2ca0 	blcs	130be30 <STACK_SIZE+0xb0be30>
     bac:	a9033031 	stmdbge	r3, {r0, r4, r5, ip, sp}
     bb0:	d8032e7d 	stmdale	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp}
     bb4:	032d4a02 	teqeq	sp, #8192	; 0x2000
     bb8:	032e7da9 	teqeq	lr, #10816	; 0x2a40
     bbc:	302e02d7 	ldrdcc	r0, [lr], -r7	; <UNPREDICTABLE>
     bc0:	2e7da703 	cdpcs	7, 7, cr10, cr13, cr3, {0}
     bc4:	2e02d703 	cdpcs	7, 0, cr13, cr2, cr3, {0}
     bc8:	7dab032c 	stcvc	3, cr0, [fp, #176]!	; 0xb0
     bcc:	02d5032e 	sbcseq	r0, r5, #-1207959552	; 0xb8000000
     bd0:	7dab032e 	stcvc	3, cr0, [fp, #184]!	; 0xb8
     bd4:	02d5032e 	sbcseq	r0, r5, #-1207959552	; 0xb8000000
     bd8:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     bdc:	7e8b0303 	cdpvc	3, 8, cr0, cr11, cr3, {0}
     be0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     be4:	02800303 	addeq	r0, r0, #201326592	; 0xc000000
     be8:	4a0f032e 	bmi	3c18a8 <IRQ_STACK_SIZE+0x3b98a8>
     bec:	6b2e2a86 	blvs	b8b60c <STACK_SIZE+0x38b60c>
     bf0:	7f87032d 	svcvc	0x0087032d
     bf4:	00f5032e 	rscseq	r0, r5, lr, lsr #6
     bf8:	a8034f4a 	stmdage	r3, {r1, r3, r6, r8, r9, sl, fp, lr}
     bfc:	5e03827f 	mcrpl	2, 0, r8, cr3, cr15, {3}
     c00:	00f5032e 	rscseq	r0, r5, lr, lsr #6
     c04:	ad034f2e 	stcge	15, cr4, [r3, #-184]	; 0xffffff48
     c08:	33292e7f 	teqcc	r9, #2032	; 0x7f0
     c0c:	699e7303 	ldmibvs	lr, {r0, r1, r8, r9, ip, sp, lr}
     c10:	4b314b2d 	blmi	c538cc <STACK_SIZE+0x4538cc>
     c14:	2f2d2d2f 	svccs	0x002d2d2f
     c18:	2d832d2f 	stccs	13, cr2, [r3, #188]	; 0xbc
     c1c:	032e7903 	teqeq	lr, #49152	; 0xc000
     c20:	036600e3 	cmneq	r6, #227	; 0xe3
     c24:	034a7f83 	movteq	r7, #44931	; 0xaf83
     c28:	0142020a 	cmpeq	r2, sl, lsl #4
     c2c:	f903a0f3 			; <UNDEFINED> instruction: 0xf903a0f3
     c30:	89039e7d 	stmdbhi	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, pc}
     c34:	032c2e02 	teqeq	ip, #2, 28
     c38:	034a7df9 	movteq	r7, #44537	; 0xadf9
     c3c:	032e0287 	teqeq	lr, #1879048200	; 0x70000008
     c40:	034a7df9 	movteq	r7, #44537	; 0xadf9
     c44:	2c9e0287 	lfmcs	f0, 4, [lr], {135}	; 0x87
     c48:	21039c9b 			; <UNDEFINED> instruction: 0x21039c9b
     c4c:	8275039e 	rsbshi	r0, r5, #2013265922	; 0x78000002
     c50:	4a00e303 	bmi	39864 <IRQ_STACK_SIZE+0x31864>
     c54:	2c302c30 	ldccs	12, cr2, [r0], #-192	; 0xffffff40
     c58:	f314644c 	vshl.u16	q3, q6, q2
     c5c:	01000402 	tsteq	r0, r2, lsl #8
     c60:	00007901 	andeq	r7, r0, r1, lsl #18
     c64:	2f000200 	svccs	0x00000200
     c68:	02000000 	andeq	r0, r0, #0
     c6c:	0d0efb01 	vstreq	d15, [lr, #-4]
     c70:	01010100 	mrseq	r0, (UNDEF: 17)
     c74:	00000001 	andeq	r0, r0, r1
     c78:	01000001 	tsteq	r0, r1
     c7c:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
     c80:	0000632e 	andeq	r6, r0, lr, lsr #6
     c84:	65640000 	strbvs	r0, [r4, #-0]!
     c88:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     c8c:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     c90:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     c94:	00000068 	andeq	r0, r0, r8, rrx
     c98:	05000000 	streq	r0, [r0, #-0]
     c9c:	004a0c02 	subeq	r0, sl, r2, lsl #24
     ca0:	a2131940 	andsge	r1, r3, #64, 18	; 0x100000
     ca4:	134d6713 	movtne	r6, #55059	; 0xd713
     ca8:	01040200 	mrseq	r0, R12_usr
     cac:	83062e06 	movwhi	r2, #28166	; 0x6e06
     cb0:	02001531 	andeq	r1, r0, #205520896	; 0xc400000
     cb4:	2e060104 	adfcss	f0, f6, f4
     cb8:	1331a006 	teqne	r1, #6
     cbc:	4ba26883 	blmi	fe89aed0 <IRQ_STACK_BASE+0xba89aed0>
     cc0:	0f032f2d 	svceq	0x00032f2d
     cc4:	484c4b2e 	stmdami	ip, {r1, r2, r3, r5, r8, r9, fp, lr}^
     cc8:	692e7203 	stmdbvs	lr!, {r0, r1, r9, ip, sp, lr}
     ccc:	4c48302c 	mcrrmi	0, 2, r3, r8, cr12
     cd0:	8384672f 	orrhi	r6, r4, #12320768	; 0xbc0000
     cd4:	79036d67 	stmdbvc	r3, {r0, r1, r2, r5, r6, r8, sl, fp, sp, lr}
     cd8:	0002024a 	andeq	r0, r2, sl, asr #4
     cdc:	00330101 	eorseq	r0, r3, r1, lsl #2
     ce0:	00020000 	andeq	r0, r2, r0
     ce4:	0000001c 	andeq	r0, r0, ip, lsl r0
     ce8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     cec:	0101000d 	tsteq	r1, sp
     cf0:	00000101 	andeq	r0, r0, r1, lsl #2
     cf4:	00000100 	andeq	r0, r0, r0, lsl #2
     cf8:	656c0001 	strbvs	r0, [ip, #-1]!
     cfc:	00632e64 	rsbeq	r2, r3, r4, ror #28
     d00:	00000000 	andeq	r0, r0, r0
     d04:	40020500 	andmi	r0, r2, r0, lsl #10
     d08:	1540004b 	strbne	r0, [r0, #-75]	; 0xffffffb5
     d0c:	1381a413 	orrne	sl, r1, #318767104	; 0x13000000
     d10:	01000e02 	tsteq	r0, r2, lsl #28
     d14:	0000e501 	andeq	lr, r0, r1, lsl #10
     d18:	47000200 	strmi	r0, [r0, -r0, lsl #4]
     d1c:	02000000 	andeq	r0, r0, #0
     d20:	0d0efb01 	vstreq	d15, [lr, #-4]
     d24:	01010100 	mrseq	r0, (UNDEF: 17)
     d28:	00000001 	andeq	r0, r0, r1
     d2c:	01000001 	tsteq	r0, r1
     d30:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     d34:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     d38:	64000000 	strvs	r0, [r0], #-0
     d3c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     d40:	72645f65 	rsbvc	r5, r4, #404	; 0x194
     d44:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     d48:	0000682e 	andeq	r6, r0, lr, lsr #16
     d4c:	70630000 	rsbvc	r0, r3, r0
     d50:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
     d54:	00000000 	andeq	r0, r0, r0
     d58:	636f7270 	cmnvs	pc, #112, 4
     d5c:	2e737365 	cdpcs	3, 7, cr7, cr3, cr5, {3}
     d60:	00000068 	andeq	r0, r0, r8, rrx
     d64:	05000000 	streq	r0, [r0, #-0]
     d68:	004b8002 	subeq	r8, fp, r2
     d6c:	01220340 	teqeq	r2, r0, asr #6
     d70:	2b312b15 	blcs	c4b9cc <STACK_SIZE+0x44b9cc>
     d74:	47312b31 			; <UNDEFINED> instruction: 0x47312b31
     d78:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     d7c:	02003002 	andeq	r3, r0, #2
     d80:	00640204 	rsbeq	r0, r4, r4, lsl #4
     d84:	30020402 	andcc	r0, r2, r2, lsl #8
     d88:	02040200 	andeq	r0, r4, #0, 4
     d8c:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     d90:	02003102 	andeq	r3, r0, #-2147483648	; 0x80000000
     d94:	522b0204 	eorpl	r0, fp, #4, 4	; 0x40000000
     d98:	032e0f03 	teqeq	lr, #3, 30
     d9c:	2f4b2e71 	svccs	0x004b2e71
     da0:	68312f67 	ldmdavs	r1!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp}
     da4:	2d4c2b31 	vstrcs	d18, [ip, #-196]	; 0xffffff3c
     da8:	302d304b 	eorcc	r3, sp, fp, asr #32
     dac:	302f3429 	eorcc	r3, pc, r9, lsr #8
     db0:	674c672f 	strbvs	r6, [ip, -pc, lsr #14]
     db4:	67674c67 	strbvs	r4, [r7, -r7, ror #24]!
     db8:	2f4a1303 	svccs	0x004a1303
     dbc:	040200d7 	streq	r0, [r2], #-215	; 0xffffff29
     dc0:	02003201 	andeq	r3, r0, #268435456	; 0x10000000
     dc4:	00680104 	rsbeq	r0, r8, r4, lsl #2
     dc8:	f3010402 	vshl.u8	d0, d2, d1
     dcc:	01040200 	mrseq	r0, R12_usr
     dd0:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     dd4:	02003001 	andeq	r3, r0, #1
     dd8:	00300104 	eorseq	r0, r0, r4, lsl #2
     ddc:	f3010402 	vshl.u8	d0, d2, d1
     de0:	01040200 	mrseq	r0, R12_usr
     de4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     de8:	02002f01 	andeq	r2, r0, #1, 30
     dec:	00300104 	eorseq	r0, r0, r4, lsl #2
     df0:	67010402 	strvs	r0, [r1, -r2, lsl #8]
     df4:	01040200 	mrseq	r0, R12_usr
     df8:	000c024b 	andeq	r0, ip, fp, asr #4
     dfc:	01be0101 			; <UNDEFINED> instruction: 0x01be0101
     e00:	00020000 	andeq	r0, r2, r0
     e04:	000000da 	ldrdeq	r0, [r0], -sl
     e08:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     e0c:	0101000d 	tsteq	r1, sp
     e10:	00000101 	andeq	r0, r0, r1, lsl #2
     e14:	00000100 	andeq	r0, r0, r0, lsl #2
     e18:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
     e1c:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     e20:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     e24:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     e28:	756f535c 	strbvc	r5, [pc, #-860]!	; ad4 <ABORT_STACK_SIZE+0x6d4>
     e2c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     e30:	2b472079 	blcs	11c901c <STACK_SIZE+0x9c901c>
     e34:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     e38:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; c70 <ABORT_STACK_SIZE+0x870>
     e3c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
     e40:	612f6363 	teqvs	pc, r3, ror #6
     e44:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     e48:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     e4c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     e50:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
     e54:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
     e58:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     e5c:	43006564 	movwmi	r6, #1380	; 0x564
     e60:	6f435c3a 	svcvs	0x00435c3a
     e64:	6f536564 	svcvs	0x00536564
     e68:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     e6c:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     e70:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     e74:	20797265 	rsbscs	r7, r9, r5, ror #4
     e78:	202b2b47 	eorcs	r2, fp, r7, asr #22
     e7c:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     e80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     e84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     e88:	61652d65 	cmnvs	r5, r5, ror #26
     e8c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     e90:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     e94:	00006564 	andeq	r6, r0, r4, ror #10
     e98:	65676170 	strbvs	r6, [r7, #-368]!	; 0xfffffe90
     e9c:	0000632e 	andeq	r6, r0, lr, lsr #6
     ea0:	61700000 	cmnvs	r0, r0
     ea4:	682e6567 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, sl, sp, lr}
     ea8:	00000000 	andeq	r0, r0, r0
     eac:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     eb0:	0000682e 	andeq	r6, r0, lr, lsr #16
     eb4:	65640000 	strbvs	r0, [r4, #-0]!
     eb8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     ebc:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     ec0:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     ec4:	00000068 	andeq	r0, r0, r8, rrx
     ec8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     ecc:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
     ed0:	00010068 	andeq	r0, r1, r8, rrx
     ed4:	72747300 	rsbsvc	r7, r4, #0, 6
     ed8:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
     edc:	00020068 	andeq	r0, r2, r8, rrx
     ee0:	05000000 	streq	r0, [r0, #-0]
     ee4:	004d4402 	subeq	r4, sp, r2, lsl #8
     ee8:	010c0340 	tsteq	ip, r0, asr #6
     eec:	03821203 	orreq	r1, r2, #805306368	; 0x30000000
     ef0:	12032e6e 	andne	r2, r3, #1760	; 0x6e0
     ef4:	2e6e0301 	cdpcs	3, 6, cr0, cr14, cr1, {0}
     ef8:	10032d31 	andne	r2, r3, r1, lsr sp
     efc:	2e70032e 	cdpcs	3, 7, cr0, cr0, cr14, {1}
     f00:	4c2e1003 	stcmi	0, cr1, [lr], #-12
     f04:	312f2a32 	teqcc	pc, r2, lsr sl	; <UNPREDICTABLE>
     f08:	2a322a2f 	bcs	c8b7cc <STACK_SIZE+0x48b7cc>
     f0c:	302c342f 	eorcc	r3, ip, pc, lsr #8
     f10:	2e0c0336 	mcrcs	3, 0, r0, cr12, cr6, {1}
     f14:	292e7803 	stmdbcs	lr!, {r0, r1, fp, ip, sp, lr}
     f18:	4b843633 	blmi	fe10e7ec <IRQ_STACK_BASE+0xba10e7ec>
     f1c:	04020033 	streq	r0, [r2], #-51	; 0xffffffcd
     f20:	00d60603 	sbcseq	r0, r6, r3, lsl #12
     f24:	06030402 	streq	r0, [r3], -r2, lsl #8
     f28:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     f2c:	02002f03 	andeq	r2, r0, #3, 30
     f30:	68a20304 	stmiavs	r2!, {r2, r8, r9}
     f34:	17300268 	ldrne	r0, [r0, -r8, ror #4]!
     f38:	032e1a03 	teqeq	lr, #12288	; 0x3000
     f3c:	0a032e66 	beq	cc8dc <IRQ_STACK_SIZE+0xc48dc>
     f40:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
     f44:	032e1a03 	teqeq	lr, #12288	; 0x3000
     f48:	0a032e72 	beq	cc918 <IRQ_STACK_SIZE+0xc4918>
     f4c:	7003322e 	andvc	r3, r3, lr, lsr #4
     f50:	2e100366 	cdpcs	3, 1, cr0, cr0, cr6, {3}
     f54:	3233322a 	eorscc	r3, r3, #-1610612734	; 0xa0000002
     f58:	2e0b032a 	cdpcs	3, 0, cr0, cr11, cr10, {1}
     f5c:	75033329 	strvc	r3, [r3, #-809]	; 0xfffffcd7
     f60:	0333342e 	teqeq	r3, #771751936	; 0x2e000000
     f64:	2f4b2e75 	svccs	0x004b2e75
     f68:	452e0a03 	strmi	r0, [lr, #-2563]!	; 0xfffff5fd
     f6c:	4a0e0333 	bmi	381c40 <IRQ_STACK_SIZE+0x379c40>
     f70:	292f3269 	stmdbcs	pc!, {r0, r3, r5, r6, r9, ip, sp}	; <UNPREDICTABLE>
     f74:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
     f78:	2e7a0336 	mrccs	3, 3, r0, cr10, cr6, {1}
     f7c:	2d4b6834 	stclcs	8, cr6, [fp, #-208]	; 0xffffff30
     f80:	302d4b30 	eorcc	r4, sp, r0, lsr fp
     f84:	2f302d4b 	svccs	0x00302d4b
     f88:	32302c4e 	eorscc	r2, r0, #19968	; 0x4e00
     f8c:	032e1503 	teqeq	lr, #12582912	; 0xc00000
     f90:	10032e70 	andne	r2, r3, r0, ror lr
     f94:	2e73032e 	cdpcs	3, 7, cr0, cr3, cr14, {1}
     f98:	2e10032b 	cdpcs	3, 1, cr0, cr0, cr11, {1}
     f9c:	2d832f31 	stccs	15, cr2, [r3, #196]	; 0xc4
     fa0:	f0034b30 			; <UNDEFINED> instruction: 0xf0034b30
     fa4:	76034a7e 			; <UNDEFINED> instruction: 0x76034a7e
     fa8:	2e12032e 	cdpcs	3, 1, cr0, cr2, cr14, {1}
     fac:	032e6e03 	teqeq	lr, #3, 28	; 0x30
     fb0:	2b312e12 	blcs	c4c800 <STACK_SIZE+0x44c800>
     fb4:	08332f30 	ldmdaeq	r3!, {r4, r5, r8, r9, sl, fp, sp}
     fb8:	023e085f 	eorseq	r0, lr, #6225920	; 0x5f0000
     fbc:	01010004 	tsteq	r1, r4
     fc0:	00000119 	andeq	r0, r0, r9, lsl r1
     fc4:	00cf0002 	sbceq	r0, pc, r2
     fc8:	01020000 	mrseq	r0, (UNDEF: 2)
     fcc:	000d0efb 	strdeq	r0, [sp], -fp
     fd0:	01010101 	tsteq	r1, r1, lsl #2
     fd4:	01000000 	mrseq	r0, (UNDEF: 0)
     fd8:	43010000 	movwmi	r0, #4096	; 0x1000
     fdc:	6f435c3a 	svcvs	0x00435c3a
     fe0:	6f536564 	svcvs	0x00536564
     fe4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     fe8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     fec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     ff0:	20797265 	rsbscs	r7, r9, r5, ror #4
     ff4:	202b2b47 	eorcs	r2, fp, r7, asr #22
     ff8:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     ffc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1000:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1004:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    1008:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    100c:	61652d65 	cmnvs	r5, r5, ror #26
    1010:	342f6962 	strtcc	r6, [pc], #-2402	; 1018 <ABORT_STACK_SIZE+0xc18>
    1014:	312e382e 	teqcc	lr, lr, lsr #16
    1018:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    101c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1020:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    1024:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    1028:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    102c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1030:	756f535c 	strbvc	r5, [pc, #-860]!	; cdc <ABORT_STACK_SIZE+0x8dc>
    1034:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1038:	2b472079 	blcs	11c9224 <STACK_SIZE+0x9c9224>
    103c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    1040:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
    1044:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1048:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    104c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1050:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1054:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1058:	63700000 	cmnvs	r0, #0
    105c:	6c615f62 	stclvs	15, cr5, [r1], #-392	; 0xfffffe78
    1060:	61636f6c 	cmnvs	r3, ip, ror #30
    1064:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
    1068:	00000063 	andeq	r0, r0, r3, rrx
    106c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    1070:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1074:	00010068 	andeq	r0, r1, r8, rrx
    1078:	62637000 	rsbvs	r7, r3, #0
    107c:	6c6c615f 	stfvse	f6, [ip], #-380	; 0xfffffe84
    1080:	7461636f 	strbtvc	r6, [r1], #-879	; 0xfffffc91
    1084:	682e726f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
    1088:	00000000 	andeq	r0, r0, r0
    108c:	6c647473 	cfstrdvs	mvd7, [r4], #-460	; 0xfffffe34
    1090:	682e6269 	stmdavs	lr!, {r0, r3, r5, r6, r9, sp, lr}
    1094:	00000200 	andeq	r0, r0, r0, lsl #4
    1098:	02050000 	andeq	r0, r5, #0
    109c:	40005058 	andmi	r5, r0, r8, asr r0
    10a0:	2c518318 	mrrccs	3, 1, r8, r1, cr8
    10a4:	30312f30 	eorscc	r2, r1, r0, lsr pc
    10a8:	03827303 	orreq	r7, r2, #201326592	; 0xc000000
    10ac:	75034a10 	strvc	r4, [r3, #-2576]	; 0xfffff5f0
    10b0:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    10b4:	032e7003 	teqeq	lr, #3
    10b8:	77032e10 	smladvc	r3, r0, lr, r2
    10bc:	03364b2e 	teqeq	r6, #47104	; 0xb800
    10c0:	312f4a09 	teqcc	pc, r9, lsl #20
    10c4:	034b2f2b 	movteq	r2, #48939	; 0xbf2b
    10c8:	2f2f4a75 	svccs	0x002f4a75
    10cc:	0b032f30 	bleq	ccd94 <IRQ_STACK_SIZE+0xc4d94>
    10d0:	4c67134a 	stclmi	3, cr1, [r7], #-296	; 0xfffffed8
    10d4:	a013a113 	andsge	sl, r3, r3, lsl r1
    10d8:	01000402 	tsteq	r0, r2, lsl #8
    10dc:	00013001 	andeq	r3, r1, r1
    10e0:	e9000200 	stmdb	r0, {r9}
    10e4:	02000000 	andeq	r0, r0, #0
    10e8:	0d0efb01 	vstreq	d15, [lr, #-4]
    10ec:	01010100 	mrseq	r0, (UNDEF: 17)
    10f0:	00000001 	andeq	r0, r0, r1
    10f4:	01000001 	tsteq	r0, r1
    10f8:	435c3a43 	cmpmi	ip, #274432	; 0x43000
    10fc:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
    1100:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1104:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
    1108:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    110c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1110:	2b2b4720 	blcs	ad2d98 <STACK_SIZE+0x2d2d98>
    1114:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
    1118:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    111c:	63672f62 	cmnvs	r7, #392	; 0x188
    1120:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    1124:	6f6e2d6d 	svcvs	0x006e2d6d
    1128:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    112c:	2f696261 	svccs	0x00696261
    1130:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
    1134:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
    1138:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    113c:	3a430065 	bcc	10c12d8 <STACK_SIZE+0x8c12d8>
    1140:	646f435c 	strbtvs	r4, [pc], #-860	; 1148 <ABORT_STACK_SIZE+0xd48>
    1144:	756f5365 	strbvc	r5, [pc, #-869]!	; de7 <ABORT_STACK_SIZE+0x9e7>
    1148:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    114c:	6f535c79 	svcvs	0x00535c79
    1150:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    1154:	47207972 			; <UNDEFINED> instruction: 0x47207972
    1158:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
    115c:	2f657469 	svccs	0x00657469
    1160:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    1164:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    1168:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    116c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    1170:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    1174:	70000065 	andvc	r0, r0, r5, rrx
    1178:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xfffff08e
    117c:	632e7373 	teqvs	lr, #-872415231	; 0xcc000001
    1180:	00000000 	andeq	r0, r0, r0
    1184:	636f7270 	cmnvs	pc, #112, 4
    1188:	2e737365 	cdpcs	3, 7, cr7, cr3, cr5, {3}
    118c:	00000068 	andeq	r0, r0, r8, rrx
    1190:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    1194:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1198:	00010068 	andeq	r0, r1, r8, rrx
    119c:	62637000 	rsbvs	r7, r3, #0
    11a0:	6c6c615f 	stfvse	f6, [ip], #-380	; 0xfffffe84
    11a4:	7461636f 	strbtvc	r6, [r1], #-879	; 0xfffffc91
    11a8:	682e726f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
    11b4:	682e636f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
    11b8:	00000200 	andeq	r0, r0, r0, lsl #4
    11bc:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    11c0:	645f6563 	ldrbvs	r6, [pc], #-1379	; 11c8 <ABORT_STACK_SIZE+0xdc8>
    11c4:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    11c8:	00682e72 	rsbeq	r2, r8, r2, ror lr
    11cc:	00000000 	andeq	r0, r0, r0
    11d0:	40020500 	andmi	r0, r2, r0, lsl #10
    11d4:	1a400051 	bne	1001320 <STACK_SIZE+0x801320>
    11d8:	2d2f2d2f 	stccs	13, cr2, [pc, #-188]!	; 1124 <ABORT_STACK_SIZE+0xd24>
    11dc:	4c86672f 	stcmi	7, cr6, [r6], {47}	; 0x2f
    11e0:	302c3048 	eorcc	r3, ip, r8, asr #32
    11e4:	30302e2c 	eorscc	r2, r0, ip, lsr #28
    11e8:	332f2f2d 	teqcc	pc, #45, 30	; 0xb4
    11ec:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xfffff5fd
    11f0:	2c2f2f29 	stccs	15, cr2, [pc], #-164	; 1154 <ABORT_STACK_SIZE+0xd54>
    11f4:	2f2d304f 	svccs	0x002d304f
    11f8:	2f2f2d2f 	svccs	0x002f2d2f
    11fc:	4b6c2c2f 	blmi	1b0c2c0 <STACK_SIZE+0x130c2c0>
    1200:	2f4b2f49 	svccs	0x004b2f49
    1204:	494b3249 	stmdbmi	fp, {r0, r3, r6, r9, ip, sp}^
    1208:	492f4b2f 	stmdbmi	pc!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    120c:	01000202 	tsteq	r0, r2, lsl #4
    1210:	00009d01 	andeq	r9, r0, r1, lsl #26
    1214:	67000200 	strvs	r0, [r0, -r0, lsl #4]
    1218:	02000000 	andeq	r0, r0, #0
    121c:	0d0efb01 	vstreq	d15, [lr, #-4]
    1220:	01010100 	mrseq	r0, (UNDEF: 17)
    1224:	00000001 	andeq	r0, r0, r1
    1228:	01000001 	tsteq	r0, r1
    122c:	435c3a43 	cmpmi	ip, #274432	; 0x43000
    1230:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
    1234:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1238:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
    123c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1240:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1244:	2b2b4720 	blcs	ad2ecc <STACK_SIZE+0x2d2ecc>
    1248:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
    124c:	72612f65 	rsbvc	r2, r1, #404	; 0x194
    1250:	6f6e2d6d 	svcvs	0x006e2d6d
    1254:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    1258:	2f696261 	svccs	0x00696261
    125c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    1260:	2f656475 	svccs	0x00656475
    1264:	00737973 	rsbseq	r7, r3, r3, ror r9
    1268:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
    126c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
    1270:	0000632e 	andeq	r6, r0, lr, lsr #6
    1274:	79740000 	ldmdbvc	r4!, {}^	; <UNPREDICTABLE>
    1278:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
    127c:	00010068 	andeq	r0, r1, r8, rrx
    1280:	05000000 	streq	r0, [r0, #-0]
    1284:	00525402 	subseq	r5, r2, r2, lsl #8
    1288:	010a0340 	tsteq	sl, r0, asr #6
    128c:	31322a16 	teqcc	r2, r6, lsl sl
    1290:	3145872b 	cmpcc	r5, fp, lsr #14
    1294:	3030312b 	eorscc	r3, r0, fp, lsr #2
    1298:	144d322c 	strbne	r3, [sp], #-556	; 0xfffffdd4
    129c:	1369144d 	cmnne	r9, #1291845632	; 0x4d000000
    12a0:	6914692f 	ldmdbvs	r4, {r0, r1, r2, r3, r5, r8, fp, sp, lr}
    12a4:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
    12a8:	069e0602 	ldreq	r0, [lr], r2, lsl #12
    12ac:	000402bb 			; <UNDEFINED> instruction: 0x000402bb
    12b0:	032e0101 	teqeq	lr, #1073741824	; 0x40000000
    12b4:	00020000 	andeq	r0, r2, r0
    12b8:	00000030 	andeq	r0, r0, r0, lsr r0
    12bc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    12c0:	0101000d 	tsteq	r1, sp
    12c4:	00000101 	andeq	r0, r0, r1, lsl #2
    12c8:	00000100 	andeq	r0, r0, r0, lsl #2
    12cc:	64730001 	ldrbtvs	r0, [r3], #-1
    12d0:	632e6368 	teqvs	lr, #104, 6	; 0xa0000001
    12d4:	00000000 	andeq	r0, r0, r0
    12d8:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    12dc:	645f6563 	ldrbvs	r6, [pc], #-1379	; 12e4 <ABORT_STACK_SIZE+0xee4>
    12e0:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    12e4:	00682e72 	rsbeq	r2, r8, r2, ror lr
    12e8:	00000000 	andeq	r0, r0, r0
    12ec:	08020500 	stmdaeq	r2, {r8, sl}
    12f0:	03400053 	movteq	r0, #83	; 0x53
    12f4:	1c030126 	stfnes	f0, [r3], {38}	; 0x26
    12f8:	2e640301 	cdpcs	3, 6, cr0, cr4, cr1, {0}
    12fc:	032e1c03 	teqeq	lr, #768	; 0x300
    1300:	034d6666 	movteq	r6, #54886	; 0xd666
    1304:	69032e17 	stmdbvs	r3, {r0, r1, r2, r4, r9, sl, fp, sp}
    1308:	2e17032e 	cdpcs	3, 1, cr0, cr7, cr14, {1}
    130c:	032e6a03 	teqeq	lr, #12288	; 0x3000
    1310:	6a032e16 	bvs	ccb70 <IRQ_STACK_SIZE+0xc4b70>
    1314:	2e17032e 	cdpcs	3, 1, cr0, cr7, cr14, {1}
    1318:	82640383 	rsbhi	r0, r4, #201326594	; 0xc000002
    131c:	83678383 	cmnhi	r7, #201326594	; 0xc000002
    1320:	314b2d2f 	cmpcc	fp, pc, lsr #26
    1324:	03011903 	movweq	r1, #6403	; 0x1903
    1328:	19036667 	stmdbne	r3, {r0, r1, r2, r5, r6, r9, sl, sp, lr}
    132c:	672d302e 	strvs	r3, [sp, -lr, lsr #32]!
    1330:	2e0c039f 	mcrcs	3, 0, r0, cr12, cr15, {4}
    1334:	302e5b03 	eorcc	r5, lr, r3, lsl #22
    1338:	032e1703 	teqeq	lr, #786432	; 0xc0000
    133c:	30674a66 	rsbcc	r4, r7, r6, ror #20
    1340:	bb2e2303 	bllt	b89f54 <STACK_SIZE+0x389f54>
    1344:	49a02f4b 	stmibmi	r0!, {r0, r1, r3, r6, r8, r9, sl, fp, sp}
    1348:	24032d2f 	strcs	r2, [r3], #-3375	; 0xfffff2d1
    134c:	2e5d032e 	cdpcs	3, 5, cr0, cr13, cr14, {1}
    1350:	032e1603 	teqeq	lr, #3145728	; 0x300000
    1354:	7503660d 	strvc	r6, [r3, #-1549]	; 0xfffff9f3
    1358:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
    135c:	032e5c03 	teqeq	lr, #768	; 0x300
    1360:	67674a16 			; <UNDEFINED> instruction: 0x67674a16
    1364:	6736672f 	ldrvs	r6, [r6, -pc, lsr #14]!
    1368:	30672f2f 	rsbcc	r2, r7, pc, lsr #30
    136c:	2e7fb303 	cdpcs	3, 7, cr11, cr15, cr3, {0}
    1370:	4a00d403 	bmi	36384 <IRQ_STACK_SIZE+0x2e384>
    1374:	2f2f2cd9 	svccs	0x002f2cd9
    1378:	2f2da02f 	svccs	0x002da02f
    137c:	7903362d 	stmdbvc	r3, {r0, r2, r3, r5, r9, sl, ip, sp}
    1380:	2ca26d2e 	stccs	13, cr6, [r2], #184	; 0xb8
    1384:	a02f2f2f 	eorge	r2, pc, pc, lsr #30
    1388:	032d2f2d 	teqeq	sp, #45, 30	; 0xb4
    138c:	77032e0a 	strvc	r2, [r3, -sl, lsl #28]
    1390:	9803682e 	stmdals	r3, {r1, r2, r3, r5, fp, sp, lr}
    1394:	ef032e7f 	svc	0x00032e7f
    1398:	339f4a00 	orrscc	r4, pc, #0, 20
    139c:	0903672d 	stmdbeq	r3, {r0, r2, r3, r5, r8, r9, sl, sp, lr}
    13a0:	2f2da02e 	svccs	0x002da02e
    13a4:	7fba032d 	svcvc	0x00ba032d
    13a8:	00c7032e 	sbceq	r0, r7, lr, lsr #6
    13ac:	7fb9032e 	svcvc	0x00b9032e
    13b0:	2d2f9f66 	stccs	15, cr9, [pc, #-408]!	; 1220 <ABORT_STACK_SIZE+0xe20>
    13b4:	cc032f4b 	stcgt	15, cr2, [r3], {75}	; 0x4b
    13b8:	b5039e00 	strlt	r9, [r3, #-3584]	; 0xfffff200
    13bc:	cb032e7f 	blgt	ccdc0 <IRQ_STACK_SIZE+0xc4dc0>
    13c0:	b5032e00 	strlt	r2, [r3, #-3584]	; 0xfffff200
    13c4:	cb032e7f 	blgt	ccdc8 <IRQ_STACK_SIZE+0xc4dc8>
    13c8:	2fa02e00 	svccs	0x00a02e00
    13cc:	2f2f2f2c 	svccs	0x002f2f2c
    13d0:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
    13d4:	66370330 			; <UNDEFINED> instruction: 0x66370330
    13d8:	667ebe03 	ldrbtvs	fp, [lr], -r3, lsl #28
    13dc:	83d7134d 	bicshi	r1, r7, #872415233	; 0x34000001
    13e0:	2d8413a2 	stccs	3, cr1, [r4, #648]	; 0x288
    13e4:	01040200 	mrseq	r0, R12_usr
    13e8:	13869f67 	orrne	r9, r6, #412	; 0x19c
    13ec:	020015be 	andeq	r1, r0, #796917760	; 0x2f800000
    13f0:	4a060104 	bmi	181808 <IRQ_STACK_SIZE+0x179808>
    13f4:	004bbb06 	subeq	fp, fp, r6, lsl #22
    13f8:	2f010402 	svccs	0x00010402
    13fc:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; 1184 <ABORT_STACK_SIZE+0xd84>
    1400:	0015862f 	andseq	r8, r5, pc, lsr #12
    1404:	06010402 	streq	r0, [r1], -r2, lsl #8
    1408:	49bd064a 	ldmibmi	sp!, {r1, r3, r6, r9, sl}
    140c:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1410:	2da02f01 	stccs	15, cr2, [r0, #4]!
    1414:	682f2d2f 	stmdavs	pc!, {r0, r1, r2, r3, r5, r8, sl, fp, sp}	; <UNPREDICTABLE>
    1418:	0015312f 	andseq	r3, r5, pc, lsr #2
    141c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1420:	9f9f064a 	svcls	0x009f064a
    1424:	02004b2d 	andeq	r4, r0, #46080	; 0xb400
    1428:	9f2f0104 	svcls	0x002f0104
    142c:	0178036a 	cmneq	r8, sl, ror #6
    1430:	4b2d9fd7 	blmi	b69394 <STACK_SIZE+0x369394>
    1434:	9e09032f 	cdpls	3, 0, cr0, cr9, cr15, {1}
    1438:	362e7803 	strtcc	r7, [lr], -r3, lsl #16
    143c:	002e7803 	eoreq	r7, lr, r3, lsl #16
    1440:	36010402 	strcc	r0, [r1], -r2, lsl #8
    1444:	4b2d2f9f 	blmi	b4d2c8 <STACK_SIZE+0x34d2c8>
    1448:	01040200 	mrseq	r0, R12_usr
    144c:	302ca12f 	eorcc	sl, ip, pc, lsr #2
    1450:	4d2f302c 	stcmi	0, cr3, [pc, #-176]!	; 13a8 <ABORT_STACK_SIZE+0xfa8>
    1454:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    1458:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    145c:	4b2c309f 	blmi	b0d6e0 <STACK_SIZE+0x30d6e0>
    1460:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1464:	2da02f01 	stccs	15, cr2, [r0, #4]!
    1468:	862f2d2f 	strthi	r2, [pc], -pc, lsr #26
    146c:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    1470:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1474:	4b2c30a0 	blmi	b0d6fc <STACK_SIZE+0x30d6fc>
    1478:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    147c:	2da02f01 	stccs	15, cr2, [r0, #4]!
    1480:	682f2d2f 	stmdavs	pc!, {r0, r1, r2, r3, r5, r8, sl, fp, sp}	; <UNPREDICTABLE>
    1484:	0015312f 	andseq	r3, r5, pc, lsr #2
    1488:	06010402 	streq	r0, [r1], -r2, lsl #8
    148c:	309f064a 	addscc	r0, pc, sl, asr #12
    1490:	3229332c 	eorcc	r3, r9, #44, 6	; 0xb0000000
    1494:	2e790351 	mrccs	3, 3, r0, cr9, cr1, {2}
    1498:	79032f34 	stmdbvc	r3, {r2, r4, r5, r8, r9, sl, fp, sp}
    149c:	02004b2e 	andeq	r4, r0, #47104	; 0xb800
    14a0:	09030104 	stmdbeq	r3, {r2, r8}
    14a4:	2f2da02e 	svccs	0x002da02e
    14a8:	03862f2d 	orreq	r2, r6, #45, 30	; 0xb4
    14ac:	d7017fb5 			; <UNDEFINED> instruction: 0xd7017fb5
    14b0:	2f4b2d9f 	svccs	0x004b2d9f
    14b4:	9e00cc03 	cdpls	12, 0, cr12, cr0, cr3, {0}
    14b8:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    14bc:	2e00cb03 	vmlacs.f64	d12, d0, d3
    14c0:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    14c4:	01040200 	mrseq	r0, R12_usr
    14c8:	2e00cb03 	vmlacs.f64	d12, d0, d3
    14cc:	2f2c2fa0 	svccs	0x002c2fa0
    14d0:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    14d4:	2ca12f01 	stccs	15, cr2, [r1], #4
    14d8:	86302c30 			; <UNDEFINED> instruction: 0x86302c30
    14dc:	2c692d13 	stclcs	13, cr2, [r9], #-76	; 0xffffffb4
    14e0:	672e0d03 	strvs	r0, [lr, -r3, lsl #26]!
    14e4:	2b2d302f 	blcs	b4d5a8 <STACK_SIZE+0x34d5a8>
    14e8:	6967674b 	stmdbvs	r7!, {r0, r1, r3, r6, r8, r9, sl, sp, lr}^
    14ec:	2e750348 	cdpcs	3, 7, cr0, cr5, cr8, {2}
    14f0:	4b2a4e2a 	blmi	a94da0 <STACK_SIZE+0x294da0>
    14f4:	2f676767 	svccs	0x00676767
    14f8:	0a036783 	beq	db30c <IRQ_STACK_SIZE+0xd330c>
    14fc:	4a760366 	bmi	1d8229c <STACK_SIZE+0x158229c>
    1500:	152e0d03 	strne	r0, [lr, #-3331]!	; 0xfffff2fd
    1504:	08110368 	ldmdaeq	r1, {r3, r5, r6, r8, r9}
    1508:	ba750374 	blt	1d422e0 <STACK_SIZE+0x15422e0>
    150c:	2a833467 	bcs	fe0ce6b0 <IRQ_STACK_BASE+0xba0ce6b0>
    1510:	2e0a0383 	cdpcs	3, 0, cr0, cr10, cr3, {4}
    1514:	017ef503 	cmneq	lr, r3, lsl #10
    1518:	4b2d9fd7 	blmi	b6947c <STACK_SIZE+0x36947c>
    151c:	00cc032f 	sbceq	r0, ip, pc, lsr #6
    1520:	7fb5039e 	svcvc	0x00b5039e
    1524:	00cb032e 	sbceq	r0, fp, lr, lsr #6
    1528:	7fb5032e 	svcvc	0x00b5032e
    152c:	00cb032e 	sbceq	r0, fp, lr, lsr #6
    1530:	2c2fa02e 	stccs	0, cr10, [pc], #-184	; 1480 <ABORT_STACK_SIZE+0x1080>
    1534:	a12f2f2f 	teqge	pc, pc, lsr #30
    1538:	302c302c 	eorcc	r3, ip, ip, lsr #32
    153c:	86663703 	strbthi	r3, [r6], -r3, lsl #14
    1540:	29332917 	ldmdbcs	r3!, {r0, r1, r2, r4, r8, fp, sp}
    1544:	02002d34 	andeq	r2, r0, #52, 26	; 0xd00
    1548:	9f4b0104 	svcls	0x004b0104
    154c:	2d2c302f 	stccs	0, cr3, [ip, #-188]!	; 0xffffff44
    1550:	342d332f 	strtcc	r3, [sp], #-815	; 0xfffffcd1
    1554:	002f2d2f 	eoreq	r2, pc, pc, lsr #26
    1558:	31010402 	tstcc	r1, r2, lsl #8
    155c:	2f2b30a0 	svccs	0x002b30a0
    1560:	03344b2d 	teqeq	r4, #46080	; 0xb400
    1564:	004c4a7a 	subeq	r4, ip, sl, ror sl
    1568:	30010402 	andcc	r0, r1, r2, lsl #8
    156c:	0402009f 	streq	r0, [r2], #-159	; 0xffffff61
    1570:	02002f01 	andeq	r2, r0, #1, 30
    1574:	00860204 	addeq	r0, r6, r4, lsl #4
    1578:	48020402 	stmdami	r2, {r1, sl}
    157c:	004a7a03 	subeq	r7, sl, r3, lsl #20
    1580:	03010402 	movweq	r0, #5122	; 0x1402
    1584:	4b9f820c 	blmi	fe7e1dbc <IRQ_STACK_BASE+0xba7e1dbc>
    1588:	3329174d 	teqcc	r9, #20185088	; 0x1340000
    158c:	002d3429 	eoreq	r3, sp, r9, lsr #8
    1590:	4b010402 	blmi	425a0 <IRQ_STACK_SIZE+0x3a5a0>
    1594:	2c302f9f 	ldccs	15, cr2, [r0], #-636	; 0xfffffd84
    1598:	2d332f2d 	ldccs	15, cr2, [r3, #-180]!	; 0xffffff4c
    159c:	2f2d2f33 	svccs	0x002d2f33
    15a0:	01040200 	mrseq	r0, R12_usr
    15a4:	2b30a031 	blcs	c29670 <STACK_SIZE+0x429670>
    15a8:	344b2d2f 	strbcc	r2, [fp], #-3375	; 0xfffff2d1
    15ac:	4c4a7a03 	mcrrmi	10, 0, r7, sl, cr3
    15b0:	01040200 	mrseq	r0, R12_usr
    15b4:	02009f30 	andeq	r9, r0, #48, 30	; 0xc0
    15b8:	002f0104 	eoreq	r0, pc, r4, lsl #2
    15bc:	86020402 	strhi	r0, [r2], -r2, lsl #8
    15c0:	02040200 	andeq	r0, r4, #0, 4
    15c4:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
    15c8:	02003002 	andeq	r3, r0, #2
    15cc:	032c0204 	teqeq	ip, #4, 4	; 0x40000000
    15d0:	02002e7a 	andeq	r2, r0, #1952	; 0x7a0
    15d4:	0c030104 	stfeqs	f0, [r3], {4}
    15d8:	2f2da082 	svccs	0x002da082
    15dc:	02672f2d 	rsbeq	r2, r7, #45, 30	; 0xb4
    15e0:	01010004 	tsteq	r1, r4
    15e4:	0000007a 	andeq	r0, r0, sl, ror r0
    15e8:	00310002 	eorseq	r0, r1, r2
    15ec:	01020000 	mrseq	r0, (UNDEF: 2)
    15f0:	000d0efb 	strdeq	r0, [sp], -fp
    15f4:	01010101 	tsteq	r1, r1, lsl #2
    15f8:	01000000 	mrseq	r0, (UNDEF: 0)
    15fc:	00010000 	andeq	r0, r1, r0
    1600:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
    1604:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1608:	64000000 	strvs	r0, [r0], #-0
    160c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1610:	72645f65 	rsbvc	r5, r4, #404	; 0x194
    1614:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    1618:	0000682e 	andeq	r6, r0, lr, lsr #16
    161c:	00000000 	andeq	r0, r0, r0
    1620:	5fc80205 	svcpl	0x00c80205
    1624:	13154000 	tstne	r5, #0
    1628:	2b312b31 	blcs	c4c2f4 <STACK_SIZE+0x44c2f4>
    162c:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
    1630:	83308467 	teqhi	r0, #1728053248	; 0x67000000
    1634:	01040200 	mrseq	r0, R12_usr
    1638:	864b9f84 	strbhi	r9, [fp], -r4, lsl #31
    163c:	03672d13 	cmneq	r7, #1216	; 0x4c0
    1640:	48302e13 	ldmdami	r0!, {r0, r1, r4, r9, sl, fp, sp}
    1644:	312e6f03 	teqcc	lr, r3, lsl #30
    1648:	032b312b 	teqeq	fp, #-1073741814	; 0xc000000a
    164c:	76032e0a 	strvc	r2, [r3], -sl, lsl #28
    1650:	30846766 	addcc	r6, r4, r6, ror #14
    1654:	2f848368 	svccs	0x00848368
    1658:	79036d67 	stmdbvc	r3, {r0, r1, r2, r5, r6, r8, sl, fp, sp, lr}
    165c:	0002024a 	andeq	r0, r2, sl, asr #4
    1660:	02840101 	addeq	r0, r4, #1073741824	; 0x40000000
    1664:	00020000 	andeq	r0, r2, r0
    1668:	00000102 	andeq	r0, r0, r2, lsl #2
    166c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1670:	0101000d 	tsteq	r1, sp
    1674:	00000101 	andeq	r0, r0, r1, lsl #2
    1678:	00000100 	andeq	r0, r0, r0, lsl #2
    167c:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
    1680:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    1684:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1688:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    168c:	756f535c 	strbvc	r5, [pc, #-860]!	; 1338 <ABORT_STACK_SIZE+0xf38>
    1690:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1694:	2b472079 	blcs	11c9880 <STACK_SIZE+0x9c9880>
    1698:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    169c:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 14d4 <ABORT_STACK_SIZE+0x10d4>
    16a0:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    16a4:	612f6363 	teqvs	pc, r3, ror #6
    16a8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    16ac:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    16b0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    16b4:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
    16b8:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
    16bc:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    16c0:	43006564 	movwmi	r6, #1380	; 0x564
    16c4:	6f435c3a 	svcvs	0x00435c3a
    16c8:	6f536564 	svcvs	0x00536564
    16cc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    16d0:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    16d4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    16d8:	20797265 	rsbscs	r7, r9, r5, ror #4
    16dc:	202b2b47 	eorcs	r2, fp, r7, asr #22
    16e0:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    16e4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    16e8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    16ec:	61652d65 	cmnvs	r5, r5, ror #26
    16f0:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    16f4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    16f8:	00006564 	andeq	r6, r0, r4, ror #10
    16fc:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
    1700:	0000632e 	andeq	r6, r0, lr, lsr #6
    1704:	74730000 	ldrbtvc	r0, [r3], #-0
    1708:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    170c:	0100682e 	tsteq	r0, lr, lsr #16
    1710:	74730000 	ldrbtvc	r0, [r3], #-0
    1714:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
    1718:	0100682e 	tsteq	r0, lr, lsr #16
    171c:	65640000 	strbvs	r0, [r4, #-0]!
    1720:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
    1724:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
    1728:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
    172c:	00000068 	andeq	r0, r0, r8, rrx
    1730:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    1734:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    1738:	00000200 	andeq	r0, r0, r0, lsl #4
    173c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1740:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    1744:	00000200 	andeq	r0, r0, r0, lsl #4
    1748:	6c647473 	cfstrdvs	mvd7, [r4], #-460	; 0xfffffe34
    174c:	682e6269 	stmdavs	lr!, {r0, r3, r5, r6, r9, sp, lr}
    1750:	00000200 	andeq	r0, r0, r0, lsl #4
    1754:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
    1758:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
    175c:	00003e6e 	andeq	r3, r0, lr, ror #28
    1760:	74630000 	strbtvc	r0, [r3], #-0
    1764:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1768:	00020068 	andeq	r0, r2, r8, rrx
    176c:	05000000 	streq	r0, [r0, #-0]
    1770:	00610802 	rsbeq	r0, r1, r2, lsl #16
    1774:	0a031540 	beq	c6c7c <IRQ_STACK_SIZE+0xbec7c>
    1778:	4a7a0301 	bmi	1e82384 <STACK_SIZE+0x1682384>
    177c:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
    1780:	2e0a032a 	cdpcs	3, 0, cr0, cr10, cr10, {1}
    1784:	7603302c 	strvc	r3, [r3], -ip, lsr #32
    1788:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
    178c:	034a7a03 	movteq	r7, #43523	; 0xaa03
    1790:	302a2e0b 	eorcc	r2, sl, fp, lsl #28
    1794:	7a032a2f 	bvc	cc058 <IRQ_STACK_SIZE+0xc4058>
    1798:	84834b2e 	strhi	r4, [r3], #2862	; 0xb2e
    179c:	2fd88384 	svccs	0x00d88384
    17a0:	a12f2f2f 	teqge	pc, pc, lsr #30
    17a4:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
    17a8:	46d74f01 	ldrbmi	r4, [r7], r1, lsl #30
    17ac:	01040200 	mrseq	r0, R12_usr
    17b0:	9f064a06 	svcls	0x00064a06
    17b4:	2f2d136d 	svccs	0x002d136d
    17b8:	2f4a7703 	svccs	0x004a7703
    17bc:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    17c0:	9f4f2c02 	svcls	0x004f2c02
    17c4:	76036733 			; <UNDEFINED> instruction: 0x76036733
    17c8:	0c039f4a 	stceq	15, cr9, [r3], {74}	; 0x4a
    17cc:	172aa24a 	strne	sl, [sl, -sl, asr #4]!
    17d0:	77032f65 	strvc	r2, [r3, -r5, ror #30]
    17d4:	6677032e 	ldrbtvs	r0, [r7], -lr, lsr #6
    17d8:	9f4f2b67 	svcls	0x004f2b67
    17dc:	660c0333 			; <UNDEFINED> instruction: 0x660c0333
    17e0:	9f4a6b03 	svcls	0x004a6b03
    17e4:	134a1703 	movtne	r1, #42755	; 0xa703
    17e8:	01040200 	mrseq	r0, R12_usr
    17ec:	9f064a06 	svcls	0x00064a06
    17f0:	83134d2f 	tsthi	r3, #3008	; 0xbc0
    17f4:	2c30314b 	ldfcss	f3, [r0], #-300	; 0xfffffed4
    17f8:	4b2e492f 	blmi	b93cbc <STACK_SIZE+0x393cbc>
    17fc:	4b2f4631 	blmi	bd30c8 <STACK_SIZE+0x3d30c8>
    1800:	a02f2f2f 	eorge	r2, pc, pc, lsr #30
    1804:	4c2cd82c 	stcmi	8, cr13, [ip], #-176	; 0xffffff50
    1808:	03483036 	movteq	r3, #32822	; 0x8036
    180c:	67832e7a 			; <UNDEFINED> instruction: 0x67832e7a
    1810:	4a7a036c 	bmi	1e825c8 <STACK_SIZE+0x16825c8>
    1814:	032e0903 	teqeq	lr, #49152	; 0xc000
    1818:	1f034a61 	svcne	0x00034a61
    181c:	03312e2e 	teqeq	r1, #736	; 0x2e0
    1820:	68032e5e 	stmdavs	r3, {r1, r2, r3, r4, r6, r9, sl, fp, sp}
    1824:	2e18032e 	cdpcs	3, 1, cr0, cr8, cr14, {1}
    1828:	4a21039f 	bmi	8426ac <STACK_SIZE+0x426ac>
    182c:	4a41034c 	bmi	1042564 <STACK_SIZE+0x842564>
    1830:	2e00c903 	cdpcs	9, 0, cr12, cr0, cr3, {0}
    1834:	4a7fb703 	bmi	1fef448 <STACK_SIZE+0x17ef448>
    1838:	9f469f33 	svcls	0x00469f33
    183c:	4c4a3e03 	mcrrmi	14, 0, r3, sl, cr3
    1840:	0a032d2f 	beq	ccd04 <IRQ_STACK_SIZE+0xc4d04>
    1844:	7fb50366 	svcvc	0x00b50366
    1848:	4c2ca14a 	stfmid	f2, [ip], #-296	; 0xfffffed8
    184c:	00cc039f 	smulleq	r0, ip, pc, r3	; <UNPREDICTABLE>
    1850:	82770366 	rsbshi	r0, r7, #-1744830463	; 0x98000001
    1854:	032e5203 	teqeq	lr, #805306368	; 0x30000000
    1858:	77032e37 	smladxvc	r3, r7, lr, r2
    185c:	2e520301 	cdpcs	3, 5, cr0, cr2, cr1, {0}
    1860:	032e6803 	teqeq	lr, #196608	; 0x30000
    1864:	039f2e18 	orrseq	r2, pc, #24, 28	; 0x180
    1868:	034c4a21 	movteq	r4, #51745	; 0xca21
    186c:	c9034a41 	stmdbgt	r3, {r0, r6, r9, fp, lr}
    1870:	b7032e00 	strlt	r2, [r3, -r0, lsl #28]
    1874:	9f334a7f 	svcls	0x00334a7f
    1878:	3e039f46 	cdpcc	15, 0, cr9, cr3, cr6, {2}
    187c:	2d2f4c4a 	stccs	12, cr4, [pc, #-296]!	; 175c <ABORT_STACK_SIZE+0x135c>
    1880:	03660a03 	cmneq	r6, #12288	; 0x3000
    1884:	a14a7fb5 	strhge	r7, [sl, #-245]	; 0xffffff0b
    1888:	039f4c2c 	orrseq	r4, pc, #44, 24	; 0x2c00
    188c:	4d4a00d7 	stclmi	0, cr0, [sl, #-860]	; 0xfffffca4
    1890:	76032f2d 	strvc	r2, [r3], -sp, lsr #30
    1894:	2e0d032e 	cdpcs	3, 0, cr0, cr13, cr14, {1}
    1898:	034a7203 	movteq	r7, #41475	; 0xa203
    189c:	2c682e14 	stclcs	14, cr2, [r8], #-80	; 0xffffffb0
    18a0:	2d863130 	stfcss	f3, [r6, #192]	; 0xc0
    18a4:	032e0b03 	teqeq	lr, #3072	; 0xc00
    18a8:	0b032e75 	bleq	cd284 <IRQ_STACK_SIZE+0xc5284>
    18ac:	4a69032e 	bmi	1a4256c <STACK_SIZE+0x124256c>
    18b0:	6e821903 	cdpvs	9, 8, cr1, cr2, cr3, {0}
    18b4:	362e7803 	strtcc	r7, [lr], -r3, lsl #16
    18b8:	302e7803 	eorcc	r7, lr, r3, lsl #16
    18bc:	292c302f 	stmdbcs	ip!, {r0, r1, r2, r3, r5, ip, sp}
    18c0:	69660c03 	stmdbvs	r6!, {r0, r1, sl, fp}^
    18c4:	4c4a6a03 	mcrrmi	10, 0, r6, sl, cr3
    18c8:	4a13034b 	bmi	4c25fc <IRQ_STACK_SIZE+0x4ba5fc>
    18cc:	01040200 	mrseq	r0, R12_usr
    18d0:	004a5803 	subeq	r5, sl, r3, lsl #16
    18d4:	69010402 	stmdbvs	r1, {r1, sl}
    18d8:	01040200 	mrseq	r0, R12_usr
    18dc:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    18e0:	09032c01 	stmdbeq	r3, {r0, sl, fp, sp}
    18e4:	0004024a 	andeq	r0, r4, sl, asr #4
    18e8:	009c0101 	addseq	r0, ip, r1, lsl #2
    18ec:	00020000 	andeq	r0, r2, r0
    18f0:	00000025 	andeq	r0, r0, r5, lsr #32
    18f4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    18f8:	0101000d 	tsteq	r1, sp
    18fc:	00000101 	andeq	r0, r0, r1, lsl #2
    1900:	00000100 	andeq	r0, r0, r0, lsl #2
    1904:	73610001 	cmnvc	r1, #1
    1908:	75665f6d 	strbvc	r5, [r6, #-3949]!	; 0xfffff093
    190c:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    1910:	732e6e6f 	teqvc	lr, #1776	; 0x6f0
    1914:	00000000 	andeq	r0, r0, r0
    1918:	02050000 	andeq	r0, r5, #0
    191c:	40006738 	andmi	r6, r0, r8, lsr r7
    1920:	2f010d03 	svccs	0x00010d03
    1924:	2f2f2f2f 	svccs	0x002f2f2f
    1928:	2f2f332f 	svccs	0x002f332f
    192c:	2f332f2f 	svccs	0x00332f2f
    1930:	0a032f33 	beq	cd604 <IRQ_STACK_SIZE+0xc5604>
    1934:	0a032f2e 	beq	cd5f4 <IRQ_STACK_SIZE+0xc55f4>
    1938:	0a032f2e 	beq	cd5f8 <IRQ_STACK_SIZE+0xc55f8>
    193c:	0a032f2e 	beq	cd5fc <IRQ_STACK_SIZE+0xc55fc>
    1940:	0a032f2e 	beq	cd600 <IRQ_STACK_SIZE+0xc5600>
    1944:	0a032f2e 	beq	cd604 <IRQ_STACK_SIZE+0xc5604>
    1948:	0a032f2e 	beq	cd608 <IRQ_STACK_SIZE+0xc5608>
    194c:	2f362f2e 	svccs	0x00362f2e
    1950:	312e0c03 	teqcc	lr, r3, lsl #24
    1954:	2f312f2f 	svccs	0x00312f2f
    1958:	3131302f 	teqcc	r1, pc, lsr #32
    195c:	312f312f 	teqcc	pc, pc, lsr #2
    1960:	2f2e0b03 	svccs	0x002e0b03
    1964:	2f2f312f 	svccs	0x002f312f
    1968:	2f2f3131 	svccs	0x002f3131
    196c:	2f2f3131 	svccs	0x002f3131
    1970:	2f2f2f36 	svccs	0x002f2f36
    1974:	2f2f2f36 	svccs	0x002f2f36
    1978:	2f322f2f 	svccs	0x00322f2f
    197c:	2e7ebe03 	cdpcs	14, 7, cr11, cr14, cr3, {0}
    1980:	00e60334 	rsceq	r0, r6, r4, lsr r3
    1984:	0002022e 	andeq	r0, r2, lr, lsr #4
    1988:	01860101 	orreq	r0, r6, r1, lsl #2
    198c:	00020000 	andeq	r0, r2, r0
    1990:	0000001e 	andeq	r0, r0, lr, lsl r0
    1994:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1998:	0101000d 	tsteq	r1, sp
    199c:	00000101 	andeq	r0, r0, r1, lsl #2
    19a0:	00000100 	andeq	r0, r0, r0, lsl #2
    19a4:	70630001 	rsbvc	r0, r3, r1
    19a8:	2e613531 	mcrcs	5, 3, r3, cr1, cr1, {1}
    19ac:	00000073 	andeq	r0, r0, r3, ror r0
    19b0:	05000000 	streq	r0, [r0, #-0]
    19b4:	00686402 	rsbeq	r6, r8, r2, lsl #8
    19b8:	2f2f1a40 	svccs	0x002f1a40
    19bc:	2f2f322f 	svccs	0x002f322f
    19c0:	2f2f322f 	svccs	0x002f322f
    19c4:	2f2f322f 	svccs	0x002f322f
    19c8:	2f2f322f 	svccs	0x002f322f
    19cc:	2f2f322f 	svccs	0x002f322f
    19d0:	2f2f322f 	svccs	0x002f322f
    19d4:	2f2f322f 	svccs	0x002f322f
    19d8:	2f2f2f2f 	svccs	0x002f2f2f
    19dc:	2f2f2f32 	svccs	0x002f2f32
    19e0:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    19e4:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    19e8:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    19ec:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    19f0:	342f322f 	strtcc	r3, [pc], #-559	; 19f8 <ABORT_STACK_SIZE+0x15f8>
    19f4:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    19f8:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    19fc:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1a00:	352f2f2f 	strcc	r2, [pc, #-3887]!	; ad9 <ABORT_STACK_SIZE+0x6d9>
    1a04:	2f2f2f2f 	svccs	0x002f2f2f
    1a08:	2f322f33 	svccs	0x00322f33
    1a0c:	2f322f2f 	svccs	0x00322f2f
    1a10:	2f322f2f 	svccs	0x00322f2f
    1a14:	2f322f2f 	svccs	0x00322f2f
    1a18:	2f322f2f 	svccs	0x00322f2f
    1a1c:	2f322f2f 	svccs	0x00322f2f
    1a20:	2f322f2f 	svccs	0x00322f2f
    1a24:	2f322f2f 	svccs	0x00322f2f
    1a28:	2f322f2f 	svccs	0x00322f2f
    1a2c:	2f322f2f 	svccs	0x00322f2f
    1a30:	2f322f2f 	svccs	0x00322f2f
    1a34:	2f322f2f 	svccs	0x00322f2f
    1a38:	2f322f2f 	svccs	0x00322f2f
    1a3c:	2f322f2f 	svccs	0x00322f2f
    1a40:	2f322f2f 	svccs	0x00322f2f
    1a44:	2f332f2f 	svccs	0x00332f2f
    1a48:	2f2f332f 	svccs	0x002f332f
    1a4c:	2f332f33 	svccs	0x00332f33
    1a50:	322f2f32 	eorcc	r2, pc, #50, 30	; 0xc8
    1a54:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1a58:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1a5c:	2f332f2f 	svccs	0x00332f2f
    1a60:	2f2f322f 	svccs	0x002f322f
    1a64:	2f2f332f 	svccs	0x002f332f
    1a68:	322f2f33 	eorcc	r2, pc, #51, 30	; 0xcc
    1a6c:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1a70:	2f332f2f 	svccs	0x00332f2f
    1a74:	2f2f322f 	svccs	0x002f322f
    1a78:	2f332f33 	svccs	0x00332f33
    1a7c:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    1a80:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    1a84:	2f332f2f 	svccs	0x00332f2f
    1a88:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    1a8c:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1a90:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1a94:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1a98:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1a9c:	2f2f342f 	svccs	0x002f342f
    1aa0:	2f2e1503 	svccs	0x002e1503
    1aa4:	2f2f2f2f 	svccs	0x002f2f2f
    1aa8:	2f2f2f2f 	svccs	0x002f2f2f
    1aac:	2f2f2f2f 	svccs	0x002f2f2f
    1ab0:	2f2f302f 	svccs	0x002f302f
    1ab4:	34302f2f 	ldrtcc	r2, [r0], #-3887	; 0xfffff0d1
    1ab8:	2f2f2f2f 	svccs	0x002f2f2f
    1abc:	2f2f2f2f 	svccs	0x002f2f2f
    1ac0:	2f2f2f2f 	svccs	0x002f2f2f
    1ac4:	2f2f2f30 	svccs	0x002f2f30
    1ac8:	2f34302f 	svccs	0x0034302f
    1acc:	2f2f3430 	svccs	0x002f3430
    1ad0:	2f34302f 	svccs	0x0034302f
    1ad4:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    1ad8:	33302f34 	teqcc	r0, #52, 30	; 0xd0
    1adc:	2f2f2f2f 	svccs	0x002f2f2f
    1ae0:	2f2f2f30 	svccs	0x002f2f30
    1ae4:	2f302f2f 	svccs	0x00302f2f
    1ae8:	2f2f2f2f 	svccs	0x002f2f2f
    1aec:	2f2f2f2f 	svccs	0x002f2f2f
    1af0:	2f2f302f 	svccs	0x002f302f
    1af4:	2f2f2f2f 	svccs	0x002f2f2f
    1af8:	2f2f2f2f 	svccs	0x002f2f2f
    1afc:	2e6e0330 	mcrcs	3, 3, r0, cr14, cr0, {1}
    1b00:	2e150331 	mrccs	3, 0, r0, cr5, cr1, {1}
    1b04:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1b08:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1b0c:	022f2f2f 	eoreq	r2, pc, #47, 30	; 0xbc
    1b10:	01010002 	tsteq	r1, r2
    1b14:	000000ca 	andeq	r0, r0, sl, asr #1
    1b18:	001d0002 	andseq	r0, sp, r2
    1b1c:	01020000 	mrseq	r0, (UNDEF: 2)
    1b20:	000d0efb 	strdeq	r0, [sp], -fp
    1b24:	01010101 	tsteq	r1, r1, lsl #2
    1b28:	01000000 	mrseq	r0, (UNDEF: 0)
    1b2c:	00010000 	andeq	r0, r1, r0
    1b30:	30747263 	rsbscc	r7, r4, r3, ror #4
    1b34:	0000732e 	andeq	r7, r0, lr, lsr #6
    1b38:	00000000 	andeq	r0, r0, r0
    1b3c:	00000205 	andeq	r0, r0, r5, lsl #4
    1b40:	0d034000 	stceq	0, cr4, [r3, #-0]
    1b44:	2f2f2f01 	svccs	0x002f2f01
    1b48:	2f2f2f2f 	svccs	0x002f2f2f
    1b4c:	2f2e0903 	svccs	0x002e0903
    1b50:	2f2f2f2f 	svccs	0x002f2f2f
    1b54:	2f2f2f2f 	svccs	0x002f2f2f
    1b58:	2f2e0c03 	svccs	0x002e0c03
    1b5c:	2f2f2f2f 	svccs	0x002f2f2f
    1b60:	2f30332f 	svccs	0x0030332f
    1b64:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1b68:	2f2f2f2f 	svccs	0x002f2f2f
    1b6c:	2f2f3130 	svccs	0x002f3130
    1b70:	2f30312f 	svccs	0x0030312f
    1b74:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1b78:	2f2f2f2f 	svccs	0x002f2f2f
    1b7c:	2f2f312f 	svccs	0x002f312f
    1b80:	2f2f362f 	svccs	0x002f362f
    1b84:	2f2f2f2f 	svccs	0x002f2f2f
    1b88:	2f2f2f2f 	svccs	0x002f2f2f
    1b8c:	2f2e0c03 	svccs	0x002e0c03
    1b90:	2f2f362f 	svccs	0x002f362f
    1b94:	312f312f 	teqcc	pc, pc, lsr #2
    1b98:	032f322f 	teqeq	pc, #-268435454	; 0xf0000002
    1b9c:	2f2f2e10 	svccs	0x002f2e10
    1ba0:	2f322f2f 	svccs	0x00322f2f
    1ba4:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    1ba8:	2f2f2e0b 	svccs	0x002f2e0b
    1bac:	322f2f30 	eorcc	r2, pc, #48, 30	; 0xc0
    1bb0:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1bb4:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1bb8:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    1bbc:	7eb50332 	mrcvc	3, 5, r0, cr5, cr2, {1}
    1bc0:	0330302e 	teqeq	r0, #46	; 0x2e
    1bc4:	31032e1d 	tstcc	r3, sp, lsl lr
    1bc8:	2e14032e 	cdpcs	3, 1, cr0, cr4, cr14, {1}
    1bcc:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1bd0:	03362e20 	teqeq	r6, #32, 28	; 0x200
    1bd4:	032f2e0f 	teqeq	pc, #15, 28	; 0xf0
    1bd8:	31312e0d 	teqcc	r1, sp, lsl #28
    1bdc:	00020231 	andeq	r0, r2, r1, lsr r2
    1be0:	Address 0x00001be0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	5f746547 	svcpl	0x00746547
       4:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
       8:	5f747865 	svcpl	0x00747865
       c:	5f646e41 	svcpl	0x00646e41
      10:	74697753 	strbtvc	r7, [r9], #-1875	; 0xfffff8ad
      14:	73006863 	movwvc	r6, #2147	; 0x863
      18:	64725f64 	ldrbtvs	r5, [r2], #-3940	; 0xfffff09c
      1c:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
      20:	5f726566 	svcpl	0x00726566
      24:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
      28:	5f647300 	svcpl	0x00647300
      2c:	625f7277 	subsvs	r7, pc, #1879048199	; 0x70000007
      30:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
      34:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
      38:	50006761 	andpl	r6, r0, r1, ror #14
      3c:	5f656761 	svcpl	0x00656761
      40:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
      44:	61485f74 	hvcvs	34292	; 0x85f4
      48:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
      4c:	41445f72 	hvcmi	17906	; 0x45f2
      50:	73005442 	movwvc	r5, #1090	; 0x442
      54:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
      58:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
      5c:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
      60:	78656e5f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
      64:	63705f74 	cmnvs	r0, #116, 30	; 0x1d0
      68:	64615f62 	strbtvs	r5, [r1], #-3938	; 0xfffff09e
      6c:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
      70:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
      74:	44006570 	strmi	r6, [r0], #-1392	; 0xfffffa90
      78:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
      7c:	61485f74 	hvcvs	34292	; 0x85f4
      80:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
      84:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
      88:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
      8c:	6761705f 			; <UNDEFINED> instruction: 0x6761705f
      90:	00676e69 	rsbeq	r6, r7, r9, ror #28
      94:	5f424350 	svcpl	0x00424350
      98:	00524441 	subseq	r4, r2, r1, asr #8
      9c:	5f44454c 	svcpl	0x0044454c
      a0:	70736944 	rsbsvc	r6, r3, r4, asr #18
      a4:	0079616c 	rsbseq	r6, r9, ip, ror #2
      a8:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
      ac:	69540065 	ldmdbvs	r4, {r0, r2, r5, r6}^
      b0:	3072656d 	rsbscc	r6, r2, sp, ror #10
      b4:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      b8:	42415000 	submi	r5, r1, #0
      bc:	61465f54 	cmpvs	r6, r4, asr pc
      c0:	5f74756c 	svcpl	0x0074756c
      c4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
      c8:	00737365 	rsbseq	r7, r3, r5, ror #6
      cc:	65536f43 	ldrbvs	r6, [r3, #-3907]	; 0xfffff0bd
      d0:	42545474 	subsmi	r5, r4, #116, 8	; 0x74000000
      d4:	00657361 	rsbeq	r7, r5, r1, ror #6
      d8:	6c6c6163 	stfvse	f6, [ip], #-396	; 0xfffffe74
      dc:	6273695f 	rsbsvs	r6, r3, #1556480	; 0x17c000
      e0:	42414400 	submi	r4, r1, #0, 8
      e4:	61465f54 	cmpvs	r6, r4, asr pc
      e8:	5f74756c 	svcpl	0x0074756c
      ec:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
      f0:	00737365 	rsbseq	r7, r3, r5, ror #6
      f4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
      f8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
      fc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
     100:	64730074 	ldrbtvs	r0, [r3], #-116	; 0xffffff8c
     104:	5f72745f 	svcpl	0x0072745f
     108:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
     10c:	72615500 	rsbvc	r5, r1, #0, 10
     110:	495f3174 	ldmdbmi	pc, {r2, r4, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     114:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
     118:	565f5253 			; <UNDEFINED> instruction: 0x565f5253
     11c:	6f746365 	svcvs	0x00746365
     120:	6e490072 	mcrvs	0, 2, r0, cr9, cr2, {3}
     124:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
     128:	53495f64 	movtpl	r5, #40804	; 0x9f64
     12c:	654b0052 	strbvs	r0, [fp, #-82]	; 0xffffffae
     130:	495f3379 	ldmdbmi	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     134:	75005253 	strvc	r5, [r0, #-595]	; 0xfffffdad
     138:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     13c:	2064656e 	rsbcs	r6, r4, lr, ror #10
     140:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
     144:	74655300 	strbtvc	r5, [r5], #-768	; 0xfffffd00
     148:	4953415f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, lr}^
     14c:	61500044 	cmpvs	r0, r4, asr #32
     150:	465f6567 	ldrbmi	r6, [pc], -r7, ror #10
     154:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
     158:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     15c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     160:	4241505f 	submi	r5, r1, #95	; 0x5f
     164:	6f6c0054 	svcvs	0x006c0054
     168:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
     16c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     170:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     174:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
     178:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
     17c:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     180:	5f307265 	svcpl	0x00307265
     184:	5f525349 	svcpl	0x00525349
     188:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
     18c:	5f747865 	svcpl	0x00747865
     190:	74697773 	strbtvc	r7, [r9], #-1907	; 0xfffff88d
     194:	53006863 	movwpl	r6, #2147	; 0x863
     198:	485f4356 	ldmdami	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     19c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     1a0:	53007265 	movwpl	r7, #613	; 0x265
     1a4:	485f4356 	ldmdami	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     1a8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     1ac:	565f7265 	ldrbpl	r7, [pc], -r5, ror #4
     1b0:	6f746365 	svcvs	0x00746365
     1b4:	72500072 	subsvc	r0, r0, #114	; 0x72
     1b8:	5f746e69 	svcpl	0x00746e69
     1bc:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
     1c0:	4947006f 	stmdbmi	r7, {r0, r1, r2, r3, r5, r6}^
     1c4:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     1c8:	5f726165 	svcpl	0x00726165
     1cc:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
     1d0:	5f676e69 	svcpl	0x00676e69
     1d4:	61656c43 	cmnvs	r5, r3, asr #24
     1d8:	64730072 	ldrbtvs	r0, [r3], #-114	; 0xffffff8e
     1dc:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 68 <FIQ_BIT+0x28>
     1e0:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
     1e4:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 70 <FIQ_BIT+0x30>
     1e8:	74656c70 	strbtvc	r6, [r5], #-3184	; 0xfffff390
     1ec:	6c665f65 	stclvs	15, cr5, [r6], #-404	; 0xfffffe6c
     1f0:	55006761 	strpl	r6, [r0, #-1889]	; 0xfffff89f
     1f4:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
     1f8:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     1fc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     200:	6f687300 	svcvs	0x00687300
     204:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
     208:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     20c:	2064656e 	rsbcs	r6, r4, lr, ror #10
     210:	00746e69 	rsbseq	r6, r4, r9, ror #28
     214:	5f434947 	svcpl	0x00434947
     218:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
     21c:	4f455f65 	svcmi	0x00455f65
     220:	3a430049 	bcc	10c034c <STACK_SIZE+0x8c034c>
     224:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
     228:	525c7372 	subspl	r7, ip, #-939524095	; 0xc8000001
     22c:	41544e45 	cmpmi	r4, r5, asr #28
     230:	4255484c 	subsmi	r4, r5, #76, 16	; 0x4c0000
     234:	7365445c 	cmnvc	r5, #92, 8	; 0x5c000000
     238:	706f746b 	rsbvc	r7, pc, fp, ror #8
     23c:	6f6f625c 	svcvs	0x006f625c
     240:	6d616374 	stclvs	3, cr6, [r1, #-464]!	; 0xfffffe30
     244:	736f2070 	cmnvc	pc, #112	; 0x70
     248:	5f474c5c 	svcpl	0x00474c5c
     24c:	425f5753 	subsmi	r5, pc, #21757952	; 0x14c0000
     250:	63746f6f 	cmnvs	r4, #444	; 0x1bc
     254:	5f706d61 	svcpl	0x00706d61
     258:	305c534f 	subscc	r5, ip, pc, asr #6
     25c:	4f2e3230 	svcmi	0x002e3230
     260:	65545f53 	ldrbvs	r5, [r4, #-3923]	; 0xfffff0ad
     264:	616c706d 	cmnvs	ip, sp, rrx
     268:	43006574 	movwmi	r6, #1396	; 0x574
     26c:	766e496f 	strbtvc	r4, [lr], -pc, ror #18
     270:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     274:	4d657461 	cfstrdmi	mvd7, [r5, #-388]!	; 0xfffffe7c
     278:	546e6961 	strbtpl	r6, [lr], #-2401	; 0xfffff69f
     27c:	5300626c 	movwpl	r6, #620	; 0x26c
     280:	5f434844 	svcpl	0x00434844
     284:	00525349 	subseq	r5, r2, r9, asr #6
     288:	676e6f4c 	strbvs	r6, [lr, -ip, asr #30]!
     28c:	6e6f4c5f 	mcrvs	12, 3, r4, cr15, cr15, {2}
     290:	64415f67 	strbvs	r5, [r1], #-3943	; 0xfffff099
     294:	64730064 	ldrbtvs	r0, [r3], #-100	; 0xffffff9c
     298:	736e695f 	cmnvc	lr, #1556480	; 0x17c000
     29c:	5f747265 	svcpl	0x00747265
     2a0:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
     2a4:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     2a8:	53495f34 	movtpl	r5, #40756	; 0x9f34
     2ac:	4e470052 	mcrmi	0, 2, r0, cr7, cr2, {2}
     2b0:	20432055 	subcs	r2, r3, r5, asr r0
     2b4:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
     2b8:	6d2d2031 	stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c
     2bc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
     2c0:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
     2c4:	612d7865 	teqvs	sp, r5, ror #16
     2c8:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	; 0xffffff1c
     2cc:	616f6c66 	cmnvs	pc, r6, ror #24
     2d0:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
     2d4:	6f733d69 	svcvs	0x00733d69
     2d8:	70667466 	rsbvc	r7, r6, r6, ror #8
     2dc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
     2e0:	6e3d7570 	mrcvs	5, 1, r7, cr13, cr0, {3}
     2e4:	2d6e6f65 	stclcs	15, cr6, [lr, #-404]!	; 0xfffffe6c
     2e8:	76706676 			; <UNDEFINED> instruction: 0x76706676
     2ec:	6d2d2034 	stcvs	0, cr2, [sp, #-208]!	; 0xffffff30
     2f0:	73637061 	cmnvc	r3, #97	; 0x61
     2f4:	20672d20 	rsbcs	r2, r7, r0, lsr #26
     2f8:	20334f2d 	eorscs	r4, r3, sp, lsr #30
     2fc:	6f6e662d 	svcvs	0x006e662d
     300:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
     304:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
     308:	75662d20 	strbvc	r2, [r6, #-3360]!	; 0xfffff2e0
     30c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     310:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
     314:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
     318:	74662d20 	strbtvc	r2, [r6], #-3360	; 0xfffff2e0
     31c:	2d656572 	cfstr64cs	mvdx6, [r5, #-456]!	; 0xfffffe38
     320:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
     324:	7a69726f 	bvc	1a5cce8 <STACK_SIZE+0x125cce8>
     328:	662d2065 	strtvs	r2, [sp], -r5, rrx
     32c:	65657274 	strbvs	r7, [r5, #-628]!	; 0xfffffd8c
     330:	6365762d 	cmnvs	r5, #47185920	; 0x2d00000
     334:	69726f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     338:	2d72657a 	cfldr64cs	mvdx6, [r2, #-488]!	; 0xfffffe18
     33c:	62726576 	rsbsvs	r6, r2, #494927872	; 0x1d800000
     340:	3d65736f 	stclcc	3, cr7, [r5, #-444]!	; 0xfffffe44
     344:	662d2030 			; <UNDEFINED> instruction: 0x662d2030
     348:	732d6f6e 	teqvc	sp, #440	; 0x1b8
     34c:	63697274 	cmnvs	r9, #116, 4	; 0x40000007
     350:	6c612d74 	stclvs	13, cr2, [r1], #-464	; 0xfffffe30
     354:	69736169 	ldmdbvs	r3!, {r0, r3, r5, r6, r8, sp, lr}^
     358:	2d20676e 	stccs	7, cr6, [r0, #-440]!	; 0xfffffe48
     35c:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; 1cc <NOINT+0x10c>
     360:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     364:	50006e6f 	andpl	r6, r0, pc, ror #28
     368:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
     36c:	61485f74 	hvcvs	34292	; 0x85f4
     370:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     374:	65470072 	strbvs	r0, [r7, #-114]	; 0xffffff8e
     378:	53415f74 	movtpl	r5, #8052	; 0x1f74
     37c:	55004449 	strpl	r4, [r0, #-1097]	; 0xfffffbb7
     380:	31747261 	cmncc	r4, r1, ror #4
     384:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     388:	0066746e 	rsbeq	r7, r6, lr, ror #8
     38c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
     390:	6f697470 	svcvs	0x00697470
     394:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     398:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
     39c:	6c61465f 	stclvs	6, cr4, [r1], #-380	; 0xfffffe84
     3a0:	535f7475 	cmppl	pc, #1962934272	; 0x75000000
     3a4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     3a8:	41500073 	cmpmi	r0, r3, ror r0
     3ac:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
     3b0:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
     3b4:	6174535f 	cmnvs	r4, pc, asr r3
     3b8:	00737574 	rsbseq	r7, r3, r4, ror r5
     3bc:	5f746573 	svcpl	0x00746573
     3c0:	6f636573 	svcvs	0x00636573
     3c4:	745f646e 	ldrbvc	r6, [pc], #-1134	; 3cc <NOINT+0x30c>
     3c8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     3cc:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
     3d0:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     3d4:	7070415f 	rsbsvc	r4, r0, pc, asr r1
     3d8:	65730030 	ldrbvs	r0, [r3, #-48]!	; 0xffffffd0
     3dc:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
     3e0:	646e6f63 	strbtvs	r6, [lr], #-3939	; 0xfffff09d
     3e4:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
     3e8:	615f656c 	cmpvs	pc, ip, ror #10
     3ec:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
     3f0:	415f7373 	cmpmi	pc, r3, ror r3	; <UNPREDICTABLE>
     3f4:	00317070 	eorseq	r7, r1, r0, ror r0
     3f8:	5f43324c 	svcpl	0x0043324c
     3fc:	61656c43 	cmnvs	r5, r3, asr #24
     400:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
     404:	61766e49 	cmnvs	r6, r9, asr #28
     408:	6164696c 	cmnvs	r4, ip, ror #18
     40c:	535f6574 	cmppl	pc, #116, 10	; 0x1d000000
     410:	61577465 	cmpvs	r7, r5, ror #8
     414:	6f430079 	svcvs	0x00430079
     418:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     41c:	41756d4d 	cmnmi	r5, sp, asr #26
     420:	314c646e 	cmpcc	ip, lr, ror #8
     424:	6143324c 	cmpvs	r3, ip, asr #4
     428:	00656863 	rsbeq	r6, r5, r3, ror #16
     42c:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
     430:	66415074 			; <UNDEFINED> instruction: 0x66415074
     434:	566d6f72 	uqsub16pl	r6, sp, r2
     438:	324c0041 	subcc	r0, ip, #65	; 0x41
     43c:	6e455f43 	cdpvs	15, 4, cr5, cr5, cr3, {2}
     440:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     444:	79786500 	ldmdbvc	r8!, {r8, sl, sp, lr}^
     448:	5f736f6e 	svcpl	0x00736f6e
     44c:	00636d73 	rsbeq	r6, r3, r3, ror sp
     450:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     454:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
     458:	61724265 	cmnvs	r2, r5, ror #4
     45c:	5068636e 	rsbpl	r6, r8, lr, ror #6
     460:	69646572 	stmdbvs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     464:	6f697463 	svcvs	0x00697463
     468:	4e6e006e 	cdpmi	0, 6, cr0, cr14, cr14, {3}
     46c:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
     470:	00636553 	rsbeq	r6, r3, r3, asr r5
     474:	5f43324c 	svcpl	0x0043324c
     478:	61656c43 	cmnvs	r5, r3, asr #24
     47c:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
     480:	61766e49 	cmnvs	r6, r9, asr #28
     484:	6164696c 	cmnvs	r4, ip, ror #18
     488:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
     48c:	6f430041 	svcvs	0x00430041
     490:	4f746547 	svcmi	0x00746547
     494:	61655253 	cmnvs	r5, r3, asr r2
     498:	00415064 	subeq	r5, r1, r4, rrx
     49c:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
     4a0:	65735574 	ldrbvs	r5, [r3, #-1396]!	; 0xfffffa8c
     4a4:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     4a8:	41506574 	cmpmi	r0, r4, ror r5
     4ac:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
     4b0:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
     4b4:	646e6f63 	strbtvs	r6, [lr], #-3939	; 0xfffff09d
     4b8:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
     4bc:	645f656c 	ldrbvs	r6, [pc], #-1388	; 4c4 <ABORT_STACK_SIZE+0xc4>
     4c0:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
     4c4:	6f747069 	svcvs	0x00747069
     4c8:	70415f72 	subvc	r5, r1, r2, ror pc
     4cc:	69003070 	stmdbvs	r0, {r4, r5, r6, ip, sp}
     4d0:	5f74696e 	svcpl	0x0074696e
     4d4:	6f636573 	svcvs	0x00636573
     4d8:	745f646e 	ldrbvc	r6, [pc], #-1134	; 4e0 <ABORT_STACK_SIZE+0xe0>
     4dc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     4e0:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     4e4:	70697263 	rsbvc	r7, r9, r3, ror #4
     4e8:	5f726f74 	svcpl	0x00726f74
     4ec:	31707041 	cmncc	r0, r1, asr #32
     4f0:	546f4300 	strbtpl	r4, [pc], #-768	; 4f8 <ABORT_STACK_SIZE+0xf8>
     4f4:	74655354 	strbtvc	r5, [r5], #-852	; 0xfffffcac
     4f8:	4c314c5f 	ldcmi	12, cr4, [r1], #-380	; 0xfffffe84
     4fc:	56750032 			; <UNDEFINED> instruction: 0x56750032
     500:	61745361 	cmnvs	r4, r1, ror #6
     504:	43007472 	movwmi	r7, #1138	; 0x472
     508:	7369446f 	cmnvc	r9, #1862270976	; 0x6f000000
     50c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     510:	7250324c 	subsvc	r3, r0, #76, 4	; 0xc0000004
     514:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
     518:	69486863 	stmdbvs	r8, {r0, r1, r5, r6, fp, sp, lr}^
     51c:	4c00746e 	cfstrsmi	mvf7, [r0], {110}	; 0x6e
     520:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     524:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     528:	0041505f 	subeq	r5, r1, pc, asr r0
     52c:	5f43324c 	svcpl	0x0043324c
     530:	61766e49 	cmnvs	r6, r9, asr #28
     534:	6164696c 	cmnvs	r4, ip, ror #18
     538:	415f6574 	cmpmi	pc, r4, ror r5	; <UNPREDICTABLE>
     53c:	61006c6c 	tstvs	r0, ip, ror #24
     540:	00727474 	rsbseq	r7, r2, r4, ror r4
     544:	45615675 	strbmi	r5, [r1, #-1653]!	; 0xfffff98b
     548:	4300646e 	movwmi	r6, #1134	; 0x46e
     54c:	616e456f 	cmnvs	lr, pc, ror #10
     550:	4c656c62 	stclmi	12, cr6, [r5], #-392	; 0xfffffe78
     554:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0xffffffce
     558:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     55c:	6e694868 	cdpvs	8, 6, cr4, cr9, cr8, {3}
     560:	324c0074 	subcc	r0, ip, #116	; 0x74
     564:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     568:	416e6165 	cmnmi	lr, r5, ror #2
     56c:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
     570:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
     574:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     578:	0041565f 	subeq	r5, r1, pc, asr r6
     57c:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
     580:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
     584:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     588:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
     58c:	6e496568 	cdpvs	5, 4, cr6, cr9, cr8, {3}
     590:	00786564 	rsbseq	r6, r8, r4, ror #10
     594:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
     598:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     59c:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
     5a0:	43006568 	movwmi	r6, #1384	; 0x568
     5a4:	6174536f 	cmnvs	r4, pc, ror #6
     5a8:	6d4d7472 	cfstrdvs	mvd7, [sp, #-456]	; 0xfffffe38
     5ac:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
     5b0:	324c314c 	subcc	r3, ip, #76, 2
     5b4:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     5b8:	6f430065 	svcvs	0x00430065
     5bc:	61656c43 	cmnvs	r5, r3, asr #24
     5c0:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
     5c4:	61766e49 	cmnvs	r6, r9, asr #28
     5c8:	6164696c 	cmnvs	r4, ip, ror #18
     5cc:	43446574 	movtmi	r6, #17780	; 0x4574
     5d0:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
     5d4:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
     5d8:	6f430078 	svcvs	0x00430078
     5dc:	61736944 	cmnvs	r3, r4, asr #18
     5e0:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     5e4:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     5e8:	324c0065 	subcc	r0, ip, #101	; 0x65
     5ec:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     5f0:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
     5f4:	70630065 	rsbvc	r0, r3, r5, rrx
     5f8:	632e3531 	teqvs	lr, #205520896	; 0xc400000
     5fc:	456f4300 	strbmi	r4, [pc, #-768]!	; 304 <NOINT+0x244>
     600:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
     604:	61724265 	cmnvs	r2, r5, ror #4
     608:	5068636e 	rsbpl	r6, r8, lr, ror #6
     60c:	69646572 	stmdbvs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     610:	6f697463 	svcvs	0x00697463
     614:	6f43006e 	svcvs	0x0043006e
     618:	65535454 	ldrbvs	r5, [r3, #-1108]	; 0xfffffbac
     61c:	314c5f74 	hvccc	50676	; 0xc5f4
     620:	446f4300 	strbtmi	r4, [pc], #-768	; 628 <ABORT_STACK_SIZE+0x228>
     624:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     628:	6d4d656c 	cfstr64vs	mvdx6, [sp, #-432]	; 0xfffffe50
     62c:	324c0075 	subcc	r0, ip, #117	; 0x75
     630:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     634:	5f6e6165 	svcpl	0x006e6165
     638:	00796157 	rsbseq	r6, r9, r7, asr r1
     63c:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
     640:	65735574 	ldrbvs	r5, [r3, #-1396]!	; 0xfffffa8c
     644:	61655272 	smcvs	21794	; 0x5522
     648:	00415064 	subeq	r5, r1, r4, rrx
     64c:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
     650:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     654:	00756d4d 	rsbseq	r6, r5, sp, asr #26
     658:	5f43324c 	svcpl	0x0043324c
     65c:	61656c43 	cmnvs	r5, r3, asr #24
     660:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
     664:	61766e49 	cmnvs	r6, r9, asr #28
     668:	6164696c 	cmnvs	r4, ip, ror #18
     66c:	575f6574 			; <UNDEFINED> instruction: 0x575f6574
     670:	75007961 	strvc	r7, [r0, #-2401]	; 0xfffff69f
     674:	74536150 	ldrbvc	r6, [r3], #-336	; 0xfffffeb0
     678:	00747261 	rsbseq	r7, r4, r1, ror #4
     67c:	5f43324c 	svcpl	0x0043324c
     680:	61656c43 	cmnvs	r5, r3, asr #24
     684:	65535f6e 	ldrbvs	r5, [r3, #-3950]	; 0xfffff092
     688:	79615774 	stmdbvc	r1!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     68c:	536f4300 	cmnpl	pc, #0, 6
     690:	4d706f74 	ldclmi	15, cr6, [r0, #-464]!	; 0xfffffe30
     694:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
     698:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
     69c:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
     6a0:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
     6a4:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
     6a8:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
     6ac:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
     6b0:	41505f65 	cmpmi	r0, r5, ror #30
     6b4:	43324c00 	teqmi	r2, #0, 24
     6b8:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
     6bc:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     6c0:	5f657461 	svcpl	0x00657461
     6c4:	00796157 	rsbseq	r6, r9, r7, asr r1
     6c8:	5f43324c 	svcpl	0x0043324c
     6cc:	61656c43 	cmnvs	r5, r3, asr #24
     6d0:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
     6d4:	61766e49 	cmnvs	r6, r9, asr #28
     6d8:	6164696c 	cmnvs	r4, ip, ror #18
     6dc:	415f6574 	cmpmi	pc, r4, ror r5	; <UNPREDICTABLE>
     6e0:	43006c6c 	movwmi	r6, #3180	; 0xc6c
     6e4:	5354546f 	cmppl	r4, #1862270976	; 0x6f000000
     6e8:	4c5f7465 	cfldrdmi	mvd7, [pc], {101}	; 0x65
     6ec:	5f324c31 	svcpl	0x00324c31
     6f0:	31707061 	cmncc	r0, r1, rrx
     6f4:	74655300 	strbtvc	r5, [r5], #-768	; 0xfffffd00
     6f8:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
     6fc:	62615473 	rsbvs	r5, r1, #1929379840	; 0x73000000
     700:	4300656c 	movwmi	r6, #1388	; 0x56c
     704:	6174536f 	cmnvs	r4, pc, ror #6
     708:	6d4d7472 	cfstrdvs	mvd7, [sp, #-456]	; 0xfffffe38
     70c:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
     710:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
     714:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
     718:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     71c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     720:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
     724:	43324c00 	teqmi	r2, #0, 24
     728:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
     72c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     730:	5f657461 	svcpl	0x00657461
     734:	43004156 	movwmi	r4, #342	; 0x156
     738:	7465536f 	strbtvc	r5, [r5], #-879	; 0xfffffc91
     73c:	616d6f44 	cmnvs	sp, r4, asr #30
     740:	43006e69 	movwmi	r6, #3689	; 0xe69
     744:	616e456f 	cmnvs	lr, pc, ror #10
     748:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     74c:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     750:	65530065 	ldrbvs	r0, [r3, #-101]	; 0xffffff9b
     754:	61725474 	cmnvs	r2, r4, ror r4
     758:	6154736e 	cmpvs	r4, lr, ror #6
     75c:	5f656c62 	svcpl	0x00656c62
     760:	31707061 	cmncc	r0, r1, rrx
     764:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
     768:	534f7465 	movtpl	r7, #62565	; 0xf465
     76c:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
     770:	00415065 	subeq	r5, r1, r5, rrx
     774:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     778:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
     77c:	61434465 	cmpvs	r3, r5, ror #8
     780:	00656863 	rsbeq	r6, r5, r3, ror #16
     784:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
     788:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
     78c:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     790:	63614349 	cmnvs	r1, #603979777	; 0x24000001
     794:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
     798:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     79c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     7a0:	0041565f 	subeq	r5, r1, pc, asr r6
     7a4:	6f697270 	svcvs	0x00697270
     7a8:	43434900 	movtmi	r4, #14592	; 0x3900
     7ac:	00524149 	subseq	r4, r2, r9, asr #2
     7b0:	5f434947 	svcpl	0x00434947
     7b4:	5f746553 	svcpl	0x00746553
     7b8:	6f697250 	svcvs	0x00697250
     7bc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     7c0:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
     7c4:	7063006b 	rsbvc	r0, r3, fp, rrx
     7c8:	6e695f75 	mcrvs	15, 3, r5, cr9, cr5, {3}
     7cc:	64695f74 	strbtvs	r5, [r9], #-3956	; 0xfffff08c
     7d0:	43434900 	movtmi	r4, #14592	; 0x3900
     7d4:	00524349 	subseq	r4, r2, r9, asr #6
     7d8:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     7dc:	30524553 	subscc	r4, r2, r3, asr r5
     7e0:	44434900 	strbmi	r4, [r3], #-2304	; 0xfffff700
     7e4:	52454349 	subpl	r4, r5, #603979777	; 0x24000001
     7e8:	4947006e 	stmdbmi	r7, {r1, r2, r3, r5, r6}^
     7ec:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
     7f0:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
     7f4:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     7f8:	5f747075 	svcpl	0x00747075
     7fc:	6f697250 	svcvs	0x00697250
     800:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     804:	44434900 	strbmi	r4, [r3], #-2304	; 0xfffff700
     808:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
     80c:	49470030 	stmdbmi	r7, {r4, r5}^
     810:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     814:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     818:	5f747075 	svcpl	0x00747075
     81c:	61736944 	cmnvs	r3, r4, asr #18
     820:	00656c62 	rsbeq	r6, r5, r2, ror #24
     824:	5f434947 	svcpl	0x00434947
     828:	5f746553 	svcpl	0x00746553
     82c:	636f7250 	cmnvs	pc, #80, 4
     830:	6f737365 	svcvs	0x00737365
     834:	61545f72 	cmpvs	r4, r2, ror pc
     838:	74656772 	strbtvc	r6, [r5], #-1906	; 0xfffff88e
     83c:	44434900 	strbmi	r4, [r3], #-2304	; 0xfffff700
     840:	30525049 	subscc	r5, r2, r9, asr #32
     844:	44434900 	strbmi	r4, [r3], #-2304	; 0xfffff700
     848:	52545049 	subspl	r5, r4, #73	; 0x49
     84c:	43490030 	movtmi	r0, #36912	; 0x9030
     850:	494f4543 	stmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
     854:	70630052 	rsbvc	r0, r3, r2, asr r0
     858:	00646975 	rsbeq	r6, r4, r5, ror r9
     85c:	5f434947 	svcpl	0x00434947
     860:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
     864:	70757272 	rsbsvc	r7, r5, r2, ror r2
     868:	6e455f74 	mcrvs	15, 2, r5, cr5, cr4, {3}
     86c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     870:	43494700 	movtmi	r4, #38656	; 0x9700
     874:	6165525f 	cmnvs	r5, pc, asr r2
     878:	4e495f64 	cdpmi	15, 4, cr5, cr9, cr4, {3}
     87c:	4b434154 	blmi	10d0dd4 <STACK_SIZE+0x8d0dd4>
     880:	44434900 	strbmi	r4, [r3], #-2304	; 0xfffff700
     884:	52455349 	subpl	r5, r5, #603979777	; 0x24000001
     888:	6967006e 	stmdbvs	r7!, {r1, r2, r3, r5, r6}^
     88c:	00632e63 	rsbeq	r2, r3, r3, ror #28
     890:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     894:	30524543 	subscc	r4, r2, r3, asr #10
     898:	43494700 	movtmi	r4, #38656	; 0x9700
     89c:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
     8a0:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     8a4:	47535f65 	ldrbmi	r5, [r3, -r5, ror #30]
     8a8:	43490049 	movtmi	r0, #36937	; 0x9049
     8ac:	524d5043 	subpl	r5, sp, #67	; 0x43
     8b0:	43494700 	movtmi	r4, #38656	; 0x9700
     8b4:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     8b8:	62697274 	rsbvs	r7, r9, #116, 4	; 0x40000007
     8bc:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
     8c0:	616e455f 	cmnvs	lr, pc, asr r5
     8c4:	00656c62 	rsbeq	r6, r5, r2, ror #24
     8c8:	62757063 	rsbsvs	r7, r5, #99	; 0x63
     8cc:	69007469 	stmdbvs	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
     8d0:	6469746e 	strbtvs	r7, [r9], #-1134	; 0xfffffb92
     8d4:	72617400 	rsbvc	r7, r1, #0, 8
     8d8:	66746765 	ldrbtvs	r6, [r4], -r5, ror #14
     8dc:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xfffff397
     8e0:	49470072 	stmdbmi	r7, {r1, r4, r5, r6}^
     8e4:	50435f43 	subpl	r5, r3, r3, asr #30
     8e8:	6e495f55 	mcrvs	15, 2, r5, cr9, cr5, {2}
     8ec:	66726574 			; <UNDEFINED> instruction: 0x66726574
     8f0:	5f656361 	svcpl	0x00656361
     8f4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     8f8:	4c00656c 	cfstr32mi	mvfx6, [r0], {108}	; 0x6c
     8fc:	505f6463 	subspl	r6, pc, r3, ror #8
     900:	00737475 	rsbseq	r7, r3, r5, ror r4
     904:	546e6148 	strbtpl	r6, [lr], #-328	; 0xfffffeb8
     908:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     90c:	72724100 	rsbsvc	r4, r2, #0, 2
     910:	496e6957 	stmdbmi	lr!, {r0, r1, r2, r4, r6, r8, fp, sp, lr}^
     914:	006f666e 	rsbeq	r6, pc, lr, ror #12
     918:	5f64634c 	svcpl	0x0064634c
     91c:	5f726c43 	svcpl	0x00726c43
     920:	65726353 	ldrbvs	r6, [r2, #-851]!	; 0xfffffcad
     924:	61006e65 	tstvs	r0, r5, ror #28
     928:	00667362 	rsbeq	r7, r6, r2, ror #6
     92c:	69735f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     930:	0078657a 	rsbseq	r6, r8, sl, ror r5
     934:	69735f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     938:	0079657a 	rsbseq	r6, r9, sl, ror r5
     93c:	676e6f6a 	strbvs	r6, [lr, -sl, ror #30]!
     940:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     944:	6e69575f 	mcrvs	7, 3, r5, cr9, cr15, {2}
     948:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     94c:	634c0074 	movtvs	r0, #49268	; 0xc074
     950:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
     954:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
     958:	5f6b6361 	svcpl	0x006b6361
     95c:	6f6c6f43 	svcvs	0x006c6f43
     960:	656c0072 	strbvs	r0, [ip, #-114]!	; 0xffffff8e
     964:	006c6576 	rsbeq	r6, ip, r6, ror r5
     968:	5f64634c 	svcpl	0x0064634c
     96c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
     970:	445f7463 	ldrbmi	r7, [pc], #-1123	; 978 <ABORT_STACK_SIZE+0x578>
     974:	5f776172 	svcpl	0x00776172
     978:	6d617246 	sfmvs	f7, 2, [r1, #-280]!	; 0xfffffee8
     97c:	75425f65 	strbvc	r5, [r2, #-3941]	; 0xfffff09b
     980:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     984:	70737600 	rsbsvc	r7, r3, r0, lsl #12
     988:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
     98c:	634c0066 	movtvs	r0, #49254	; 0xc066
     990:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xfffff09c
     994:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     998:	006c6578 	rsbeq	r6, ip, r8, ror r5
     99c:	5f64634c 	svcpl	0x0064634c
     9a0:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     9a4:	616d495f 	cmnvs	sp, pc, asr r9
     9a8:	62006567 	andvs	r6, r0, #432013312	; 0x19c00000
     9ac:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
     9b0:	7265705f 	rsbvc	r7, r5, #95	; 0x5f
     9b4:	7869705f 	stmdavc	r9!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
     9b8:	67006c65 	strvs	r6, [r0, -r5, ror #24]
     9bc:	68706172 	ldmdavs	r0!, {r1, r4, r5, r6, r8, sp, lr}^
     9c0:	2e736369 	cdpcs	3, 7, cr6, cr3, cr9, {3}
     9c4:	634c0063 	movtvs	r0, #49251	; 0xc063
     9c8:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
     9cc:	535f7761 	cmppl	pc, #25427968	; 0x1840000
     9d0:	4b434154 	blmi	10d0f28 <STACK_SIZE+0x8d0f28>
     9d4:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     9d8:	6972425f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r9, lr}^
     9dc:	6e746867 	cdpvs	8, 7, cr6, cr4, cr7, {3}
     9e0:	5f737365 	svcpl	0x00737365
     9e4:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
     9e8:	006c6f72 	rsbeq	r6, ip, r2, ror pc
     9ec:	5f64634c 	svcpl	0x0064634c
     9f0:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     9f4:	504d425f 	subpl	r4, sp, pc, asr r2
     9f8:	6f686300 	svcvs	0x00686300
     9fc:	69620032 	stmdbvs	r2!, {r1, r4, r5}^
     a00:	73616d74 	cmnvc	r1, #116, 26	; 0x1d00
     a04:	6c5f006b 	mrrcvs	0, 6, r0, pc, cr11	; <UNPREDICTABLE>
     a08:	00747361 	rsbseq	r7, r4, r1, ror #6
     a0c:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     a10:	634c7000 	movtvs	r7, #49152	; 0xc000
     a14:	00624664 	rsbeq	r4, r2, r4, ror #12
     a18:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
     a1c:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
     a20:	5f63756e 	svcpl	0x0063756e
     a24:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
     a28:	00747369 	rsbseq	r7, r4, r9, ror #6
     a2c:	5f4e4957 	svcpl	0x004e4957
     a30:	4f464e49 	svcmi	0x00464e49
     a34:	0054535f 	subseq	r5, r4, pc, asr r3
     a38:	65676170 	strbvs	r6, [r7, #-368]!	; 0xfffffe90
     a3c:	6469775f 	strbtvs	r7, [r9], #-1887	; 0xfffff8a1
     a40:	53006874 	movwpl	r6, #2164	; 0x874
     a44:	63656c65 	cmnvs	r5, #25856	; 0x6500
     a48:	5f646574 	svcpl	0x00646574
     a4c:	006e6977 	rsbeq	r6, lr, r7, ror r9
     a50:	5f44434c 	svcpl	0x0044434c
     a54:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     a58:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
     a5c:	6f007469 	svcvs	0x00007469
     a60:	735f6666 	cmpvc	pc, #106954752	; 0x6600000
     a64:	00657a69 	rsbeq	r7, r5, r9, ror #20
     a68:	64696d5f 	strbtvs	r6, [r9], #-3423	; 0xfffff2a1
     a6c:	00656c64 	rsbeq	r6, r5, r4, ror #24
     a70:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     a74:	7700676e 	strvc	r6, [r0, -lr, ror #14]
     a78:	695f6e69 	ldmdbvs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     a7c:	5f760064 	svcpl	0x00760064
     a80:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
     a84:	5f760078 	svcpl	0x00760078
     a88:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
     a8c:	61640079 	smcvs	16393	; 0x4009
     a90:	4c006174 	stfmis	f6, [r0], {116}	; 0x74
     a94:	495f6463 	ldmdbmi	pc, {r0, r1, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
     a98:	0074696e 	rsbseq	r6, r4, lr, ror #18
     a9c:	46727241 	ldrbtmi	r7, [r2], -r1, asr #4
     aa0:	6c655362 	stclvs	3, cr5, [r5], #-392	; 0xfffffe78
     aa4:	615f5f00 	cmpvs	pc, r0, lsl #30
     aa8:	634c0070 	movtvs	r0, #49264	; 0xc070
     aac:	75505f64 	ldrbvc	r5, [r0, #-3940]	; 0xfffff09c
     ab0:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ab4:	006c6578 	rsbeq	r6, ip, r8, ror r5
     ab8:	5f64634c 	svcpl	0x0064634c
     abc:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
     ac0:	4c006674 	stcmi	6, cr6, [r0], {116}	; 0x74
     ac4:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
     ac8:	495f7465 	ldmdbmi	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     acc:	5f6f666e 	svcpl	0x006f666e
     ad0:	00504d42 	subseq	r4, r0, r2, asr #26
     ad4:	67696568 	strbvs	r6, [r9, -r8, ror #10]!
     ad8:	44007468 	strmi	r7, [r0], #-1128	; 0xfffffb98
     adc:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
     ae0:	665f7961 	ldrbvs	r7, [pc], -r1, ror #18
     ae4:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
     ae8:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     aec:	6172445f 	cmnvs	r2, pc, asr r4
     af0:	61425f77 	hvcvs	9719	; 0x25f7
     af4:	75620072 	strbvc	r0, [r2, #-114]!	; 0xffffff8e
     af8:	756e5f66 	strbvc	r5, [lr, #-3942]!	; 0xfffff09a
     afc:	634c006d 	movtvs	r0, #49261	; 0xc06d
     b00:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
     b04:	4c5f7761 	mrrcmi	7, 6, r7, pc, cr1	; <UNPREDICTABLE>
     b08:	00656e69 	rsbeq	r6, r5, r9, ror #28
     b0c:	6f636b62 	svcvs	0x00636b62
     b10:	00726f6c 	rsbseq	r6, r2, ip, ror #30
     b14:	38676e65 	stmdacc	r7!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     b18:	00363178 	eorseq	r3, r6, r8, ror r1
     b1c:	735f6266 	cmpvc	pc, #1610612742	; 0x60000006
     b20:	00657a69 	rsbeq	r7, r5, r9, ror #20
     b24:	706d6574 	rsbvc	r6, sp, r4, ror r5
     b28:	77656e00 	strbvc	r6, [r5, -r0, lsl #28]!
     b2c:	6f6c6f43 	svcvs	0x006c6f43
     b30:	5f5f0072 	svcpl	0x005f0072
     b34:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
     b38:	00747369 	rsbseq	r7, r4, r9, ror #6
     b3c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
     b40:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
     b44:	6172665f 	cmnvs	r2, pc, asr r6
     b48:	6200656d 	andvs	r6, r0, #457179136	; 0x1b400000
     b4c:	6d5f7070 	ldclvs	0, cr7, [pc, #-448]	; 994 <ABORT_STACK_SIZE+0x594>
     b50:	0065646f 	rsbeq	r6, r5, pc, ror #8
     b54:	5f64634c 	svcpl	0x0064634c
     b58:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     b5c:	504d425f 	subpl	r4, sp, pc, asr r2
     b60:	6c69465f 	stclvs	6, cr4, [r9], #-380	; 0xfffffe84
     b64:	34325f65 	ldrtcc	r5, [r2], #-3941	; 0xfffff09b
     b68:	00707062 	rsbseq	r7, r0, r2, rrx
     b6c:	5f64634c 	svcpl	0x0064634c
     b70:	5f676e45 	svcpl	0x00676e45
     b74:	63747550 	cmnvs	r4, #80, 10	; 0x14000000
     b78:	6f6c0068 	svcvs	0x006c0068
     b7c:	0073706f 	rsbseq	r7, r3, pc, rrx
     b80:	6c656475 	cfstrdvs	mvd6, [r5], #-468	; 0xfffffe2c
     b84:	665f7961 	ldrbvs	r7, [pc], -r1, ror #18
     b88:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     b8c:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
     b90:	5f746365 	svcpl	0x00746365
     b94:	70736944 	rsbsvc	r6, r3, r4, asr #18
     b98:	5f79616c 	svcpl	0x0079616c
     b9c:	6d617246 	sfmvs	f7, 2, [r1, #-280]!	; 0xfffffee8
     ba0:	75425f65 	strbvc	r5, [r2, #-3941]	; 0xfffff09b
     ba4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     ba8:	736f7000 	cmnvc	pc, #0
     bac:	6f700078 	svcvs	0x00700078
     bb0:	5f007973 	svcpl	0x00007973
     bb4:	73726966 	cmnvc	r2, #1671168	; 0x198000
     bb8:	61680074 	smcvs	32772	; 0x8004
     bbc:	7836316e 	ldmdavc	r6!, {r1, r2, r3, r5, r6, r8, ip, sp}
     bc0:	4c003631 	stcmi	6, cr3, [r0], {49}	; 0x31
     bc4:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
     bc8:	505f7465 	subspl	r7, pc, r5, ror #8
     bcc:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
     bd0:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
     bd4:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     bd8:	756f6400 	strbvc	r6, [pc, #-1024]!	; 7e0 <ABORT_STACK_SIZE+0x3e0>
     bdc:	00656c62 	rsbeq	r6, r5, r2, ror #24
     be0:	5f64634c 	svcpl	0x0064634c
     be4:	5f6e6148 	svcpl	0x006e6148
     be8:	63747550 	cmnvs	r4, #80, 10	; 0x14000000
     bec:	654b0068 	strbvs	r0, [fp, #-104]	; 0xffffff98
     bf0:	61575f79 	cmpvs	r7, r9, ror pc
     bf4:	4b5f7469 	blmi	17ddda0 <STACK_SIZE+0xfddda0>
     bf8:	505f7965 	subspl	r7, pc, r5, ror #18
     bfc:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     c00:	4b006465 	blmi	19d9c <IRQ_STACK_SIZE+0x11d9c>
     c04:	475f7965 	ldrbmi	r7, [pc, -r5, ror #18]
     c08:	4b5f7465 	blmi	17ddda4 <STACK_SIZE+0xfddda4>
     c0c:	505f7965 	subspl	r7, pc, r5, ror #18
     c10:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     c14:	4b006465 	blmi	19db0 <IRQ_STACK_SIZE+0x11db0>
     c18:	495f7965 	ldmdbmi	pc, {r0, r2, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     c1c:	495f5253 	ldmdbmi	pc, {r0, r1, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     c20:	0074696e 	rsbseq	r6, r4, lr, ror #18
     c24:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
     c28:	654b0063 	strbvs	r0, [fp, #-99]	; 0xffffff9d
     c2c:	6f505f79 	svcvs	0x00505f79
     c30:	495f6c6c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     c34:	0074696e 	rsbseq	r6, r4, lr, ror #18
     c38:	5f79654b 	svcpl	0x0079654b
     c3c:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
     c40:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     c44:	6c65525f 	sfmvs	f5, 2, [r5], #-380	; 0xfffffe84
     c48:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
     c4c:	654b0064 	strbvs	r0, [fp, #-100]	; 0xffffff9c
     c50:	53495f79 	movtpl	r5, #40825	; 0x9f79
     c54:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
     c58:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     c5c:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
     c60:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     c64:	656c0074 	strbvs	r0, [ip, #-116]!	; 0xffffff8c
     c68:	00632e64 	rsbeq	r2, r3, r4, ror #28
     c6c:	5f626370 	svcpl	0x00626370
     c70:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
     c74:	69614d00 	stmdbvs	r1!, {r8, sl, fp, lr}^
     c78:	6155006e 	cmpvs	r5, lr, rrx
     c7c:	5f317472 	svcpl	0x00317472
     c80:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     c84:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     c88:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     c8c:	5f707041 	svcpl	0x00707041
     c90:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     c94:	63657300 	cmnvs	r5, #0, 6
     c98:	00726f74 	rsbseq	r6, r2, r4, ror pc
     c9c:	525f4453 	subspl	r4, pc, #1392508928	; 0x53000000
     ca0:	5f646165 	svcpl	0x00646165
     ca4:	74636553 	strbtvc	r6, [r3], #-1363	; 0xfffffaad
     ca8:	5200726f 	andpl	r7, r0, #-268435450	; 0xf0000006
     cac:	415f6e75 	cmpmi	pc, r5, ror lr	; <UNPREDICTABLE>
     cb0:	54007070 	strpl	r7, [r0], #-112	; 0xffffff90
     cb4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     cb8:	6e495f30 	mcrvs	15, 2, r5, cr9, cr0, {1}
     cbc:	65445f74 	strbvs	r5, [r4, #-3956]	; 0xfffff08c
     cc0:	0079616c 	rsbseq	r6, r9, ip, ror #2
     cc4:	5f626370 	svcpl	0x00626370
     cc8:	5f646461 	svcpl	0x00646461
     ccc:	6c5f6f74 	mrrcvs	15, 7, r6, pc, cr4	; <UNPREDICTABLE>
     cd0:	00747369 	rsbseq	r7, r4, r9, ror #6
     cd4:	5f626370 	svcpl	0x00626370
     cd8:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
     cdc:	7300636f 	movwvc	r6, #879	; 0x36f
     ce0:	5f706177 	svcpl	0x00706177
     ce4:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
     ce8:	7a697300 	bvc	1a5d8f0 <STACK_SIZE+0x125d8f0>
     cec:	00745f65 	rsbseq	r5, r4, r5, ror #30
     cf0:	705f4150 	subsvc	r4, pc, r0, asr r1	; <UNPREDICTABLE>
     cf4:	5f656761 	svcpl	0x00656761
     cf8:	6f666e69 	svcvs	0x00666e69
     cfc:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
     d00:	6e730074 	mrcvs	0, 3, r0, cr3, cr4, {3}
     d04:	61705f64 	cmnvs	r0, r4, ror #30
     d08:	745f6567 	ldrbvc	r6, [pc], #-1383	; d10 <ABORT_STACK_SIZE+0x910>
     d0c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     d10:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
     d14:	77730065 	ldrbvc	r0, [r3, -r5, rrx]!
     d18:	756f7061 	strbvc	r7, [pc, #-97]!	; cbf <ABORT_STACK_SIZE+0x8bf>
     d1c:	69765f74 	ldmdbvs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     d20:	61757472 	cmnvs	r5, r2, ror r4
     d24:	64615f6c 	strbtvs	r5, [r1], #-3948	; 0xfffff094
     d28:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     d2c:	6e730073 	mrcvs	0, 3, r0, cr3, cr3, {3}
     d30:	54545f64 	ldrbpl	r5, [r4], #-3940	; 0xfffff09c
     d34:	746e655f 	strbtvc	r6, [lr], #-1375	; 0xfffffaa1
     d38:	70007972 	andvc	r7, r0, r2, ror r9
     d3c:	2e656761 	cdpcs	7, 6, cr6, cr5, cr1, {3}
     d40:	77730063 	ldrbvc	r0, [r3, -r3, rrx]!
     d44:	756f7061 	strbvc	r7, [pc, #-97]!	; ceb <ABORT_STACK_SIZE+0x8eb>
     d48:	68705f74 	ldmdavs	r0!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     d4c:	63697379 	cmnvs	r9, #-469762047	; 0xe4000001
     d50:	615f6c61 	cmpvs	pc, r1, ror #24
     d54:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
     d58:	73007373 	movwvc	r7, #883	; 0x373
     d5c:	6f706177 	svcvs	0x00706177
     d60:	615f7475 	cmpvs	pc, r5, ror r4	; <UNPREDICTABLE>
     d64:	00646973 	rsbeq	r6, r4, r3, ror r9
     d68:	70617773 	rsbvc	r7, r1, r3, ror r7
     d6c:	5f74756f 	svcpl	0x0074756f
     d70:	74636573 	strbtvc	r6, [r3], #-1395	; 0xfffffa8d
     d74:	5f6e6f69 	svcpl	0x006e6f69
     d78:	73006469 	movwvc	r6, #1129	; 0x469
     d7c:	705f646e 	subsvc	r6, pc, lr, ror #8
     d80:	5f656761 	svcpl	0x00656761
     d84:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
     d88:	6e695f65 	cdpvs	15, 6, cr5, cr9, cr5, {3}
     d8c:	00786564 	rsbseq	r6, r8, r4, ror #10
     d90:	5f747366 	svcpl	0x00747366
     d94:	655f5454 	ldrbvs	r5, [pc, #-1108]	; 948 <ABORT_STACK_SIZE+0x548>
     d98:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
     d9c:	646e7300 	strbtvs	r7, [lr], #-768	; 0xfffffd00
     da0:	5f74745f 	svcpl	0x0074745f
     da4:	63736564 	cmnvs	r3, #100, 10	; 0x19000000
     da8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0xfffff68e
     dac:	6d00726f 	sfmvs	f7, 4, [r0, #-444]	; 0xfffffe44
     db0:	70636d65 	rsbvc	r6, r3, r5, ror #26
     db4:	73690079 	cmnvc	r9, #121	; 0x79
     db8:	6c6c615f 	stfvse	f6, [ip], #-380	; 0xfffffe84
     dbc:	7461636f 	strbtvc	r6, [r1], #-879	; 0xfffffc91
     dc0:	70006465 	andvc	r6, r0, r5, ror #8
     dc4:	5f656761 	svcpl	0x00656761
     dc8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
     dcc:	00726574 	rsbseq	r6, r2, r4, ror r5
     dd0:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
     dd4:	64615f74 	strbtvs	r5, [r1], #-3956	; 0xfffff08c
     dd8:	73007264 	movwvc	r7, #612	; 0x264
     ddc:	745f646e 	ldrbvc	r6, [pc], #-1134	; de4 <ABORT_STACK_SIZE+0x9e4>
     de0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     de4:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
     de8:	00746573 	rsbseq	r6, r4, r3, ror r5
     dec:	705f4150 	subsvc	r4, pc, r0, asr r1	; <UNPREDICTABLE>
     df0:	5f656761 	svcpl	0x00656761
     df4:	6f666e69 	svcvs	0x00666e69
     df8:	72756300 	rsbsvc	r6, r5, #0, 6
     dfc:	6973615f 	ldmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     e00:	6c610064 	stclvs	0, cr0, [r1], #-400	; 0xfffffe70
     e04:	61636f6c 	cmnvs	r3, ip, ror #30
     e08:	705f6574 	subsvc	r6, pc, r4, ror r5	; <UNPREDICTABLE>
     e0c:	70006263 	andvc	r6, r0, r3, ror #4
     e10:	505f7274 	subspl	r7, pc, r4, ror r2	; <UNPREDICTABLE>
     e14:	435f4243 	cmpmi	pc, #805306372	; 0x30000004
     e18:	74616572 	strbtvc	r6, [r1], #-1394	; 0xfffffa8e
     e1c:	7000726f 	andvc	r7, r0, pc, ror #4
     e20:	505f7274 	subspl	r7, pc, r4, ror r2	; <UNPREDICTABLE>
     e24:	435f4243 	cmpmi	pc, #805306372	; 0x30000004
     e28:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b
     e2c:	7000746e 	andvc	r7, r0, lr, ror #8
     e30:	615f6263 	cmpvs	pc, r3, ror #4
     e34:	00726464 	rsbseq	r6, r2, r4, ror #8
     e38:	5f746567 	svcpl	0x00746567
     e3c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
     e40:	5f746e65 	svcpl	0x00746e65
     e44:	5f626370 	svcpl	0x00626370
     e48:	00726461 	rsbseq	r6, r2, r1, ror #8
     e4c:	5f746573 	svcpl	0x00746573
     e50:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
     e54:	5f746e65 	svcpl	0x00746e65
     e58:	5f626370 	svcpl	0x00626370
     e5c:	00726461 	rsbseq	r6, r2, r1, ror #8
     e60:	5f727470 	svcpl	0x00727470
     e64:	5f424350 	svcpl	0x00424350
     e68:	64616548 	strbtvs	r6, [r1], #-1352	; 0xfffffab8
     e6c:	42435000 	submi	r5, r3, #0
     e70:	444f4e5f 	strbmi	r4, [pc], #-3679	; e78 <ABORT_STACK_SIZE+0xa78>
     e74:	65620045 	strbvs	r0, [r2, #-69]!	; 0xffffffbb
     e78:	65726f66 	ldrbvs	r6, [r2, #-3942]!	; 0xfffff09a
     e7c:	74666100 	strbtvc	r6, [r6], #-256	; 0xffffff00
     e80:	61007265 	tstvs	r0, r5, ror #4
     e84:	705f6464 	subsvc	r6, pc, r4, ror #8
     e88:	6e006263 	cdpvs	2, 0, cr6, cr0, cr3, {3}
     e8c:	0065646f 	rsbeq	r6, r5, pc, ror #8
     e90:	5f626370 	svcpl	0x00626370
     e94:	6f6c6c61 	svcvs	0x006c6c61
     e98:	6f746163 	svcvs	0x00746163
     e9c:	00632e72 	rsbeq	r2, r3, r2, ror lr
     ea0:	43415453 	movtmi	r5, #5203	; 0x1453
     ea4:	41425f4b 	cmpmi	r2, fp, asr #30
     ea8:	415f4553 	cmpmi	pc, r3, asr r5	; <UNPREDICTABLE>
     eac:	00305050 	eorseq	r5, r0, r0, asr r0
     eb0:	43415453 	movtmi	r5, #5203	; 0x1453
     eb4:	41425f4b 	cmpmi	r2, fp, asr #30
     eb8:	415f4553 	cmpmi	pc, r3, asr r5	; <UNPREDICTABLE>
     ebc:	00315050 	eorseq	r5, r1, r0, asr r0
     ec0:	5f746547 	svcpl	0x00746547
     ec4:	52535043 	subspl	r5, r3, #67	; 0x43
     ec8:	62637000 	rsbvs	r7, r3, #0
     ecc:	6572665f 	ldrbvs	r6, [r2, #-1631]!	; 0xfffff9a1
     ed0:	41520065 	cmpmi	r2, r5, rrx
     ed4:	50415f4d 	subpl	r5, r1, sp, asr #30
     ed8:	70003050 	andvc	r3, r0, r0, asr r0
     edc:	615f6263 	cmpvs	pc, r3, ror #4
     ee0:	5f307070 	svcpl	0x00307070
     ee4:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
     ee8:	6f727000 	svcvs	0x00727000
     eec:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     ef0:	7200632e 	andvc	r6, r0, #-1207959552	; 0xb8000000
     ef4:	73696765 	cmnvc	r9, #26476544	; 0x1940000
     ef8:	73726574 	cmnvc	r2, #116, 10	; 0x1d000000
     efc:	62637000 	rsbvs	r7, r3, #0
     f00:	7070615f 	rsbsvc	r6, r0, pc, asr r1
     f04:	64615f31 	strbtvs	r5, [r1], #-3889	; 0xfffff0cf
     f08:	5f007264 	svcpl	0x00007264
     f0c:	6b726273 	blvs	1c998e0 <STACK_SIZE+0x14998e0>
     f10:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
     f14:	6165485f 	cmnvs	r5, pc, asr r8
     f18:	694c5f70 	stmdbvs	ip, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f1c:	0074696d 	rsbseq	r6, r4, sp, ror #18
     f20:	5f746547 	svcpl	0x00746547
     f24:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
     f28:	694c5f6b 	stmdbvs	ip, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     f2c:	0074696d 	rsbseq	r6, r4, sp, ror #18
     f30:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
     f34:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
     f38:	65680063 	strbvs	r0, [r8, #-99]!	; 0xffffff9d
     f3c:	63007061 	movwvs	r7, #97	; 0x61
     f40:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
     f44:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
     f48:	535f7465 	cmppl	pc, #1694498816	; 0x65000000
     f4c:	6b636174 	blvs	18d9524 <STACK_SIZE+0x10d9524>
     f50:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
     f54:	72700065 	rsbsvc	r0, r0, #101	; 0x65
     f58:	65487665 	strbvs	r7, [r8, #-1637]	; 0xfffff99b
     f5c:	6e007061 	cdpvs	0, 0, cr7, cr0, cr1, {3}
     f60:	48747865 	ldmdami	r4!, {r0, r2, r5, r6, fp, ip, sp, lr}^
     f64:	00706165 	rsbseq	r6, r0, r5, ror #2
     f68:	5f746547 	svcpl	0x00746547
     f6c:	70616548 	rsbvc	r6, r1, r8, asr #10
     f70:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
     f74:	5f5f0065 	svcpl	0x005f0065
     f78:	4c5f495a 	mrrcmi	9, 5, r4, pc, cr10	; <UNPREDICTABLE>
     f7c:	54494d49 	strbpl	r4, [r9], #-3401	; 0xfffff2b7
     f80:	53005f5f 	movwpl	r5, #3935	; 0xf5f
     f84:	5f434844 	svcpl	0x00434844
     f88:	30444d43 	subcc	r4, r4, r3, asr #26
     f8c:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     f90:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     f94:	5f6b636f 	svcpl	0x006b636f
     f98:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
     f9c:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     fa0:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
     fa4:	53003244 	movwpl	r3, #580	; 0x244
     fa8:	5f434844 	svcpl	0x00434844
     fac:	33444d43 	movtcc	r4, #19779	; 0x4d43
     fb0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     fb4:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
     fb8:	53003744 	movwpl	r3, #1860	; 0x744
     fbc:	5f434844 	svcpl	0x00434844
     fc0:	38444d43 	stmdacc	r4, {r0, r1, r6, r8, sl, fp, lr}^
     fc4:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     fc8:	53495f43 	movtpl	r5, #40771	; 0x9f43
     fcc:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
     fd0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     fd4:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     fd8:	75425f43 	strbvc	r5, [r2, #-3907]	; 0xfffff0bd
     fdc:	776f5073 			; <UNDEFINED> instruction: 0x776f5073
     fe0:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
     fe4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     fe8:	53006c6f 	movwpl	r6, #3183	; 0xc6f
     fec:	5f434844 	svcpl	0x00434844
     ff0:	35444d43 	strbcc	r4, [r4, #-3395]	; 0xfffff2bd
     ff4:	6d740035 	ldclvs	0, cr0, [r4, #-212]!	; 0xffffff2c
     ff8:	61635f70 	smcvs	13808	; 0x35f0
     ffc:	73006170 	movwvc	r6, #368	; 0x170
    1000:	2e636864 	cdpcs	8, 6, cr6, cr3, cr4, {3}
    1004:	44530063 	ldrbmi	r0, [r3], #-99	; 0xffffff9d
    1008:	505f4348 	subspl	r4, pc, r8, asr #6
    100c:	5f74726f 	svcpl	0x0074726f
    1010:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1014:	5f445300 	svcpl	0x00445300
    1018:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
    101c:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xfffff09b
    1020:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1024:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
    1028:	43415f43 	movtmi	r5, #8003	; 0x1f43
    102c:	5f36444d 	svcpl	0x0036444d
    1030:	74696234 	strbtvc	r6, [r9], #-564	; 0xfffffdcc
    1034:	5f647300 	svcpl	0x00647300
    1038:	00616372 	rsbeq	r6, r1, r2, ror r3
    103c:	43484453 	movtmi	r4, #33875	; 0x8453
    1040:	6168435f 	cmnvs	r8, pc, asr r3
    1044:	5f65676e 	svcpl	0x0065676e
    1048:	5f746144 	svcpl	0x00746144
    104c:	74646957 	strbtvc	r6, [r4], #-2391	; 0xfffff6a9
    1050:	62345f68 	eorsvs	r5, r4, #104, 30	; 0x1a0
    1054:	53007469 	movwpl	r7, #1129	; 0x469
    1058:	5f434844 	svcpl	0x00434844
    105c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1060:	75535f6b 	ldrbvc	r5, [r3, #-3947]	; 0xfffff095
    1064:	796c7070 	stmdbvc	ip!, {r4, r5, r6, ip, sp, lr}^
    1068:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
    106c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1070:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
    1074:	775f6675 			; <UNDEFINED> instruction: 0x775f6675
    1078:	75620072 	strbvc	r0, [r2, #-114]!	; 0xffffff8e
    107c:	65725f66 	ldrbvs	r5, [r2, #-3942]!	; 0xfffff09a
    1080:	53006461 	movwpl	r6, #1121	; 0x461
    1084:	5f434844 	svcpl	0x00434844
    1088:	64726143 	ldrbtvs	r6, [r2], #-323	; 0xfffffebd
    108c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1090:	44530074 	ldrbmi	r0, [r3], #-116	; 0xffffff8c
    1094:	415f4348 	cmpmi	pc, r8, asr #6
    1098:	34444d43 	strbcc	r4, [r4], #-3395	; 0xfffff2bd
    109c:	746d0031 	strbtvc	r0, [sp], #-49	; 0xffffffcf
    10a0:	00656d69 	rsbeq	r6, r5, r9, ror #26
    10a4:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    10a8:	445f3072 	ldrbmi	r3, [pc], #-114	; 10b0 <ABORT_STACK_SIZE+0xcb0>
    10ac:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    10b0:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
    10b4:	632e7265 	teqvs	lr, #1342177286	; 0x50000006
    10b8:	645f6400 	ldrbvs	r6, [pc], #-1024	; 10c0 <ABORT_STACK_SIZE+0xcc0>
    10bc:	55007669 	strpl	r7, [r0, #-1641]	; 0xfffff997
    10c0:	31747261 	cmncc	r4, r1, ror #4
    10c4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    10c8:	4e746e49 	cdpmi	14, 7, cr6, cr4, cr9, {2}
    10cc:	55006d75 	strpl	r6, [r0, #-3445]	; 0xfffff28b
    10d0:	31747261 	cmncc	r4, r1, ror #4
    10d4:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    10d8:	74535f64 	ldrbvc	r5, [r3], #-3940	; 0xfffff09c
    10dc:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    10e0:	72617500 	rsbvc	r7, r1, #0, 10
    10e4:	00632e74 	rsbeq	r2, r3, r4, ror lr
    10e8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
    10ec:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
    10f0:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
    10f4:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
    10f8:	61550064 	cmpvs	r5, r4, rrx
    10fc:	5f317472 	svcpl	0x00317472
    1100:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
    1104:	7479425f 	ldrbtvc	r4, [r9], #-607	; 0xfffffda1
    1108:	74730065 	ldrbtvc	r0, [r3], #-101	; 0xffffff9b
    110c:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
    1110:	635f5f00 	cmpvs	pc, #0, 30
    1114:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    1118:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    111c:	62005f5f 	andvs	r5, r0, #380	; 0x17c
    1120:	00647561 	rsbeq	r7, r4, r1, ror #10
    1124:	69645f75 	stmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1128:	616c0076 	smcvs	49158	; 0xc006
    112c:	6e497473 	mcrvs	4, 2, r7, cr9, cr3, {3}
    1130:	00786564 	rsbseq	r6, r8, r4, ror #10
    1134:	756e696d 	strbvc	r6, [lr, #-2413]!	; 0xfffff693
    1138:	74610073 	strbtvc	r0, [r1], #-115	; 0xffffff8d
    113c:	5500696f 	strpl	r6, [r0, #-2415]	; 0xfffff691
    1140:	31747261 	cmncc	r4, r1, ror #4
    1144:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1148:	6168435f 	cmnvs	r8, pc, asr r3
    114c:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    1150:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1154:	61550032 	cmpvs	r5, r2, lsr r0
    1158:	5f317472 	svcpl	0x00317472
    115c:	5f525349 	svcpl	0x00525349
    1160:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1164:	5500656c 	strpl	r6, [r0, #-1388]	; 0xfffffa94
    1168:	31747261 	cmncc	r4, r1, ror #4
    116c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1170:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    1174:	7200676e 	andvc	r6, r0, #28835840	; 0x1b80000
    1178:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    117c:	Address 0x0000117c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000024 	andeq	r0, r0, r4, lsr #32
      14:	00000000 	andeq	r0, r0, r0
      18:	400001f8 	strdmi	r0, [r0], -r8
      1c:	0000002c 	andeq	r0, r0, ip, lsr #32
      20:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      24:	07810880 	streq	r0, [r1, r0, lsl #17]
      28:	05830682 	streq	r0, [r3, #1666]	; 0x682
      2c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      30:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
      34:	0000040b 	andeq	r0, r0, fp, lsl #8
      38:	0000001c 	andeq	r0, r0, ip, lsl r0
      3c:	00000000 	andeq	r0, r0, r0
      40:	40000224 	andmi	r0, r0, r4, lsr #4
      44:	0000002c 	andeq	r0, r0, ip, lsr #32
      48:	460c0d42 	strmi	r0, [ip], -r2, asr #26
      4c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      50:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      54:	0000040b 	andeq	r0, r0, fp, lsl #8
      58:	00000020 	andeq	r0, r0, r0, lsr #32
      5c:	00000000 	andeq	r0, r0, r0
      60:	40000250 	andmi	r0, r0, r0, asr r2
      64:	00000024 	andeq	r0, r0, r4, lsr #32
      68:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
      6c:	05840683 	streq	r0, [r4, #1667]	; 0x683
      70:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      74:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
      78:	0000040b 	andeq	r0, r0, fp, lsl #8
      7c:	00000024 	andeq	r0, r0, r4, lsr #32
      80:	00000000 	andeq	r0, r0, r0
      84:	40000274 	andmi	r0, r0, r4, ror r2
      88:	00000034 	andeq	r0, r0, r4, lsr r0
      8c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
      90:	07850884 	streq	r0, [r5, r4, lsl #17]
      94:	05870686 	streq	r0, [r7, #1670]	; 0x686
      98:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      9c:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      a0:	0000040b 	andeq	r0, r0, fp, lsl #8
      a4:	00000024 	andeq	r0, r0, r4, lsr #32
      a8:	00000000 	andeq	r0, r0, r0
      ac:	400002a8 	andmi	r0, r0, r8, lsr #5
      b0:	000000f8 	strdeq	r0, [r0], -r8
      b4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      b8:	07810880 	streq	r0, [r1, r0, lsl #17]
      bc:	05830682 	streq	r0, [r3, #1666]	; 0x682
      c0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      c4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      c8:	0000040b 	andeq	r0, r0, fp, lsl #8
      cc:	00000028 	andeq	r0, r0, r8, lsr #32
      d0:	00000000 	andeq	r0, r0, r0
      d4:	400003a0 	andmi	r0, r0, r0, lsr #7
      d8:	0000005c 	andeq	r0, r0, ip, asr r0
      dc:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      e0:	09810a80 	stmibeq	r1, {r7, r9, fp}
      e4:	07830882 	streq	r0, [r3, r2, lsl #17]
      e8:	05850684 	streq	r0, [r5, #1668]	; 0x684
      ec:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      f0:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      f4:	0000040b 	andeq	r0, r0, fp, lsl #8
      f8:	00000024 	andeq	r0, r0, r4, lsr #32
      fc:	00000000 	andeq	r0, r0, r0
     100:	400003fc 	strdmi	r0, [r0], -ip
     104:	00000050 	andeq	r0, r0, r0, asr r0
     108:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     10c:	07810880 	streq	r0, [r1, r0, lsl #17]
     110:	05830682 	streq	r0, [r3, #1666]	; 0x682
     114:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     118:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     11c:	0000040b 	andeq	r0, r0, fp, lsl #8
     120:	00000024 	andeq	r0, r0, r4, lsr #32
     124:	00000000 	andeq	r0, r0, r0
     128:	4000044c 	andmi	r0, r0, ip, asr #8
     12c:	00000050 	andeq	r0, r0, r0, asr r0
     130:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     134:	07810880 	streq	r0, [r1, r0, lsl #17]
     138:	05830682 	streq	r0, [r3, #1666]	; 0x682
     13c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     140:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     144:	0000040b 	andeq	r0, r0, fp, lsl #8
     148:	00000020 	andeq	r0, r0, r0, lsr #32
     14c:	00000000 	andeq	r0, r0, r0
     150:	4000049c 	mulmi	r0, ip, r4
     154:	00000038 	andeq	r0, r0, r8, lsr r0
     158:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     15c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     160:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     164:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
     168:	0000040b 	andeq	r0, r0, fp, lsl #8
     16c:	0000001c 	andeq	r0, r0, ip, lsl r0
     170:	00000000 	andeq	r0, r0, r0
     174:	400004d4 	ldrdmi	r0, [r0], -r4
     178:	00000070 	andeq	r0, r0, r0, ror r0
     17c:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     180:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     184:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     188:	0000040b 	andeq	r0, r0, fp, lsl #8
     18c:	0000001c 	andeq	r0, r0, ip, lsl r0
     190:	00000000 	andeq	r0, r0, r0
     194:	40000544 	andmi	r0, r0, r4, asr #10
     198:	00000060 	andeq	r0, r0, r0, rrx
     19c:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     1a0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1a4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1a8:	0000040b 	andeq	r0, r0, fp, lsl #8
     1ac:	00000020 	andeq	r0, r0, r0, lsr #32
     1b0:	00000000 	andeq	r0, r0, r0
     1b4:	400005a4 	andmi	r0, r0, r4, lsr #11
     1b8:	00000040 	andeq	r0, r0, r0, asr #32
     1bc:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     1c0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1c4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1c8:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     1cc:	0000040b 	andeq	r0, r0, fp, lsl #8
     1d0:	00000020 	andeq	r0, r0, r0, lsr #32
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	400005e4 	andmi	r0, r0, r4, ror #11
     1dc:	00000028 	andeq	r0, r0, r8, lsr #32
     1e0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     1e4:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1e8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1ec:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     1f0:	0000040b 	andeq	r0, r0, fp, lsl #8
     1f4:	00000020 	andeq	r0, r0, r0, lsr #32
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	4000060c 	andmi	r0, r0, ip, lsl #12
     200:	00000028 	andeq	r0, r0, r8, lsr #32
     204:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     208:	05840683 	streq	r0, [r4, #1667]	; 0x683
     20c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     210:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     214:	0000040b 	andeq	r0, r0, fp, lsl #8
     218:	00000028 	andeq	r0, r0, r8, lsr #32
     21c:	00000000 	andeq	r0, r0, r0
     220:	40000634 	andmi	r0, r0, r4, lsr r6
     224:	0000007c 	andeq	r0, r0, ip, ror r0
     228:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     22c:	09810a80 	stmibeq	r1, {r7, r9, fp}
     230:	07830882 	streq	r0, [r3, r2, lsl #17]
     234:	05850684 	streq	r0, [r5, #1668]	; 0x684
     238:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     23c:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     240:	0000040b 	andeq	r0, r0, fp, lsl #8
     244:	00000024 	andeq	r0, r0, r4, lsr #32
     248:	00000000 	andeq	r0, r0, r0
     24c:	400006b0 			; <UNDEFINED> instruction: 0x400006b0
     250:	0000008c 	andeq	r0, r0, ip, lsl #1
     254:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     258:	07810880 	streq	r0, [r1, r0, lsl #17]
     25c:	05830682 	streq	r0, [r3, #1666]	; 0x682
     260:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     264:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     268:	0000040b 	andeq	r0, r0, fp, lsl #8
     26c:	0000000c 	andeq	r0, r0, ip
     270:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     274:	7c020001 	stcvc	0, cr0, [r2], {1}
     278:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     27c:	00000028 	andeq	r0, r0, r8, lsr #32
     280:	0000026c 	andeq	r0, r0, ip, ror #4
     284:	4000073c 	andmi	r0, r0, ip, lsr r7
     288:	00000848 	andeq	r0, r0, r8, asr #16
     28c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     290:	0a850b84 	beq	fe1430a8 <IRQ_STACK_BASE+0xba1430a8>
     294:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     298:	06890788 	streq	r0, [r9], r8, lsl #15
     29c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     2a0:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     2a4:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     2a8:	00000020 	andeq	r0, r0, r0, lsr #32
     2ac:	0000026c 	andeq	r0, r0, ip, ror #4
     2b0:	40000f84 	andmi	r0, r0, r4, lsl #31
     2b4:	00000080 	andeq	r0, r0, r0, lsl #1
     2b8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2bc:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2c0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2c4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2c8:	0000040b 	andeq	r0, r0, fp, lsl #8
     2cc:	00000020 	andeq	r0, r0, r0, lsr #32
     2d0:	0000026c 	andeq	r0, r0, ip, ror #4
     2d4:	40001004 	andmi	r1, r0, r4
     2d8:	00000088 	andeq	r0, r0, r8, lsl #1
     2dc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2e0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2e4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2e8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2ec:	0000040b 	andeq	r0, r0, fp, lsl #8
     2f0:	00000020 	andeq	r0, r0, r0, lsr #32
     2f4:	0000026c 	andeq	r0, r0, ip, ror #4
     2f8:	4000108c 	andmi	r1, r0, ip, lsl #1
     2fc:	00000088 	andeq	r0, r0, r8, lsl #1
     300:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     304:	05840683 	streq	r0, [r4, #1667]	; 0x683
     308:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     30c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     310:	0000040b 	andeq	r0, r0, fp, lsl #8
     314:	00000020 	andeq	r0, r0, r0, lsr #32
     318:	0000026c 	andeq	r0, r0, ip, ror #4
     31c:	40001114 	andmi	r1, r0, r4, lsl r1
     320:	00000088 	andeq	r0, r0, r8, lsl #1
     324:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     328:	05840683 	streq	r0, [r4, #1667]	; 0x683
     32c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     330:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     334:	0000040b 	andeq	r0, r0, fp, lsl #8
     338:	0000001c 	andeq	r0, r0, ip, lsl r0
     33c:	0000026c 	andeq	r0, r0, ip, ror #4
     340:	4000119c 	mulmi	r0, ip, r1
     344:	0000005c 	andeq	r0, r0, ip, asr r0
     348:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     34c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     350:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     354:	0000040b 	andeq	r0, r0, fp, lsl #8
     358:	0000001c 	andeq	r0, r0, ip, lsl r0
     35c:	0000026c 	andeq	r0, r0, ip, ror #4
     360:	400011f8 	strdmi	r1, [r0], -r8
     364:	0000002c 	andeq	r0, r0, ip, lsr #32
     368:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     36c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     370:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     374:	0000040b 	andeq	r0, r0, fp, lsl #8
     378:	0000000c 	andeq	r0, r0, ip
     37c:	0000026c 	andeq	r0, r0, ip, ror #4
     380:	40001224 	andmi	r1, r0, r4, lsr #4
     384:	00000030 	andeq	r0, r0, r0, lsr r0
     388:	0000000c 	andeq	r0, r0, ip
     38c:	0000026c 	andeq	r0, r0, ip, ror #4
     390:	40001254 	andmi	r1, r0, r4, asr r2
     394:	0000001c 	andeq	r0, r0, ip, lsl r0
     398:	0000000c 	andeq	r0, r0, ip
     39c:	0000026c 	andeq	r0, r0, ip, ror #4
     3a0:	40001270 	andmi	r1, r0, r0, ror r2
     3a4:	00000034 	andeq	r0, r0, r4, lsr r0
     3a8:	0000000c 	andeq	r0, r0, ip
     3ac:	0000026c 	andeq	r0, r0, ip, ror #4
     3b0:	400012a4 	andmi	r1, r0, r4, lsr #5
     3b4:	00000030 	andeq	r0, r0, r0, lsr r0
     3b8:	0000000c 	andeq	r0, r0, ip
     3bc:	0000026c 	andeq	r0, r0, ip, ror #4
     3c0:	400012d4 	ldrdmi	r1, [r0], -r4
     3c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     3c8:	0000000c 	andeq	r0, r0, ip
     3cc:	0000026c 	andeq	r0, r0, ip, ror #4
     3d0:	400012f0 	strdmi	r1, [r0], -r0
     3d4:	00000020 	andeq	r0, r0, r0, lsr #32
     3d8:	0000000c 	andeq	r0, r0, ip
     3dc:	0000026c 	andeq	r0, r0, ip, ror #4
     3e0:	40001310 	andmi	r1, r0, r0, lsl r3
     3e4:	00000034 	andeq	r0, r0, r4, lsr r0
     3e8:	0000000c 	andeq	r0, r0, ip
     3ec:	0000026c 	andeq	r0, r0, ip, ror #4
     3f0:	40001344 	andmi	r1, r0, r4, asr #6
     3f4:	00000030 	andeq	r0, r0, r0, lsr r0
     3f8:	0000000c 	andeq	r0, r0, ip
     3fc:	0000026c 	andeq	r0, r0, ip, ror #4
     400:	40001374 	andmi	r1, r0, r4, ror r3
     404:	0000001c 	andeq	r0, r0, ip, lsl r0
     408:	0000000c 	andeq	r0, r0, ip
     40c:	0000026c 	andeq	r0, r0, ip, ror #4
     410:	40001390 	mulmi	r0, r0, r3
     414:	00000020 	andeq	r0, r0, r0, lsr #32
     418:	0000000c 	andeq	r0, r0, ip
     41c:	0000026c 	andeq	r0, r0, ip, ror #4
     420:	400013b0 			; <UNDEFINED> instruction: 0x400013b0
     424:	00000034 	andeq	r0, r0, r4, lsr r0
     428:	00000014 	andeq	r0, r0, r4, lsl r0
     42c:	0000026c 	andeq	r0, r0, ip, ror #4
     430:	400013e4 	andmi	r1, r0, r4, ror #7
     434:	00000044 	andeq	r0, r0, r4, asr #32
     438:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     43c:	00000001 	andeq	r0, r0, r1
     440:	00000014 	andeq	r0, r0, r4, lsl r0
     444:	0000026c 	andeq	r0, r0, ip, ror #4
     448:	40001428 	andmi	r1, r0, r8, lsr #8
     44c:	00000048 	andeq	r0, r0, r8, asr #32
     450:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     454:	00018502 	andeq	r8, r1, r2, lsl #10
     458:	0000000c 	andeq	r0, r0, ip
     45c:	0000026c 	andeq	r0, r0, ip, ror #4
     460:	40001470 	andmi	r1, r0, r0, ror r4
     464:	0000003c 	andeq	r0, r0, ip, lsr r0
     468:	0000000c 	andeq	r0, r0, ip
     46c:	0000026c 	andeq	r0, r0, ip, ror #4
     470:	400014ac 	andmi	r1, r0, ip, lsr #9
     474:	0000003c 	andeq	r0, r0, ip, lsr r0
     478:	0000000c 	andeq	r0, r0, ip
     47c:	0000026c 	andeq	r0, r0, ip, ror #4
     480:	400014e8 	andmi	r1, r0, r8, ror #9
     484:	00000164 	andeq	r0, r0, r4, ror #2
     488:	0000000c 	andeq	r0, r0, ip
     48c:	0000026c 	andeq	r0, r0, ip, ror #4
     490:	4000164c 	andmi	r1, r0, ip, asr #12
     494:	00000164 	andeq	r0, r0, r4, ror #2
     498:	00000024 	andeq	r0, r0, r4, lsr #32
     49c:	0000026c 	andeq	r0, r0, ip, ror #4
     4a0:	400017b0 			; <UNDEFINED> instruction: 0x400017b0
     4a4:	000000a8 	andeq	r0, r0, r8, lsr #1
     4a8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     4ac:	07840883 	streq	r0, [r4, r3, lsl #17]
     4b0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     4b4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     4b8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     4bc:	0000040b 	andeq	r0, r0, fp, lsl #8
     4c0:	00000028 	andeq	r0, r0, r8, lsr #32
     4c4:	0000026c 	andeq	r0, r0, ip, ror #4
     4c8:	40001858 	andmi	r1, r0, r8, asr r8
     4cc:	000008dc 	ldrdeq	r0, [r0], -ip
     4d0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     4d4:	0a850b84 	beq	fe1432ec <IRQ_STACK_BASE+0xba1432ec>
     4d8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     4dc:	06890788 	streq	r0, [r9], r8, lsl #15
     4e0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     4e4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     4e8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     4ec:	00000024 	andeq	r0, r0, r4, lsr #32
     4f0:	0000026c 	andeq	r0, r0, ip, ror #4
     4f4:	40002134 	andmi	r2, r0, r4, lsr r1
     4f8:	000000e0 	andeq	r0, r0, r0, ror #1
     4fc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     500:	07840883 	streq	r0, [r4, r3, lsl #17]
     504:	05860685 	streq	r0, [r6, #1669]	; 0x685
     508:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     50c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     510:	0000040b 	andeq	r0, r0, fp, lsl #8
     514:	00000024 	andeq	r0, r0, r4, lsr #32
     518:	0000026c 	andeq	r0, r0, ip, ror #4
     51c:	40002214 	andmi	r2, r0, r4, lsl r2
     520:	000000f8 	strdeq	r0, [r0], -r8
     524:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     528:	07840883 	streq	r0, [r4, r3, lsl #17]
     52c:	05860685 	streq	r0, [r6, #1669]	; 0x685
     530:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     534:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     538:	0000040b 	andeq	r0, r0, fp, lsl #8
     53c:	00000020 	andeq	r0, r0, r0, lsr #32
     540:	0000026c 	andeq	r0, r0, ip, ror #4
     544:	4000230c 	andmi	r2, r0, ip, lsl #6
     548:	0000084c 	andeq	r0, r0, ip, asr #16
     54c:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     550:	86068507 	strhi	r8, [r6], -r7, lsl #10
     554:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     558:	8a028903 	bhi	a296c <IRQ_STACK_SIZE+0x9a96c>
     55c:	400e4401 	andmi	r4, lr, r1, lsl #8
     560:	0000000c 	andeq	r0, r0, ip
     564:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     568:	7c020001 	stcvc	0, cr0, [r2], {1}
     56c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     570:	0000000c 	andeq	r0, r0, ip
     574:	00000560 	andeq	r0, r0, r0, ror #10
     578:	40002b58 	andmi	r2, r0, r8, asr fp
     57c:	00000018 	andeq	r0, r0, r8, lsl r0
     580:	0000000c 	andeq	r0, r0, ip
     584:	00000560 	andeq	r0, r0, r0, ror #10
     588:	40002b70 	andmi	r2, r0, r0, ror fp
     58c:	00000014 	andeq	r0, r0, r4, lsl r0
     590:	0000000c 	andeq	r0, r0, ip
     594:	00000560 	andeq	r0, r0, r0, ror #10
     598:	40002b84 	andmi	r2, r0, r4, lsl #23
     59c:	00000018 	andeq	r0, r0, r8, lsl r0
     5a0:	0000000c 	andeq	r0, r0, ip
     5a4:	00000560 	andeq	r0, r0, r0, ror #10
     5a8:	40002b9c 	mulmi	r0, ip, fp
     5ac:	0000004c 	andeq	r0, r0, ip, asr #32
     5b0:	0000000c 	andeq	r0, r0, ip
     5b4:	00000560 	andeq	r0, r0, r0, ror #10
     5b8:	40002be8 	andmi	r2, r0, r8, ror #23
     5bc:	0000004c 	andeq	r0, r0, ip, asr #32
     5c0:	00000014 	andeq	r0, r0, r4, lsl r0
     5c4:	00000560 	andeq	r0, r0, r0, ror #10
     5c8:	40002c34 	andmi	r2, r0, r4, lsr ip
     5cc:	00000084 	andeq	r0, r0, r4, lsl #1
     5d0:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     5d4:	00018502 	andeq	r8, r1, r2, lsl #10
     5d8:	00000014 	andeq	r0, r0, r4, lsl r0
     5dc:	00000560 	andeq	r0, r0, r0, ror #10
     5e0:	40002cb8 			; <UNDEFINED> instruction: 0x40002cb8
     5e4:	0000008c 	andeq	r0, r0, ip, lsl #1
     5e8:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     5ec:	00018502 	andeq	r8, r1, r2, lsl #10
     5f0:	0000000c 	andeq	r0, r0, ip
     5f4:	00000560 	andeq	r0, r0, r0, ror #10
     5f8:	40002d44 	andmi	r2, r0, r4, asr #26
     5fc:	00000048 	andeq	r0, r0, r8, asr #32
     600:	0000000c 	andeq	r0, r0, ip
     604:	00000560 	andeq	r0, r0, r0, ror #10
     608:	40002d8c 	andmi	r2, r0, ip, lsl #27
     60c:	0000001c 	andeq	r0, r0, ip, lsl r0
     610:	0000000c 	andeq	r0, r0, ip
     614:	00000560 	andeq	r0, r0, r0, ror #10
     618:	40002da8 	andmi	r2, r0, r8, lsr #27
     61c:	00000018 	andeq	r0, r0, r8, lsl r0
     620:	0000000c 	andeq	r0, r0, ip
     624:	00000560 	andeq	r0, r0, r0, ror #10
     628:	40002dc0 	andmi	r2, r0, r0, asr #27
     62c:	00000018 	andeq	r0, r0, r8, lsl r0
     630:	0000000c 	andeq	r0, r0, ip
     634:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     638:	7c020001 	stcvc	0, cr0, [r2], {1}
     63c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     640:	00000028 	andeq	r0, r0, r8, lsr #32
     644:	00000630 	andeq	r0, r0, r0, lsr r6
     648:	40002dd8 	ldrdmi	r2, [r0], -r8
     64c:	000007c4 	andeq	r0, r0, r4, asr #15
     650:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     654:	0a850b84 	beq	fe14346c <IRQ_STACK_BASE+0xba14346c>
     658:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     65c:	06890788 	streq	r0, [r9], r8, lsl #15
     660:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     664:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     668:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     66c:	0000000c 	andeq	r0, r0, ip
     670:	00000630 	andeq	r0, r0, r0, lsr r6
     674:	4000359c 	mulmi	r0, ip, r5
     678:	00000004 	andeq	r0, r0, r4
     67c:	0000000c 	andeq	r0, r0, ip
     680:	00000630 	andeq	r0, r0, r0, lsr r6
     684:	400035a0 	andmi	r3, r0, r0, lsr #11
     688:	00000068 	andeq	r0, r0, r8, rrx
     68c:	0000001c 	andeq	r0, r0, ip, lsl r0
     690:	00000630 	andeq	r0, r0, r0, lsr r6
     694:	40003608 	andmi	r3, r0, r8, lsl #12
     698:	000001c8 	andeq	r0, r0, r8, asr #3
     69c:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     6a0:	86058506 	strhi	r8, [r5], -r6, lsl #10
     6a4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     6a8:	00018902 	andeq	r8, r1, r2, lsl #18
     6ac:	00000020 	andeq	r0, r0, r0, lsr #32
     6b0:	00000630 	andeq	r0, r0, r0, lsr r6
     6b4:	400037d0 	ldrdmi	r3, [r0], -r0
     6b8:	0000017c 	andeq	r0, r0, ip, ror r1
     6bc:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6c0:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6c4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6c8:	8a028903 	bhi	a2adc <IRQ_STACK_SIZE+0x9aadc>
     6cc:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     6d0:	00000014 	andeq	r0, r0, r4, lsl r0
     6d4:	00000630 	andeq	r0, r0, r0, lsr r6
     6d8:	4000394c 	andmi	r3, r0, ip, asr #18
     6dc:	00000030 	andeq	r0, r0, r0, lsr r0
     6e0:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     6e4:	00000001 	andeq	r0, r0, r1
     6e8:	0000000c 	andeq	r0, r0, ip
     6ec:	00000630 	andeq	r0, r0, r0, lsr r6
     6f0:	4000397c 	andmi	r3, r0, ip, ror r9
     6f4:	00000028 	andeq	r0, r0, r8, lsr #32
     6f8:	0000000c 	andeq	r0, r0, ip
     6fc:	00000630 	andeq	r0, r0, r0, lsr r6
     700:	400039a4 	andmi	r3, r0, r4, lsr #19
     704:	00000024 	andeq	r0, r0, r4, lsr #32
     708:	00000018 	andeq	r0, r0, r8, lsl r0
     70c:	00000630 	andeq	r0, r0, r0, lsr r6
     710:	400039c8 	andmi	r3, r0, r8, asr #19
     714:	00000088 	andeq	r0, r0, r8, lsl #1
     718:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     71c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     720:	00000001 	andeq	r0, r0, r1
     724:	00000018 	andeq	r0, r0, r8, lsl r0
     728:	00000630 	andeq	r0, r0, r0, lsr r6
     72c:	40003a50 	andmi	r3, r0, r0, asr sl
     730:	00000088 	andeq	r0, r0, r8, lsl #1
     734:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     738:	86028503 	strhi	r8, [r2], -r3, lsl #10
     73c:	00000001 	andeq	r0, r0, r1
     740:	0000000c 	andeq	r0, r0, ip
     744:	00000630 	andeq	r0, r0, r0, lsr r6
     748:	40003ad8 	ldrdmi	r3, [r0], -r8
     74c:	00000014 	andeq	r0, r0, r4, lsl r0
     750:	00000020 	andeq	r0, r0, r0, lsr #32
     754:	00000630 	andeq	r0, r0, r0, lsr r6
     758:	40003aec 	andmi	r3, r0, ip, ror #21
     75c:	000000a4 	andeq	r0, r0, r4, lsr #1
     760:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     764:	86068507 	strhi	r8, [r6], -r7, lsl #10
     768:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     76c:	8a028903 	bhi	a2b80 <IRQ_STACK_SIZE+0x9ab80>
     770:	300e4201 	andcc	r4, lr, r1, lsl #4
     774:	00000020 	andeq	r0, r0, r0, lsr #32
     778:	00000630 	andeq	r0, r0, r0, lsr r6
     77c:	40003b90 	mulmi	r0, r0, fp
     780:	0000008c 	andeq	r0, r0, ip, lsl #1
     784:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     788:	86068507 	strhi	r8, [r6], -r7, lsl #10
     78c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     790:	8a028903 	bhi	a2ba4 <IRQ_STACK_SIZE+0x9aba4>
     794:	280e4201 	stmdacs	lr, {r0, r9, lr}
     798:	0000000c 	andeq	r0, r0, ip
     79c:	00000630 	andeq	r0, r0, r0, lsr r6
     7a0:	40003c1c 	andmi	r3, r0, ip, lsl ip
     7a4:	00000028 	andeq	r0, r0, r8, lsr #32
     7a8:	0000000c 	andeq	r0, r0, ip
     7ac:	00000630 	andeq	r0, r0, r0, lsr r6
     7b0:	40003c44 	andmi	r3, r0, r4, asr #24
     7b4:	00000034 	andeq	r0, r0, r4, lsr r0
     7b8:	0000000c 	andeq	r0, r0, ip
     7bc:	00000630 	andeq	r0, r0, r0, lsr r6
     7c0:	40003c78 	andmi	r3, r0, r8, ror ip
     7c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     7c8:	0000000c 	andeq	r0, r0, ip
     7cc:	00000630 	andeq	r0, r0, r0, lsr r6
     7d0:	40003c94 	mulmi	r0, r4, ip
     7d4:	00000024 	andeq	r0, r0, r4, lsr #32
     7d8:	00000028 	andeq	r0, r0, r8, lsr #32
     7dc:	00000630 	andeq	r0, r0, r0, lsr r6
     7e0:	40003cb8 			; <UNDEFINED> instruction: 0x40003cb8
     7e4:	00000144 	andeq	r0, r0, r4, asr #2
     7e8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     7ec:	0a850b84 	beq	fe143604 <IRQ_STACK_BASE+0xba143604>
     7f0:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     7f4:	06890788 	streq	r0, [r9], r8, lsl #15
     7f8:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     7fc:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     800:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     804:	00000020 	andeq	r0, r0, r0, lsr #32
     808:	00000630 	andeq	r0, r0, r0, lsr r6
     80c:	40003dfc 	strdmi	r3, [r0], -ip
     810:	000003c8 	andeq	r0, r0, r8, asr #7
     814:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     818:	86068507 	strhi	r8, [r6], -r7, lsl #10
     81c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     820:	8a028903 	bhi	a2c34 <IRQ_STACK_SIZE+0x9ac34>
     824:	780e4201 	stmdavc	lr, {r0, r9, lr}
     828:	00000020 	andeq	r0, r0, r0, lsr #32
     82c:	00000630 	andeq	r0, r0, r0, lsr r6
     830:	400041c4 	andmi	r4, r0, r4, asr #3
     834:	00000174 	andeq	r0, r0, r4, ror r1
     838:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     83c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     840:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     844:	8a028903 	bhi	a2c58 <IRQ_STACK_SIZE+0x9ac58>
     848:	680e4201 	stmdavs	lr, {r0, r9, lr}
     84c:	00000028 	andeq	r0, r0, r8, lsr #32
     850:	00000630 	andeq	r0, r0, r0, lsr r6
     854:	40004338 	andmi	r4, r0, r8, lsr r3
     858:	0000021c 	andeq	r0, r0, ip, lsl r2
     85c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     860:	0a850b84 	beq	fe143678 <IRQ_STACK_BASE+0xba143678>
     864:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     868:	06890788 	streq	r0, [r9], r8, lsl #15
     86c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     870:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     874:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     878:	0000001c 	andeq	r0, r0, ip, lsl r0
     87c:	00000630 	andeq	r0, r0, r0, lsr r6
     880:	40004554 	andmi	r4, r0, r4, asr r5
     884:	00000080 	andeq	r0, r0, r0, lsl #1
     888:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     88c:	86048505 	strhi	r8, [r4], -r5, lsl #10
     890:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     894:	00000001 	andeq	r0, r0, r1
     898:	00000014 	andeq	r0, r0, r4, lsl r0
     89c:	00000630 	andeq	r0, r0, r0, lsr r6
     8a0:	400045d4 	ldrdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     8a4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     8a8:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     8ac:	00000001 	andeq	r0, r0, r1
     8b0:	00000028 	andeq	r0, r0, r8, lsr #32
     8b4:	00000630 	andeq	r0, r0, r0, lsr r6
     8b8:	40004788 	andmi	r4, r0, r8, lsl #15
     8bc:	00000238 	andeq	r0, r0, r8, lsr r2
     8c0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     8c4:	0a850b84 	beq	fe1436dc <IRQ_STACK_BASE+0xba1436dc>
     8c8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     8cc:	06890788 	streq	r0, [r9], r8, lsl #15
     8d0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     8d4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     8d8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
     8e0:	00000630 	andeq	r0, r0, r0, lsr r6
     8e4:	400049c0 	andmi	r4, r0, r0, asr #19
     8e8:	0000004c 	andeq	r0, r0, ip, asr #32
     8ec:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     8f0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8f4:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     8f8:	0000040b 	andeq	r0, r0, fp, lsl #8
     8fc:	0000000c 	andeq	r0, r0, ip
     900:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     904:	7c020001 	stcvc	0, cr0, [r2], {1}
     908:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     90c:	0000000c 	andeq	r0, r0, ip
     910:	000008fc 	strdeq	r0, [r0], -ip
     914:	40004a0c 	andmi	r4, r0, ip, lsl #20
     918:	00000014 	andeq	r0, r0, r4, lsl r0
     91c:	0000000c 	andeq	r0, r0, ip
     920:	000008fc 	strdeq	r0, [r0], -ip
     924:	40004a20 	andmi	r4, r0, r0, lsr #20
     928:	00000014 	andeq	r0, r0, r4, lsl r0
     92c:	0000000c 	andeq	r0, r0, ip
     930:	000008fc 	strdeq	r0, [r0], -ip
     934:	40004a34 	andmi	r4, r0, r4, lsr sl
     938:	00000018 	andeq	r0, r0, r8, lsl r0
     93c:	0000000c 	andeq	r0, r0, ip
     940:	000008fc 	strdeq	r0, [r0], -ip
     944:	40004a4c 	andmi	r4, r0, ip, asr #20
     948:	0000001c 	andeq	r0, r0, ip, lsl r0
     94c:	0000000c 	andeq	r0, r0, ip
     950:	000008fc 	strdeq	r0, [r0], -ip
     954:	40004a68 	andmi	r4, r0, r8, ror #20
     958:	00000030 	andeq	r0, r0, r0, lsr r0
     95c:	00000020 	andeq	r0, r0, r0, lsr #32
     960:	000008fc 	strdeq	r0, [r0], -ip
     964:	40004a98 	mulmi	r0, r8, sl
     968:	000000a8 	andeq	r0, r0, r8, lsr #1
     96c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     970:	05840683 	streq	r0, [r4, #1667]	; 0x683
     974:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     978:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     97c:	0000040b 	andeq	r0, r0, fp, lsl #8
     980:	0000000c 	andeq	r0, r0, ip
     984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     988:	7c020001 	stcvc	0, cr0, [r2], {1}
     98c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     990:	0000000c 	andeq	r0, r0, ip
     994:	00000980 	andeq	r0, r0, r0, lsl #19
     998:	40004b40 	andmi	r4, r0, r0, asr #22
     99c:	00000024 	andeq	r0, r0, r4, lsr #32
     9a0:	0000000c 	andeq	r0, r0, ip
     9a4:	00000980 	andeq	r0, r0, r0, lsl #19
     9a8:	40004b64 	andmi	r4, r0, r4, ror #22
     9ac:	0000001c 	andeq	r0, r0, ip, lsl r0
     9b0:	0000000c 	andeq	r0, r0, ip
     9b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9b8:	7c020001 	stcvc	0, cr0, [r2], {1}
     9bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9c0:	00000024 	andeq	r0, r0, r4, lsr #32
     9c4:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     9c8:	40004b80 	andmi	r4, r0, r0, lsl #23
     9cc:	0000004c 	andeq	r0, r0, ip, asr #32
     9d0:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     9d4:	07840883 	streq	r0, [r4, r3, lsl #17]
     9d8:	05860685 	streq	r0, [r6, #1669]	; 0x685
     9dc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     9e0:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     9e4:	0000040b 	andeq	r0, r0, fp, lsl #8
     9e8:	0000001c 	andeq	r0, r0, ip, lsl r0
     9ec:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     9f0:	40004bcc 	andmi	r4, r0, ip, asr #23
     9f4:	00000178 	andeq	r0, r0, r8, ror r1
     9f8:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     9fc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a00:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     a04:	0000040b 	andeq	r0, r0, fp, lsl #8
     a08:	0000000c 	andeq	r0, r0, ip
     a0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a10:	7c020001 	stcvc	0, cr0, [r2], {1}
     a14:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a18:	00000028 	andeq	r0, r0, r8, lsr #32
     a1c:	00000a08 	andeq	r0, r0, r8, lsl #20
     a20:	40004d44 	andmi	r4, r0, r4, asr #26
     a24:	00000314 	andeq	r0, r0, r4, lsl r3
     a28:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a2c:	0a850b84 	beq	fe143844 <IRQ_STACK_BASE+0xba143844>
     a30:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     a34:	06890788 	streq	r0, [r9], r8, lsl #15
     a38:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     a3c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     a40:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a4c:	7c020001 	stcvc	0, cr0, [r2], {1}
     a50:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a54:	00000020 	andeq	r0, r0, r0, lsr #32
     a58:	00000a44 	andeq	r0, r0, r4, asr #20
     a5c:	40005058 	andmi	r5, r0, r8, asr r0
     a60:	0000002c 	andeq	r0, r0, ip, lsr #32
     a64:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a68:	05840683 	streq	r0, [r4, #1667]	; 0x683
     a6c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a70:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     a74:	0000040b 	andeq	r0, r0, fp, lsl #8
     a78:	00000020 	andeq	r0, r0, r0, lsr #32
     a7c:	00000a44 	andeq	r0, r0, r4, asr #20
     a80:	40005084 	andmi	r5, r0, r4, lsl #1
     a84:	00000078 	andeq	r0, r0, r8, ror r0
     a88:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a8c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     a90:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a94:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     a98:	0000040b 	andeq	r0, r0, fp, lsl #8
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	00000a44 	andeq	r0, r0, r4, asr #20
     aa4:	400050fc 	strdmi	r5, [r0], -ip
     aa8:	00000014 	andeq	r0, r0, r4, lsl r0
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	00000a44 	andeq	r0, r0, r4, asr #20
     ab4:	40005110 	andmi	r5, r0, r0, lsl r1
     ab8:	00000014 	andeq	r0, r0, r4, lsl r0
     abc:	0000000c 	andeq	r0, r0, ip
     ac0:	00000a44 	andeq	r0, r0, r4, asr #20
     ac4:	40005124 	andmi	r5, r0, r4, lsr #2
     ac8:	0000001c 	andeq	r0, r0, ip, lsl r0
     acc:	0000000c 	andeq	r0, r0, ip
     ad0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ad4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ad8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     adc:	00000020 	andeq	r0, r0, r0, lsr #32
     ae0:	00000acc 	andeq	r0, r0, ip, asr #21
     ae4:	40005140 	andmi	r5, r0, r0, asr #2
     ae8:	00000030 	andeq	r0, r0, r0, lsr r0
     aec:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     af0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     af4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     af8:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     afc:	0000040b 	andeq	r0, r0, fp, lsl #8
     b00:	00000028 	andeq	r0, r0, r8, lsr #32
     b04:	00000acc 	andeq	r0, r0, ip, asr #21
     b08:	40005170 	andmi	r5, r0, r0, ror r1
     b0c:	0000008c 	andeq	r0, r0, ip, lsl #1
     b10:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     b14:	09840a83 	stmibeq	r4, {r0, r1, r7, r9, fp}
     b18:	07860885 	streq	r0, [r6, r5, lsl #17]
     b1c:	05880687 	streq	r0, [r8, #1671]	; 0x687
     b20:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b24:	0c4e028e 	sfmeq	f0, 2, [lr], {142}	; 0x8e
     b28:	0000040b 	andeq	r0, r0, fp, lsl #8
     b2c:	00000020 	andeq	r0, r0, r0, lsr #32
     b30:	00000acc 	andeq	r0, r0, ip, asr #21
     b34:	400051fc 	strdmi	r5, [r0], -ip
     b38:	0000002c 	andeq	r0, r0, ip, lsr #32
     b3c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     b40:	05840683 	streq	r0, [r4, #1667]	; 0x683
     b44:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b48:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     b4c:	0000040b 	andeq	r0, r0, fp, lsl #8
     b50:	00000020 	andeq	r0, r0, r0, lsr #32
     b54:	00000acc 	andeq	r0, r0, ip, asr #21
     b58:	40005228 	andmi	r5, r0, r8, lsr #4
     b5c:	0000002c 	andeq	r0, r0, ip, lsr #32
     b60:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     b64:	05840683 	streq	r0, [r4, #1667]	; 0x683
     b68:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b6c:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     b70:	0000040b 	andeq	r0, r0, fp, lsl #8
     b74:	0000000c 	andeq	r0, r0, ip
     b78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b7c:	7c020001 	stcvc	0, cr0, [r2], {1}
     b80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b84:	0000000c 	andeq	r0, r0, ip
     b88:	00000b74 	andeq	r0, r0, r4, ror fp
     b8c:	40005254 	andmi	r5, r0, r4, asr r2
     b90:	0000004c 	andeq	r0, r0, ip, asr #32
     b94:	0000000c 	andeq	r0, r0, ip
     b98:	00000b74 	andeq	r0, r0, r4, ror fp
     b9c:	400052a0 	andmi	r5, r0, r0, lsr #5
     ba0:	00000008 	andeq	r0, r0, r8
     ba4:	0000000c 	andeq	r0, r0, ip
     ba8:	00000b74 	andeq	r0, r0, r4, ror fp
     bac:	400052a8 	andmi	r5, r0, r8, lsr #5
     bb0:	0000000c 	andeq	r0, r0, ip
     bb4:	0000000c 	andeq	r0, r0, ip
     bb8:	00000b74 	andeq	r0, r0, r4, ror fp
     bbc:	400052b4 			; <UNDEFINED> instruction: 0x400052b4
     bc0:	00000010 	andeq	r0, r0, r0, lsl r0
     bc4:	0000000c 	andeq	r0, r0, ip
     bc8:	00000b74 	andeq	r0, r0, r4, ror fp
     bcc:	400052c4 	andmi	r5, r0, r4, asr #5
     bd0:	0000000c 	andeq	r0, r0, ip
     bd4:	00000010 	andeq	r0, r0, r0, lsl r0
     bd8:	00000b74 	andeq	r0, r0, r4, ror fp
     bdc:	400052d0 	ldrdmi	r5, [r0], -r0
     be0:	00000038 	andeq	r0, r0, r8, lsr r0
     be4:	00080e42 	andeq	r0, r8, r2, asr #28
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bf0:	7c020001 	stcvc	0, cr0, [r2], {1}
     bf4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bf8:	00000014 	andeq	r0, r0, r4, lsl r0
     bfc:	00000be8 	andeq	r0, r0, r8, ror #23
     c00:	40005308 	andmi	r5, r0, r8, lsl #6
     c04:	000000a8 	andeq	r0, r0, r8, lsr #1
     c08:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     c0c:	00000001 	andeq	r0, r0, r1
     c10:	0000001c 	andeq	r0, r0, ip, lsl r0
     c14:	00000be8 	andeq	r0, r0, r8, ror #23
     c18:	400053b0 			; <UNDEFINED> instruction: 0x400053b0
     c1c:	00000310 	andeq	r0, r0, r0, lsl r3
     c20:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     c24:	86058506 	strhi	r8, [r5], -r6, lsl #10
     c28:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     c2c:	00018902 	andeq	r8, r1, r2, lsl #18
     c30:	0000000c 	andeq	r0, r0, ip
     c34:	00000be8 	andeq	r0, r0, r8, ror #23
     c38:	400056c0 	andmi	r5, r0, r0, asr #13
     c3c:	00000040 	andeq	r0, r0, r0, asr #32
     c40:	0000000c 	andeq	r0, r0, ip
     c44:	00000be8 	andeq	r0, r0, r8, ror #23
     c48:	40005700 	andmi	r5, r0, r0, lsl #14
     c4c:	00000044 	andeq	r0, r0, r4, asr #32
     c50:	0000000c 	andeq	r0, r0, ip
     c54:	00000be8 	andeq	r0, r0, r8, ror #23
     c58:	40005744 	andmi	r5, r0, r4, asr #14
     c5c:	00000018 	andeq	r0, r0, r8, lsl r0
     c60:	0000000c 	andeq	r0, r0, ip
     c64:	00000be8 	andeq	r0, r0, r8, ror #23
     c68:	4000575c 	andmi	r5, r0, ip, asr r7
     c6c:	00000060 	andeq	r0, r0, r0, rrx
     c70:	0000000c 	andeq	r0, r0, ip
     c74:	00000be8 	andeq	r0, r0, r8, ror #23
     c78:	400057bc 			; <UNDEFINED> instruction: 0x400057bc
     c7c:	00000068 	andeq	r0, r0, r8, rrx
     c80:	0000000c 	andeq	r0, r0, ip
     c84:	00000be8 	andeq	r0, r0, r8, ror #23
     c88:	40005824 	andmi	r5, r0, r4, lsr #16
     c8c:	00000060 	andeq	r0, r0, r0, rrx
     c90:	0000000c 	andeq	r0, r0, ip
     c94:	00000be8 	andeq	r0, r0, r8, ror #23
     c98:	40005884 	andmi	r5, r0, r4, lsl #17
     c9c:	000000bc 	strheq	r0, [r0], -ip
     ca0:	0000000c 	andeq	r0, r0, ip
     ca4:	00000be8 	andeq	r0, r0, r8, ror #23
     ca8:	40005940 	andmi	r5, r0, r0, asr #18
     cac:	00000068 	andeq	r0, r0, r8, rrx
     cb0:	0000000c 	andeq	r0, r0, ip
     cb4:	00000be8 	andeq	r0, r0, r8, ror #23
     cb8:	400059a8 	andmi	r5, r0, r8, lsr #19
     cbc:	0000006c 	andeq	r0, r0, ip, rrx
     cc0:	0000000c 	andeq	r0, r0, ip
     cc4:	00000be8 	andeq	r0, r0, r8, ror #23
     cc8:	40005a14 	andmi	r5, r0, r4, lsl sl
     ccc:	00000088 	andeq	r0, r0, r8, lsl #1
     cd0:	0000000c 	andeq	r0, r0, ip
     cd4:	00000be8 	andeq	r0, r0, r8, ror #23
     cd8:	40005a9c 	mulmi	r0, ip, sl
     cdc:	000000c0 	andeq	r0, r0, r0, asr #1
     ce0:	00000024 	andeq	r0, r0, r4, lsr #32
     ce4:	00000be8 	andeq	r0, r0, r8, ror #23
     ce8:	40005b5c 	andmi	r5, r0, ip, asr fp
     cec:	000000e0 	andeq	r0, r0, r0, ror #1
     cf0:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     cf4:	07840883 	streq	r0, [r4, r3, lsl #17]
     cf8:	05860685 	streq	r0, [r6, #1669]	; 0x685
     cfc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     d00:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     d04:	0000040b 	andeq	r0, r0, fp, lsl #8
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000be8 	andeq	r0, r0, r8, ror #23
     d10:	40005c3c 	andmi	r5, r0, ip, lsr ip
     d14:	0000008c 	andeq	r0, r0, ip, lsl #1
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000be8 	andeq	r0, r0, r8, ror #23
     d20:	40005cc8 	andmi	r5, r0, r8, asr #25
     d24:	000000cc 	andeq	r0, r0, ip, asr #1
     d28:	00000018 	andeq	r0, r0, r8, lsl r0
     d2c:	00000be8 	andeq	r0, r0, r8, ror #23
     d30:	40005d94 	mulmi	r0, r4, sp
     d34:	00000110 	andeq	r0, r0, r0, lsl r1
     d38:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     d3c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     d40:	00000001 	andeq	r0, r0, r1
     d44:	00000018 	andeq	r0, r0, r8, lsl r0
     d48:	00000be8 	andeq	r0, r0, r8, ror #23
     d4c:	40005ea4 	andmi	r5, r0, r4, lsr #29
     d50:	00000124 	andeq	r0, r0, r4, lsr #2
     d54:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     d58:	86028503 	strhi	r8, [r2], -r3, lsl #10
     d5c:	00000001 	andeq	r0, r0, r1
     d60:	0000000c 	andeq	r0, r0, ip
     d64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d68:	7c020001 	stcvc	0, cr0, [r2], {1}
     d6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d70:	0000000c 	andeq	r0, r0, ip
     d74:	00000d60 	andeq	r0, r0, r0, ror #26
     d78:	40005fc8 	andmi	r5, r0, r8, asr #31
     d7c:	00000084 	andeq	r0, r0, r4, lsl #1
     d80:	0000001c 	andeq	r0, r0, ip, lsl r0
     d84:	00000d60 	andeq	r0, r0, r0, ror #26
     d88:	4000604c 	andmi	r6, r0, ip, asr #32
     d8c:	000000b8 	strheq	r0, [r0], -r8
     d90:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     d94:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     d98:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     d9c:	0000040b 	andeq	r0, r0, fp, lsl #8
     da0:	0000000c 	andeq	r0, r0, ip
     da4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     da8:	7c020001 	stcvc	0, cr0, [r2], {1}
     dac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     db0:	00000018 	andeq	r0, r0, r8, lsl r0
     db4:	00000da0 	andeq	r0, r0, r0, lsr #27
     db8:	40006108 	andmi	r6, r0, r8, lsl #2
     dbc:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     dc0:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     dc4:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     dc8:	0000100e 	andeq	r1, r0, lr
     dcc:	0000000c 	andeq	r0, r0, ip
     dd0:	00000da0 	andeq	r0, r0, r0, lsr #27
     dd4:	400061d8 	ldrdmi	r6, [r0], -r8
     dd8:	00000054 	andeq	r0, r0, r4, asr r0
     ddc:	00000014 	andeq	r0, r0, r4, lsl r0
     de0:	00000da0 	andeq	r0, r0, r0, lsr #27
     de4:	4000622c 	andmi	r6, r0, ip, lsr #4
     de8:	0000006c 	andeq	r0, r0, ip, rrx
     dec:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     df0:	00000001 	andeq	r0, r0, r1
     df4:	00000024 	andeq	r0, r0, r4, lsr #32
     df8:	00000da0 	andeq	r0, r0, r0, lsr #27
     dfc:	40006298 	mulmi	r0, r8, r2
     e00:	00000098 	muleq	r0, r8, r0
     e04:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     e08:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     e0c:	01830282 	orreq	r0, r3, r2, lsl #5
     e10:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     e14:	068e078d 	streq	r0, [lr], sp, lsl #15
     e18:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     e1c:	0000000c 	andeq	r0, r0, ip
     e20:	00000da0 	andeq	r0, r0, r0, lsr #27
     e24:	40006330 	andmi	r6, r0, r0, lsr r3
     e28:	00000028 	andeq	r0, r0, r8, lsr #32
     e2c:	0000000c 	andeq	r0, r0, ip
     e30:	00000da0 	andeq	r0, r0, r0, lsr #27
     e34:	40006358 	andmi	r6, r0, r8, asr r3
     e38:	0000001c 	andeq	r0, r0, ip, lsl r0
     e3c:	00000024 	andeq	r0, r0, r4, lsr #32
     e40:	00000da0 	andeq	r0, r0, r0, lsr #27
     e44:	40006374 	andmi	r6, r0, r4, ror r3
     e48:	000000cc 	andeq	r0, r0, ip, asr #1
     e4c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     e50:	07850884 	streq	r0, [r5, r4, lsl #17]
     e54:	05870686 	streq	r0, [r7, #1670]	; 0x686
     e58:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     e5c:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     e60:	0000040b 	andeq	r0, r0, fp, lsl #8
     e64:	00000024 	andeq	r0, r0, r4, lsr #32
     e68:	00000da0 	andeq	r0, r0, r0, lsr #27
     e6c:	40006440 	andmi	r6, r0, r0, asr #8
     e70:	000000f8 	strdeq	r0, [r0], -r8
     e74:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     e78:	07850884 	streq	r0, [r5, r4, lsl #17]
     e7c:	05870686 	streq	r0, [r7, #1670]	; 0x686
     e80:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     e84:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     e88:	0000040b 	andeq	r0, r0, fp, lsl #8
     e8c:	00000024 	andeq	r0, r0, r4, lsr #32
     e90:	00000da0 	andeq	r0, r0, r0, lsr #27
     e94:	40006538 	andmi	r6, r0, r8, lsr r5
     e98:	000001fc 	strdeq	r0, [r0], -ip
     e9c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     ea0:	07850884 	streq	r0, [r5, r4, lsl #17]
     ea4:	05870686 	streq	r0, [r7, #1670]	; 0x686
     ea8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     eac:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     eb0:	0000040b 	andeq	r0, r0, fp, lsl #8
     eb4:	0000000c 	andeq	r0, r0, ip
     eb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ebc:	7c020001 	stcvc	0, cr0, [r2], {1}
     ec0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ec4:	00000014 	andeq	r0, r0, r4, lsl r0
     ec8:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     ecc:	40006da4 	andmi	r6, r0, r4, lsr #27
     ed0:	00000018 	andeq	r0, r0, r8, lsl r0
     ed4:	83080e42 	movwhi	r0, #36418	; 0x8e42
     ed8:	00018e02 	andeq	r8, r1, r2, lsl #28
     edc:	00000014 	andeq	r0, r0, r4, lsl r0
     ee0:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     ee4:	40006dbc 			; <UNDEFINED> instruction: 0x40006dbc
     ee8:	00000018 	andeq	r0, r0, r8, lsl r0
     eec:	83080e42 	movwhi	r0, #36418	; 0x8e42
     ef0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ef4:	0000000c 	andeq	r0, r0, ip
     ef8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     efc:	7c020001 	stcvc	0, cr0, [r2], {1}
     f00:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f04:	00000014 	andeq	r0, r0, r4, lsl r0
     f08:	00000ef4 	strdeq	r0, [r0], -r4
     f0c:	40006dd4 	ldrdmi	r6, [r0], -r4
     f10:	00000020 	andeq	r0, r0, r0, lsr #32
     f14:	83080e42 	movwhi	r0, #36418	; 0x8e42
     f18:	00018e02 	andeq	r8, r1, r2, lsl #28
     f1c:	00000014 	andeq	r0, r0, r4, lsl r0
     f20:	00000ef4 	strdeq	r0, [r0], -r4
     f24:	40006df4 	strdmi	r6, [r0], -r4
     f28:	00000020 	andeq	r0, r0, r0, lsr #32
     f2c:	83080e42 	movwhi	r0, #36418	; 0x8e42
     f30:	00018e02 	andeq	r8, r1, r2, lsl #28
     f34:	0000000c 	andeq	r0, r0, ip
     f38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f3c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f40:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f44:	00000024 	andeq	r0, r0, r4, lsr #32
     f48:	00000f34 	andeq	r0, r0, r4, lsr pc
     f4c:	40006e14 	andmi	r6, r0, r4, lsl lr
     f50:	0000072c 	andeq	r0, r0, ip, lsr #14
     f54:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f58:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f5c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f60:	8a048905 	bhi	12337c <IRQ_STACK_SIZE+0x11b37c>
     f64:	8e028b03 	vmlahi.f64	d8, d2, d3
     f68:	300e5801 	andcc	r5, lr, r1, lsl #16
     f6c:	0000000c 	andeq	r0, r0, ip
     f70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f74:	7c020001 	stcvc	0, cr0, [r2], {1}
     f78:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f7c:	00000018 	andeq	r0, r0, r8, lsl r0
     f80:	00000f6c 	andeq	r0, r0, ip, ror #30
     f84:	40007540 	andmi	r7, r0, r0, asr #10
     f88:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f8c:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
     f90:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f94:	00018702 	andeq	r8, r1, r2, lsl #14
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fa0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fa4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	00000f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
     fb0:	40007630 	andmi	r7, r0, r0, lsr r6
     fb4:	00000004 	andeq	r0, r0, r4
     fb8:	0000000c 	andeq	r0, r0, ip
     fbc:	00000f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
     fc0:	40007634 	andmi	r7, r0, r4, lsr r6
     fc4:	00000004 	andeq	r0, r0, r4
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fd0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fd4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fd8:	00000018 	andeq	r0, r0, r8, lsl r0
     fdc:	00000fc8 	andeq	r0, r0, r8, asr #31
     fe0:	40007638 	andmi	r7, r0, r8, lsr r6
     fe4:	00000044 	andeq	r0, r0, r4, asr #32
     fe8:	83100e42 	tsthi	r0, #1056	; 0x420
     fec:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     ff0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ff4:	0000000c 	andeq	r0, r0, ip
     ff8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ffc:	7c020001 	stcvc	0, cr0, [r2], {1}
    1000:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1004:	0000000c 	andeq	r0, r0, ip
    1008:	00000ff4 	strdeq	r0, [r0], -r4
    100c:	4000767c 	andmi	r7, r0, ip, ror r6
    1010:	00000060 	andeq	r0, r0, r0, rrx
    1014:	0000000c 	andeq	r0, r0, ip
    1018:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    101c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1020:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1024:	00000024 	andeq	r0, r0, r4, lsr #32
    1028:	00001014 	andeq	r1, r0, r4, lsl r0
    102c:	400076dc 	ldrdmi	r7, [r0], -ip
    1030:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1034:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1038:	86088509 	strhi	r8, [r8], -r9, lsl #10
    103c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1040:	8a048905 	bhi	12345c <IRQ_STACK_SIZE+0x11b45c>
    1044:	8e028b03 	vmlahi.f64	d8, d2, d3
    1048:	380e4401 	stmdacc	lr, {r0, sl, lr}
    104c:	00000014 	andeq	r0, r0, r4, lsl r0
    1050:	00001014 	andeq	r1, r0, r4, lsl r0
    1054:	400078ac 	andmi	r7, r0, ip, lsr #17
    1058:	00000028 	andeq	r0, r0, r8, lsr #32
    105c:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
    1060:	00000001 	andeq	r0, r0, r1
    1064:	0000000c 	andeq	r0, r0, ip
    1068:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    106c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1070:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1074:	00000018 	andeq	r0, r0, r8, lsl r0
    1078:	00001064 	andeq	r1, r0, r4, rrx
    107c:	400078d4 	ldrdmi	r7, [r0], -r4
    1080:	00000050 	andeq	r0, r0, r0, asr r0
    1084:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
    1088:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    108c:	780e4201 	stmdavc	lr, {r0, r9, lr}
    1090:	00000014 	andeq	r0, r0, r4, lsl r0
    1094:	00001064 	andeq	r1, r0, r4, rrx
    1098:	40007924 	andmi	r7, r0, r4, lsr #18
    109c:	00000028 	andeq	r0, r0, r8, lsr #32
    10a0:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
    10a4:	00000001 	andeq	r0, r0, r1
    10a8:	0000000c 	andeq	r0, r0, ip
    10ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10b0:	7c020001 	stcvc	0, cr0, [r2], {1}
    10b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10b8:	0000001c 	andeq	r0, r0, ip, lsl r0
    10bc:	000010a8 	andeq	r1, r0, r8, lsr #1
    10c0:	4000794c 	andmi	r7, r0, ip, asr #18
    10c4:	00000100 	andeq	r0, r0, r0, lsl #2
    10c8:	83180e42 	tsthi	r8, #1056	; 0x420
    10cc:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    10d0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    10d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10d8:	0000001c 	andeq	r0, r0, ip, lsl r0
    10dc:	000010a8 	andeq	r1, r0, r8, lsr #1
    10e0:	40007a4c 	andmi	r7, r0, ip, asr #20
    10e4:	0000026c 	andeq	r0, r0, ip, ror #4
    10e8:	83180e42 	tsthi	r8, #1056	; 0x420
    10ec:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    10f0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    10f4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f8:	0000000c 	andeq	r0, r0, ip
    10fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1100:	7c020001 	stcvc	0, cr0, [r2], {1}
    1104:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1108:	00000018 	andeq	r0, r0, r8, lsl r0
    110c:	000010f8 	strdeq	r1, [r0], -r8
    1110:	40007cb8 			; <UNDEFINED> instruction: 0x40007cb8
    1114:	0000002c 	andeq	r0, r0, ip, lsr #32
    1118:	83100e42 	tsthi	r0, #1056	; 0x420
    111c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1120:	00018e02 	andeq	r8, r1, r2, lsl #28
    1124:	00000018 	andeq	r0, r0, r8, lsl r0
    1128:	000010f8 	strdeq	r1, [r0], -r8
    112c:	40007ce4 	andmi	r7, r0, r4, ror #25
    1130:	00000108 	andeq	r0, r0, r8, lsl #2
    1134:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
    1138:	86038504 	strhi	r8, [r3], -r4, lsl #10
    113c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1140:	0000000c 	andeq	r0, r0, ip
    1144:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1148:	7c020001 	stcvc	0, cr0, [r2], {1}
    114c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1150:	00000028 	andeq	r0, r0, r8, lsr #32
    1154:	00001140 	andeq	r1, r0, r0, asr #2
    1158:	40007dec 	andmi	r7, r0, ip, ror #27
    115c:	00001f0c 	andeq	r1, r0, ip, lsl #30
    1160:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1164:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1168:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    116c:	8a048905 	bhi	123588 <IRQ_STACK_SIZE+0x11b588>
    1170:	8e028b03 	vmlahi.f64	d8, d2, d3
    1174:	b00e4201 	andlt	r4, lr, r1, lsl #4
    1178:	00000002 	andeq	r0, r0, r2
    117c:	0000000c 	andeq	r0, r0, ip
    1180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1184:	7c020001 	stcvc	0, cr0, [r2], {1}
    1188:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    118c:	00000024 	andeq	r0, r0, r4, lsr #32
    1190:	0000117c 	andeq	r1, r0, ip, ror r1
    1194:	40009cf8 	strdmi	r9, [r0], -r8
    1198:	000001e0 	andeq	r0, r0, r0, ror #3
    119c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11a0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11a4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11a8:	8a048905 	bhi	1235c4 <IRQ_STACK_SIZE+0x11b5c4>
    11ac:	8e028b03 	vmlahi.f64	d8, d2, d3
    11b0:	300e4a01 	andcc	r4, lr, r1, lsl #20
    11b4:	00000028 	andeq	r0, r0, r8, lsr #32
    11b8:	0000117c 	andeq	r1, r0, ip, ror r1
    11bc:	40009ed8 	ldrdmi	r9, [r0], -r8
    11c0:	000016f4 	strdeq	r1, [r0], -r4
    11c4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11c8:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11cc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11d0:	8a048905 	bhi	1235ec <IRQ_STACK_SIZE+0x11b5ec>
    11d4:	8e028b03 	vmlahi.f64	d8, d2, d3
    11d8:	980e4401 	stmdals	lr, {r0, sl, lr}
    11dc:	00000001 	andeq	r0, r0, r1
    11e0:	0000000c 	andeq	r0, r0, ip
    11e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11e8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11ec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11f0:	00000014 	andeq	r0, r0, r4, lsl r0
    11f4:	000011e0 	andeq	r1, r0, r0, ror #3
    11f8:	4000b5d0 	ldrdmi	fp, [r0], -r0
    11fc:	00000070 	andeq	r0, r0, r0, ror r0
    1200:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1204:	00018e02 	andeq	r8, r1, r2, lsl #28
    1208:	0000000c 	andeq	r0, r0, ip
    120c:	000011e0 	andeq	r1, r0, r0, ror #3
    1210:	4000b640 	andmi	fp, r0, r0, asr #12
    1214:	0000000c 	andeq	r0, r0, ip
    1218:	0000000c 	andeq	r0, r0, ip
    121c:	000011e0 	andeq	r1, r0, r0, ror #3
    1220:	4000b64c 	andmi	fp, r0, ip, asr #12
    1224:	00000010 	andeq	r0, r0, r0, lsl r0
    1228:	0000000c 	andeq	r0, r0, ip
    122c:	000011e0 	andeq	r1, r0, r0, ror #3
    1230:	4000b65c 	andmi	fp, r0, ip, asr r6
    1234:	0000000c 	andeq	r0, r0, ip
    1238:	0000000c 	andeq	r0, r0, ip
    123c:	000011e0 	andeq	r1, r0, r0, ror #3
    1240:	4000b668 	andmi	fp, r0, r8, ror #12
    1244:	00000008 	andeq	r0, r0, r8
    1248:	0000000c 	andeq	r0, r0, ip
    124c:	000011e0 	andeq	r1, r0, r0, ror #3
    1250:	4000b670 	andmi	fp, r0, r0, ror r6
    1254:	0000000c 	andeq	r0, r0, ip
    1258:	0000000c 	andeq	r0, r0, ip
    125c:	000011e0 	andeq	r1, r0, r0, ror #3
    1260:	4000b67c 	andmi	fp, r0, ip, ror r6
    1264:	00000018 	andeq	r0, r0, r8, lsl r0
    1268:	0000000c 	andeq	r0, r0, ip
    126c:	000011e0 	andeq	r1, r0, r0, ror #3
    1270:	4000b694 	mulmi	r0, r4, r6
    1274:	0000000c 	andeq	r0, r0, ip
    1278:	0000000c 	andeq	r0, r0, ip
    127c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1280:	7c020001 	stcvc	0, cr0, [r2], {1}
    1284:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1288:	00000018 	andeq	r0, r0, r8, lsl r0
    128c:	00001278 	andeq	r1, r0, r8, ror r2
    1290:	4000b6a0 	andmi	fp, r0, r0, lsr #13
    1294:	00000114 	andeq	r0, r0, r4, lsl r1
    1298:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    129c:	86028503 	strhi	r8, [r2], -r3, lsl #10
    12a0:	00000001 	andeq	r0, r0, r1
    12a4:	0000000c 	andeq	r0, r0, ip
    12a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12ac:	7c020001 	stcvc	0, cr0, [r2], {1}
    12b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12b4:	00000018 	andeq	r0, r0, r8, lsl r0
    12b8:	000012a4 	andeq	r1, r0, r4, lsr #5
    12bc:	4000b7b4 			; <UNDEFINED> instruction: 0x4000b7b4
    12c0:	0000008c 	andeq	r0, r0, ip, lsl #1
    12c4:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
    12c8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12cc:	00018e02 	andeq	r8, r1, r2, lsl #28
    12d0:	0000000c 	andeq	r0, r0, ip
    12d4:	000012a4 	andeq	r1, r0, r4, lsr #5
    12d8:	4000b840 	andmi	fp, r0, r0, asr #16
    12dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    12e0:	00000020 	andeq	r0, r0, r0, lsr #32
    12e4:	000012a4 	andeq	r1, r0, r4, lsr #5
    12e8:	4000b85c 	andmi	fp, r0, ip, asr r8
    12ec:	000000dc 	ldrdeq	r0, [r0], -ip
    12f0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
    12f4:	86068507 	strhi	r8, [r6], -r7, lsl #10
    12f8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
    12fc:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    1300:	280e4401 	stmdacs	lr, {r0, sl, lr}
    1304:	00000020 	andeq	r0, r0, r0, lsr #32
    1308:	000012a4 	andeq	r1, r0, r4, lsr #5
    130c:	4000b938 	andmi	fp, r0, r8, lsr r9
    1310:	000000e8 	andeq	r0, r0, r8, ror #1
    1314:	83200e42 	teqhi	r0, #1056	; 0x420
    1318:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    131c:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1320:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1324:	00018e02 	andeq	r8, r1, r2, lsl #28
    1328:	0000000c 	andeq	r0, r0, ip
    132c:	000012a4 	andeq	r1, r0, r4, lsr #5
    1330:	4000ba20 	andmi	fp, r0, r0, lsr #20
    1334:	0000005c 	andeq	r0, r0, ip, asr r0
    1338:	0000000c 	andeq	r0, r0, ip
    133c:	000012a4 	andeq	r1, r0, r4, lsr #5
    1340:	4000ba7c 	andmi	fp, r0, ip, ror sl
    1344:	00000094 	muleq	r0, r4, r0
    1348:	00000014 	andeq	r0, r0, r4, lsl r0
    134c:	000012a4 	andeq	r1, r0, r4, lsr #5
    1350:	4000bb10 	andmi	fp, r0, r0, lsl fp
    1354:	00000024 	andeq	r0, r0, r4, lsr #32
    1358:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    135c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1360:	00000024 	andeq	r0, r0, r4, lsr #32
    1364:	000012a4 	andeq	r1, r0, r4, lsr #5
    1368:	4000bb34 	andmi	fp, r0, r4, lsr fp
    136c:	000001e8 	andeq	r0, r0, r8, ror #3
    1370:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1374:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1378:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    137c:	8a048905 	bhi	123798 <IRQ_STACK_SIZE+0x11b798>
    1380:	8e028b03 	vmlahi.f64	d8, d2, d3
    1384:	380e4801 	stmdacc	lr, {r0, fp, lr}
    1388:	0000001c 	andeq	r0, r0, ip, lsl r0
    138c:	000012a4 	andeq	r1, r0, r4, lsr #5
    1390:	4000bd1c 	andmi	fp, r0, ip, lsl sp
    1394:	00000104 	andeq	r0, r0, r4, lsl #2
    1398:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
    139c:	86058506 	strhi	r8, [r5], -r6, lsl #10
    13a0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    13a4:	00018e02 	andeq	r8, r1, r2, lsl #28
    13a8:	00000020 	andeq	r0, r0, r0, lsr #32
    13ac:	000012a4 	andeq	r1, r0, r4, lsr #5
    13b0:	4000be20 	andmi	fp, r0, r0, lsr #28
    13b4:	0000010c 	andeq	r0, r0, ip, lsl #2
    13b8:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    13bc:	86078508 	strhi	r8, [r7], -r8, lsl #10
    13c0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    13c4:	8a038904 	bhi	e37dc <IRQ_STACK_SIZE+0xdb7dc>
    13c8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13cc:	0000000c 	andeq	r0, r0, ip
    13d0:	000012a4 	andeq	r1, r0, r4, lsr #5
    13d4:	4000bf2c 	andmi	fp, r0, ip, lsr #30
    13d8:	00000060 	andeq	r0, r0, r0, rrx
    13dc:	00000020 	andeq	r0, r0, r0, lsr #32
    13e0:	000012a4 	andeq	r1, r0, r4, lsr #5
    13e4:	4000bf8c 	andmi	fp, r0, ip, lsl #31
    13e8:	00000144 	andeq	r0, r0, r4, asr #2
    13ec:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    13f0:	86078508 	strhi	r8, [r7], -r8, lsl #10
    13f4:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    13f8:	8a038904 	bhi	e3810 <IRQ_STACK_SIZE+0xdb810>
    13fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1400:	0000000c 	andeq	r0, r0, ip
    1404:	000012a4 	andeq	r1, r0, r4, lsr #5
    1408:	4000c0d0 	ldrdmi	ip, [r0], -r0
    140c:	00000064 	andeq	r0, r0, r4, rrx
    1410:	00000018 	andeq	r0, r0, r8, lsl r0
    1414:	000012a4 	andeq	r1, r0, r4, lsr #5
    1418:	4000c134 	andmi	ip, r0, r4, lsr r1
    141c:	000000d4 	ldrdeq	r0, [r0], -r4
    1420:	83100e48 	tsthi	r0, #72, 28	; 0x480
    1424:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1428:	00018e02 	andeq	r8, r1, r2, lsl #28
    142c:	00000020 	andeq	r0, r0, r0, lsr #32
    1430:	000012a4 	andeq	r1, r0, r4, lsr #5
    1434:	4000c208 	andmi	ip, r0, r8, lsl #4
    1438:	0000010c 	andeq	r0, r0, ip, lsl #2
    143c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    1440:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1444:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1448:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    144c:	0000200e 	andeq	r2, r0, lr
    1450:	0000001c 	andeq	r0, r0, ip, lsl r0
    1454:	000012a4 	andeq	r1, r0, r4, lsr #5
    1458:	4000c314 	andmi	ip, r0, r4, lsl r3
    145c:	00000088 	andeq	r0, r0, r8, lsl #1
    1460:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    1464:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1468:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    146c:	200e4201 	andcs	r4, lr, r1, lsl #4
    1470:	00000014 	andeq	r0, r0, r4, lsl r0
    1474:	000012a4 	andeq	r1, r0, r4, lsr #5
    1478:	4000c39c 	mulmi	r0, ip, r3
    147c:	00000058 	andeq	r0, r0, r8, asr r0
    1480:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    1484:	00018e02 	andeq	r8, r1, r2, lsl #28
    1488:	00000014 	andeq	r0, r0, r4, lsl r0
    148c:	000012a4 	andeq	r1, r0, r4, lsr #5
    1490:	4000c3f4 	strdmi	ip, [r0], -r4
    1494:	00000070 	andeq	r0, r0, r0, ror r0
    1498:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    149c:	00018502 	andeq	r8, r1, r2, lsl #10
    14a0:	0000000c 	andeq	r0, r0, ip
    14a4:	000012a4 	andeq	r1, r0, r4, lsr #5
    14a8:	4000c464 	andmi	ip, r0, r4, ror #8
    14ac:	0000007c 	andeq	r0, r0, ip, ror r0
    14b0:	0000000c 	andeq	r0, r0, ip
    14b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14b8:	7c020001 	stcvc	0, cr0, [r2], {1}
    14bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14c0:	0000000c 	andeq	r0, r0, ip
    14c4:	000014b0 			; <UNDEFINED> instruction: 0x000014b0
    14c8:	4000c4e0 	andmi	ip, r0, r0, ror #9
    14cc:	0000006c 	andeq	r0, r0, ip, rrx
    14d0:	0000000c 	andeq	r0, r0, ip
    14d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14d8:	7c020001 	stcvc	0, cr0, [r2], {1}
    14dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14e0:	00000024 	andeq	r0, r0, r4, lsr #32
    14e4:	000014d0 	ldrdeq	r1, [r0], -r0
    14e8:	4000c77c 	andmi	ip, r0, ip, ror r7
    14ec:	000001ac 	andeq	r0, r0, ip, lsr #3
    14f0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    14f4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    14f8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    14fc:	8a048905 	bhi	123918 <IRQ_STACK_SIZE+0x11b918>
    1500:	8e028b03 	vmlahi.f64	d8, d2, d3
    1504:	300e4601 	andcc	r4, lr, r1, lsl #12
    1508:	00000028 	andeq	r0, r0, r8, lsr #32
    150c:	000014d0 	ldrdeq	r1, [r0], -r0
    1510:	4000c928 	andmi	ip, r0, r8, lsr #18
    1514:	000010e0 	andeq	r1, r0, r0, ror #1
    1518:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    151c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1520:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1524:	8a048905 	bhi	123940 <IRQ_STACK_SIZE+0x11b940>
    1528:	8e028b03 	vmlahi.f64	d8, d2, d3
    152c:	e80e4201 	stmda	lr, {r0, r9, lr}
    1530:	00000001 	andeq	r0, r0, r1
    1534:	0000000c 	andeq	r0, r0, ip
    1538:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    153c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1540:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1544:	00000014 	andeq	r0, r0, r4, lsl r0
    1548:	00001534 	andeq	r1, r0, r4, lsr r5
    154c:	4000da08 	andmi	sp, r0, r8, lsl #20
    1550:	0000009c 	muleq	r0, ip, r0
    1554:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1558:	00018e02 	andeq	r8, r1, r2, lsl #28
    155c:	0000000c 	andeq	r0, r0, ip
    1560:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1564:	7c020001 	stcvc	0, cr0, [r2], {1}
    1568:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    156c:	00000018 	andeq	r0, r0, r8, lsl r0
    1570:	0000155c 	andeq	r1, r0, ip, asr r5
    1574:	4000daa4 	andmi	sp, r0, r4, lsr #21
    1578:	00000134 	andeq	r0, r0, r4, lsr r1
    157c:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    1580:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1584:	00018702 	andeq	r8, r1, r2, lsl #14
    1588:	0000000c 	andeq	r0, r0, ip
    158c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1590:	7c020001 	stcvc	0, cr0, [r2], {1}
    1594:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1598:	00000018 	andeq	r0, r0, r8, lsl r0
    159c:	00001588 	andeq	r1, r0, r8, lsl #11
    15a0:	4000dbd8 	ldrdmi	sp, [r0], -r8
    15a4:	000000f4 	strdeq	r0, [r0], -r4
    15a8:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    15ac:	86028503 	strhi	r8, [r2], -r3, lsl #10
    15b0:	00000001 	andeq	r0, r0, r1
    15b4:	0000000c 	andeq	r0, r0, ip
    15b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15bc:	7c020001 	stcvc	0, cr0, [r2], {1}
    15c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15c4:	00000024 	andeq	r0, r0, r4, lsr #32
    15c8:	000015b4 			; <UNDEFINED> instruction: 0x000015b4
    15cc:	4000dccc 	andmi	sp, r0, ip, asr #25
    15d0:	0000056c 	andeq	r0, r0, ip, ror #10
    15d4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    15d8:	86088509 	strhi	r8, [r8], -r9, lsl #10
    15dc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    15e0:	8a048905 	bhi	1239fc <IRQ_STACK_SIZE+0x11b9fc>
    15e4:	8e028b03 	vmlahi.f64	d8, d2, d3
    15e8:	300e4401 	andcc	r4, lr, r1, lsl #8
    15ec:	0000000c 	andeq	r0, r0, ip
    15f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15f4:	7c010001 	stcvc	0, cr0, [r1], {1}
    15f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15fc:	0000000c 	andeq	r0, r0, ip
    1600:	000015ec 	andeq	r1, r0, ip, ror #11
    1604:	4000e238 	andmi	lr, r0, r8, lsr r2
    1608:	000000f4 	strdeq	r0, [r0], -r4
    160c:	0000000c 	andeq	r0, r0, ip
    1610:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1614:	7c010001 	stcvc	0, cr0, [r1], {1}
    1618:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    161c:	00000014 	andeq	r0, r0, r4, lsl r0
    1620:	0000160c 	andeq	r1, r0, ip, lsl #12
    1624:	4000eda8 	andmi	lr, r0, r8, lsr #27
    1628:	0000003c 	andeq	r0, r0, ip, lsr r0
    162c:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    1630:	00000010 	andeq	r0, r0, r0, lsl r0
    1634:	0000000c 	andeq	r0, r0, ip
    1638:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    163c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1640:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1644:	00000020 	andeq	r0, r0, r0, lsr #32
    1648:	00001634 	andeq	r1, r0, r4, lsr r6
    164c:	4000ede4 	andmi	lr, r0, r4, ror #27
    1650:	00000044 	andeq	r0, r0, r4, asr #32
    1654:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1658:	86078508 	strhi	r8, [r7], -r8, lsl #10
    165c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1660:	8a038904 	bhi	e3a78 <IRQ_STACK_SIZE+0xdba78>
    1664:	00018e02 	andeq	r8, r1, r2, lsl #28
    1668:	00000020 	andeq	r0, r0, r0, lsr #32
    166c:	00001634 	andeq	r1, r0, r4, lsr r6
    1670:	4000ee28 	andmi	lr, r0, r8, lsr #28
    1674:	00000040 	andeq	r0, r0, r0, asr #32
    1678:	83200e42 	teqhi	r0, #1056	; 0x420
    167c:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1680:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1684:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1688:	00018e02 	andeq	r8, r1, r2, lsl #28
    168c:	0000000c 	andeq	r0, r0, ip
    1690:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1694:	7c020001 	stcvc	0, cr0, [r2], {1}
    1698:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    169c:	00000024 	andeq	r0, r0, r4, lsr #32
    16a0:	0000168c 	andeq	r1, r0, ip, lsl #13
    16a4:	4000ee68 	andmi	lr, r0, r8, ror #28
    16a8:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16ac:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    16b0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    16b4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    16b8:	8a048905 	bhi	123ad4 <IRQ_STACK_SIZE+0x11bad4>
    16bc:	8e028b03 	vmlahi.f64	d8, d2, d3
    16c0:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    16c4:	0000000c 	andeq	r0, r0, ip
    16c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    16cc:	7c020001 	stcvc	0, cr0, [r2], {1}
    16d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    16d4:	00000024 	andeq	r0, r0, r4, lsr #32
    16d8:	000016c4 	andeq	r1, r0, r4, asr #13
    16dc:	4000f338 	andmi	pc, r0, r8, lsr r3	; <UNPREDICTABLE>
    16e0:	00000470 	andeq	r0, r0, r0, ror r4
    16e4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    16e8:	86088509 	strhi	r8, [r8], -r9, lsl #10
    16ec:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    16f0:	8a048905 	bhi	123b0c <IRQ_STACK_SIZE+0x11bb0c>
    16f4:	8e028b03 	vmlahi.f64	d8, d2, d3
    16f8:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000018 	andeq	r0, r0, r8, lsl r0
       8:	00000038 	andeq	r0, r0, r8, lsr r0
       c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
      18:	000001ec 	andeq	r0, r0, ip, ror #3
      1c:	000002e8 	andeq	r0, r0, r8, ror #5
      20:	000002ec 	andeq	r0, r0, ip, ror #5
      24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      28:	000002f4 	strdeq	r0, [r0], -r4
      2c:	000002f8 	strdeq	r0, [r0], -r8
	...
      38:	000002e8 	andeq	r0, r0, r8, ror #5
      3c:	000002ec 	andeq	r0, r0, ip, ror #5
      40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      44:	000002f4 	strdeq	r0, [r0], -r4
      48:	000002f8 	strdeq	r0, [r0], -r8
      4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
      58:	00000424 	andeq	r0, r0, r4, lsr #8
      5c:	00000428 	andeq	r0, r0, r8, lsr #8
      60:	0000042c 	andeq	r0, r0, ip, lsr #8
      64:	00000430 	andeq	r0, r0, r0, lsr r4
      68:	00000438 	andeq	r0, r0, r8, lsr r4
      6c:	0000043c 	andeq	r0, r0, ip, lsr r4
      70:	000005a8 	andeq	r0, r0, r8, lsr #11
      74:	000005ac 	andeq	r0, r0, ip, lsr #11
      78:	000005c0 	andeq	r0, r0, r0, asr #11
      7c:	000005c4 	andeq	r0, r0, r4, asr #11
      80:	000005c8 	andeq	r0, r0, r8, asr #11
      84:	000005cc 	andeq	r0, r0, ip, asr #11
      88:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      8c:	000005d4 	ldrdeq	r0, [r0], -r4
      90:	000005ec 	andeq	r0, r0, ip, ror #11
      94:	000005fc 	strdeq	r0, [r0], -ip
      98:	00000600 	andeq	r0, r0, r0, lsl #12
      9c:	00000604 	andeq	r0, r0, r4, lsl #12
      a0:	0000061c 	andeq	r0, r0, ip, lsl r6
      a4:	00000630 	andeq	r0, r0, r0, lsr r6
	...
      b0:	00000428 	andeq	r0, r0, r8, lsr #8
      b4:	0000042c 	andeq	r0, r0, ip, lsr #8
      b8:	00000430 	andeq	r0, r0, r0, lsr r4
      bc:	00000438 	andeq	r0, r0, r8, lsr r4
      c0:	0000043c 	andeq	r0, r0, ip, lsr r4
      c4:	00000448 	andeq	r0, r0, r8, asr #8
      c8:	00000468 	andeq	r0, r0, r8, ror #8
      cc:	00000470 	andeq	r0, r0, r0, ror r4
      d0:	00000480 	andeq	r0, r0, r0, lsl #9
      d4:	00000484 	andeq	r0, r0, r4, lsl #9
      d8:	00000488 	andeq	r0, r0, r8, lsl #9
      dc:	0000048c 	andeq	r0, r0, ip, lsl #9
      e0:	000004a4 	andeq	r0, r0, r4, lsr #9
      e4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
      e8:	000004e8 	andeq	r0, r0, r8, ror #9
      ec:	000004ec 	andeq	r0, r0, ip, ror #9
	...
      f8:	00000448 	andeq	r0, r0, r8, asr #8
      fc:	00000458 	andeq	r0, r0, r8, asr r4
     100:	00000470 	andeq	r0, r0, r0, ror r4
     104:	00000474 	andeq	r0, r0, r4, ror r4
     108:	0000047c 	andeq	r0, r0, ip, ror r4
     10c:	00000480 	andeq	r0, r0, r0, lsl #9
     110:	0000048c 	andeq	r0, r0, ip, lsl #9
     114:	00000494 	muleq	r0, r4, r4
     118:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     11c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     120:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     124:	000004c0 	andeq	r0, r0, r0, asr #9
     128:	000004ec 	andeq	r0, r0, ip, ror #9
     12c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
     138:	00000458 	andeq	r0, r0, r8, asr r4
     13c:	00000468 	andeq	r0, r0, r8, ror #8
     140:	00000474 	andeq	r0, r0, r4, ror r4
     144:	00000478 	andeq	r0, r0, r8, ror r4
     148:	00000484 	andeq	r0, r0, r4, lsl #9
     14c:	00000488 	andeq	r0, r0, r8, lsl #9
     150:	00000494 	muleq	r0, r4, r4
     154:	00000498 	muleq	r0, r8, r4
     158:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     15c:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     160:	000004c0 	andeq	r0, r0, r0, asr #9
     164:	000004c8 	andeq	r0, r0, r8, asr #9
     168:	000004f4 	strdeq	r0, [r0], -r4
     16c:	000004f8 	strdeq	r0, [r0], -r8
     170:	000004fc 	strdeq	r0, [r0], -ip
     174:	00000500 	andeq	r0, r0, r0, lsl #10
	...
     180:	00000478 	andeq	r0, r0, r8, ror r4
     184:	0000047c 	andeq	r0, r0, ip, ror r4
     188:	00000498 	muleq	r0, r8, r4
     18c:	0000049c 	muleq	r0, ip, r4
     190:	000004c8 	andeq	r0, r0, r8, asr #9
     194:	000004d4 	ldrdeq	r0, [r0], -r4
     198:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     19c:	000004f4 	strdeq	r0, [r0], -r4
     1a0:	00000518 	andeq	r0, r0, r8, lsl r5
     1a4:	00000524 	andeq	r0, r0, r4, lsr #10
     1a8:	00000544 	andeq	r0, r0, r4, asr #10
     1ac:	00000548 	andeq	r0, r0, r8, asr #10
     1b0:	0000054c 	andeq	r0, r0, ip, asr #10
     1b4:	00000550 	andeq	r0, r0, r0, asr r5
     1b8:	00000554 	andeq	r0, r0, r4, asr r5
     1bc:	00000558 	andeq	r0, r0, r8, asr r5
	...
     1c8:	0000049c 	muleq	r0, ip, r4
     1cc:	000004a0 	andeq	r0, r0, r0, lsr #9
     1d0:	000004d4 	ldrdeq	r0, [r0], -r4
     1d4:	000004dc 	ldrdeq	r0, [r0], -ip
     1d8:	000004f8 	strdeq	r0, [r0], -r8
     1dc:	000004fc 	strdeq	r0, [r0], -ip
     1e0:	00000500 	andeq	r0, r0, r0, lsl #10
     1e4:	00000504 	andeq	r0, r0, r4, lsl #10
     1e8:	00000514 	andeq	r0, r0, r4, lsl r5
     1ec:	00000518 	andeq	r0, r0, r8, lsl r5
     1f0:	00000524 	andeq	r0, r0, r4, lsr #10
     1f4:	00000530 	andeq	r0, r0, r0, lsr r5
     1f8:	0000055c 	andeq	r0, r0, ip, asr r5
     1fc:	00000560 	andeq	r0, r0, r0, ror #10
     200:	00000564 	andeq	r0, r0, r4, ror #10
     204:	00000568 	andeq	r0, r0, r8, ror #10
     208:	00000574 	andeq	r0, r0, r4, ror r5
     20c:	00000578 	andeq	r0, r0, r8, ror r5
	...
     218:	000004a0 	andeq	r0, r0, r0, lsr #9
     21c:	000004a4 	andeq	r0, r0, r4, lsr #9
     220:	000004dc 	ldrdeq	r0, [r0], -ip
     224:	000004e0 	andeq	r0, r0, r0, ror #9
     228:	000004e4 	andeq	r0, r0, r4, ror #9
     22c:	000004e8 	andeq	r0, r0, r8, ror #9
     230:	00000504 	andeq	r0, r0, r4, lsl #10
     234:	00000510 	andeq	r0, r0, r0, lsl r5
     238:	00000530 	andeq	r0, r0, r0, lsr r5
     23c:	0000053c 	andeq	r0, r0, ip, lsr r5
     240:	0000057c 	andeq	r0, r0, ip, ror r5
     244:	00000580 	andeq	r0, r0, r0, lsl #11
     248:	00000584 	andeq	r0, r0, r4, lsl #11
     24c:	00000588 	andeq	r0, r0, r8, lsl #11
     250:	0000058c 	andeq	r0, r0, ip, lsl #11
     254:	00000590 	muleq	r0, r0, r5
     258:	00000594 	muleq	r0, r4, r5
     25c:	00000598 	muleq	r0, r8, r5
     260:	000005c4 	andeq	r0, r0, r4, asr #11
     264:	000005c8 	andeq	r0, r0, r8, asr #11
	...
     270:	000004e0 	andeq	r0, r0, r0, ror #9
     274:	000004e4 	andeq	r0, r0, r4, ror #9
     278:	00000548 	andeq	r0, r0, r8, asr #10
     27c:	0000054c 	andeq	r0, r0, ip, asr #10
     280:	00000550 	andeq	r0, r0, r0, asr r5
     284:	00000554 	andeq	r0, r0, r4, asr r5
     288:	00000558 	andeq	r0, r0, r8, asr r5
     28c:	0000055c 	andeq	r0, r0, ip, asr r5
     290:	00000568 	andeq	r0, r0, r8, ror #10
     294:	0000056c 	andeq	r0, r0, ip, ror #10
     298:	00000570 	andeq	r0, r0, r0, ror r5
     29c:	00000574 	andeq	r0, r0, r4, ror r5
     2a0:	00000578 	andeq	r0, r0, r8, ror r5
     2a4:	0000057c 	andeq	r0, r0, ip, ror r5
     2a8:	00000580 	andeq	r0, r0, r0, lsl #11
     2ac:	00000584 	andeq	r0, r0, r4, lsl #11
     2b0:	0000059c 	muleq	r0, ip, r5
     2b4:	000005a0 	andeq	r0, r0, r0, lsr #11
     2b8:	000005a4 	andeq	r0, r0, r4, lsr #11
     2bc:	000005a8 	andeq	r0, r0, r8, lsr #11
     2c0:	000005ac 	andeq	r0, r0, ip, lsr #11
     2c4:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     2c8:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     2cc:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
	...
     2d8:	00000510 	andeq	r0, r0, r0, lsl r5
     2dc:	00000514 	andeq	r0, r0, r4, lsl r5
     2e0:	0000053c 	andeq	r0, r0, ip, lsr r5
     2e4:	00000544 	andeq	r0, r0, r4, asr #10
     2e8:	00000560 	andeq	r0, r0, r0, ror #10
     2ec:	00000564 	andeq	r0, r0, r4, ror #10
     2f0:	0000056c 	andeq	r0, r0, ip, ror #10
     2f4:	00000570 	andeq	r0, r0, r0, ror r5
     2f8:	00000588 	andeq	r0, r0, r8, lsl #11
     2fc:	0000058c 	andeq	r0, r0, ip, lsl #11
     300:	00000590 	muleq	r0, r0, r5
     304:	00000594 	muleq	r0, r4, r5
     308:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     30c:	000005c0 	andeq	r0, r0, r0, asr #11
     310:	000005cc 	andeq	r0, r0, ip, asr #11
     314:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     318:	000005d4 	ldrdeq	r0, [r0], -r4
     31c:	000005dc 	ldrdeq	r0, [r0], -ip
     320:	000005fc 	strdeq	r0, [r0], -ip
     324:	00000600 	andeq	r0, r0, r0, lsl #12
     328:	00000604 	andeq	r0, r0, r4, lsl #12
     32c:	0000060c 	andeq	r0, r0, ip, lsl #12
	...
     338:	00000598 	muleq	r0, r8, r5
     33c:	0000059c 	muleq	r0, ip, r5
     340:	000005a0 	andeq	r0, r0, r0, lsr #11
     344:	000005a4 	andeq	r0, r0, r4, lsr #11
     348:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     34c:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     350:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     354:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     358:	000005dc 	ldrdeq	r0, [r0], -ip
     35c:	000005ec 	andeq	r0, r0, ip, ror #11
     360:	0000060c 	andeq	r0, r0, ip, lsl #12
     364:	0000061c 	andeq	r0, r0, ip, lsl r6
	...
     370:	000008d8 	ldrdeq	r0, [r0], -r8
     374:	0000090c 	andeq	r0, r0, ip, lsl #18
     378:	00000930 	andeq	r0, r0, r0, lsr r9
     37c:	00000950 	andeq	r0, r0, r0, asr r9
	...
     388:	00000960 	andeq	r0, r0, r0, ror #18
     38c:	00000994 	muleq	r0, r4, r9
     390:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
     394:	000009d8 	ldrdeq	r0, [r0], -r8
	...
     3a0:	000009e8 	andeq	r0, r0, r8, ror #19
     3a4:	00000a1c 	andeq	r0, r0, ip, lsl sl
     3a8:	00000a40 	andeq	r0, r0, r0, asr #20
     3ac:	00000a60 	andeq	r0, r0, r0, ror #20
	...
     3b8:	000011b8 			; <UNDEFINED> instruction: 0x000011b8
     3bc:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
     3c0:	000011dc 	ldrdeq	r1, [r0], -ip
     3c4:	000019e0 	andeq	r1, r0, r0, ror #19
	...
     3d0:	000011b8 			; <UNDEFINED> instruction: 0x000011b8
     3d4:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
     3d8:	000011dc 	ldrdeq	r1, [r0], -ip
     3dc:	000012a4 	andeq	r1, r0, r4, lsr #5
	...
     3e8:	00001390 	muleq	r0, r0, r3
     3ec:	0000148c 	andeq	r1, r0, ip, lsl #9
     3f0:	00001490 	muleq	r0, r0, r4
     3f4:	00001494 	muleq	r0, r4, r4
     3f8:	00001498 	muleq	r0, r8, r4
     3fc:	0000149c 	muleq	r0, ip, r4
	...
     408:	0000148c 	andeq	r1, r0, ip, lsl #9
     40c:	00001490 	muleq	r0, r0, r4
     410:	00001494 	muleq	r0, r4, r4
     414:	00001498 	muleq	r0, r8, r4
     418:	0000149c 	muleq	r0, ip, r4
     41c:	000014bc 			; <UNDEFINED> instruction: 0x000014bc
	...
     428:	000015c4 	andeq	r1, r0, r4, asr #11
     42c:	000015c8 	andeq	r1, r0, r8, asr #11
     430:	000015cc 	andeq	r1, r0, ip, asr #11
     434:	000015d0 	ldrdeq	r1, [r0], -r0
     438:	000015d8 	ldrdeq	r1, [r0], -r8
     43c:	000015dc 	ldrdeq	r1, [r0], -ip
     440:	00001758 	andeq	r1, r0, r8, asr r7
     444:	0000175c 	andeq	r1, r0, ip, asr r7
     448:	00001760 	andeq	r1, r0, r0, ror #14
     44c:	00001764 	andeq	r1, r0, r4, ror #14
     450:	00001768 	andeq	r1, r0, r8, ror #14
     454:	0000176c 	andeq	r1, r0, ip, ror #14
     458:	00001770 	andeq	r1, r0, r0, ror r7
     45c:	00001774 	andeq	r1, r0, r4, ror r7
     460:	00001790 	muleq	r0, r0, r7
     464:	000017a0 	andeq	r1, r0, r0, lsr #15
     468:	000017a8 	andeq	r1, r0, r8, lsr #15
     46c:	000017ac 	andeq	r1, r0, ip, lsr #15
     470:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
     474:	000017d0 	ldrdeq	r1, [r0], -r0
	...
     480:	000015c8 	andeq	r1, r0, r8, asr #11
     484:	000015cc 	andeq	r1, r0, ip, asr #11
     488:	000015d0 	ldrdeq	r1, [r0], -r0
     48c:	000015d8 	ldrdeq	r1, [r0], -r8
     490:	000015dc 	ldrdeq	r1, [r0], -ip
     494:	000015e8 	andeq	r1, r0, r8, ror #11
     498:	00001608 	andeq	r1, r0, r8, lsl #12
     49c:	00001610 	andeq	r1, r0, r0, lsl r6
     4a0:	00001638 	andeq	r1, r0, r8, lsr r6
     4a4:	0000163c 	andeq	r1, r0, ip, lsr r6
     4a8:	00001640 	andeq	r1, r0, r0, asr #12
     4ac:	00001648 	andeq	r1, r0, r8, asr #12
     4b0:	0000166c 	andeq	r1, r0, ip, ror #12
     4b4:	00001670 	andeq	r1, r0, r0, ror r6
     4b8:	00001674 	andeq	r1, r0, r4, ror r6
     4bc:	00001678 	andeq	r1, r0, r8, ror r6
     4c0:	0000167c 	andeq	r1, r0, ip, ror r6
     4c4:	00001680 	andeq	r1, r0, r0, lsl #13
	...
     4d0:	000015e8 	andeq	r1, r0, r8, ror #11
     4d4:	000015f8 	strdeq	r1, [r0], -r8
     4d8:	00001610 	andeq	r1, r0, r0, lsl r6
     4dc:	00001614 	andeq	r1, r0, r4, lsl r6
     4e0:	0000161c 	andeq	r1, r0, ip, lsl r6
     4e4:	00001624 	andeq	r1, r0, r4, lsr #12
     4e8:	00001634 	andeq	r1, r0, r4, lsr r6
     4ec:	00001638 	andeq	r1, r0, r8, lsr r6
     4f0:	00001648 	andeq	r1, r0, r8, asr #12
     4f4:	00001650 	andeq	r1, r0, r0, asr r6
     4f8:	00001684 	andeq	r1, r0, r4, lsl #13
     4fc:	00001688 	andeq	r1, r0, r8, lsl #13
     500:	0000168c 	andeq	r1, r0, ip, lsl #13
     504:	00001690 	muleq	r0, r0, r6
	...
     510:	000015f8 	strdeq	r1, [r0], -r8
     514:	00001608 	andeq	r1, r0, r8, lsl #12
     518:	00001614 	andeq	r1, r0, r4, lsl r6
     51c:	00001618 	andeq	r1, r0, r8, lsl r6
     520:	00001624 	andeq	r1, r0, r4, lsr #12
     524:	00001628 	andeq	r1, r0, r8, lsr #12
     528:	00001650 	andeq	r1, r0, r0, asr r6
     52c:	0000165c 	andeq	r1, r0, ip, asr r6
     530:	00001694 	muleq	r0, r4, r6
     534:	00001698 	muleq	r0, r8, r6
     538:	0000169c 	muleq	r0, ip, r6
     53c:	000016a0 	andeq	r1, r0, r0, lsr #13
     540:	000016a4 	andeq	r1, r0, r4, lsr #13
     544:	000016a8 	andeq	r1, r0, r8, lsr #13
	...
     550:	00001618 	andeq	r1, r0, r8, lsl r6
     554:	0000161c 	andeq	r1, r0, ip, lsl r6
     558:	00001628 	andeq	r1, r0, r8, lsr #12
     55c:	0000162c 	andeq	r1, r0, ip, lsr #12
     560:	0000163c 	andeq	r1, r0, ip, lsr r6
     564:	00001640 	andeq	r1, r0, r0, asr #12
     568:	00001670 	andeq	r1, r0, r0, ror r6
     56c:	00001674 	andeq	r1, r0, r4, ror r6
     570:	00001678 	andeq	r1, r0, r8, ror r6
     574:	0000167c 	andeq	r1, r0, ip, ror r6
     578:	00001680 	andeq	r1, r0, r0, lsl #13
     57c:	00001684 	andeq	r1, r0, r4, lsl #13
     580:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
     584:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
     588:	000016c0 	andeq	r1, r0, r0, asr #13
     58c:	000016c8 	andeq	r1, r0, r8, asr #13
     590:	000016e4 	andeq	r1, r0, r4, ror #13
     594:	000016e8 	andeq	r1, r0, r8, ror #13
     598:	000016ec 	andeq	r1, r0, ip, ror #13
     59c:	000016f0 	strdeq	r1, [r0], -r0
     5a0:	000016f4 	strdeq	r1, [r0], -r4
     5a4:	000016f8 	strdeq	r1, [r0], -r8
	...
     5b0:	0000162c 	andeq	r1, r0, ip, lsr #12
     5b4:	00001630 	andeq	r1, r0, r0, lsr r6
     5b8:	0000165c 	andeq	r1, r0, ip, asr r6
     5bc:	00001660 	andeq	r1, r0, r0, ror #12
     5c0:	00001664 	andeq	r1, r0, r4, ror #12
     5c4:	00001668 	andeq	r1, r0, r8, ror #12
     5c8:	00001688 	andeq	r1, r0, r8, lsl #13
     5cc:	0000168c 	andeq	r1, r0, ip, lsl #13
     5d0:	00001690 	muleq	r0, r0, r6
     5d4:	00001694 	muleq	r0, r4, r6
     5d8:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
     5dc:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
     5e0:	000016c8 	andeq	r1, r0, r8, asr #13
     5e4:	000016d4 	ldrdeq	r1, [r0], -r4
     5e8:	000016fc 	strdeq	r1, [r0], -ip
     5ec:	00001700 	andeq	r1, r0, r0, lsl #14
     5f0:	00001704 	andeq	r1, r0, r4, lsl #14
     5f4:	00001708 	andeq	r1, r0, r8, lsl #14
     5f8:	00001714 	andeq	r1, r0, r4, lsl r7
     5fc:	00001718 	andeq	r1, r0, r8, lsl r7
	...
     608:	00001630 	andeq	r1, r0, r0, lsr r6
     60c:	00001634 	andeq	r1, r0, r4, lsr r6
     610:	00001668 	andeq	r1, r0, r8, ror #12
     614:	0000166c 	andeq	r1, r0, ip, ror #12
     618:	00001698 	muleq	r0, r8, r6
     61c:	0000169c 	muleq	r0, ip, r6
     620:	000016a0 	andeq	r1, r0, r0, lsr #13
     624:	000016a4 	andeq	r1, r0, r4, lsr #13
     628:	000016a8 	andeq	r1, r0, r8, lsr #13
     62c:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
     630:	000016d4 	ldrdeq	r1, [r0], -r4
     634:	000016e0 	andeq	r1, r0, r0, ror #13
     638:	0000171c 	andeq	r1, r0, ip, lsl r7
     63c:	00001720 	andeq	r1, r0, r0, lsr #14
     640:	00001724 	andeq	r1, r0, r4, lsr #14
     644:	00001728 	andeq	r1, r0, r8, lsr #14
     648:	0000172c 	andeq	r1, r0, ip, lsr #14
     64c:	00001730 	andeq	r1, r0, r0, lsr r7
     650:	00001734 	andeq	r1, r0, r4, lsr r7
     654:	00001738 	andeq	r1, r0, r8, lsr r7
     658:	0000174c 	andeq	r1, r0, ip, asr #14
     65c:	00001750 	andeq	r1, r0, r0, asr r7
	...
     668:	00001660 	andeq	r1, r0, r0, ror #12
     66c:	00001664 	andeq	r1, r0, r4, ror #12
     670:	000016e8 	andeq	r1, r0, r8, ror #13
     674:	000016ec 	andeq	r1, r0, ip, ror #13
     678:	000016f0 	strdeq	r1, [r0], -r0
     67c:	000016f4 	strdeq	r1, [r0], -r4
     680:	000016f8 	strdeq	r1, [r0], -r8
     684:	000016fc 	strdeq	r1, [r0], -ip
     688:	00001708 	andeq	r1, r0, r8, lsl #14
     68c:	0000170c 	andeq	r1, r0, ip, lsl #14
     690:	00001710 	andeq	r1, r0, r0, lsl r7
     694:	00001714 	andeq	r1, r0, r4, lsl r7
     698:	00001718 	andeq	r1, r0, r8, lsl r7
     69c:	0000171c 	andeq	r1, r0, ip, lsl r7
     6a0:	00001720 	andeq	r1, r0, r0, lsr #14
     6a4:	00001724 	andeq	r1, r0, r4, lsr #14
     6a8:	00001744 	andeq	r1, r0, r4, asr #14
     6ac:	00001748 	andeq	r1, r0, r8, asr #14
     6b0:	00001754 	andeq	r1, r0, r4, asr r7
     6b4:	00001758 	andeq	r1, r0, r8, asr r7
     6b8:	0000175c 	andeq	r1, r0, ip, asr r7
     6bc:	00001760 	andeq	r1, r0, r0, ror #14
     6c0:	00001764 	andeq	r1, r0, r4, ror #14
     6c4:	00001768 	andeq	r1, r0, r8, ror #14
	...
     6d0:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
     6d4:	000016c0 	andeq	r1, r0, r0, asr #13
     6d8:	000016e0 	andeq	r1, r0, r0, ror #13
     6dc:	000016e4 	andeq	r1, r0, r4, ror #13
     6e0:	00001700 	andeq	r1, r0, r0, lsl #14
     6e4:	00001704 	andeq	r1, r0, r4, lsl #14
     6e8:	0000170c 	andeq	r1, r0, ip, lsl #14
     6ec:	00001710 	andeq	r1, r0, r0, lsl r7
     6f0:	00001728 	andeq	r1, r0, r8, lsr #14
     6f4:	0000172c 	andeq	r1, r0, ip, lsr #14
     6f8:	00001730 	andeq	r1, r0, r0, lsr r7
     6fc:	00001734 	andeq	r1, r0, r4, lsr r7
     700:	00001738 	andeq	r1, r0, r8, lsr r7
     704:	0000173c 	andeq	r1, r0, ip, lsr r7
     708:	0000176c 	andeq	r1, r0, ip, ror #14
     70c:	00001770 	andeq	r1, r0, r0, ror r7
     710:	00001774 	andeq	r1, r0, r4, ror r7
     714:	00001780 	andeq	r1, r0, r0, lsl #15
     718:	000017a0 	andeq	r1, r0, r0, lsr #15
     71c:	000017a8 	andeq	r1, r0, r8, lsr #15
	...
     728:	0000173c 	andeq	r1, r0, ip, lsr r7
     72c:	00001744 	andeq	r1, r0, r4, asr #14
     730:	00001748 	andeq	r1, r0, r8, asr #14
     734:	0000174c 	andeq	r1, r0, ip, asr #14
     738:	00001750 	andeq	r1, r0, r0, asr r7
     73c:	00001754 	andeq	r1, r0, r4, asr r7
     740:	00001780 	andeq	r1, r0, r0, lsl #15
     744:	00001790 	muleq	r0, r0, r7
     748:	000017ac 	andeq	r1, r0, ip, lsr #15
     74c:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
	...
     758:	00001bd8 	ldrdeq	r1, [r0], -r8
     75c:	00001bdc 	ldrdeq	r1, [r0], -ip
     760:	00001c00 	andeq	r1, r0, r0, lsl #24
     764:	00001cc8 	andeq	r1, r0, r8, asr #25
	...
     770:	00001db4 			; <UNDEFINED> instruction: 0x00001db4
     774:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
     778:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
     77c:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
     780:	00001ebc 			; <UNDEFINED> instruction: 0x00001ebc
     784:	00001ec0 	andeq	r1, r0, r0, asr #29
	...
     790:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
     794:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
     798:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
     79c:	00001ebc 			; <UNDEFINED> instruction: 0x00001ebc
     7a0:	00001ec0 	andeq	r1, r0, r0, asr #29
     7a4:	00001ee0 	andeq	r1, r0, r0, ror #29
	...
     7b0:	00001fec 	andeq	r1, r0, ip, ror #31
     7b4:	00001ff0 	strdeq	r1, [r0], -r0
     7b8:	00001ffc 	strdeq	r1, [r0], -ip
     7bc:	00002000 	andeq	r2, r0, r0
     7c0:	00002004 	andeq	r2, r0, r4
     7c4:	00002008 	andeq	r2, r0, r8
     7c8:	00002010 	andeq	r2, r0, r0, lsl r0
     7cc:	00002014 	andeq	r2, r0, r4, lsl r0
     7d0:	00002018 	andeq	r2, r0, r8, lsl r0
     7d4:	00002020 	andeq	r2, r0, r0, lsr #32
     7d8:	00002038 	andeq	r2, r0, r8, lsr r0
     7dc:	0000203c 	andeq	r2, r0, ip, lsr r0
     7e0:	00002040 	andeq	r2, r0, r0, asr #32
     7e4:	00002044 	andeq	r2, r0, r4, asr #32
     7e8:	00002050 	andeq	r2, r0, r0, asr r0
     7ec:	0000205c 	andeq	r2, r0, ip, asr r0
     7f0:	00002078 	andeq	r2, r0, r8, ror r0
     7f4:	00002080 	andeq	r2, r0, r0, lsl #1
     7f8:	00002084 	andeq	r2, r0, r4, lsl #1
     7fc:	00002088 	andeq	r2, r0, r8, lsl #1
	...
     808:	00001ff0 	strdeq	r1, [r0], -r0
     80c:	00001ff4 	strdeq	r1, [r0], -r4
     810:	00001ff8 	strdeq	r1, [r0], -r8
     814:	00001ffc 	strdeq	r1, [r0], -ip
     818:	00002000 	andeq	r2, r0, r0
     81c:	00002004 	andeq	r2, r0, r4
     820:	00002180 	andeq	r2, r0, r0, lsl #3
     824:	00002184 	andeq	r2, r0, r4, lsl #3
     828:	0000218c 	andeq	r2, r0, ip, lsl #3
     82c:	00002190 	muleq	r0, r0, r1
     830:	000021a0 	andeq	r2, r0, r0, lsr #3
     834:	000021a4 	andeq	r2, r0, r4, lsr #3
     838:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
     83c:	000021b4 			; <UNDEFINED> instruction: 0x000021b4
     840:	000021c0 	andeq	r2, r0, r0, asr #3
     844:	000021c4 	andeq	r2, r0, r4, asr #3
     848:	000021c8 	andeq	r2, r0, r8, asr #3
     84c:	000021cc 	andeq	r2, r0, ip, asr #3
     850:	000021d0 	ldrdeq	r2, [r0], -r0
     854:	000021d8 	ldrdeq	r2, [r0], -r8
     858:	000021e4 	andeq	r2, r0, r4, ror #3
     85c:	000021e8 	andeq	r2, r0, r8, ror #3
     860:	00002204 	andeq	r2, r0, r4, lsl #4
     864:	00002218 	andeq	r2, r0, r8, lsl r2
	...
     870:	00001ff4 	strdeq	r1, [r0], -r4
     874:	00001ff8 	strdeq	r1, [r0], -r8
     878:	00002008 	andeq	r2, r0, r8
     87c:	00002010 	andeq	r2, r0, r0, lsl r0
     880:	00002014 	andeq	r2, r0, r4, lsl r0
     884:	00002018 	andeq	r2, r0, r8, lsl r0
     888:	00002030 	andeq	r2, r0, r0, lsr r0
     88c:	00002038 	andeq	r2, r0, r8, lsr r0
     890:	00002044 	andeq	r2, r0, r4, asr #32
     894:	0000204c 	andeq	r2, r0, ip, asr #32
     898:	0000206c 	andeq	r2, r0, ip, rrx
     89c:	00002074 	andeq	r2, r0, r4, ror r0
     8a0:	000020ac 	andeq	r2, r0, ip, lsr #1
     8a4:	000020b0 	strheq	r2, [r0], -r0
     8a8:	000020bc 	strheq	r2, [r0], -ip
     8ac:	000020c0 	andeq	r2, r0, r0, asr #1
	...
     8b8:	00002020 	andeq	r2, r0, r0, lsr #32
     8bc:	00002030 	andeq	r2, r0, r0, lsr r0
     8c0:	0000205c 	andeq	r2, r0, ip, asr r0
     8c4:	0000206c 	andeq	r2, r0, ip, rrx
     8c8:	0000208c 	andeq	r2, r0, ip, lsl #1
     8cc:	00002090 	muleq	r0, r0, r0
     8d0:	00002094 	muleq	r0, r4, r0
     8d4:	00002098 	muleq	r0, r8, r0
     8d8:	0000209c 	muleq	r0, ip, r0
     8dc:	000020a0 	andeq	r2, r0, r0, lsr #1
     8e0:	000020a4 	andeq	r2, r0, r4, lsr #1
     8e4:	000020a8 	andeq	r2, r0, r8, lsr #1
	...
     8f0:	0000203c 	andeq	r2, r0, ip, lsr r0
     8f4:	00002040 	andeq	r2, r0, r0, asr #32
     8f8:	0000204c 	andeq	r2, r0, ip, asr #32
     8fc:	00002050 	andeq	r2, r0, r0, asr r0
     900:	00002074 	andeq	r2, r0, r4, ror r0
     904:	00002078 	andeq	r2, r0, r8, ror r0
     908:	000020b4 	strheq	r2, [r0], -r4
     90c:	000020b8 	strheq	r2, [r0], -r8
     910:	000020c0 	andeq	r2, r0, r0, asr #1
     914:	000020c8 	andeq	r2, r0, r8, asr #1
     918:	000020cc 	andeq	r2, r0, ip, asr #1
     91c:	000020d0 	ldrdeq	r2, [r0], -r0
     920:	000020d4 	ldrdeq	r2, [r0], -r4
     924:	000020d8 	ldrdeq	r2, [r0], -r8
     928:	0000213c 	andeq	r2, r0, ip, lsr r1
     92c:	00002140 	andeq	r2, r0, r0, asr #2
     930:	0000214c 	andeq	r2, r0, ip, asr #2
     934:	00002150 	andeq	r2, r0, r0, asr r1
     938:	00002158 	andeq	r2, r0, r8, asr r1
     93c:	00002160 	andeq	r2, r0, r0, ror #2
     940:	00002164 	andeq	r2, r0, r4, ror #2
     944:	00002168 	andeq	r2, r0, r8, ror #2
     948:	00002174 	andeq	r2, r0, r4, ror r1
     94c:	00002178 	andeq	r2, r0, r8, ror r1
     950:	0000217c 	andeq	r2, r0, ip, ror r1
     954:	00002180 	andeq	r2, r0, r0, lsl #3
     958:	00002194 	muleq	r0, r4, r1
     95c:	00002198 	muleq	r0, r8, r1
	...
     968:	00002080 	andeq	r2, r0, r0, lsl #1
     96c:	00002084 	andeq	r2, r0, r4, lsl #1
     970:	00002088 	andeq	r2, r0, r8, lsl #1
     974:	0000208c 	andeq	r2, r0, ip, lsl #1
     978:	00002090 	muleq	r0, r0, r0
     97c:	00002094 	muleq	r0, r4, r0
     980:	00002098 	muleq	r0, r8, r0
     984:	0000209c 	muleq	r0, ip, r0
     988:	000020a0 	andeq	r2, r0, r0, lsr #1
     98c:	000020a4 	andeq	r2, r0, r4, lsr #1
     990:	000020a8 	andeq	r2, r0, r8, lsr #1
     994:	000020ac 	andeq	r2, r0, ip, lsr #1
     998:	000020b0 	strheq	r2, [r0], -r0
     99c:	000020b4 	strheq	r2, [r0], -r4
     9a0:	000020b8 	strheq	r2, [r0], -r8
     9a4:	000020bc 	strheq	r2, [r0], -ip
     9a8:	000020c8 	andeq	r2, r0, r8, asr #1
     9ac:	000020cc 	andeq	r2, r0, ip, asr #1
     9b0:	000020dc 	ldrdeq	r2, [r0], -ip
     9b4:	000020e0 	andeq	r2, r0, r0, ror #1
     9b8:	000020e8 	andeq	r2, r0, r8, ror #1
     9bc:	000020ec 	andeq	r2, r0, ip, ror #1
     9c0:	000020fc 	strdeq	r2, [r0], -ip
     9c4:	00002100 	andeq	r2, r0, r0, lsl #2
	...
     9d0:	000020d0 	ldrdeq	r2, [r0], -r0
     9d4:	000020d4 	ldrdeq	r2, [r0], -r4
     9d8:	000020d8 	ldrdeq	r2, [r0], -r8
     9dc:	000020dc 	ldrdeq	r2, [r0], -ip
     9e0:	000020f0 	strdeq	r2, [r0], -r0
     9e4:	000020f4 	strdeq	r2, [r0], -r4
     9e8:	000020f8 	strdeq	r2, [r0], -r8
     9ec:	000020fc 	strdeq	r2, [r0], -ip
     9f0:	00002108 	andeq	r2, r0, r8, lsl #2
     9f4:	0000210c 	andeq	r2, r0, ip, lsl #2
     9f8:	00002110 	andeq	r2, r0, r0, lsl r1
     9fc:	00002114 	andeq	r2, r0, r4, lsl r1
     a00:	00002118 	andeq	r2, r0, r8, lsl r1
     a04:	00002120 	andeq	r2, r0, r0, lsr #2
     a08:	00002128 	andeq	r2, r0, r8, lsr #2
     a0c:	0000212c 	andeq	r2, r0, ip, lsr #2
     a10:	00002130 	andeq	r2, r0, r0, lsr r1
     a14:	00002138 	andeq	r2, r0, r8, lsr r1
     a18:	00002144 	andeq	r2, r0, r4, asr #2
     a1c:	00002148 	andeq	r2, r0, r8, asr #2
	...
     a28:	000020e0 	andeq	r2, r0, r0, ror #1
     a2c:	000020e8 	andeq	r2, r0, r8, ror #1
     a30:	000020ec 	andeq	r2, r0, ip, ror #1
     a34:	000020f0 	strdeq	r2, [r0], -r0
     a38:	000020f4 	strdeq	r2, [r0], -r4
     a3c:	000020f8 	strdeq	r2, [r0], -r8
     a40:	00002100 	andeq	r2, r0, r0, lsl #2
     a44:	00002108 	andeq	r2, r0, r8, lsl #2
     a48:	0000210c 	andeq	r2, r0, ip, lsl #2
     a4c:	00002110 	andeq	r2, r0, r0, lsl r1
     a50:	00002114 	andeq	r2, r0, r4, lsl r1
     a54:	00002118 	andeq	r2, r0, r8, lsl r1
     a58:	00002160 	andeq	r2, r0, r0, ror #2
     a5c:	00002164 	andeq	r2, r0, r4, ror #2
     a60:	00002168 	andeq	r2, r0, r8, ror #2
     a64:	0000216c 	andeq	r2, r0, ip, ror #2
     a68:	0000219c 	muleq	r0, ip, r1
     a6c:	000021a0 	andeq	r2, r0, r0, lsr #3
     a70:	000021a4 	andeq	r2, r0, r4, lsr #3
     a74:	000021a8 	andeq	r2, r0, r8, lsr #3
     a78:	000021ac 	andeq	r2, r0, ip, lsr #3
     a7c:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
     a80:	000021bc 			; <UNDEFINED> instruction: 0x000021bc
     a84:	000021c0 	andeq	r2, r0, r0, asr #3
     a88:	000021c4 	andeq	r2, r0, r4, asr #3
     a8c:	000021c8 	andeq	r2, r0, r8, asr #3
     a90:	000021d8 	ldrdeq	r2, [r0], -r8
     a94:	000021dc 	ldrdeq	r2, [r0], -ip
	...
     aa0:	00002120 	andeq	r2, r0, r0, lsr #2
     aa4:	00002128 	andeq	r2, r0, r8, lsr #2
     aa8:	0000212c 	andeq	r2, r0, ip, lsr #2
     aac:	00002130 	andeq	r2, r0, r0, lsr r1
     ab0:	00002138 	andeq	r2, r0, r8, lsr r1
     ab4:	0000213c 	andeq	r2, r0, ip, lsr r1
     ab8:	00002140 	andeq	r2, r0, r0, asr #2
     abc:	00002144 	andeq	r2, r0, r4, asr #2
     ac0:	00002148 	andeq	r2, r0, r8, asr #2
     ac4:	0000214c 	andeq	r2, r0, ip, asr #2
     ac8:	00002150 	andeq	r2, r0, r0, asr r1
     acc:	00002158 	andeq	r2, r0, r8, asr r1
     ad0:	0000216c 	andeq	r2, r0, ip, ror #2
     ad4:	00002170 	andeq	r2, r0, r0, ror r1
     ad8:	00002190 	muleq	r0, r0, r1
     adc:	00002194 	muleq	r0, r4, r1
     ae0:	000021cc 	andeq	r2, r0, ip, asr #3
     ae4:	000021d0 	ldrdeq	r2, [r0], -r0
     ae8:	000021dc 	ldrdeq	r2, [r0], -ip
     aec:	000021e4 	andeq	r2, r0, r4, ror #3
     af0:	000021e8 	andeq	r2, r0, r8, ror #3
     af4:	000021f0 	strdeq	r2, [r0], -r0
     af8:	000021f4 	strdeq	r2, [r0], -r4
     afc:	000021f8 	strdeq	r2, [r0], -r8
	...
     b08:	00002170 	andeq	r2, r0, r0, ror r1
     b0c:	00002174 	andeq	r2, r0, r4, ror r1
     b10:	00002178 	andeq	r2, r0, r8, ror r1
     b14:	0000217c 	andeq	r2, r0, ip, ror r1
     b18:	00002184 	andeq	r2, r0, r4, lsl #3
     b1c:	0000218c 	andeq	r2, r0, ip, lsl #3
     b20:	00002198 	muleq	r0, r8, r1
     b24:	0000219c 	muleq	r0, ip, r1
     b28:	000021a8 	andeq	r2, r0, r8, lsr #3
     b2c:	000021ac 	andeq	r2, r0, ip, lsr #3
     b30:	000021b4 			; <UNDEFINED> instruction: 0x000021b4
     b34:	000021bc 			; <UNDEFINED> instruction: 0x000021bc
     b38:	000021f0 	strdeq	r2, [r0], -r0
     b3c:	000021f4 	strdeq	r2, [r0], -r4
     b40:	000021f8 	strdeq	r2, [r0], -r8
     b44:	00002204 	andeq	r2, r0, r4, lsl #4
	...
     b50:	0000001c 	andeq	r0, r0, ip, lsl r0
     b54:	00000020 	andeq	r0, r0, r0, lsr #32
     b58:	00000020 	andeq	r0, r0, r0, lsr #32
     b5c:	00000024 	andeq	r0, r0, r4, lsr #32
     b60:	00000040 	andeq	r0, r0, r0, asr #32
     b64:	0000005c 	andeq	r0, r0, ip, asr r0
     b68:	00000068 	andeq	r0, r0, r8, rrx
     b6c:	00000074 	andeq	r0, r0, r4, ror r0
     b70:	00000088 	andeq	r0, r0, r8, lsl #1
     b74:	00000504 	andeq	r0, r0, r4, lsl #10
     b78:	0000050c 	andeq	r0, r0, ip, lsl #10
     b7c:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     b88:	0000001c 	andeq	r0, r0, ip, lsl r0
     b8c:	00000020 	andeq	r0, r0, r0, lsr #32
     b90:	00000020 	andeq	r0, r0, r0, lsr #32
     b94:	00000024 	andeq	r0, r0, r4, lsr #32
     b98:	00000040 	andeq	r0, r0, r0, asr #32
     b9c:	00000048 	andeq	r0, r0, r8, asr #32
     ba0:	000000ac 	andeq	r0, r0, ip, lsr #1
     ba4:	000000b4 	strheq	r0, [r0], -r4
     ba8:	000000b8 	strheq	r0, [r0], -r8
     bac:	000004e8 	andeq	r0, r0, r8, ror #9
     bb0:	00000700 	andeq	r0, r0, r0, lsl #14
     bb4:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     bc0:	00000248 	andeq	r0, r0, r8, asr #4
     bc4:	0000024c 	andeq	r0, r0, ip, asr #4
     bc8:	00000258 	andeq	r0, r0, r8, asr r2
     bcc:	0000025c 	andeq	r0, r0, ip, asr r2
     bd0:	00000264 	andeq	r0, r0, r4, ror #4
     bd4:	00000268 	andeq	r0, r0, r8, ror #4
     bd8:	0000029c 	muleq	r0, ip, r2
     bdc:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
     be8:	00000048 	andeq	r0, r0, r8, asr #32
     bec:	0000005c 	andeq	r0, r0, ip, asr r0
     bf0:	00000068 	andeq	r0, r0, r8, rrx
     bf4:	00000074 	andeq	r0, r0, r4, ror r0
     bf8:	0000050c 	andeq	r0, r0, ip, lsl #10
     bfc:	000006ec 	andeq	r0, r0, ip, ror #13
	...
     c08:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     c0c:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     c10:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     c14:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     c18:	000005c0 	andeq	r0, r0, r0, asr #11
     c1c:	000005c4 	andeq	r0, r0, r4, asr #11
     c20:	000005c8 	andeq	r0, r0, r8, asr #11
     c24:	000005cc 	andeq	r0, r0, ip, asr #11
     c28:	000005dc 	ldrdeq	r0, [r0], -ip
     c2c:	000006d4 	ldrdeq	r0, [r0], -r4
	...
     c38:	00000830 	andeq	r0, r0, r0, lsr r8
     c3c:	00000834 	andeq	r0, r0, r4, lsr r8
     c40:	00000838 	andeq	r0, r0, r8, lsr r8
     c44:	00000890 	muleq	r0, r0, r8
     c48:	000008a4 	andeq	r0, r0, r4, lsr #17
     c4c:	000008a8 	andeq	r0, r0, r8, lsr #17
     c50:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c54:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
     c60:	00000c30 	andeq	r0, r0, r0, lsr ip
     c64:	00000c38 	andeq	r0, r0, r8, lsr ip
     c68:	00000c40 	andeq	r0, r0, r0, asr #24
     c6c:	00000c48 	andeq	r0, r0, r8, asr #24
	...
     c78:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
     c7c:	00000cc0 	andeq	r0, r0, r0, asr #25
     c80:	00000cc8 	andeq	r0, r0, r8, asr #25
     c84:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
     c90:	00000d60 	andeq	r0, r0, r0, ror #26
     c94:	00000d68 	andeq	r0, r0, r8, ror #26
     c98:	00000d78 	andeq	r0, r0, r8, ror sp
     c9c:	00000d90 	muleq	r0, r0, sp
	...
     ca8:	00000df8 	strdeq	r0, [r0], -r8
     cac:	00000dfc 	strdeq	r0, [r0], -ip
     cb0:	00000e00 	andeq	r0, r0, r0, lsl #28
     cb4:	00000e14 	andeq	r0, r0, r4, lsl lr
     cb8:	00000e18 	andeq	r0, r0, r8, lsl lr
     cbc:	00000e20 	andeq	r0, r0, r0, lsr #28
	...
     cc8:	00000fac 	andeq	r0, r0, ip, lsr #31
     ccc:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
     cd0:	00000fc4 	andeq	r0, r0, r4, asr #31
     cd4:	00000fc8 	andeq	r0, r0, r8, asr #31
     cd8:	00000fcc 	andeq	r0, r0, ip, asr #31
     cdc:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ce0:	00000fd8 	ldrdeq	r0, [r0], -r8
     ce4:	00000fdc 	ldrdeq	r0, [r0], -ip
     ce8:	00000fe4 	andeq	r0, r0, r4, ror #31
     cec:	00000fe8 	andeq	r0, r0, r8, ror #31
     cf0:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cf4:	00000ff4 	strdeq	r0, [r0], -r4
     cf8:	00000ff8 	strdeq	r0, [r0], -r8
     cfc:	00000ffc 	strdeq	r0, [r0], -ip
	...
     d08:	000011f0 	strdeq	r1, [r0], -r0
     d0c:	000011f4 	strdeq	r1, [r0], -r4
     d10:	00001200 	andeq	r1, r0, r0, lsl #4
     d14:	00001204 	andeq	r1, r0, r4, lsl #4
     d18:	0000120c 	andeq	r1, r0, ip, lsl #4
     d1c:	00001220 	andeq	r1, r0, r0, lsr #4
	...
     d28:	0000128c 	andeq	r1, r0, ip, lsl #5
     d2c:	00001290 	muleq	r0, r0, r2
     d30:	0000129c 	muleq	r0, ip, r2
     d34:	000012a0 	andeq	r1, r0, r0, lsr #5
     d38:	000012a8 	andeq	r1, r0, r8, lsr #5
     d3c:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
	...
     d48:	000014e4 	andeq	r1, r0, r4, ror #9
     d4c:	000014e8 	andeq	r1, r0, r8, ror #9
     d50:	000014f4 	strdeq	r1, [r0], -r4
     d54:	000014f8 	strdeq	r1, [r0], -r8
     d58:	00001500 	andeq	r1, r0, r0, lsl #10
     d5c:	00001514 	andeq	r1, r0, r4, lsl r5
	...
     d68:	000015a0 	andeq	r1, r0, r0, lsr #11
     d6c:	000015a4 	andeq	r1, r0, r4, lsr #11
     d70:	000015a8 	andeq	r1, r0, r8, lsr #11
     d74:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
     d78:	00001634 	andeq	r1, r0, r4, lsr r6
     d7c:	00001764 	andeq	r1, r0, r4, ror #14
	...
     d88:	000016f4 	strdeq	r1, [r0], -r4
     d8c:	000016f8 	strdeq	r1, [r0], -r8
     d90:	00001704 	andeq	r1, r0, r4, lsl #14
     d94:	00001708 	andeq	r1, r0, r8, lsl #14
     d98:	00001710 	andeq	r1, r0, r0, lsl r7
     d9c:	00001724 	andeq	r1, r0, r4, lsr #14
	...
     da8:	000017c0 	andeq	r1, r0, r0, asr #15
     dac:	000017d4 	ldrdeq	r1, [r0], -r4
     db0:	000017dc 	ldrdeq	r1, [r0], -ip
     db4:	000017e4 	andeq	r1, r0, r4, ror #15
	...
     dc0:	00001820 	andeq	r1, r0, r0, lsr #16
     dc4:	0000182c 	andeq	r1, r0, ip, lsr #16
     dc8:	00001830 	andeq	r1, r0, r0, lsr r8
     dcc:	00001834 	andeq	r1, r0, r4, lsr r8
	...
     dd8:	0000182c 	andeq	r1, r0, ip, lsr #16
     ddc:	00001830 	andeq	r1, r0, r0, lsr r8
     de0:	00001834 	andeq	r1, r0, r4, lsr r8
     de4:	00001838 	andeq	r1, r0, r8, lsr r8
     de8:	00001840 	andeq	r1, r0, r0, asr #16
     dec:	00001844 	andeq	r1, r0, r4, asr #16
     df0:	00001858 	andeq	r1, r0, r8, asr r8
     df4:	0000185c 	andeq	r1, r0, ip, asr r8
	...
     e00:	00001850 	andeq	r1, r0, r0, asr r8
     e04:	00001858 	andeq	r1, r0, r8, asr r8
     e08:	00001914 	andeq	r1, r0, r4, lsl r9
     e0c:	00001924 	andeq	r1, r0, r4, lsr #18
	...
     e18:	000018a4 	andeq	r1, r0, r4, lsr #17
     e1c:	000018a8 	andeq	r1, r0, r8, lsr #17
     e20:	000018ac 	andeq	r1, r0, ip, lsr #17
     e24:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
     e28:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
     e2c:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
     e30:	000018c0 	andeq	r1, r0, r0, asr #17
     e34:	000018c4 	andeq	r1, r0, r4, asr #17
     e38:	000018d0 	ldrdeq	r1, [r0], -r0
     e3c:	000018dc 	ldrdeq	r1, [r0], -ip
	...
     e48:	000018e0 	andeq	r1, r0, r0, ror #17
     e4c:	000018e4 	andeq	r1, r0, r4, ror #17
     e50:	000018e8 	andeq	r1, r0, r8, ror #17
     e54:	000018f0 	strdeq	r1, [r0], -r0
     e58:	000018f8 	strdeq	r1, [r0], -r8
     e5c:	000018fc 	strdeq	r1, [r0], -ip
     e60:	00001900 	andeq	r1, r0, r0, lsl #18
     e64:	0000190c 	andeq	r1, r0, ip, lsl #18
	...
     e70:	00001964 	andeq	r1, r0, r4, ror #18
     e74:	0000196c 	andeq	r1, r0, ip, ror #18
     e78:	00001974 	andeq	r1, r0, r4, ror r9
     e7c:	00001978 	andeq	r1, r0, r8, ror r9
     e80:	00001980 	andeq	r1, r0, r0, lsl #19
     e84:	00001984 	andeq	r1, r0, r4, lsl #19
     e88:	0000198c 	andeq	r1, r0, ip, lsl #19
     e8c:	00001990 	muleq	r0, r0, r9
     e90:	00001994 	muleq	r0, r4, r9
     e94:	0000199c 	muleq	r0, ip, r9
	...
     ea0:	000019dc 	ldrdeq	r1, [r0], -ip
     ea4:	000019e4 	andeq	r1, r0, r4, ror #19
     ea8:	000019fc 	strdeq	r1, [r0], -ip
     eac:	00001a04 	andeq	r1, r0, r4, lsl #20
     eb0:	00001a10 	andeq	r1, r0, r0, lsl sl
     eb4:	00001a8c 	andeq	r1, r0, ip, lsl #21
     eb8:	00001a94 	muleq	r0, r4, sl
     ebc:	00001be8 	andeq	r1, r0, r8, ror #23
	...
     ec8:	000019dc 	ldrdeq	r1, [r0], -ip
     ecc:	000019e4 	andeq	r1, r0, r4, ror #19
     ed0:	00001a00 	andeq	r1, r0, r0, lsl #20
     ed4:	00001a04 	andeq	r1, r0, r4, lsl #20
     ed8:	00001a94 	muleq	r0, r4, sl
     edc:	00001bd0 	ldrdeq	r1, [r0], -r0
	...
     ee8:	00001b60 	andeq	r1, r0, r0, ror #22
     eec:	00001b64 	andeq	r1, r0, r4, ror #22
     ef0:	00001b70 	andeq	r1, r0, r0, ror fp
     ef4:	00001b74 	andeq	r1, r0, r4, ror fp
     ef8:	00001b7c 	andeq	r1, r0, ip, ror fp
     efc:	00001b90 	muleq	r0, r0, fp
	...
     f08:	0000003c 	andeq	r0, r0, ip, lsr r0
     f0c:	00000044 	andeq	r0, r0, r4, asr #32
     f10:	00000048 	andeq	r0, r0, r8, asr #32
     f14:	0000004c 	andeq	r0, r0, ip, asr #32
     f18:	00000050 	andeq	r0, r0, r0, asr r0
     f1c:	00000054 	andeq	r0, r0, r4, asr r0
     f20:	00000058 	andeq	r0, r0, r8, asr r0
     f24:	00000064 	andeq	r0, r0, r4, rrx
	...
     f34:	00000004 	andeq	r0, r0, r4
     f38:	00000008 	andeq	r0, r0, r8
     f3c:	00000014 	andeq	r0, r0, r4, lsl r0
     f40:	00000020 	andeq	r0, r0, r0, lsr #32
     f44:	00000024 	andeq	r0, r0, r4, lsr #32
     f48:	00000028 	andeq	r0, r0, r8, lsr #32
     f4c:	0000002c 	andeq	r0, r0, ip, lsr #32
     f50:	00000030 	andeq	r0, r0, r0, lsr r0
     f54:	00000034 	andeq	r0, r0, r4, lsr r0
     f58:	00000038 	andeq	r0, r0, r8, lsr r0
     f5c:	00000058 	andeq	r0, r0, r8, asr r0
	...
     f68:	000000a8 	andeq	r0, r0, r8, lsr #1
     f6c:	000000b4 	strheq	r0, [r0], -r4
     f70:	000000b8 	strheq	r0, [r0], -r8
     f74:	000000e4 	andeq	r0, r0, r4, ror #1
     f78:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f7c:	000000f8 	strdeq	r0, [r0], -r8
	...
     f88:	000000e4 	andeq	r0, r0, r4, ror #1
     f8c:	000000e8 	andeq	r0, r0, r8, ror #1
     f90:	0000010c 	andeq	r0, r0, ip, lsl #2
     f94:	00000158 	andeq	r0, r0, r8, asr r1
     f98:	0000015c 	andeq	r0, r0, ip, asr r1
     f9c:	00000160 	andeq	r0, r0, r0, ror #2
     fa0:	00000178 	andeq	r0, r0, r8, ror r1
     fa4:	00000180 	andeq	r0, r0, r0, lsl #3
	...
     fb0:	00000158 	andeq	r0, r0, r8, asr r1
     fb4:	0000015c 	andeq	r0, r0, ip, asr r1
     fb8:	00000160 	andeq	r0, r0, r0, ror #2
     fbc:	00000178 	andeq	r0, r0, r8, ror r1
     fc0:	00000180 	andeq	r0, r0, r0, lsl #3
     fc4:	000001d4 	ldrdeq	r0, [r0], -r4
	...
     fd0:	00000160 	andeq	r0, r0, r0, ror #2
     fd4:	0000016c 	andeq	r0, r0, ip, ror #2
     fd8:	00000170 	andeq	r0, r0, r0, ror r1
     fdc:	00000174 	andeq	r0, r0, r4, ror r1
     fe0:	00000180 	andeq	r0, r0, r0, lsl #3
     fe4:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
     ff0:	000001dc 	ldrdeq	r0, [r0], -ip
     ff4:	0000022c 	andeq	r0, r0, ip, lsr #4
     ff8:	00000230 	andeq	r0, r0, r0, lsr r2
     ffc:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
    1008:	0000022c 	andeq	r0, r0, ip, lsr #4
    100c:	00000230 	andeq	r0, r0, r0, lsr r2
    1010:	0000023c 	andeq	r0, r0, ip, lsr r2
    1014:	00000284 	andeq	r0, r0, r4, lsl #5
    1018:	00000288 	andeq	r0, r0, r8, lsl #5
    101c:	00000298 	muleq	r0, r8, r2
	...
    1028:	00000284 	andeq	r0, r0, r4, lsl #5
    102c:	00000288 	andeq	r0, r0, r8, lsl #5
    1030:	000002a0 	andeq	r0, r0, r0, lsr #5
    1034:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1038:	000002f4 	strdeq	r0, [r0], -r4
    103c:	00000300 	andeq	r0, r0, r0, lsl #6
	...
    1048:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    104c:	000002f4 	strdeq	r0, [r0], -r4
    1050:	00000300 	andeq	r0, r0, r0, lsl #6
    1054:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
    1060:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1064:	000002f4 	strdeq	r0, [r0], -r4
    1068:	00000300 	andeq	r0, r0, r0, lsl #6
    106c:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
    1078:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    107c:	000002f4 	strdeq	r0, [r0], -r4
    1080:	00000300 	andeq	r0, r0, r0, lsl #6
    1084:	0000033c 	andeq	r0, r0, ip, lsr r3
    1088:	00000340 	andeq	r0, r0, r0, asr #6
    108c:	00000344 	andeq	r0, r0, r4, asr #6
    1090:	00000348 	andeq	r0, r0, r8, asr #6
    1094:	0000034c 	andeq	r0, r0, ip, asr #6
	...
    10a0:	0000057c 	andeq	r0, r0, ip, ror r5
    10a4:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10a8:	000005d4 	ldrdeq	r0, [r0], -r4
    10ac:	000005d8 	ldrdeq	r0, [r0], -r8
    10b0:	000005dc 	ldrdeq	r0, [r0], -ip
    10b4:	000005e0 	andeq	r0, r0, r0, ror #11
	...
    10c0:	00000794 	muleq	r0, r4, r7
    10c4:	000007e8 	andeq	r0, r0, r8, ror #15
    10c8:	000007ec 	andeq	r0, r0, ip, ror #15
    10cc:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10d0:	000007f4 	strdeq	r0, [r0], -r4
    10d4:	000007f8 	strdeq	r0, [r0], -r8
	...
    10e0:	000009c0 	andeq	r0, r0, r0, asr #19
    10e4:	00000a14 	andeq	r0, r0, r4, lsl sl
    10e8:	00000a18 	andeq	r0, r0, r8, lsl sl
    10ec:	00000a1c 	andeq	r0, r0, ip, lsl sl
    10f0:	00000a20 	andeq	r0, r0, r0, lsr #20
    10f4:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
    1100:	00000134 	andeq	r0, r0, r4, lsr r1
    1104:	00000160 	andeq	r0, r0, r0, ror #2
    1108:	00000174 	andeq	r0, r0, r4, ror r1
    110c:	00000190 	muleq	r0, r0, r1
	...
    1118:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    111c:	00000204 	andeq	r0, r0, r4, lsl #4
    1120:	0000020c 	andeq	r0, r0, ip, lsl #4
    1124:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    1130:	000001c8 	andeq	r0, r0, r8, asr #3
    1134:	000001f8 	strdeq	r0, [r0], -r8
    1138:	0000020c 	andeq	r0, r0, ip, lsl #4
    113c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    1148:	00000340 	andeq	r0, r0, r0, asr #6
    114c:	00000344 	andeq	r0, r0, r4, asr #6
    1150:	00000350 	andeq	r0, r0, r0, asr r3
    1154:	00000354 	andeq	r0, r0, r4, asr r3
    1158:	00000358 	andeq	r0, r0, r8, asr r3
    115c:	00000374 	andeq	r0, r0, r4, ror r3
	...
    1168:	00000354 	andeq	r0, r0, r4, asr r3
    116c:	00000358 	andeq	r0, r0, r8, asr r3
    1170:	00000384 	andeq	r0, r0, r4, lsl #7
    1174:	00000388 	andeq	r0, r0, r8, lsl #7
    1178:	00000390 	muleq	r0, r0, r3
    117c:	000003cc 	andeq	r0, r0, ip, asr #7
	...
    1188:	00000440 	andeq	r0, r0, r0, asr #8
    118c:	00000448 	andeq	r0, r0, r8, asr #8
    1190:	00000448 	andeq	r0, r0, r8, asr #8
    1194:	00000528 	andeq	r0, r0, r8, lsr #10
	...
    11a0:	00000444 	andeq	r0, r0, r4, asr #8
    11a4:	00000448 	andeq	r0, r0, r8, asr #8
    11a8:	0000044c 	andeq	r0, r0, ip, asr #8
    11ac:	00000450 	andeq	r0, r0, r0, asr r4
    11b0:	00000454 	andeq	r0, r0, r4, asr r4
    11b4:	00000470 	andeq	r0, r0, r0, ror r4
	...
    11c0:	00000450 	andeq	r0, r0, r0, asr r4
    11c4:	00000454 	andeq	r0, r0, r4, asr r4
    11c8:	00000480 	andeq	r0, r0, r0, lsl #9
    11cc:	00000484 	andeq	r0, r0, r4, lsl #9
    11d0:	0000048c 	andeq	r0, r0, ip, lsl #9
    11d4:	000004c8 	andeq	r0, r0, r8, asr #9
	...
