--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 841 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.213ns.
--------------------------------------------------------------------------------

Paths for end point Inst_uart_rx/info_0 (SLICE_X9Y8.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_uart_rx/estado_FSM_FFd1 (FF)
  Destination:          Inst_uart_rx/info_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.220ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.253 - 0.246)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_uart_rx/estado_FSM_FFd1 to Inst_uart_rx/info_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.XQ      Tcko                  0.521   Inst_uart_rx/estado_FSM_FFd1
                                                       Inst_uart_rx/estado_FSM_FFd1
    SLICE_X11Y13.G3      net (fanout=26)       0.650   Inst_uart_rx/estado_FSM_FFd1
    SLICE_X11Y13.Y       Tilo                  0.561   N81
                                                       Inst_uart_rx/estado_cmp_lt00011_SW2
    SLICE_X8Y9.G1        net (fanout=1)        0.587   N73
    SLICE_X8Y9.Y         Tilo                  0.616   Inst_uart_rx/info_6_mux000034
                                                       Inst_uart_rx/info_1_mux000021
    SLICE_X8Y8.F3        net (fanout=4)        0.073   Inst_uart_rx/N5
    SLICE_X8Y8.X         Tilo                  0.601   Inst_uart_rx/info_0_mux000027
                                                       Inst_uart_rx/info_0_mux000027
    SLICE_X9Y8.SR        net (fanout=1)        1.178   Inst_uart_rx/info_0_mux000027
    SLICE_X9Y8.CLK       Tsrck                 0.433   Inst_uart_rx/info<0>
                                                       Inst_uart_rx/info_0
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (2.732ns logic, 2.488ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_uart_rx/conteo_4 (FF)
  Destination:          Inst_uart_rx/info_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.182ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.037 - 0.007)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_uart_rx/conteo_4 to Inst_uart_rx/info_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.YQ       Tcko                  0.596   Inst_uart_rx/conteo<4>
                                                       Inst_uart_rx/conteo_4
    SLICE_X8Y14.G4       net (fanout=7)        0.530   Inst_uart_rx/conteo<4>
    SLICE_X8Y14.Y        Tilo                  0.616   Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X8Y9.G4        net (fanout=3)        0.539   N31
    SLICE_X8Y9.Y         Tilo                  0.616   Inst_uart_rx/info_6_mux000034
                                                       Inst_uart_rx/info_1_mux000021
    SLICE_X8Y8.F3        net (fanout=4)        0.073   Inst_uart_rx/N5
    SLICE_X8Y8.X         Tilo                  0.601   Inst_uart_rx/info_0_mux000027
                                                       Inst_uart_rx/info_0_mux000027
    SLICE_X9Y8.SR        net (fanout=1)        1.178   Inst_uart_rx/info_0_mux000027
    SLICE_X9Y8.CLK       Tsrck                 0.433   Inst_uart_rx/info<0>
                                                       Inst_uart_rx/info_0
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (2.862ns logic, 2.320ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_uart_rx/conteo_1 (FF)
  Destination:          Inst_uart_rx/info_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.150ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.253 - 0.249)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_uart_rx/conteo_1 to Inst_uart_rx/info_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.YQ       Tcko                  0.596   Inst_uart_rx/conteo<2>
                                                       Inst_uart_rx/conteo_1
    SLICE_X8Y14.G3       net (fanout=6)        0.498   Inst_uart_rx/conteo<1>
    SLICE_X8Y14.Y        Tilo                  0.616   Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X8Y9.G4        net (fanout=3)        0.539   N31
    SLICE_X8Y9.Y         Tilo                  0.616   Inst_uart_rx/info_6_mux000034
                                                       Inst_uart_rx/info_1_mux000021
    SLICE_X8Y8.F3        net (fanout=4)        0.073   Inst_uart_rx/N5
    SLICE_X8Y8.X         Tilo                  0.601   Inst_uart_rx/info_0_mux000027
                                                       Inst_uart_rx/info_0_mux000027
    SLICE_X9Y8.SR        net (fanout=1)        1.178   Inst_uart_rx/info_0_mux000027
    SLICE_X9Y8.CLK       Tsrck                 0.433   Inst_uart_rx/info<0>
                                                       Inst_uart_rx/info_0
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (2.862ns logic, 2.288ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_uart_rx/conteo_4 (SLICE_X8Y15.G1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_uart_rx/conteo_3 (FF)
  Destination:          Inst_uart_rx/conteo_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.006 - 0.020)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_uart_rx/conteo_3 to Inst_uart_rx/conteo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.XQ       Tcko                  0.521   Inst_uart_rx/conteo<3>
                                                       Inst_uart_rx/conteo_3
    SLICE_X9Y14.G4       net (fanout=8)        0.862   Inst_uart_rx/conteo<3>
    SLICE_X9Y14.Y        Tilo                  0.561   Inst_uart_rx/estado_cmp_lt0000
                                                       Inst_uart_rx/estado_cmp_lt00001_SW0
    SLICE_X9Y14.F3       net (fanout=3)        0.060   N33
    SLICE_X9Y14.X        Tilo                  0.562   Inst_uart_rx/estado_cmp_lt0000
                                                       Inst_uart_rx/estado_cmp_lt00001
    SLICE_X8Y12.G2       net (fanout=3)        0.663   Inst_uart_rx/estado_cmp_lt0000
    SLICE_X8Y12.Y        Tilo                  0.616   Inst_uart_rx/conteo<3>
                                                       Inst_uart_rx/conteo_mux0000<0>1
    SLICE_X8Y15.G1       net (fanout=6)        0.677   Inst_uart_rx/N01
    SLICE_X8Y15.CLK      Tgck                  0.671   Inst_uart_rx/conteo<4>
                                                       Inst_uart_rx/conteo_mux0000<4>
                                                       Inst_uart_rx/conteo_4
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (2.931ns logic, 2.262ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_uart_rx/conteo_1 (FF)
  Destination:          Inst_uart_rx/conteo_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.956ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.222 - 0.249)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_uart_rx/conteo_1 to Inst_uart_rx/conteo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.YQ       Tcko                  0.596   Inst_uart_rx/conteo<2>
                                                       Inst_uart_rx/conteo_1
    SLICE_X9Y14.G2       net (fanout=6)        0.550   Inst_uart_rx/conteo<1>
    SLICE_X9Y14.Y        Tilo                  0.561   Inst_uart_rx/estado_cmp_lt0000
                                                       Inst_uart_rx/estado_cmp_lt00001_SW0
    SLICE_X9Y14.F3       net (fanout=3)        0.060   N33
    SLICE_X9Y14.X        Tilo                  0.562   Inst_uart_rx/estado_cmp_lt0000
                                                       Inst_uart_rx/estado_cmp_lt00001
    SLICE_X8Y12.G2       net (fanout=3)        0.663   Inst_uart_rx/estado_cmp_lt0000
    SLICE_X8Y12.Y        Tilo                  0.616   Inst_uart_rx/conteo<3>
                                                       Inst_uart_rx/conteo_mux0000<0>1
    SLICE_X8Y15.G1       net (fanout=6)        0.677   Inst_uart_rx/N01
    SLICE_X8Y15.CLK      Tgck                  0.671   Inst_uart_rx/conteo<4>
                                                       Inst_uart_rx/conteo_mux0000<4>
                                                       Inst_uart_rx/conteo_4
    -------------------------------------------------  ---------------------------
    Total                                      4.956ns (3.006ns logic, 1.950ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_uart_rx/conteo_2 (FF)
  Destination:          Inst_uart_rx/conteo_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.912ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.222 - 0.249)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_uart_rx/conteo_2 to Inst_uart_rx/conteo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.XQ       Tcko                  0.521   Inst_uart_rx/conteo<2>
                                                       Inst_uart_rx/conteo_2
    SLICE_X9Y14.G1       net (fanout=5)        0.581   Inst_uart_rx/conteo<2>
    SLICE_X9Y14.Y        Tilo                  0.561   Inst_uart_rx/estado_cmp_lt0000
                                                       Inst_uart_rx/estado_cmp_lt00001_SW0
    SLICE_X9Y14.F3       net (fanout=3)        0.060   N33
    SLICE_X9Y14.X        Tilo                  0.562   Inst_uart_rx/estado_cmp_lt0000
                                                       Inst_uart_rx/estado_cmp_lt00001
    SLICE_X8Y12.G2       net (fanout=3)        0.663   Inst_uart_rx/estado_cmp_lt0000
    SLICE_X8Y12.Y        Tilo                  0.616   Inst_uart_rx/conteo<3>
                                                       Inst_uart_rx/conteo_mux0000<0>1
    SLICE_X8Y15.G1       net (fanout=6)        0.677   Inst_uart_rx/N01
    SLICE_X8Y15.CLK      Tgck                  0.671   Inst_uart_rx/conteo<4>
                                                       Inst_uart_rx/conteo_mux0000<4>
                                                       Inst_uart_rx/conteo_4
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (2.931ns logic, 1.981ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_uart_rx/conteo_4 (SLICE_X8Y15.G3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_uart_rx/conteo_4 (FF)
  Destination:          Inst_uart_rx/conteo_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.140ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_uart_rx/conteo_4 to Inst_uart_rx/conteo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.YQ       Tcko                  0.596   Inst_uart_rx/conteo<4>
                                                       Inst_uart_rx/conteo_4
    SLICE_X8Y14.G4       net (fanout=7)        0.530   Inst_uart_rx/conteo<4>
    SLICE_X8Y14.Y        Tilo                  0.616   Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X8Y14.F4       net (fanout=3)        0.045   N31
    SLICE_X8Y14.X        Tilo                  0.601   Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_uart_rx/estado_cmp_lt00011
    SLICE_X9Y13.G2       net (fanout=14)       0.920   Inst_uart_rx/estado_cmp_lt0001
    SLICE_X9Y13.Y        Tilo                  0.561   Inst_uart_rx/conteo<5>
                                                       Inst_uart_rx/conteo_mux0000<0>21
    SLICE_X8Y15.G3       net (fanout=7)        0.600   Inst_uart_rx/N3
    SLICE_X8Y15.CLK      Tgck                  0.671   Inst_uart_rx/conteo<4>
                                                       Inst_uart_rx/conteo_mux0000<4>
                                                       Inst_uart_rx/conteo_4
    -------------------------------------------------  ---------------------------
    Total                                      5.140ns (3.045ns logic, 2.095ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_uart_rx/conteo_1 (FF)
  Destination:          Inst_uart_rx/conteo_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.108ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.222 - 0.249)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_uart_rx/conteo_1 to Inst_uart_rx/conteo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.YQ       Tcko                  0.596   Inst_uart_rx/conteo<2>
                                                       Inst_uart_rx/conteo_1
    SLICE_X8Y14.G3       net (fanout=6)        0.498   Inst_uart_rx/conteo<1>
    SLICE_X8Y14.Y        Tilo                  0.616   Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X8Y14.F4       net (fanout=3)        0.045   N31
    SLICE_X8Y14.X        Tilo                  0.601   Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_uart_rx/estado_cmp_lt00011
    SLICE_X9Y13.G2       net (fanout=14)       0.920   Inst_uart_rx/estado_cmp_lt0001
    SLICE_X9Y13.Y        Tilo                  0.561   Inst_uart_rx/conteo<5>
                                                       Inst_uart_rx/conteo_mux0000<0>21
    SLICE_X8Y15.G3       net (fanout=7)        0.600   Inst_uart_rx/N3
    SLICE_X8Y15.CLK      Tgck                  0.671   Inst_uart_rx/conteo<4>
                                                       Inst_uart_rx/conteo_mux0000<4>
                                                       Inst_uart_rx/conteo_4
    -------------------------------------------------  ---------------------------
    Total                                      5.108ns (3.045ns logic, 2.063ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_uart_rx/conteo_2 (FF)
  Destination:          Inst_uart_rx/conteo_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.084ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.222 - 0.249)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_uart_rx/conteo_2 to Inst_uart_rx/conteo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.XQ       Tcko                  0.521   Inst_uart_rx/conteo<2>
                                                       Inst_uart_rx/conteo_2
    SLICE_X8Y14.G1       net (fanout=5)        0.549   Inst_uart_rx/conteo<2>
    SLICE_X8Y14.Y        Tilo                  0.616   Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X8Y14.F4       net (fanout=3)        0.045   N31
    SLICE_X8Y14.X        Tilo                  0.601   Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_uart_rx/estado_cmp_lt00011
    SLICE_X9Y13.G2       net (fanout=14)       0.920   Inst_uart_rx/estado_cmp_lt0001
    SLICE_X9Y13.Y        Tilo                  0.561   Inst_uart_rx/conteo<5>
                                                       Inst_uart_rx/conteo_mux0000<0>21
    SLICE_X8Y15.G3       net (fanout=7)        0.600   Inst_uart_rx/N3
    SLICE_X8Y15.CLK      Tgck                  0.671   Inst_uart_rx/conteo<4>
                                                       Inst_uart_rx/conteo_mux0000<4>
                                                       Inst_uart_rx/conteo_4
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (2.970ns logic, 2.114ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_uart_rx/info_0 (SLICE_X9Y8.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_uart_rx/info_0 (FF)
  Destination:          Inst_uart_rx/info_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_uart_rx/info_0 to Inst_uart_rx/info_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y8.YQ        Tcko                  0.419   Inst_uart_rx/info<0>
                                                       Inst_uart_rx/info_0
    SLICE_X9Y8.G4        net (fanout=2)        0.259   Inst_uart_rx/info<0>
    SLICE_X9Y8.CLK       Tckg        (-Th)    -0.406   Inst_uart_rx/info<0>
                                                       Inst_uart_rx/info_0_mux0000311
                                                       Inst_uart_rx/info_0
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.825ns logic, 0.259ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_uart_rx/LED_1 (SLICE_X9Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_uart_rx/info_1 (FF)
  Destination:          Inst_uart_rx/LED_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.311 - 0.227)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_uart_rx/info_1 to Inst_uart_rx/LED_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.XQ        Tcko                  0.396   Inst_uart_rx/info<1>
                                                       Inst_uart_rx/info_1
    SLICE_X9Y2.BX        net (fanout=3)        0.712   Inst_uart_rx/info<1>
    SLICE_X9Y2.CLK       Tckdi       (-Th)    -0.062   Inst_uart_rx/LED<1>
                                                       Inst_uart_rx/LED_1
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.458ns logic, 0.712ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_uart_rx/LED_3 (SLICE_X9Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_uart_rx/info_3 (FF)
  Destination:          Inst_uart_rx/LED_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.313 - 0.244)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_uart_rx/info_3 to Inst_uart_rx/LED_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.XQ        Tcko                  0.396   Inst_uart_rx/info<3>
                                                       Inst_uart_rx/info_3
    SLICE_X9Y0.BX        net (fanout=3)        0.700   Inst_uart_rx/info<3>
    SLICE_X9Y0.CLK       Tckdi       (-Th)    -0.062   Inst_uart_rx/LED<3>
                                                       Inst_uart_rx/LED_3
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (0.458ns logic, 0.700ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_uart_tx/puente<3>/CLK
  Logical resource: Inst_uart_tx/puente_3/CK
  Location pin: SLICE_X16Y1.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Inst_uart_tx/puente<3>/CLK
  Logical resource: Inst_uart_tx/puente_3/CK
  Location pin: SLICE_X16Y1.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_uart_tx/puente<3>/CLK
  Logical resource: Inst_uart_tx/puente_2/CK
  Location pin: SLICE_X16Y1.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.213|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 841 paths, 0 nets, and 451 connections

Design statistics:
   Minimum period:   5.213ns{1}   (Maximum frequency: 191.828MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 09 17:09:53 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



