Analysis & Synthesis report for dummy_tennis
Thu Apr 07 17:27:33 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 10. State Machine - |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 11. State Machine - |dummy_tennis|display_control:dc|current_state
 12. User-Specified and Inferred Latches
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 20. Source assignments for sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram
 21. Source assignments for sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram
 22. Source assignments for sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram
 23. Source assignments for sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 30. Parameter Settings for User Entity Instance: sound_mod:sm|clock_generator:my_clock_gen
 31. Parameter Settings for User Entity Instance: sound_mod:sm|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 32. Parameter Settings for User Entity Instance: sound_mod:sm|audio_and_video_config:cfg
 33. Parameter Settings for User Entity Instance: sound_mod:sm|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 34. Parameter Settings for User Entity Instance: sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 35. Parameter Settings for User Entity Instance: sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 36. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec
 37. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 38. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 39. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 40. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 42. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 43. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 44. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 45. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 46. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 47. Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 48. altsyncram Parameter Settings by Entity Instance
 49. altpll Parameter Settings by Entity Instance
 50. scfifo Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "sound_mod:sm|audio_codec:codec"
 52. Port Connectivity Checks: "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 53. Port Connectivity Checks: "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 54. Port Connectivity Checks: "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 55. Port Connectivity Checks: "score_display:sd|decoder_lower:h5"
 56. Port Connectivity Checks: "vga_adapter:VGA"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 07 17:27:32 2016       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; dummy_tennis                                ;
; Top-level Entity Name           ; dummy_tennis                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 350                                         ;
; Total pins                      ; 101                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 63,744                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; dummy_tennis       ; dummy_tennis       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; vga_pll.v                        ; yes             ; User Wizard-Generated File   ; W:/CSC258/project/vga_pll.v                                          ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File        ; W:/CSC258/project/vga_controller.v                                   ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File        ; W:/CSC258/project/vga_address_translator.v                           ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File        ; W:/CSC258/project/vga_adapter.v                                      ;         ;
; part1.v                          ; yes             ; User Verilog HDL File        ; W:/CSC258/project/part1.v                                            ;         ;
; part2(3).v                       ; yes             ; User Verilog HDL File        ; W:/CSC258/project/part2(3).v                                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_m6m1.tdf           ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/altsyncram_m6m1.tdf                             ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/decode_7la.tdf                                  ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/decode_01a.tdf                                  ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/mux_ifb.tdf                                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/altpll_80u.tdf                                  ;         ;
; db/altpll_1uu1.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/altpll_1uu1.tdf                                 ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_8ba1.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/scfifo_8ba1.tdf                                 ;         ;
; db/a_dpfifo_r2a1.tdf             ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/a_dpfifo_r2a1.tdf                               ;         ;
; db/altsyncram_vne1.tdf           ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/altsyncram_vne1.tdf                             ;         ;
; db/cmpr_6l8.tdf                  ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/cmpr_6l8.tdf                                    ;         ;
; db/cntr_h2b.tdf                  ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/cntr_h2b.tdf                                    ;         ;
; db/cntr_u27.tdf                  ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/cntr_u27.tdf                                    ;         ;
; db/cntr_i2b.tdf                  ; yes             ; Auto-Generated Megafunction  ; W:/CSC258/project/db/cntr_i2b.tdf                                    ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 457            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 777            ;
;     -- 7 input functions                    ; 12             ;
;     -- 6 input functions                    ; 120            ;
;     -- 5 input functions                    ; 130            ;
;     -- 4 input functions                    ; 97             ;
;     -- <=3 input functions                  ; 418            ;
;                                             ;                ;
; Dedicated logic registers                   ; 350            ;
;                                             ;                ;
; I/O pins                                    ; 101            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 63744          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 378            ;
; Total fan-out                               ; 5255           ;
; Average fan-out                             ; 3.78           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                        ; Library Name ;
+------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dummy_tennis                                                    ; 777 (1)           ; 350 (0)      ; 63744             ; 0          ; 101  ; 0            ; |dummy_tennis                                                                                                                                                                                                                              ; work         ;
;    |ball_next_logic:bl|                                          ; 143 (143)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|ball_next_logic:bl                                                                                                                                                                                                           ; work         ;
;    |ball_reg:br|                                                 ; 43 (43)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|ball_reg:br                                                                                                                                                                                                                  ; work         ;
;    |display_control:dc|                                          ; 25 (25)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|display_control:dc                                                                                                                                                                                                           ; work         ;
;    |display_module:dm|                                           ; 105 (105)         ; 54 (54)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|display_module:dm                                                                                                                                                                                                            ; work         ;
;    |frame:fr|                                                    ; 36 (36)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|frame:fr                                                                                                                                                                                                                     ; work         ;
;    |player_control:p1|                                           ; 25 (25)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|player_control:p1                                                                                                                                                                                                            ; work         ;
;    |player_control:p2|                                           ; 24 (24)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|player_control:p2                                                                                                                                                                                                            ; work         ;
;    |player_reg:p1r|                                              ; 4 (4)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|player_reg:p1r                                                                                                                                                                                                               ; work         ;
;    |player_reg:p2r|                                              ; 4 (4)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|player_reg:p2r                                                                                                                                                                                                               ; work         ;
;    |score_display:sd|                                            ; 38 (0)            ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|score_display:sd                                                                                                                                                                                                             ; work         ;
;       |decoder_lower:h0|                                         ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|score_display:sd|decoder_lower:h0                                                                                                                                                                                            ; work         ;
;       |decoder_lower:h2|                                         ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|score_display:sd|decoder_lower:h2                                                                                                                                                                                            ; work         ;
;       |decoder_lower:h5|                                         ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|score_display:sd|decoder_lower:h5                                                                                                                                                                                            ; work         ;
;       |decoder_upper:h1|                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|score_display:sd|decoder_upper:h1                                                                                                                                                                                            ; work         ;
;       |decoder_upper:h3|                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|score_display:sd|decoder_upper:h3                                                                                                                                                                                            ; work         ;
;       |score_counter:sc|                                         ; 19 (19)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|score_display:sd|score_counter:sc                                                                                                                                                                                            ; work         ;
;    |sound_mod:sm|                                                ; 266 (0)           ; 188 (0)      ; 6144              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm                                                                                                                                                                                                                 ; work         ;
;       |audio_and_video_config:cfg|                               ; 98 (2)            ; 65 (9)       ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg                                                                                                                                                                                      ; work         ;
;          |Altera_UP_I2C:I2C_Controller|                          ; 19 (19)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                         ; work         ;
;          |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 62 (62)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                     ; work         ;
;          |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                ; work         ;
;       |audio_codec:codec|                                        ; 151 (4)           ; 113 (1)      ; 6144              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec                                                                                                                                                                                               ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 147 (51)          ; 108 (42)     ; 6144              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)            ; 33 (0)       ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)            ; 33 (0)       ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 48 (0)            ; 33 (0)       ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)           ; 33 (13)      ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; work         ;
;                         |altsyncram_vne1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram  ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)            ; 33 (0)       ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)            ; 33 (0)       ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 48 (0)            ; 33 (0)       ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)           ; 33 (13)      ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; work         ;
;                         |altsyncram_vne1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; work         ;
;       |clock_generator:my_clock_gen|                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|clock_generator:my_clock_gen                                                                                                                                                                                    ; work         ;
;          |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                    ; work         ;
;             |altpll_1uu1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                         ; work         ;
;       |sound_control:sc|                                         ; 17 (17)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|sound_mod:sm|sound_control:sc                                                                                                                                                                                                ; work         ;
;    |vga_adapter:VGA|                                             ; 63 (2)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA                                                                                                                                                                                                              ; work         ;
;       |altsyncram:VideoMemory|                                   ; 9 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                       ; work         ;
;          |altsyncram_m6m1:auto_generated|                        ; 9 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                                                                                                                                        ; work         ;
;             |decode_01a:rden_decode_b|                           ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b                                                                                                                               ; work         ;
;             |decode_7la:decode2|                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2                                                                                                                                     ; work         ;
;             |mux_ifb:mux3|                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                                                                                                                                           ; work         ;
;       |vga_address_translator:user_input_translator|             ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                 ; work         ;
;       |vga_controller:controller|                                ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                    ; work         ;
;          |vga_address_translator:controller_translator|          ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                       ; work         ;
;       |vga_pll:mypll|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                ; work         ;
;          |altpll:altpll_component|                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                        ; work         ;
;             |altpll_80u:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dummy_tennis|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                              ; work         ;
+------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                              ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dummy_tennis|display_control:dc|current_state                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+---------------------------------+-----------------------------------------+---------------------------------+-----------------------------------------+---------------------------+-----------------------------------+-----------------------------+-------------------------------------+-----------------------------+-------------------------------------+-----------------------+-------------------------------+
; Name                                    ; current_state.S_DRAW_BOTTOM_BAR ; current_state.S_PREPARE_DRAW_BOTTOM_BAR ; current_state.S_DRAW_MIDDLE_BAR ; current_state.S_PREPARE_DRAW_MIDDLE_BAR ; current_state.S_DRAW_BALL ; current_state.S_PREPARE_DRAW_BALL ; current_state.S_DRAW_P2_BAR ; current_state.S_PREPARE_DRAW_P2_BAR ; current_state.S_DRAW_P1_BAR ; current_state.S_PREPARE_DRAW_P1_BAR ; current_state.S_CLEAN ; current_state.S_PREPARE_CLEAN ;
+-----------------------------------------+---------------------------------+-----------------------------------------+---------------------------------+-----------------------------------------+---------------------------+-----------------------------------+-----------------------------+-------------------------------------+-----------------------------+-------------------------------------+-----------------------+-------------------------------+
; current_state.S_PREPARE_CLEAN           ; 0                               ; 0                                       ; 0                               ; 0                                       ; 0                         ; 0                                 ; 0                           ; 0                                   ; 0                           ; 0                                   ; 0                     ; 0                             ;
; current_state.S_CLEAN                   ; 0                               ; 0                                       ; 0                               ; 0                                       ; 0                         ; 0                                 ; 0                           ; 0                                   ; 0                           ; 0                                   ; 1                     ; 1                             ;
; current_state.S_PREPARE_DRAW_P1_BAR     ; 0                               ; 0                                       ; 0                               ; 0                                       ; 0                         ; 0                                 ; 0                           ; 0                                   ; 0                           ; 1                                   ; 0                     ; 1                             ;
; current_state.S_DRAW_P1_BAR             ; 0                               ; 0                                       ; 0                               ; 0                                       ; 0                         ; 0                                 ; 0                           ; 0                                   ; 1                           ; 0                                   ; 0                     ; 1                             ;
; current_state.S_PREPARE_DRAW_P2_BAR     ; 0                               ; 0                                       ; 0                               ; 0                                       ; 0                         ; 0                                 ; 0                           ; 1                                   ; 0                           ; 0                                   ; 0                     ; 1                             ;
; current_state.S_DRAW_P2_BAR             ; 0                               ; 0                                       ; 0                               ; 0                                       ; 0                         ; 0                                 ; 1                           ; 0                                   ; 0                           ; 0                                   ; 0                     ; 1                             ;
; current_state.S_PREPARE_DRAW_BALL       ; 0                               ; 0                                       ; 0                               ; 0                                       ; 0                         ; 1                                 ; 0                           ; 0                                   ; 0                           ; 0                                   ; 0                     ; 1                             ;
; current_state.S_DRAW_BALL               ; 0                               ; 0                                       ; 0                               ; 0                                       ; 1                         ; 0                                 ; 0                           ; 0                                   ; 0                           ; 0                                   ; 0                     ; 1                             ;
; current_state.S_PREPARE_DRAW_MIDDLE_BAR ; 0                               ; 0                                       ; 0                               ; 1                                       ; 0                         ; 0                                 ; 0                           ; 0                                   ; 0                           ; 0                                   ; 0                     ; 1                             ;
; current_state.S_DRAW_MIDDLE_BAR         ; 0                               ; 0                                       ; 1                               ; 0                                       ; 0                         ; 0                                 ; 0                           ; 0                                   ; 0                           ; 0                                   ; 0                     ; 1                             ;
; current_state.S_PREPARE_DRAW_BOTTOM_BAR ; 0                               ; 1                                       ; 0                               ; 0                                       ; 0                         ; 0                                 ; 0                           ; 0                                   ; 0                           ; 0                                   ; 0                     ; 1                             ;
; current_state.S_DRAW_BOTTOM_BAR         ; 1                               ; 0                                       ; 0                               ; 0                                       ; 0                         ; 0                                 ; 0                           ; 0                                   ; 0                           ; 0                                   ; 0                     ; 1                             ;
+-----------------------------------------+---------------------------------+-----------------------------------------+---------------------------------+-----------------------------------------+---------------------------+-----------------------------------+-----------------------------+-------------------------------------+-----------------------------+-------------------------------------+-----------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal         ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------------+------------------------+
; display_control:dc|colour[2]                       ; display_control:dc|WideOr10 ; yes                    ;
; display_control:dc|colour[1]                       ; display_control:dc|WideOr10 ; yes                    ;
; display_control:dc|colour[0]                       ; display_control:dc|WideOr10 ; yes                    ;
; display_control:dc|select_op[1]                    ; display_control:dc|WideOr10 ; yes                    ;
; display_control:dc|select_op[0]                    ; display_control:dc|WideOr10 ; yes                    ;
; display_control:dc|select_op[2]                    ; display_control:dc|WideOr10 ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                             ;                        ;
+----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ball_next_logic:bl|direction_out[1]                    ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                      ; Reason for Removal                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0..7]                                                                                                                              ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0..7]                                                                                                                             ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff                                     ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff                                    ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..24]                                                                                                                                      ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff                                     ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff                                      ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                 ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                 ;
; sound_mod:sm|audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                                                                                                                                                  ; Merged with sound_mod:sm|audio_and_video_config:cfg|num_bits_to_transfer[0] ;
; sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                                                           ; Lost fanout                                                                 ;
; sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                                                           ; Lost fanout                                                                 ;
; sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                                                           ; Lost fanout                                                                 ;
; sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                                                         ; Lost fanout                                                                 ;
; sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                                                         ; Lost fanout                                                                 ;
; sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                                                         ; Lost fanout                                                                 ;
; display_control:dc|current_state~4                                                                                                                                                                                                                 ; Lost fanout                                                                 ;
; display_control:dc|current_state~5                                                                                                                                                                                                                 ; Lost fanout                                                                 ;
; display_control:dc|current_state~6                                                                                                                                                                                                                 ; Lost fanout                                                                 ;
; display_control:dc|current_state~7                                                                                                                                                                                                                 ; Lost fanout                                                                 ;
; display_control:dc|current_state~8                                                                                                                                                                                                                 ; Lost fanout                                                                 ;
; Total Number of Removed Registers = 128                                                                                                                                                                                                            ;                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                  ; Reason for Removal ; Registers Removed due to This Register                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                ;
;                                                                                                                                                                                                                ;                    ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                          ;
;                                                                                                                                                                                                                ;                    ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                          ;
;                                                                                                                                                                                                                ;                    ; sound_mod:sm|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                   ;
;                                                                                                                                                                                                                ;                    ; sound_mod:sm|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                     ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                             ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff                                   ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                             ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]  ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5]                                                                                             ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]  ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]                                                                                             ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]  ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]                                                                                             ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]  ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]                                                                                             ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]  ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]                                                                                             ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]  ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                             ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]  ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                            ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff                                  ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                            ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]                                                                                            ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]                                                                                            ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]                                                                                            ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]                                                                                            ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]                                                                                            ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]                                                                                            ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] ;
; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff ; Lost Fanouts       ; sound_mod:sm|audio_codec:codec|done_adc_channel_sync                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 350   ;
; Number of registers using Synchronous Clear  ; 200   ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 231   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; sound_mod:sm|sound_control:sc|current_state ; 3       ;
; Total number of inverted registers = 1      ;         ;
+---------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |dummy_tennis|player_reg:p1r|pos_out[6]                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dummy_tennis|player_reg:p1r|pos_out[5]                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |dummy_tennis|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[6]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|data_to_transfer[7]                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[6]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |dummy_tennis|display_module:dm|local_m_y[5]                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dummy_tennis|display_module:dm|local_m_y[4]                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |dummy_tennis|sound_mod:sm|sound_control:sc|counter[7]                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |dummy_tennis|frame:fr|rate_counter[2]                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |dummy_tennis|frame:fr|rate_counter[9]                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |dummy_tennis|score_display:sd|score_counter:sc|winner[0]                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |dummy_tennis|display_module:dm|local_p1_y[0]                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dummy_tennis|sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dummy_tennis|score_display:sd|score_counter:sc|p1_score[0]                                                                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |dummy_tennis|display_module:dm|local_p2_y[0]                                                                                 ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |dummy_tennis|sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dummy_tennis|score_display:sd|score_counter:sc|p2_score[2]                                                                   ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dummy_tennis|display_module:dm|xout[5]                                                                                       ;
; 15:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |dummy_tennis|display_module:dm|yout[4]                                                                                       ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |dummy_tennis|ball_reg:br|speed_out[1]                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |dummy_tennis|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[0]               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |dummy_tennis|player_control:p2|p_out[1]                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |dummy_tennis|player_control:p1|p_out[1]                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |dummy_tennis|ball_next_logic:bl|ball_out[9]                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |dummy_tennis|ball_next_logic:bl|ball_out[6]                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|clock_generator:my_clock_gen ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                                ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+--------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                            ;
; PLL_TYPE                      ; FAST              ; Untyped                                                            ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                            ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                            ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                            ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                            ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                                            ;
; M                             ; 0                 ; Untyped                                                            ;
; N                             ; 1                 ; Untyped                                                            ;
; M2                            ; 1                 ; Untyped                                                            ;
; N2                            ; 1                 ; Untyped                                                            ;
; SS                            ; 1                 ; Untyped                                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                                            ;
; C0_LOW                        ; 0                 ; Untyped                                                            ;
; C1_LOW                        ; 0                 ; Untyped                                                            ;
; C2_LOW                        ; 0                 ; Untyped                                                            ;
; C3_LOW                        ; 0                 ; Untyped                                                            ;
; C4_LOW                        ; 0                 ; Untyped                                                            ;
; C5_LOW                        ; 0                 ; Untyped                                                            ;
; C6_LOW                        ; 0                 ; Untyped                                                            ;
; C7_LOW                        ; 0                 ; Untyped                                                            ;
; C8_LOW                        ; 0                 ; Untyped                                                            ;
; C9_LOW                        ; 0                 ; Untyped                                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                                            ;
; C0_PH                         ; 0                 ; Untyped                                                            ;
; C1_PH                         ; 0                 ; Untyped                                                            ;
; C2_PH                         ; 0                 ; Untyped                                                            ;
; C3_PH                         ; 0                 ; Untyped                                                            ;
; C4_PH                         ; 0                 ; Untyped                                                            ;
; C5_PH                         ; 0                 ; Untyped                                                            ;
; C6_PH                         ; 0                 ; Untyped                                                            ;
; C7_PH                         ; 0                 ; Untyped                                                            ;
; C8_PH                         ; 0                 ; Untyped                                                            ;
; C9_PH                         ; 0                 ; Untyped                                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                                            ;
; L0_LOW                        ; 1                 ; Untyped                                                            ;
; L1_LOW                        ; 1                 ; Untyped                                                            ;
; G0_LOW                        ; 1                 ; Untyped                                                            ;
; G1_LOW                        ; 1                 ; Untyped                                                            ;
; G2_LOW                        ; 1                 ; Untyped                                                            ;
; G3_LOW                        ; 1                 ; Untyped                                                            ;
; E0_LOW                        ; 1                 ; Untyped                                                            ;
; E1_LOW                        ; 1                 ; Untyped                                                            ;
; E2_LOW                        ; 1                 ; Untyped                                                            ;
; E3_LOW                        ; 1                 ; Untyped                                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                                            ;
; L0_PH                         ; 0                 ; Untyped                                                            ;
; L1_PH                         ; 0                 ; Untyped                                                            ;
; G0_PH                         ; 0                 ; Untyped                                                            ;
; G1_PH                         ; 0                 ; Untyped                                                            ;
; G2_PH                         ; 0                 ; Untyped                                                            ;
; G3_PH                         ; 0                 ; Untyped                                                            ;
; E0_PH                         ; 0                 ; Untyped                                                            ;
; E1_PH                         ; 0                 ; Untyped                                                            ;
; E2_PH                         ; 0                 ; Untyped                                                            ;
; E3_PH                         ; 0                 ; Untyped                                                            ;
; M_PH                          ; 0                 ; Untyped                                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                            ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                            ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                            ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                            ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                            ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                            ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                            ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                            ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                            ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                     ;
+-------------------------------+-------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_and_video_config:cfg ;
+-----------------+-----------+--------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                   ;
+-----------------+-----------+--------------------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                                        ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                                        ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                        ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                        ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                        ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                        ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                        ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                        ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                        ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                        ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                        ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                        ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                        ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                        ;
+-----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                         ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                               ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                              ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                    ;
+-----------------+-----------+---------------------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                         ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                         ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                         ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                         ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                         ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                         ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                         ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                         ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                         ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                         ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                         ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                         ;
+-----------------+-----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec ;
+------------------+-------+--------------------------------------------------+
; Parameter Name   ; Value ; Type                                             ;
+------------------+-------+--------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                   ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                  ;
+------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                         ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                        ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                          ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                           ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                 ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                              ;
+-------------------------------+---------------------------------------------------------------------------+
; Name                          ; Value                                                                     ;
+-------------------------------+---------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                         ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                     ;
;     -- OPERATION_MODE         ; NORMAL                                                                    ;
;     -- PLL_TYPE               ; FAST                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
; Entity Instance               ; sound_mod:sm|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                                    ;
;     -- PLL_TYPE               ; FAST                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
+-------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                     ;
; Entity Instance            ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 24                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 24                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 24                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 24                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound_mod:sm|audio_codec:codec"                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; read_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata_left  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata_right ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "score_display:sd|decoder_lower:h5" ;
+--------------+-------+----------+-----------------------------+
; Port         ; Type  ; Severity ; Details                     ;
+--------------+-------+----------+-----------------------------+
; bcd_in[3..2] ; Input ; Info     ; Stuck at GND                ;
+--------------+-------+----------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plot     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; plot[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 350                         ;
;     CLR               ; 13                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 61                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 139                         ;
;     ENA SLD           ; 21                          ;
;     SCLR              ; 41                          ;
;     SLD               ; 3                           ;
;     plain             ; 52                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 781                         ;
;     arith             ; 221                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 181                         ;
;         2 data inputs ; 31                          ;
;         4 data inputs ; 6                           ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 511                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 81                          ;
;         4 data inputs ; 91                          ;
;         5 data inputs ; 130                         ;
;         6 data inputs ; 120                         ;
;     shared            ; 37                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 101                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 57                          ;
;                       ;                             ;
; Max LUT depth         ; 9.50                        ;
; Average LUT depth     ; 3.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Apr 07 17:27:16 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dummy_tennis -c dummy_tennis
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 15 design units, including 15 entities, in source file part1.v
    Info (12023): Found entity 1: sound_mod
    Info (12023): Found entity 2: sound_control
    Info (12023): Found entity 3: Altera_UP_Slow_Clock_Generator
    Info (12023): Found entity 4: Altera_UP_SYNC_FIFO
    Info (12023): Found entity 5: audio_and_video_config
    Info (12023): Found entity 6: audio_codec
    Info (12023): Found entity 7: Altera_UP_I2C
    Info (12023): Found entity 8: Altera_UP_I2C_AV_Auto_Initialize
    Info (12023): Found entity 9: Altera_UP_I2C_DC_Auto_Initialize
    Info (12023): Found entity 10: Altera_UP_I2C_LCM_Auto_Initialize
    Info (12023): Found entity 11: clock_generator
    Info (12023): Found entity 12: Altera_UP_Audio_Bit_Counter
    Info (12023): Found entity 13: Altera_UP_Audio_In_Deserializer
    Info (12023): Found entity 14: Altera_UP_Audio_Out_Serializer
    Info (12023): Found entity 15: Altera_UP_Clock_Edge
Info (12021): Found 12 design units, including 12 entities, in source file part2(3).v
    Info (12023): Found entity 1: dummy_tennis
    Info (12023): Found entity 2: ball_next_logic
    Info (12023): Found entity 3: ball_reg
    Info (12023): Found entity 4: player_control
    Info (12023): Found entity 5: player_reg
    Info (12023): Found entity 6: display_module
    Info (12023): Found entity 7: display_control
    Info (12023): Found entity 8: frame
    Info (12023): Found entity 9: score_display
    Info (12023): Found entity 10: score_counter
    Info (12023): Found entity 11: decoder_lower
    Info (12023): Found entity 12: decoder_upper
Info (12127): Elaborating entity "dummy_tennis" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3"
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Info (12128): Elaborating entity "ball_next_logic" for hierarchy "ball_next_logic:bl"
Warning (10230): Verilog HDL assignment warning at part2(3).v(264): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at part2(3).v(279): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at part2(3).v(346): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at part2(3).v(349): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "ball_reg" for hierarchy "ball_reg:br"
Info (12128): Elaborating entity "player_control" for hierarchy "player_control:p1"
Warning (10230): Verilog HDL assignment warning at part2(3).v(412): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at part2(3).v(418): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "player_reg" for hierarchy "player_reg:p1r"
Info (12128): Elaborating entity "display_control" for hierarchy "display_control:dc"
Warning (10240): Verilog HDL Always Construct warning at part2(3).v(602): inferring latch(es) for variable "select_op", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at part2(3).v(602): inferring latch(es) for variable "colour", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "colour[0]" at part2(3).v(602)
Info (10041): Inferred latch for "colour[1]" at part2(3).v(602)
Info (10041): Inferred latch for "colour[2]" at part2(3).v(602)
Info (10041): Inferred latch for "select_op[0]" at part2(3).v(602)
Info (10041): Inferred latch for "select_op[1]" at part2(3).v(602)
Info (10041): Inferred latch for "select_op[2]" at part2(3).v(602)
Info (12128): Elaborating entity "display_module" for hierarchy "display_module:dm"
Warning (10230): Verilog HDL assignment warning at part2(3).v(517): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "frame" for hierarchy "frame:fr"
Warning (10230): Verilog HDL assignment warning at part2(3).v(686): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "score_display" for hierarchy "score_display:sd"
Info (12128): Elaborating entity "score_counter" for hierarchy "score_display:sd|score_counter:sc"
Info (12128): Elaborating entity "decoder_lower" for hierarchy "score_display:sd|decoder_lower:h5"
Info (12128): Elaborating entity "decoder_upper" for hierarchy "score_display:sd|decoder_upper:h3"
Info (12128): Elaborating entity "sound_mod" for hierarchy "sound_mod:sm"
Info (12128): Elaborating entity "sound_control" for hierarchy "sound_mod:sm|sound_control:sc"
Warning (10240): Verilog HDL Always Construct warning at part1.v(152): inferring latch(es) for variable "writedata_left", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at part1.v(152): inferring latch(es) for variable "writedata_right", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "clock_generator" for hierarchy "sound_mod:sm|clock_generator:my_clock_gen"
Info (12128): Elaborating entity "altpll" for hierarchy "sound_mod:sm|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"
Info (12130): Elaborated megafunction instantiation "sound_mod:sm|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"
Info (12133): Instantiated megafunction "sound_mod:sm|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "sound_mod:sm|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated"
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "sound_mod:sm|audio_and_video_config:cfg"
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
Info (12128): Elaborating entity "audio_codec" for hierarchy "sound_mod:sm|audio_codec:codec"
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges"
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter"
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vne1.tdf
    Info (12023): Found entity 1: altsyncram_vne1
Info (12128): Elaborating entity "altsyncram_vne1" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27
Info (12128): Elaborating entity "cntr_u27" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr"
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|q_b[23]"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "sound_mod:sm|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 126 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 1000 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 80 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 840 logic cells
    Info (21064): Implemented 57 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 762 megabytes
    Info: Processing ended: Thu Apr 07 17:27:33 2016
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:25


