#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 18:35:36 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:35:40 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     235.516 MHz       1000.000          4.246        995.754
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.754       0.000              0            509
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.230       0.000              0            509
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.259       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.299       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.535       0.000              0            509
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.265       0.000              0            509
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.336       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.197       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.380
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.816       4.380         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.261       4.641 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.579       5.220         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.383       5.603 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.290       5.893         _N1429           
 CLMA_54_220/Y0                    td                    0.387       6.280 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.604       6.884         _N1504           
 CLMA_50_217/Y0                    td                    0.387       7.271 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.261       7.532         N18              
 CLMA_50_216/Y0                    td                    0.164       7.696 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.549       8.245         N353             
 CLMA_54_208/CE                                                            r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.245         Logic Levels: 4  
                                                                                   Logic: 1.582ns(40.931%), Route: 2.283ns(59.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.536    1003.728         ntclkbufg_0      
 CLMA_54_208/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.326                          
 clock uncertainty                                      -0.050    1004.276                          

 Setup time                                             -0.277    1003.999                          

 Data required time                                               1003.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.999                          
 Data arrival time                                                  -8.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.754                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  4.380
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.816       4.380         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.261       4.641 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.579       5.220         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.383       5.603 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.290       5.893         _N1429           
 CLMA_54_220/Y0                    td                    0.387       6.280 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.604       6.884         _N1504           
 CLMA_50_217/Y0                    td                    0.387       7.271 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.261       7.532         N18              
 CLMA_50_216/Y0                    td                    0.164       7.696 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.382       8.078         N353             
 CLMS_54_213/CECO                  td                    0.118       8.196 r       counter_rgb_t[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.196         _N32             
 CLMS_54_217/CECI                                                          r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.196         Logic Levels: 5  
                                                                                   Logic: 1.700ns(44.549%), Route: 2.116ns(55.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.546    1003.738         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.336                          
 clock uncertainty                                      -0.050    1004.286                          

 Setup time                                             -0.291    1003.995                          

 Data required time                                               1003.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.995                          
 Data arrival time                                                  -8.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.799                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.380
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.816       4.380         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.261       4.641 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.579       5.220         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.383       5.603 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.290       5.893         _N1429           
 CLMA_54_220/Y0                    td                    0.387       6.280 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.604       6.884         _N1504           
 CLMA_50_217/Y0                    td                    0.387       7.271 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.261       7.532         N18              
 CLMA_50_216/Y0                    td                    0.164       7.696 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.386       8.082         N353             
 CLMA_50_208/CECO                  td                    0.118       8.200 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.200         _N36             
 CLMA_50_212/CECO                  td                    0.000       8.200 r       counter_rgb_t[19]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.200         _N35             
 CLMA_50_216/CECI                                                          r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.200         Logic Levels: 6  
                                                                                   Logic: 1.700ns(44.503%), Route: 2.120ns(55.497%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.543    1003.735         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.352                          
 clock uncertainty                                      -0.050    1004.302                          

 Setup time                                             -0.291    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -8.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.811                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.780
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.588       3.780         ntclkbufg_0      
 CLMA_42_248/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_248/Q0                    tco                   0.223       4.003 f       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       4.259         counter_e_b[8]   
 CLMS_38_245/M2                                                            f       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   4.259         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.853       4.417         ntclkbufg_0      
 CLMS_38_245/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[17]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_30_244/Q0                    tco                   0.223       3.996 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.322       4.318         curr_state_b[0]  
 CLMA_38_248/D4                                                            f       counter_e_b[17]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.318         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.917%), Route: 0.322ns(59.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.872       4.436         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.083       3.981                          

 Data required time                                                  3.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.981                          
 Data arrival time                                                  -4.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[3]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.540       3.732         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       counter_e_a[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_216/Q1                    tco                   0.224       3.956 r       counter_e_a[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       4.095         counter_e_a[3]   
 CLMS_38_217/M1                                                            r       dis_reg_a[3]/opit_0_inv/D

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.818       4.382         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       dis_reg_a[3]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.765                          
 clock uncertainty                                       0.000       3.765                          

 Hold time                                              -0.012       3.753                          

 Data required time                                                  3.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.753                          
 Data arrival time                                                  -4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q3                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.729       5.346         counter_p[1]     
 CLMA_58_180/Y0                    td                    0.282       5.628 r       N114_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.796       6.424         _N878            
 CLMA_58_196/Y0                    td                    0.383       6.807 r       N162_mux8/gateop_perm/Z
                                   net (fanout=1)        0.260       7.067         _N838            
 CLMA_58_197/Y2                    td                    0.389       7.456 r       N162_mux12/gateop_perm/Z
                                   net (fanout=1)        0.615       8.071         _N919            
 CLMS_66_189/Y0                    td                    0.387       8.458 r       N162_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.346       8.804         _N1575           
 CLMA_78_188/Y0                    td                    0.383       9.187 r       N368/gateop_perm/Z
                                   net (fanout=2)        0.564       9.751         N368             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.751         Logic Levels: 5  
                                                                                   Logic: 2.085ns(38.647%), Route: 3.310ns(61.353%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.547    1003.739         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Recovery time                                          -0.277    1004.010                          

 Data required time                                               1004.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.010                          
 Data arrival time                                                  -9.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.389
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.530       3.722         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.223       3.945 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.390       4.335         counter_p[19]    
 CLMA_78_188/Y0                    td                    0.152       4.487 f       N368/gateop_perm/Z
                                   net (fanout=2)        0.392       4.879         N368             
 CLMS_78_169/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.879         Logic Levels: 1  
                                                                                   Logic: 0.375ns(32.411%), Route: 0.782ns(67.589%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.825       4.389         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.791                          
 clock uncertainty                                       0.000       3.791                          

 Removal time                                           -0.211       3.580                          

 Data required time                                                  3.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.580                          
 Data arrival time                                                  -4.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.299                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.261       4.628 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.520       5.148         counter_p[5]     
 CLMA_58_189/Y0                    td                    0.387       5.535 r       N122_mux3/gateop_perm/Z
                                   net (fanout=2)        0.577       6.112         _N879            
 CLMA_58_192/Y1                    td                    0.382       6.494 r       N143_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.284       6.778         _N913            
 CLMA_58_197/Y1                    td                    0.377       7.155 r       N143_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.802       7.957         _N1537           
 CLMA_70_197/Y0                    td                    0.164       8.121 r       N145_muxf6_perm/Y0
                                   net (fanout=1)        0.365       8.486         _N912            
 CLMA_78_196/Y0                    td                    0.351       8.837 f       N158_6/gateop_perm/Z
                                   net (fanout=1)        2.694      11.531         _N1105           
 IOL_7_349/DO                      td                    0.122      11.653 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.653         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.441 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.533         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.533         Logic Levels: 7  
                                                                                   Logic: 4.832ns(47.531%), Route: 5.334ns(52.469%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.261       4.628 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.652       5.280         counter_p[5]     
 CLMA_58_189/Y1                    td                    0.377       5.657 r       N132_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.420       6.077         _N1511           
 CLMA_58_193/Y2                    td                    0.389       6.466 r       N132_mux8/gateop_perm/Z
                                   net (fanout=1)        0.630       7.096         _N826            
 CLMA_70_196/Y1                    td                    0.169       7.265 r       N132_mux12/gateop_perm/Z
                                   net (fanout=1)        0.261       7.526         _N988            
 CLMA_70_197/Y1                    td                    0.382       7.908 r       N145_muxf6_perm/Y1
                                   net (fanout=1)        0.365       8.273         _N909            
 CLMA_78_196/Y1                    td                    0.339       8.612 f       N137/gateop_perm/Z
                                   net (fanout=1)        2.284      10.896         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.018 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.018         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.806 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.903         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.903         Logic Levels: 7  
                                                                                   Logic: 4.827ns(50.619%), Route: 4.709ns(49.381%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.824       4.388         ntclkbufg_0      
 CLMA_54_216/CLK                                                           r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_216/Q2                    tco                   0.261       4.649 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.567       5.216         counter_rgb_t[4] 
 CLMS_54_209/Y1                    td                    0.276       5.492 r       N95_mux3/gateop_perm/Z
                                   net (fanout=1)        0.421       5.913         _N1034           
 CLMA_50_209/Y0                    td                    0.387       6.300 r       N95_mux7/gateop_perm/Z
                                   net (fanout=1)        0.713       7.013         _N968            
 CLMS_54_209/Y3                    td                    0.357       7.370 f       N111/gateop_perm/Z
                                   net (fanout=1)        3.450      10.820         _N1              
 IOL_151_22/DO                     td                    0.122      10.942 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.942         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.730 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.790         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.790         Logic Levels: 5  
                                                                                   Logic: 4.191ns(44.576%), Route: 5.211ns(55.424%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.840       1.924         nt_echo_a        
 CLMS_26_233/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.924         Logic Levels: 2  
                                                                                   Logic: 1.029ns(53.482%), Route: 0.895ns(46.518%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.006       2.071         nt_echo_b        
 CLMS_26_245/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.071         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.686%), Route: 1.042ns(50.314%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.411       2.371         nt_sys_rst_n     
 CLMS_26_245/RS                                                            r       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.371         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.894%), Route: 0.453ns(19.106%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.083
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.209       3.747 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.477       4.224         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.308       4.532 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.237       4.769         _N1429           
 CLMA_54_220/Y0                    td                    0.310       5.079 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.468       5.547         _N1504           
 CLMA_50_217/Y0                    td                    0.310       5.857 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.240       6.097         N18              
 CLMA_50_216/Y0                    td                    0.131       6.228 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.443       6.671         N353             
 CLMA_54_208/CE                                                            r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.671         Logic Levels: 4  
                                                                                   Logic: 1.268ns(40.472%), Route: 1.865ns(59.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.274    1003.083         ntclkbufg_0      
 CLMA_54_208/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.479                          
 clock uncertainty                                      -0.050    1003.429                          

 Setup time                                             -0.223    1003.206                          

 Data required time                                               1003.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.206                          
 Data arrival time                                                  -6.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.535                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.209       3.747 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.477       4.224         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.308       4.532 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.237       4.769         _N1429           
 CLMA_54_220/Y0                    td                    0.310       5.079 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.468       5.547         _N1504           
 CLMA_50_217/Y0                    td                    0.310       5.857 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.240       6.097         N18              
 CLMA_50_216/Y0                    td                    0.131       6.228 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.323       6.551         N353             
 CLMS_54_213/CECO                  td                    0.094       6.645 r       counter_rgb_t[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.645         _N32             
 CLMS_54_217/CECI                                                          r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.645         Logic Levels: 5  
                                                                                   Logic: 1.362ns(43.836%), Route: 1.745ns(56.164%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.283    1003.092         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.488                          
 clock uncertainty                                      -0.050    1003.438                          

 Setup time                                             -0.233    1003.205                          

 Data required time                                               1003.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.205                          
 Data arrival time                                                  -6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.560                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.209       3.747 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.477       4.224         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.308       4.532 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.237       4.769         _N1429           
 CLMA_54_220/Y0                    td                    0.310       5.079 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.468       5.547         _N1504           
 CLMA_50_217/Y0                    td                    0.310       5.857 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.240       6.097         N18              
 CLMA_50_216/Y0                    td                    0.131       6.228 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.325       6.553         N353             
 CLMA_50_208/CECO                  td                    0.094       6.647 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.647         _N36             
 CLMA_50_212/CECO                  td                    0.000       6.647 r       counter_rgb_t[19]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.647         _N35             
 CLMA_50_216/CECI                                                          r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.647         Logic Levels: 6  
                                                                                   Logic: 1.362ns(43.808%), Route: 1.747ns(56.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.564                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.136
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.327       3.136         ntclkbufg_0      
 CLMA_42_248/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_248/Q0                    tco                   0.198       3.334 r       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.242       3.576         counter_e_b[8]   
 CLMS_38_245/M2                                                            r       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   3.576         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.000%), Route: 0.242ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.505       3.572         ntclkbufg_0      
 CLMS_38_245/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.003       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                  -3.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[3]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  3.085
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.276       3.085         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       counter_e_a[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_216/Q1                    tco                   0.198       3.283 r       counter_e_a[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141       3.424         counter_e_a[3]   
 CLMS_38_217/M1                                                            r       dis_reg_a[3]/opit_0_inv/D

 Data arrival time                                                   3.424         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.473       3.540         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       dis_reg_a[3]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.134                          
 clock uncertainty                                       0.000       3.134                          

 Hold time                                              -0.003       3.131                          

 Data required time                                                  3.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.131                          
 Data arrival time                                                  -3.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.567
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.304       3.113         ntclkbufg_0      
 CLMA_38_240/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q/CLK

 CLMA_38_240/Q3                    tco                   0.198       3.311 r       counter_e_b[1]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.142       3.453         counter_e_b[1]   
 CLMS_38_241/M3                                                            r       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   3.453         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.500       3.567         ntclkbufg_0      
 CLMS_38_241/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.161                          
 clock uncertainty                                       0.000       3.161                          

 Hold time                                              -0.003       3.158                          

 Data required time                                                  3.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.158                          
 Data arrival time                                                  -3.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q3                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.585       4.312         counter_p[1]     
 CLMA_58_180/Y0                    td                    0.226       4.538 r       N114_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.633       5.171         _N878            
 CLMA_58_196/Y0                    td                    0.308       5.479 r       N162_mux8/gateop_perm/Z
                                   net (fanout=1)        0.239       5.718         _N838            
 CLMA_58_197/Y2                    td                    0.312       6.030 r       N162_mux12/gateop_perm/Z
                                   net (fanout=1)        0.502       6.532         _N919            
 CLMS_66_189/Y0                    td                    0.310       6.842 r       N162_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.280       7.122         _N1575           
 CLMA_78_188/Y0                    td                    0.308       7.430 r       N368/gateop_perm/Z
                                   net (fanout=2)        0.455       7.885         N368             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.885         Logic Levels: 5  
                                                                                   Logic: 1.673ns(38.310%), Route: 2.694ns(61.690%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.289    1003.098         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Recovery time                                          -0.223    1003.221                          

 Data required time                                               1003.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.221                          
 Data arrival time                                                  -7.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.336                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  3.079
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270       3.079         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.197       3.276 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.392       3.668         counter_p[19]    
 CLMA_78_188/Y0                    td                    0.121       3.789 r       N368/gateop_perm/Z
                                   net (fanout=2)        0.369       4.158         N368             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.158         Logic Levels: 1  
                                                                                   Logic: 0.318ns(29.472%), Route: 0.761ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.485       3.552         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                           -0.195       2.961                          

 Data required time                                                  2.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.961                          
 Data arrival time                                                  -4.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.197                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.209       3.738 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.407       4.145         counter_p[5]     
 CLMA_58_189/Y0                    td                    0.310       4.455 r       N122_mux3/gateop_perm/Z
                                   net (fanout=2)        0.469       4.924         _N879            
 CLMA_58_192/Y1                    td                    0.307       5.231 r       N143_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.232       5.463         _N913            
 CLMA_58_197/Y1                    td                    0.302       5.765 r       N143_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.639       6.404         _N1537           
 CLMA_70_197/Y0                    td                    0.131       6.535 r       N145_muxf6_perm/Y0
                                   net (fanout=1)        0.292       6.827         _N912            
 CLMA_78_196/Y0                    td                    0.281       7.108 f       N158_6/gateop_perm/Z
                                   net (fanout=1)        2.481       9.589         _N1105           
 IOL_7_349/DO                      td                    0.081       9.670 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.670         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.719 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.811         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.811         Logic Levels: 7  
                                                                                   Logic: 3.670ns(44.313%), Route: 4.612ns(55.687%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.480       3.547         ntclkbufg_0      
 CLMA_54_216/CLK                                                           r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_216/Q2                    tco                   0.209       3.756 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.465       4.221         counter_rgb_t[4] 
 CLMS_54_209/Y1                    td                    0.221       4.442 r       N95_mux3/gateop_perm/Z
                                   net (fanout=1)        0.357       4.799         _N1034           
 CLMA_50_209/Y0                    td                    0.310       5.109 r       N95_mux7/gateop_perm/Z
                                   net (fanout=1)        0.550       5.659         _N968            
 CLMS_54_209/Y3                    td                    0.286       5.945 f       N111/gateop_perm/Z
                                   net (fanout=1)        3.356       9.301         _N1              
 IOL_151_22/DO                     td                    0.081       9.382 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.382         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.431 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.491         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.491         Logic Levels: 5  
                                                                                   Logic: 3.156ns(39.728%), Route: 4.788ns(60.272%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.209       3.738 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.530       4.268         counter_p[5]     
 CLMA_58_189/Y1                    td                    0.302       4.570 r       N132_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.359       4.929         _N1511           
 CLMA_58_193/Y2                    td                    0.312       5.241 r       N132_mux8/gateop_perm/Z
                                   net (fanout=1)        0.511       5.752         _N826            
 CLMA_70_196/Y1                    td                    0.135       5.887 r       N132_mux12/gateop_perm/Z
                                   net (fanout=1)        0.240       6.127         _N988            
 CLMA_70_197/Y1                    td                    0.307       6.434 r       N145_muxf6_perm/Y1
                                   net (fanout=1)        0.292       6.726         _N909            
 CLMA_78_196/Y1                    td                    0.272       6.998 f       N137/gateop_perm/Z
                                   net (fanout=1)        2.102       9.100         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.181 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.181         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.230 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.327         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.327         Logic Levels: 7  
                                                                                   Logic: 3.667ns(47.025%), Route: 4.131ns(52.975%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.684       1.591         nt_echo_a        
 CLMS_26_233/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.591         Logic Levels: 2  
                                                                                   Logic: 0.852ns(53.551%), Route: 0.739ns(46.449%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.816       1.704         nt_echo_b        
 CLMS_26_245/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.704         Logic Levels: 2  
                                                                                   Logic: 0.852ns(50.000%), Route: 0.852ns(50.000%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.399       1.989         nt_sys_rst_n     
 CLMS_26_245/RS                                                            f       echo_b2/opit_0_inv/RS

 Data arrival time                                                   1.989         Logic Levels: 2  
                                                                                   Logic: 1.548ns(77.828%), Route: 0.441ns(22.172%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.359 sec
Current time: Mon Jul 17 18:35:41 2023
Action report_timing: Peak memory pool usage is 323,850,240 bytes
Report timing is finished successfully.
