<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPURegBankCombiner.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPURegBankCombiner_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=== lib/CodeGen/GlobalISel/AMDGPURegBankCombiner.cpp ---------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This pass does combining of machine instructions at the generic MI level,</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// after register banks are known.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GCNSubtarget_8h.html">GCNSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Combiner_8h.html">llvm/CodeGen/GlobalISel/Combiner.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CombinerHelper_8h.html">llvm/CodeGen/GlobalISel/CombinerHelper.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CombinerInfo_8h.html">llvm/CodeGen/GlobalISel/CombinerInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GISelKnownBits_8h.html">llvm/CodeGen/GlobalISel/GISelKnownBits.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetPassConfig_8h.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   29</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-regbank-combiner&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">using namespace </span>MIPatternMatch;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html">   34</a></span>&#160;<span class="keyword">class </span><a class="code" href="classAMDGPURegBankCombinerHelper.html">AMDGPURegBankCombinerHelper</a> {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#ac1f14bea0b947a403bf168559f1268bc">   36</a></span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelper.html#ac1f14bea0b947a403bf168559f1268bc">B</a>;</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a94b32e801dfd448fb63e5cbee62163eb">   37</a></span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelper.html#a94b32e801dfd448fb63e5cbee62163eb">MF</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a0be00306fcd2155ff450fcfe9d3c4dcf">   38</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelper.html#a0be00306fcd2155ff450fcfe9d3c4dcf">MRI</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#ad5a72e56636d04e817cd9ce1cf23a5f4">   39</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelper.html#ad5a72e56636d04e817cd9ce1cf23a5f4">Subtarget</a>;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a1369d6026cb668da50f677af515cf48c">   40</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelper.html#a1369d6026cb668da50f677af515cf48c">RBI</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a8c296cd9d8c904b2f52cb39826f86498">   41</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelper.html#a8c296cd9d8c904b2f52cb39826f86498">TRI</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a5bfffc32f5bd7c72ad1388a004bd0b20">   42</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelper.html#a5bfffc32f5bd7c72ad1388a004bd0b20">TII</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a72da85d3407b9bd411510f0d5c4a4561">   43</a></span>&#160;  <a class="code" href="classllvm_1_1CombinerHelper.html">CombinerHelper</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelper.html#a72da85d3407b9bd411510f0d5c4a4561">Helper</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#aa4f1676b815d613f6fb903b0c4480289">   46</a></span>&#160;  <a class="code" href="classAMDGPURegBankCombinerHelper.html#aa4f1676b815d613f6fb903b0c4480289">AMDGPURegBankCombinerHelper</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1CombinerHelper.html">CombinerHelper</a> &amp;Helper)</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;      : <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>), MF(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF()), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(*<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()),</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        Subtarget(MF.getSubtarget&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;()),</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        RBI(*Subtarget.getRegBankInfo()), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(*Subtarget.getRegisterInfo()),</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(*Subtarget.getInstrInfo()), Helper(Helper){};</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">bool</span> isVgprRegBank(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getAsVgpr(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html">   55</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html">MinMaxMedOpc</a> {</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#a5889c6c0f0ca1289d9293b1376551e18">   56</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#a5889c6c0f0ca1289d9293b1376551e18">Min</a>, Max, Med;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  };</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html">   59</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html">Med3MatchInfo</a> {</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html#a9099e79e40d9828b2284fd541f6ce13f">   60</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html#a9099e79e40d9828b2284fd541f6ce13f">Opc</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html#ab04eca46bb064efc6eb402de2b1ea35a">   61</a></span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Val0, Val1, <a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html#ab04eca46bb064efc6eb402de2b1ea35a">Val2</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  };</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html">MinMaxMedOpc</a> getMinMaxPair(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">class</span> m_Cst, <span class="keyword">typename</span> CstTy&gt;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordtype">bool</span> matchMed(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html">MinMaxMedOpc</a> MMMOpc,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;Val, CstTy &amp;K0, CstTy &amp;K1);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordtype">bool</span> matchIntMinMaxToMed3(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html">Med3MatchInfo</a> &amp;MatchInfo);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">bool</span> matchFPMinMaxToMed3(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html">Med3MatchInfo</a> &amp;MatchInfo);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordtype">bool</span> matchFPMinMaxToClamp(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">bool</span> matchFPMed3ToClamp(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">void</span> applyMed3(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html">Med3MatchInfo</a> &amp;MatchInfo);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">void</span> applyClamp(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  AMDGPU::SIModeRegisterDefaults getMode();</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordtype">bool</span> getIEEE();</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">bool</span> getDX10Clamp();</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span> isFminnumIeee(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordtype">bool</span> isFCst(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *K0, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *K1);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;};</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a34fb9d2d56b9be966085dff85ccab788">   86</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classAMDGPURegBankCombinerHelper.html#a34fb9d2d56b9be966085dff85ccab788">AMDGPURegBankCombinerHelper::isVgprRegBank</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">return</span> RBI.getRegBank(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;getID() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a18967d16ed74c50decc0218b94d6afb1">   90</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classAMDGPURegBankCombinerHelper.html#a18967d16ed74c50decc0218b94d6afb1">AMDGPURegBankCombinerHelper::getAsVgpr</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">if</span> (isVgprRegBank(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// Search for existing copy of Reg to vgpr.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="classllvm_1_1Use.html">Use</a> : <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#af400646844b3c80b534e81a0d855ed4a">use_instructions</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = <a class="code" href="classllvm_1_1Use.html">Use</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Use.html">Use</a>.getOpcode() == AMDGPU::COPY &amp;&amp; isVgprRegBank(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>))</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  }</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// Copy Reg to vgpr.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VgprReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).getReg(0);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(VgprReg, RBI.getRegBank(AMDGPU::VGPRRegBankID));</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">return</span> VgprReg;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;}</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html">AMDGPURegBankCombinerHelper::MinMaxMedOpc</a></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#abd68e1950844079d93aba73e6df639c6">  108</a></span>&#160;<a class="code" href="classAMDGPURegBankCombinerHelper.html#abd68e1950844079d93aba73e6df639c6">AMDGPURegBankCombinerHelper::getMinMaxPair</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported opcode&quot;</span>);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> {AMDGPU::G_SMIN, AMDGPU::G_SMAX, AMDGPU::G_AMDGPU_SMED3};</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMAX:</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">return</span> {AMDGPU::G_UMIN, AMDGPU::G_UMAX, AMDGPU::G_AMDGPU_UMED3};</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM:</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM:</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">return</span> {AMDGPU::G_FMINNUM, AMDGPU::G_FMAXNUM, AMDGPU::G_AMDGPU_FMED3};</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM_IEEE:</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM_IEEE:</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">return</span> {AMDGPU::G_FMINNUM_IEEE, AMDGPU::G_FMAXNUM_IEEE,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            AMDGPU::G_AMDGPU_FMED3};</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> m_Cst, <span class="keyword">typename</span> CstTy&gt;</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a295f77e6bae7e59d847329a2302cf792">  129</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classAMDGPURegBankCombinerHelper.html#a295f77e6bae7e59d847329a2302cf792">AMDGPURegBankCombinerHelper::matchMed</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                           <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                           <a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html">MinMaxMedOpc</a> MMMOpc, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;Val,</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                           CstTy &amp;K0, CstTy &amp;K1) {</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// 4 operand commutes of: min(max(Val, K0), K1).</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// Find K1 from outer instr: min(max(...), K1) or min(K1, max(...)).</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// Find K0 and Val from inner instr: max(K0, Val) or max(Val, K0).</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// 4 operand commutes of: max(min(Val, K1), K0).</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// Find K0 from outer instr: max(min(...), K0) or max(K0, min(...)).</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// Find K1 and Val from inner instr: min(K1, Val) or min(Val, K1).</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a6a9178212966aea2cd69dfb4c66411db">m_any_of</a>(</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;          <a class="code" href="namespacellvm_1_1MIPatternMatch.html#af8edbaf6238c7f3506ccf1580fb3816e">m_CommutativeBinOp</a>(</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;              MMMOpc.<a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#a5889c6c0f0ca1289d9293b1376551e18">Min</a>, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#af8edbaf6238c7f3506ccf1580fb3816e">m_CommutativeBinOp</a>(MMMOpc.<a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#a81766f3d9fac803c7a19de329130691d">Max</a>, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(Val), m_Cst(K0)),</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;              m_Cst(K1)),</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;          <a class="code" href="namespacellvm_1_1MIPatternMatch.html#af8edbaf6238c7f3506ccf1580fb3816e">m_CommutativeBinOp</a>(</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;              MMMOpc.<a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#a81766f3d9fac803c7a19de329130691d">Max</a>, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#af8edbaf6238c7f3506ccf1580fb3816e">m_CommutativeBinOp</a>(MMMOpc.<a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#a5889c6c0f0ca1289d9293b1376551e18">Min</a>, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(Val), m_Cst(K1)),</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;              m_Cst(K0))));</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#aefbfa620dc309cd339390f6c70d39cdb">  150</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classAMDGPURegBankCombinerHelper.html#aefbfa620dc309cd339390f6c70d39cdb">AMDGPURegBankCombinerHelper::matchIntMinMaxToMed3</a>(</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html">Med3MatchInfo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">if</span> (!isVgprRegBank(Dst))</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// med3 for i16 is only available on gfx9+, and not available for v2i16.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(Dst);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">if</span> ((Ty != <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16) || !Subtarget.hasMed3_16()) &amp;&amp;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      Ty != <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32))</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html">MinMaxMedOpc</a> OpcodeTriple = getMinMaxPair(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Val;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  std::optional&lt;ValueAndVReg&gt; K0, K1;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">// Match min(max(Val, K0), K1) or max(min(Val, K1), K0). Then see if K0 &lt;= K1.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">if</span> (!matchMed&lt;GCstAndRegMatch&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpcodeTriple, Val, K0, K1))</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">if</span> (OpcodeTriple.<a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#aa7101682e6b8033f0c9bc54b8352349d">Med</a> == AMDGPU::G_AMDGPU_SMED3 &amp;&amp; K0-&gt;Value.sgt(K1-&gt;Value))</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordflow">if</span> (OpcodeTriple.<a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#aa7101682e6b8033f0c9bc54b8352349d">Med</a> == AMDGPU::G_AMDGPU_UMED3 &amp;&amp; K0-&gt;Value.ugt(K1-&gt;Value))</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  MatchInfo = {OpcodeTriple.<a class="code" href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#aa7101682e6b8033f0c9bc54b8352349d">Med</a>, Val, K0-&gt;VReg, K1-&gt;VReg};</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// fmed3(NaN, K0, K1) = min(min(NaN, K0), K1)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// ieee = true  : min/max(SNaN, K) = QNaN, min/max(QNaN, K) = K</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// ieee = false : min/max(NaN, K) = K</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// clamp(NaN) = dx10_clamp ? 0.0 : NaN</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// Consider values of min(max(Val, K0), K1) and max(min(Val, K1), K0) as input.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// Other operand commutes (see matchMed) give same result since min and max are</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// commutative.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// Try to replace fp min(max(Val, K0), K1) or max(min(Val, K1), K0), KO&lt;=K1</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// with fmed3(Val, K0, K1) or clamp(Val). Clamp requires K0 = 0.0 and K1 = 1.0.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">// Val = SNaN only for ieee = true</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// fmed3(SNaN, K0, K1) = min(min(SNaN, K0), K1) = min(QNaN, K1) = K1</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// min(max(SNaN, K0), K1) = min(QNaN, K1) = K1</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// max(min(SNaN, K1), K0) = max(K1, K0) = K1</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Val = NaN,ieee = false or Val = QNaN,ieee = true</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// fmed3(NaN, K0, K1) = min(min(NaN, K0), K1) = min(K0, K1) = K0</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// min(max(NaN, K0), K1) = min(K0, K1) = K0 (can clamp when dx10_clamp = true)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// max(min(NaN, K1), K0) = max(K1, K0) = K1 != K0</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a57fee1b1490709a65d9d351da94a98de">  196</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classAMDGPURegBankCombinerHelper.html#a57fee1b1490709a65d9d351da94a98de">AMDGPURegBankCombinerHelper::matchFPMinMaxToMed3</a>(</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html">Med3MatchInfo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(Dst);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// med3 for f16 is only available on gfx9+, and not available for v2f16.</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">if</span> ((Ty != <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16) || !Subtarget.hasMed3_16()) &amp;&amp;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      Ty != <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32))</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keyword">auto</span> OpcodeTriple = getMinMaxPair(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Val;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  std::optional&lt;FPValueAndVReg&gt; K0, K1;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">// Match min(max(Val, K0), K1) or max(min(Val, K1), K0). Then see if K0 &lt;= K1.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">if</span> (!matchMed&lt;GFCstAndRegMatch&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpcodeTriple, Val, K0, K1))</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">if</span> (K0-&gt;Value &gt; K1-&gt;Value)</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// For IEEE=false perform combine only when it&#39;s safe to assume that there are</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">// no NaN inputs. Most often MI is marked with nnan fast math flag.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">// For IEEE=true consider NaN inputs. fmed3(NaN, K0, K1) is equivalent to</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">// min(min(NaN, K0), K1). Safe to fold for min(max(Val, K0), K1) since inner</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// nodes(max/min) have same behavior when one input is NaN and other isn&#39;t.</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// Don&#39;t consider max(min(SNaN, K1), K0) since there is no isKnownNeverQNaN,</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// also post-legalizer inputs to min/max are fcanonicalized (never SNaN).</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">if</span> ((getIEEE() &amp;&amp; isFminnumIeee(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) || <a class="code" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(Dst, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">// Don&#39;t fold single use constant that can&#39;t be inlined.</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">if</span> ((!<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a01bf72631b0bc836a8c07fe840b13233">hasOneNonDBGUse</a>(K0-&gt;VReg) || <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.isInlineConstant(K0-&gt;Value)) &amp;&amp;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        (!<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a01bf72631b0bc836a8c07fe840b13233">hasOneNonDBGUse</a>(K1-&gt;VReg) || <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.isInlineConstant(K1-&gt;Value))) {</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      MatchInfo = {OpcodeTriple.Med, Val, K0-&gt;VReg, K1-&gt;VReg};</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    }</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  }</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#adf7a27850193efb3301be8f3d32bfafa">  236</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classAMDGPURegBankCombinerHelper.html#adf7a27850193efb3301be8f3d32bfafa">AMDGPURegBankCombinerHelper::matchFPMinMaxToClamp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                                       <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">// Clamp is available on all types after regbankselect (f16, f32, f64, v2f16).</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keyword">auto</span> OpcodeTriple = getMinMaxPair(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Val;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  std::optional&lt;FPValueAndVReg&gt; K0, K1;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// Match min(max(Val, K0), K1) or max(min(Val, K1), K0).</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">if</span> (!matchMed&lt;GFCstOrSplatGFCstMatch&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpcodeTriple, Val, K0, K1))</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">if</span> (!K0-&gt;Value.isExactlyValue(0.0) || !K1-&gt;Value.isExactlyValue(1.0))</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// For IEEE=false perform combine only when it&#39;s safe to assume that there are</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// no NaN inputs. Most often MI is marked with nnan fast math flag.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">// For IEEE=true consider NaN inputs. Only min(max(QNaN, 0.0), 1.0) evaluates</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">// to 0.0 requires dx10_clamp = true.</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">if</span> ((getIEEE() &amp;&amp; getDX10Clamp() &amp;&amp; isFminnumIeee(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;       <a class="code" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">isKnownNeverSNaN</a>(Val, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) ||</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <a class="code" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Val;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  }</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// Replacing fmed3(NaN, 0.0, 1.0) with clamp. Requires dx10_clamp = true.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// Val = SNaN only for ieee = true. It is important which operand is NaN.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// min(min(SNaN, 0.0), 1.0) = min(QNaN, 1.0) = 1.0</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// min(min(SNaN, 1.0), 0.0) = min(QNaN, 0.0) = 0.0</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// min(min(0.0, 1.0), SNaN) = min(0.0, SNaN) = QNaN</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// Val = NaN,ieee = false or Val = QNaN,ieee = true</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// min(min(NaN, 0.0), 1.0) = min(0.0, 1.0) = 0.0</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// min(min(NaN, 1.0), 0.0) = min(1.0, 0.0) = 0.0</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// min(min(0.0, 1.0), NaN) = min(0.0, NaN) = 0.0</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#ae749b32e82562df1c3195e159d61b316">  272</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classAMDGPURegBankCombinerHelper.html#ae749b32e82562df1c3195e159d61b316">AMDGPURegBankCombinerHelper::matchFPMed3ToClamp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                                     <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID() != Intrinsic::amdgcn_fmed3)</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// In llvm-ir, clamp is often represented as an intrinsic call to</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="comment">// @llvm.amdgcn.fmed3.f32(%Val, 0.0, 1.0). Check for other operand orders.</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Src0 = <a class="code" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Src1 = <a class="code" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Src2 = <a class="code" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> (isFCst(Src0) &amp;&amp; !isFCst(Src1))</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src0, Src1);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">if</span> (isFCst(Src1) &amp;&amp; !isFCst(Src2))</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src1, Src2);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">if</span> (isFCst(Src0) &amp;&amp; !isFCst(Src1))</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src0, Src1);</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a>(Src1, Src2))</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Val = Src0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keyword">auto</span> isOp3Zero = [&amp;]() {</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op3 = <a class="code" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">if</span> (Op3-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_FCONSTANT)</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">return</span> Op3-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(0.0);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  };</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">// For IEEE=false perform combine only when it&#39;s safe to assume that there are</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="comment">// no NaN inputs. Most often MI is marked with nnan fast math flag.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">// For IEEE=true consider NaN inputs. Requires dx10_clamp = true. Safe to fold</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">// when Val could be QNaN. If Val can also be SNaN third input should be 0.0.</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) ||</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      (getIEEE() &amp;&amp; getDX10Clamp() &amp;&amp;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;       (<a class="code" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">isKnownNeverSNaN</a>(Val, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) || isOp3Zero()))) {</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Val;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  }</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;}</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a593689b041bb5c1a6538b7e3dc24b048">  314</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classAMDGPURegBankCombinerHelper.html#a593689b041bb5c1a6538b7e3dc24b048">AMDGPURegBankCombinerHelper::applyClamp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInstrAndDebugLoc(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::G_AMDGPU_CLAMP, {<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0)}, {<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>},</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;               <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlags());</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;}</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelper.html#a20cf17b5bb0bbd60b45a8d9365f2ec2e">  321</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classAMDGPURegBankCombinerHelper.html#a20cf17b5bb0bbd60b45a8d9365f2ec2e">AMDGPURegBankCombinerHelper::applyMed3</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                            <a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html">Med3MatchInfo</a> &amp;MatchInfo) {</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInstrAndDebugLoc(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(MatchInfo.<a class="code" href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html#a9099e79e40d9828b2284fd541f6ce13f">Opc</a>, {MI.getOperand(0)},</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;               {getAsVgpr(MatchInfo.Val0), getAsVgpr(MatchInfo.Val1),</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                getAsVgpr(MatchInfo.Val2)},</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;               <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlags());</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;}</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;AMDGPU::SIModeRegisterDefaults AMDGPURegBankCombinerHelper::getMode() {</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">return</span> MF.getInfo&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;getMode();</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;}</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keywordtype">bool</span> AMDGPURegBankCombinerHelper::getIEEE() { <span class="keywordflow">return</span> getMode().IEEE; }</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keywordtype">bool</span> AMDGPURegBankCombinerHelper::getDX10Clamp() { <span class="keywordflow">return</span> getMode().DX10Clamp; }</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keywordtype">bool</span> AMDGPURegBankCombinerHelper::isFminnumIeee(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_FMINNUM_IEEE;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;}</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keywordtype">bool</span> AMDGPURegBankCombinerHelper::isFCst(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::G_FCONSTANT;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;}</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keywordtype">bool</span> AMDGPURegBankCombinerHelper::isClampZeroToOne(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *K0,</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                                   <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *K1) {</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">if</span> (isFCst(K0) &amp;&amp; isFCst(K1)) {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *KO_FPImm = K0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>();</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *K1_FPImm = K1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>();</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">return</span> (KO_FPImm-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(0.0) &amp;&amp; K1_FPImm-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(1.0)) ||</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;           (KO_FPImm-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(1.0) &amp;&amp; K1_FPImm-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(0.0));</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  }</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;}</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelperState.html">  358</a></span>&#160;<span class="keyword">class </span><a class="code" href="classAMDGPURegBankCombinerHelperState.html">AMDGPURegBankCombinerHelperState</a> {</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelperState.html#a495bef44b4f2cfe8c64a788bf8b83c6b">  360</a></span>&#160;  <a class="code" href="classllvm_1_1CombinerHelper.html">CombinerHelper</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelperState.html#a495bef44b4f2cfe8c64a788bf8b83c6b">Helper</a>;</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelperState.html#a289209554defb43a5dba87ef2bfeec63">  361</a></span>&#160;  <a class="code" href="classAMDGPURegBankCombinerHelper.html">AMDGPURegBankCombinerHelper</a> &amp;<a class="code" href="classAMDGPURegBankCombinerHelperState.html#a289209554defb43a5dba87ef2bfeec63">RegBankHelper</a>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="classAMDGPURegBankCombinerHelperState.html#a6aa4da02a67c9733892e040a66a6e3f8">  364</a></span>&#160;  <a class="code" href="classAMDGPURegBankCombinerHelperState.html#a6aa4da02a67c9733892e040a66a6e3f8">AMDGPURegBankCombinerHelperState</a>(<a class="code" href="classllvm_1_1CombinerHelper.html">CombinerHelper</a> &amp;Helper,</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                   <a class="code" href="classAMDGPURegBankCombinerHelper.html">AMDGPURegBankCombinerHelper</a> &amp;RegBankHelper)</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      : Helper(Helper), RegBankHelper(RegBankHelper) {}</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;};</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#aeacd9142923b2d444d2de661026351cf">  369</a></span>&#160;<span class="preprocessor">#define AMDGPUREGBANKCOMBINERHELPER_GENCOMBINERHELPER_DEPS</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegBankGICombiner.inc&quot;</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#undef AMDGPUREGBANKCOMBINERHELPER_GENCOMBINERHELPER_DEPS</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#a64450ef451c31cec34527d01fc96cc16">  374</a></span>&#160;<span class="preprocessor">#define AMDGPUREGBANKCOMBINERHELPER_GENCOMBINERHELPER_H</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegBankGICombiner.inc&quot;</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#undef AMDGPUREGBANKCOMBINERHELPER_GENCOMBINERHELPER_H</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="keyword">class </span>AMDGPURegBankCombinerInfo final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1CombinerInfo.html">CombinerInfo</a> {</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> *KB;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  AMDGPUGenRegBankCombinerHelperRuleConfig GeneratedRuleCfg;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  AMDGPURegBankCombinerInfo(<span class="keywordtype">bool</span> EnableOpt, <span class="keywordtype">bool</span> OptSize, <span class="keywordtype">bool</span> MinSize,</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a> *LI,</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                  <a class="code" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> *KB, <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      : <a class="code" href="classllvm_1_1CombinerInfo.html">CombinerInfo</a>(<span class="comment">/*AllowIllegalOps*/</span> <span class="keyword">false</span>, <span class="comment">/*ShouldLegalizeIllegal*/</span> <span class="keyword">true</span>,</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                     <span class="comment">/*LegalizerInfo*/</span> LI, EnableOpt, OptSize, MinSize),</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        KB(KB), MDT(MDT) {</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">if</span> (!GeneratedRuleCfg.parseCommandLineOption())</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Invalid rule identifier&quot;</span>);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  }</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordtype">bool</span> combine(<a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;};</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160; </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="keywordtype">bool</span> AMDGPURegBankCombinerInfo::combine(<a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer,</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="classllvm_1_1CombinerHelper.html">CombinerHelper</a> Helper(Observer, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="comment">/* IsPreLegalize*/</span> <span class="keyword">false</span>, KB, MDT);</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="classAMDGPURegBankCombinerHelper.html">AMDGPURegBankCombinerHelper</a> RegBankHelper(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Helper);</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  AMDGPUGenRegBankCombinerHelper <a class="code" href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa5c5f06440fcb85cd5c8cfafe32e34b78">Generated</a>(GeneratedRuleCfg, Helper,</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                           RegBankHelper);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa5c5f06440fcb85cd5c8cfafe32e34b78">Generated</a>.tryCombineAll(Observer, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>))</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160; </div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;}</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#aadc4fc56ca416a2030469e37d7fd3cf1">  413</a></span>&#160;<span class="preprocessor">#define AMDGPUREGBANKCOMBINERHELPER_GENCOMBINERHELPER_CPP</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegBankGICombiner.inc&quot;</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#undef AMDGPUREGBANKCOMBINERHELPER_GENCOMBINERHELPER_CPP</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// Pass boilerplate</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// ================</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keyword">class </span>AMDGPURegBankCombiner : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  AMDGPURegBankCombiner(<span class="keywordtype">bool</span> IsOptNone = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;AMDGPURegBankCombiner&quot;</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  }</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160; </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordtype">bool</span> IsOptNone;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;};</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="keywordtype">void</span> AMDGPURegBankCombiner::getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>&gt;();</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">getSelectionDAGFallbackAnalysisUsage</a>(AU);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1GISelKnownBitsAnalysis.html">GISelKnownBitsAnalysis</a>&gt;();</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1GISelKnownBitsAnalysis.html">GISelKnownBitsAnalysis</a>&gt;();</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">if</span> (!IsOptNone) {</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  }</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;}</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;AMDGPURegBankCombiner::AMDGPURegBankCombiner(<span class="keywordtype">bool</span> IsOptNone)</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>), IsOptNone(IsOptNone) {</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <a class="code" href="namespacellvm.html#a59ed4fc8ab2b07fb8f139e7d07f52937">initializeAMDGPURegBankCombinerPass</a>(*PassRegistry::getPassRegistry());</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;}</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="keywordtype">bool</span> AMDGPURegBankCombiner::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;          MachineFunctionProperties::Property::FailedISel))</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keyword">auto</span> *TPC = &amp;getAnalysis&lt;TargetPassConfig&gt;();</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordtype">bool</span> EnableOpt =</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() != <a class="code" href="namespacellvm.html#aebf1ed936ad0e792e159d7a4ae1b7f07">CodeGenOpt::None</a> &amp;&amp; !skipFunction(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a> *LI</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a> *<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getLegalizerInfo());</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> *KB = &amp;getAnalysis&lt;GISelKnownBitsAnalysis&gt;().get(MF);</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT =</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      IsOptNone ? nullptr : &amp;getAnalysis&lt;MachineDominatorTree&gt;();</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  AMDGPURegBankCombinerInfo PCInfo(EnableOpt, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasOptSize(),</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                         <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasMinSize(), LI, KB, MDT);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <a class="code" href="classllvm_1_1Combiner.html">Combiner</a> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>(PCInfo, TPC);</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.combineMachineInstrs(MF, <span class="comment">/*CSEInfo*/</span> <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;}</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160; </div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">AMDGPURegBankCombiner::ID</a> = 0;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<a class="code" href="AMDGPURegBankCombiner_8cpp.html#ac535dbd1d443cceb202ec360af8d503f">INITIALIZE_PASS_BEGIN</a>(AMDGPURegBankCombiner, <a class="code" href="AMDGPURegBankCombiner_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                      <span class="stringliteral">&quot;Combine AMDGPU machine instrs after regbankselect&quot;</span>,</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                      <span class="keyword">false</span>, <span class="keyword">false</span>)</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<a class="code" href="SVEIntrinsicOpts_8cpp.html#a2bb87eb1bcbc74783a83ae945eb8fa36">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>)</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<a class="code" href="SVEIntrinsicOpts_8cpp.html#a2bb87eb1bcbc74783a83ae945eb8fa36">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1GISelKnownBitsAnalysis.html">GISelKnownBitsAnalysis</a>)</div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">  484</a></span>&#160;<a class="code" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(AMDGPURegBankCombiner, <a class="code" href="AMDGPURegBankCombiner_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#a0701fed196a99257161e8b1831c00924">  485</a></span>&#160;                    &quot;<a class="code" href="HexagonVectorCombine_8cpp.html#ab582deb65d0ec7f41efa6d8579daf0e1">Combine</a> <a class="code" href="namespaceAMDGPU.html">AMDGPU</a> machine <a class="code" href="namespacellvm.html#acd2fa20a564d31aed52db5cb081bc4d9">instrs</a> after <a class="code" href="AMDGPURegBankCombiner_8cpp.html#a0701fed196a99257161e8b1831c00924">regbankselect</a>&quot;, <a class="code" href="namespacefalse.html">false</a>,</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                    <a class="code" href="namespacefalse.html">false</a>)</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160; </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;namespace <a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab13a58eb47ea96193d204195ef8b2226">  489</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#ab13a58eb47ea96193d204195ef8b2226">createAMDGPURegBankCombiner</a>(<span class="keywordtype">bool</span> IsOptNone) {</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> AMDGPURegBankCombiner(IsOptNone);</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;}</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;} <span class="comment">// end namespace llvm</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aMIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a3f36b7c907385d9b367f7b22a9fcc797"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">llvm::TargetMachine::getOptLevel</a></div><div class="ttdeci">CodeGenOpt::Level getOptLevel() const</div><div class="ttdoc">Returns the optimization level: None, Less, Default, or Aggressive.</div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00182">TargetMachine.cpp:182</a></div></div>
<div class="ttc" id="aCombinerInfo_8h_html"><div class="ttname"><a href="CombinerInfo_8h.html">CombinerInfo.h</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a593689b041bb5c1a6538b7e3dc24b048"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a593689b041bb5c1a6538b7e3dc24b048">AMDGPURegBankCombinerHelper::applyClamp</a></div><div class="ttdeci">void applyClamp(MachineInstr &amp;MI, Register &amp;Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00314">AMDGPURegBankCombiner.cpp:314</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a0be00306fcd2155ff450fcfe9d3c4dcf"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a0be00306fcd2155ff450fcfe9d3c4dcf">AMDGPURegBankCombinerHelper::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00038">AMDGPURegBankCombiner.cpp:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionProperties_html_aacef05f16d3e71703f08bb4677e1d7a2"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">llvm::MachineFunctionProperties::hasProperty</a></div><div class="ttdeci">bool hasProperty(Property P) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00193">MachineFunction.h:193</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4b2430ab5e686b82f8cd6fd588d6de6f"><div class="ttname"><a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">Utils.cpp:461</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdeci">@ Def</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a72da85d3407b9bd411510f0d5c4a4561"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a72da85d3407b9bd411510f0d5c4a4561">AMDGPURegBankCombinerHelper::Helper</a></div><div class="ttdeci">CombinerHelper &amp; Helper</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00043">AMDGPURegBankCombiner.cpp:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">llvm::AArch64PACKey::ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00790">AArch64BaseInfo.h:790</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a00b04b7613c62a52917e1d2467faeab0"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">llvm::MIPatternMatch::m_Reg</a></div><div class="ttdeci">operand_type_match m_Reg()</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00270">MIPatternMatch.h:270</a></div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelKnownBits_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBits.html">llvm::GISelKnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="GISelKnownBits_8h_source.html#l00029">GISelKnownBits.h:29</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_abd68e1950844079d93aba73e6df639c6"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#abd68e1950844079d93aba73e6df639c6">AMDGPURegBankCombinerHelper::getMinMaxPair</a></div><div class="ttdeci">MinMaxMedOpc getMinMaxPair(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00108">AMDGPURegBankCombiner.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a94b32e801dfd448fb63e5cbee62163eb"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a94b32e801dfd448fb63e5cbee62163eb">AMDGPURegBankCombinerHelper::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00037">AMDGPURegBankCombiner.cpp:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1logicalview_html_a9696bc411b0a7022c2cc78bff5173cefa5c5f06440fcb85cd5c8cfafe32e34b78"><div class="ttname"><a href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa5c5f06440fcb85cd5c8cfafe32e34b78">llvm::logicalview::LVAttributeKind::Generated</a></div><div class="ttdeci">@ Generated</div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a34fb9d2d56b9be966085dff85ccab788"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a34fb9d2d56b9be966085dff85ccab788">AMDGPURegBankCombinerHelper::isVgprRegBank</a></div><div class="ttdeci">bool isVgprRegBank(Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00086">AMDGPURegBankCombiner.cpp:86</a></div></div>
<div class="ttc" id="aGISelKnownBits_8h_html"><div class="ttname"><a href="GISelKnownBits_8h.html">GISelKnownBits.h</a></div></div>
<div class="ttc" id="aAMDGPURegBankCombiner_8cpp_html_a0701fed196a99257161e8b1831c00924"><div class="ttname"><a href="AMDGPURegBankCombiner_8cpp.html#a0701fed196a99257161e8b1831c00924">regbankselect</a></div><div class="ttdeci">Combine AMDGPU machine instrs after regbankselect</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00485">AMDGPURegBankCombiner.cpp:485</a></div></div>
<div class="ttc" id="astructAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc_html_a81766f3d9fac803c7a19de329130691d"><div class="ttname"><a href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#a81766f3d9fac803c7a19de329130691d">AMDGPURegBankCombinerHelper::MinMaxMedOpc::Max</a></div><div class="ttdeci">unsigned Max</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00056">AMDGPURegBankCombiner.cpp:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a67021459c7ef8f9a634b4eac7ffd0f96"><div class="ttname"><a href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">llvm::LLT::scalar</a></div><div class="ttdeci">static constexpr LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_ae749b32e82562df1c3195e159d61b316"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#ae749b32e82562df1c3195e159d61b316">AMDGPURegBankCombinerHelper::matchFPMed3ToClamp</a></div><div class="ttdeci">bool matchFPMed3ToClamp(MachineInstr &amp;MI, Register &amp;Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00272">AMDGPURegBankCombiner.cpp:272</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_aa4f1676b815d613f6fb903b0c4480289"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#aa4f1676b815d613f6fb903b0c4480289">AMDGPURegBankCombinerHelper::AMDGPURegBankCombinerHelper</a></div><div class="ttdeci">AMDGPURegBankCombinerHelper(MachineIRBuilder &amp;B, CombinerHelper &amp;Helper)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00046">AMDGPURegBankCombiner.cpp:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a295f77e6bae7e59d847329a2302cf792"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a295f77e6bae7e59d847329a2302cf792">AMDGPURegBankCombinerHelper::matchMed</a></div><div class="ttdeci">bool matchMed(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MinMaxMedOpc MMMOpc, Register &amp;Val, CstTy &amp;K0, CstTy &amp;K1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00129">AMDGPURegBankCombiner.cpp:129</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd2fa20a564d31aed52db5cb081bc4d9"><div class="ttname"><a href="namespacellvm.html#acd2fa20a564d31aed52db5cb081bc4d9">llvm::instrs</a></div><div class="ttdeci">auto instrs(const MachineBasicBlock &amp;BB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineSSAContext_8h_source.html#l00035">MachineSSAContext.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_af400646844b3c80b534e81a0d855ed4a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af400646844b3c80b534e81a0d855ed4a">llvm::MachineRegisterInfo::use_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_iterator &gt; use_instructions(Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00507">MachineRegisterInfo.h:507</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa353f9585311abf1b6f698049f5a29b7"><div class="ttname"><a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a></div><div class="ttdeci">void getSelectionDAGFallbackAnalysisUsage(AnalysisUsage &amp;AU)</div><div class="ttdoc">Modify analysis usage so it preserves passes required for the SelectionDAG fallback.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00895">Utils.cpp:895</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1CombinerInfo_html"><div class="ttname"><a href="classllvm_1_1CombinerInfo.html">llvm::CombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="CombinerInfo_8h_source.html#l00026">CombinerInfo.h:26</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00167">MachineFunctionPass.cpp:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html">llvm::AMDGPULegalizerInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8h_source.html#l00031">AMDGPULegalizerInfo.h:31</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelperState_html_a289209554defb43a5dba87ef2bfeec63"><div class="ttname"><a href="classAMDGPURegBankCombinerHelperState.html#a289209554defb43a5dba87ef2bfeec63">AMDGPURegBankCombinerHelperState::RegBankHelper</a></div><div class="ttdeci">AMDGPURegBankCombinerHelper &amp; RegBankHelper</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00361">AMDGPURegBankCombiner.cpp:361</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelKnownBitsAnalysis_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBitsAnalysis.html">llvm::GISelKnownBitsAnalysis</a></div><div class="ttdoc">To use KnownBitsInfo analysis in a pass, KnownBitsInfo &amp;Info = getAnalysis&lt;GISelKnownBitsInfoAnalysis...</div><div class="ttdef"><b>Definition:</b> <a href="GISelKnownBits_8h_source.html#l00113">GISelKnownBits.h:113</a></div></div>
<div class="ttc" id="aTarget_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="aGCNSubtarget_8h_html"><div class="ttname"><a href="GCNSubtarget_8h.html">GCNSubtarget.h</a></div></div>
<div class="ttc" id="astructAMDGPURegBankCombinerHelper_1_1Med3MatchInfo_html"><div class="ttname"><a href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html">AMDGPURegBankCombinerHelper::Med3MatchInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00059">AMDGPURegBankCombiner.cpp:59</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00526">MachineInstr.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass.</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00047">PassAnalysisSupport.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_acc5e979e3fa3c222553de9b741c3e12b"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">llvm::MachineFunction::getProperties</a></div><div class="ttdeci">const MachineFunctionProperties &amp; getProperties() const</div><div class="ttdoc">Get the function properties.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00763">MachineFunction.h:763</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="aSIISelLowering_8cpp_html_a32649217d348126c6044d8509c0b3c1b"><div class="ttname"><a href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a></div><div class="ttdeci">static bool isClampZeroToOne(SDValue A, SDValue B)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10692">SIISelLowering.cpp:10692</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="astructAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc_html_a5889c6c0f0ca1289d9293b1376551e18"><div class="ttname"><a href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#a5889c6c0f0ca1289d9293b1376551e18">AMDGPURegBankCombinerHelper::MinMaxMedOpc::Min</a></div><div class="ttdeci">unsigned Min</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00056">AMDGPURegBankCombiner.cpp:56</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelperState_html_a6aa4da02a67c9733892e040a66a6e3f8"><div class="ttname"><a href="classAMDGPURegBankCombinerHelperState.html#a6aa4da02a67c9733892e040a66a6e3f8">AMDGPURegBankCombinerHelperState::AMDGPURegBankCombinerHelperState</a></div><div class="ttdeci">AMDGPURegBankCombinerHelperState(CombinerHelper &amp;Helper, AMDGPURegBankCombinerHelper &amp;RegBankHelper)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00364">AMDGPURegBankCombiner.cpp:364</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a5bfffc32f5bd7c72ad1388a004bd0b20"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a5bfffc32f5bd7c72ad1388a004bd0b20">AMDGPURegBankCombinerHelper::TII</a></div><div class="ttdeci">const SIInstrInfo &amp; TII</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00042">AMDGPURegBankCombiner.cpp:42</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double].</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00256">Constants.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html_abc0558cd7175718747da9d910ef1c19a"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">llvm::ConstantFP::isExactlyValue</a></div><div class="ttdeci">bool isExactlyValue(const APFloat &amp;V) const</div><div class="ttdoc">We don't rely on operator== working on double values, as it returns true for things that are clearly ...</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l01057">Constants.cpp:1057</a></div></div>
<div class="ttc" id="aclassllvm_1_1CombinerHelper_html"><div class="ttname"><a href="classllvm_1_1CombinerHelper.html">llvm::CombinerHelper</a></div><div class="ttdef"><b>Definition:</b> <a href="CombinerHelper_8h_source.html#l00109">CombinerHelper.h:109</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_a74ce8276b89067e806f67c45a6d92575"><div class="ttname"><a href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a></div><div class="ttdeci">#define INITIALIZE_PASS_END(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00059">PassSupport.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options.</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00084">TargetPassConfig.h:84</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html">AMDGPURegBankCombinerHelper</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00034">AMDGPURegBankCombiner.cpp:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aHexagonVectorCombine_8cpp_html_ab582deb65d0ec7f41efa6d8579daf0e1"><div class="ttname"><a href="HexagonVectorCombine_8cpp.html#ab582deb65d0ec7f41efa6d8579daf0e1">Combine</a></div><div class="ttdeci">Hexagon Vector Combine</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVectorCombine_8cpp_source.html#l02526">HexagonVectorCombine.cpp:2526</a></div></div>
<div class="ttc" id="astructAMDGPURegBankCombinerHelper_1_1Med3MatchInfo_html_a9099e79e40d9828b2284fd541f6ce13f"><div class="ttname"><a href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html#a9099e79e40d9828b2284fd541f6ce13f">AMDGPURegBankCombinerHelper::Med3MatchInfo::Opc</a></div><div class="ttdeci">unsigned Opc</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00060">AMDGPURegBankCombiner.cpp:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1Combiner_html"><div class="ttname"><a href="classllvm_1_1Combiner.html">llvm::Combiner</a></div><div class="ttdef"><b>Definition:</b> <a href="Combiner_8h_source.html#l00026">Combiner.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a81763ced27ec9b0c42f8848f4ebe5bd1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">llvm::MachineRegisterInfo::setRegBank</a></div><div class="ttdeci">void setRegBank(Register Reg, const RegisterBank &amp;RegBank)</div><div class="ttdoc">Set the register bank to RegBank for Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00062">MachineRegisterInfo.cpp:62</a></div></div>
<div class="ttc" id="aAMDGPURegBankCombiner_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="AMDGPURegBankCombiner_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00029">AMDGPURegBankCombiner.cpp:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="aSVEIntrinsicOpts_8cpp_html_a2bb87eb1bcbc74783a83ae945eb8fa36"><div class="ttname"><a href="SVEIntrinsicOpts_8cpp.html#a2bb87eb1bcbc74783a83ae945eb8fa36">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">INITIALIZE_PASS_DEPENDENCY(DominatorTreeWrapperPass)</div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a18967d16ed74c50decc0218b94d6afb1"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a18967d16ed74c50decc0218b94d6afb1">AMDGPURegBankCombinerHelper::getAsVgpr</a></div><div class="ttdeci">Register getAsVgpr(Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00090">AMDGPURegBankCombiner.cpp:90</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a1369d6026cb668da50f677af515cf48c"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a1369d6026cb668da50f677af515cf48c">AMDGPURegBankCombinerHelper::RBI</a></div><div class="ttdeci">const RegisterBankInfo &amp; RBI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00040">AMDGPURegBankCombiner.cpp:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_af8edbaf6238c7f3506ccf1580fb3816e"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#af8edbaf6238c7f3506ccf1580fb3816e">llvm::MIPatternMatch::m_CommutativeBinOp</a></div><div class="ttdeci">BinaryOpc_match&lt; LHS, RHS, true &gt; m_CommutativeBinOp(unsigned Opcode, const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00445">MIPatternMatch.h:445</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_ad5a72e56636d04e817cd9ce1cf23a5f4"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#ad5a72e56636d04e817cd9ce1cf23a5f4">AMDGPURegBankCombinerHelper::Subtarget</a></div><div class="ttdeci">const GCNSubtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00039">AMDGPURegBankCombiner.cpp:39</a></div></div>
<div class="ttc" id="aTargetPassConfig_8h_html"><div class="ttname"><a href="TargetPassConfig_8h.html">TargetPassConfig.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a878403638ab65500c736343a57678bdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00566">MachineOperand.h:566</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00853">BitVector.h:853</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a20cf17b5bb0bbd60b45a8d9365f2ec2e"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a20cf17b5bb0bbd60b45a8d9365f2ec2e">AMDGPURegBankCombinerHelper::applyMed3</a></div><div class="ttdeci">void applyMed3(MachineInstr &amp;MI, Med3MatchInfo &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00321">AMDGPURegBankCombiner.cpp:321</a></div></div>
<div class="ttc" id="aCombinerHelper_8h_html"><div class="ttname"><a href="CombinerHelper_8h.html">CombinerHelper.h</a></div></div>
<div class="ttc" id="astructAMDGPURegBankCombinerHelper_1_1Med3MatchInfo_html_ab04eca46bb064efc6eb402de2b1ea35a"><div class="ttname"><a href="structAMDGPURegBankCombinerHelper_1_1Med3MatchInfo.html#ab04eca46bb064efc6eb402de2b1ea35a">AMDGPURegBankCombinerHelper::Med3MatchInfo::Val2</a></div><div class="ttdeci">Register Val2</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00061">AMDGPURegBankCombiner.cpp:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not:</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00265">Pass.cpp:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00516">MachineInstr.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a01bf72631b0bc836a8c07fe840b13233"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a01bf72631b0bc836a8c07fe840b13233">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(Register RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00417">MachineRegisterInfo.cpp:417</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_a884f90190bca4bd354f2d5c91c264028"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">llvm::AnalysisUsage::addPreserved</a></div><div class="ttdeci">AnalysisUsage &amp; addPreserved()</div><div class="ttdoc">Add the specified Pass class to the set of analyses preserved by this pass.</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00098">PassAnalysisSupport.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab13a58eb47ea96193d204195ef8b2226"><div class="ttname"><a href="namespacellvm.html#ab13a58eb47ea96193d204195ef8b2226">llvm::createAMDGPURegBankCombiner</a></div><div class="ttdeci">FunctionPass * createAMDGPURegBankCombiner(bool IsOptNone)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00489">AMDGPURegBankCombiner.cpp:489</a></div></div>
<div class="ttc" id="aCombiner_8h_html"><div class="ttname"><a href="Combiner_8h.html">Combiner.h</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a57fee1b1490709a65d9d351da94a98de"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a57fee1b1490709a65d9d351da94a98de">AMDGPURegBankCombinerHelper::matchFPMinMaxToMed3</a></div><div class="ttdeci">bool matchFPMinMaxToMed3(MachineInstr &amp;MI, Med3MatchInfo &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00196">AMDGPURegBankCombiner.cpp:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a6a9178212966aea2cd69dfb4c66411db"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a6a9178212966aea2cd69dfb4c66411db">llvm::MIPatternMatch::m_any_of</a></div><div class="ttdeci">Or&lt; Preds... &gt; m_any_of(Preds &amp;&amp;... preds)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00314">MIPatternMatch.h:314</a></div></div>
<div class="ttc" id="astructAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc_html"><div class="ttname"><a href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html">AMDGPURegBankCombinerHelper::MinMaxMedOpc</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00055">AMDGPURegBankCombiner.cpp:55</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_adf7a27850193efb3301be8f3d32bfafa"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#adf7a27850193efb3301be8f3d32bfafa">AMDGPURegBankCombinerHelper::matchFPMinMaxToClamp</a></div><div class="ttdeci">bool matchFPMinMaxToClamp(MachineInstr &amp;MI, Register &amp;Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00236">AMDGPURegBankCombiner.cpp:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes.</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00029">GISelChangeObserver.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4c88ebe757c51044c4ad4275012e4593"><div class="ttname"><a href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">llvm::isKnownNeverNaN</a></div><div class="ttdeci">bool isKnownNeverNaN(const Value *V, const TargetLibraryInfo *TLI, unsigned Depth=0)</div><div class="ttdoc">Return true if the floating-point scalar value is not a NaN or if the floating-point vector value has...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l03894">ValueTracking.cpp:3894</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="astructAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc_html_aa7101682e6b8033f0c9bc54b8352349d"><div class="ttname"><a href="structAMDGPURegBankCombinerHelper_1_1MinMaxMedOpc.html#aa7101682e6b8033f0c9bc54b8352349d">AMDGPURegBankCombinerHelper::MinMaxMedOpc::Med</a></div><div class="ttdeci">unsigned Med</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00056">AMDGPURegBankCombiner.cpp:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="anamespacellvm_html_aebf1ed936ad0e792e159d7a4ae1b7f07"><div class="ttname"><a href="namespacellvm.html#aebf1ed936ad0e792e159d7a4ae1b7f07">llvm::None</a></div><div class="ttdeci">constexpr std::nullopt_t None</div><div class="ttdef"><b>Definition:</b> <a href="None_8h_source.html#l00028">None.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00668">MachineFunction.h:668</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbbab4f4f342da97b2f73b4b1fedc983"><div class="ttname"><a href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">llvm::isKnownNeverSNaN</a></div><div class="ttdeci">bool isKnownNeverSNaN(Register Val, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns true if Val can be assumed to never be a signaling NaN.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00301">Utils.h:301</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_ac1f14bea0b947a403bf168559f1268bc"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#ac1f14bea0b947a403bf168559f1268bc">AMDGPURegBankCombinerHelper::B</a></div><div class="ttdeci">MachineIRBuilder &amp; B</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00036">AMDGPURegBankCombiner.cpp:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00044">SIInstrInfo.h:44</a></div></div>
<div class="ttc" id="aAMDGPULegalizerInfo_8h_html"><div class="ttname"><a href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5dc0a32516ce31f495b440d47287028b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(Register Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00759">MachineRegisterInfo.h:759</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelperState_html"><div class="ttname"><a href="classAMDGPURegBankCombinerHelperState.html">AMDGPURegBankCombinerHelperState</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00358">AMDGPURegBankCombiner.cpp:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00358">SIMachineFunctionInfo.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_html_a59ed4fc8ab2b07fb8f139e7d07f52937"><div class="ttname"><a href="namespacellvm.html#a59ed4fc8ab2b07fb8f139e7d07f52937">llvm::initializeAMDGPURegBankCombinerPass</a></div><div class="ttdeci">void initializeAMDGPURegBankCombinerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="aclassllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations.</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00308">Pass.h:308</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00025">MIPatternMatch.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00075">PassAnalysisSupport.h:75</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_aefbfa620dc309cd339390f6c70d39cdb"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#aefbfa620dc309cd339390f6c70d39cdb">AMDGPURegBankCombinerHelper::matchIntMinMaxToMed3</a></div><div class="ttdeci">bool matchIntMinMaxToMed3(MachineInstr &amp;MI, Med3MatchInfo &amp;MatchInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00150">AMDGPURegBankCombiner.cpp:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00051">MachineDominators.h:51</a></div></div>
<div class="ttc" id="aAMDGPURegBankCombiner_8cpp_html_ac535dbd1d443cceb202ec360af8d503f"><div class="ttname"><a href="AMDGPURegBankCombiner_8cpp.html#ac535dbd1d443cceb202ec360af8d503f">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(AMDGPURegBankCombiner, DEBUG_TYPE, &quot;Combine AMDGPU machine instrs after regbankselect&quot;, false, false) INITIALIZE_PASS_END(AMDGPURegBankCombiner</div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelper_html_a8c296cd9d8c904b2f52cb39826f86498"><div class="ttname"><a href="classAMDGPURegBankCombinerHelper.html#a8c296cd9d8c904b2f52cb39826f86498">AMDGPURegBankCombinerHelper::TRI</a></div><div class="ttdeci">const TargetRegisterInfo &amp; TRI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00041">AMDGPURegBankCombiner.cpp:41</a></div></div>
<div class="ttc" id="aclassAMDGPURegBankCombinerHelperState_html_a495bef44b4f2cfe8c64a788bf8b83c6b"><div class="ttname"><a href="classAMDGPURegBankCombinerHelperState.html#a495bef44b4f2cfe8c64a788bf8b83c6b">AMDGPURegBankCombinerHelperState::Helper</a></div><div class="ttdeci">CombinerHelper &amp; Helper</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankCombiner_8cpp_source.html#l00360">AMDGPURegBankCombiner.cpp:360</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="aMachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:14 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
