<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set a__b__c_group [add_wave_group a__b__c(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $a__b__c_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $a__b__c_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $a__b__c_group]&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/op -into $return_group -radix hex&#xD;&#xA;## set a__b__c_group [add_wave_group a__b__c(axi_slave) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_BRESP -into $a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_BREADY -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_BVALID -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_RRESP -into $a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_RDATA -into $a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_RREADY -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_RVALID -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_ARREADY -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_ARVALID -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_ARADDR -into $a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_WSTRB -into $a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_WDATA -into $a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_WREADY -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_WVALID -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_AWREADY -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_AWVALID -into $a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_AWADDR -into $a__b__c_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_setMem_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/LENGTH_b -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/LENGTH_c -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/LENGTH_gmem -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/LENGTH_op -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_a__b__c_group [add_wave_group a__b__c(axi_master) -into $tbcinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_a__b__c_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_a__b__c_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_a__b__c_group]&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_setMem_top/op -into $tb_return_group -radix hex&#xD;&#xA;## set tb_a__b__c_group [add_wave_group a__b__c(axi_slave) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_setMem_top/control_BRESP -into $tb_a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_BREADY -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_BVALID -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_RRESP -into $tb_a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_RDATA -into $tb_a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_RREADY -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_RVALID -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_ARREADY -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_ARVALID -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_ARADDR -into $tb_a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_WSTRB -into $tb_a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_WDATA -into $tb_a__b__c_group -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_WREADY -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_WVALID -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_AWREADY -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_AWVALID -into $tb_a__b__c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_setMem_top/control_AWADDR -into $tb_a__b__c_group -radix hex&#xD;&#xA;## save_wave_config setMem.wcfg&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 655 ns  Iteration: 1  Process: /apatb_setMem_top/generate_sim_done_proc  File: C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 655 ns  Iteration: 1  Process: /apatb_setMem_top/generate_sim_done_proc  File: C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem.autotb.vhd&#xD;&#xA;$finish called at time : 655 ns : File &quot;C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem.autotb.vhd&quot; Line 1020&#xD;&#xA;## quit" projectName="AXI_M" solutionName="solution1" date="2024-04-07T23:28:16.412+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
