INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/mux2_1width_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1width_4
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/427.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four2seven
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/mux2_1width_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1width_32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/register_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/redirect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module redirect
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/mux4_1width_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1width_5
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [G:/1-/cpu2/cpu2.srcs/sources_1/new/mux4_1width_5.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/mux4_1width_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1width_32
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [G:/1-/cpu2/cpu2.srcs/sources_1/new/mux4_1width_32.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/mux2_1width_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1width_5
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/mux2_1width_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1width_16
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/Mem_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/EX_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/ip/dist_mem_gen_2/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/ip/dist_mem_gen_2/sim/dist_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/cp0_instruct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_instruct
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/clockdivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockdivider
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/CLK_1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/Equal_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal_5
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.srcs/sim_1/new/maintb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maintb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu2/cpu2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
