ARM GAS  C:\Temp\ccZ2VGqN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.Save_Config,"ax",%progbits
  21              		.align	1
  22              		.global	Save_Config
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	Save_Config:
  28              	.LFB134:
   1:Core/Src/main.c **** /* main.c */
   2:Core/Src/main.c **** #include "main.h"
   3:Core/Src/main.c **** #include "adc.h"
   4:Core/Src/main.c **** #include "usb_device.h"
   5:Core/Src/main.c **** #include "gpio.h"
   6:Core/Src/main.c **** #include "usbd_hid.h"
   7:Core/Src/main.c **** #include <stdint.h>
   8:Core/Src/main.c **** #include <stdbool.h>
   9:Core/Src/main.c **** #include <string.h>
  10:Core/Src/main.c **** #include <stdlib.h>
  11:Core/Src/main.c **** #include <math.h>
  12:Core/Src/main.c **** 
  13:Core/Src/main.c **** // --- 定数定義 (Jade Pro用) ---
  14:Core/Src/main.c **** #define KEY_COUNT 20
  15:Core/Src/main.c **** #define TRAVEL_DISTANCE_MM 3.5f  // ★Jade Pro用に3.5mmへ変更
  16:Core/Src/main.c **** #define ADC_MAX 4095.0f
  17:Core/Src/main.c **** #define RAW_DEADZONE 60 
  18:Core/Src/main.c **** 
  19:Core/Src/main.c **** // WebHID Commands
  20:Core/Src/main.c **** #define CMD_GET_CONFIG    0x10 
  21:Core/Src/main.c **** #define CMD_GET_COMBOS    0x11
  22:Core/Src/main.c **** #define CMD_SET_CONFIG    0x20 
  23:Core/Src/main.c **** #define CMD_READ_SENSORS  0x30 
  24:Core/Src/main.c **** #define CMD_CALIBRATE     0x40 
  25:Core/Src/main.c **** #define CMD_SAVE_SETTINGS 0x50 
  26:Core/Src/main.c **** #define CMD_SET_SOCD      0x60 
  27:Core/Src/main.c **** #define CMD_SET_MAPPING   0x70 
  28:Core/Src/main.c **** #define CMD_STOP_INPUT    0x80 
  29:Core/Src/main.c **** #define CMD_SET_COMBO     0x81 
  30:Core/Src/main.c **** 
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 2


  31:Core/Src/main.c **** // Flash Memory
  32:Core/Src/main.c **** #define FLASH_STORAGE_ADDR 0x0801F800
  33:Core/Src/main.c **** #define FLASH_MAGIC_NUM    0xDEADBEE3 
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** // --- ボタンID定義 ---
  36:Core/Src/main.c **** #define BTN_NONE      0
  37:Core/Src/main.c **** #define BTN_UP        1
  38:Core/Src/main.c **** #define BTN_DOWN      2
  39:Core/Src/main.c **** #define BTN_LEFT      3
  40:Core/Src/main.c **** #define BTN_RIGHT     4
  41:Core/Src/main.c **** #define BTN_START     5
  42:Core/Src/main.c **** #define BTN_BACK      6
  43:Core/Src/main.c **** #define BTN_L3        7
  44:Core/Src/main.c **** #define BTN_R3        8
  45:Core/Src/main.c **** #define BTN_LB        9
  46:Core/Src/main.c **** #define BTN_RB        10
  47:Core/Src/main.c **** #define BTN_GUIDE     11
  48:Core/Src/main.c **** #define BTN_A         12
  49:Core/Src/main.c **** #define BTN_B         13
  50:Core/Src/main.c **** #define BTN_X         14
  51:Core/Src/main.c **** #define BTN_Y         15
  52:Core/Src/main.c **** #define BTN_LT        16 
  53:Core/Src/main.c **** #define BTN_RT        17 
  54:Core/Src/main.c **** // コンボボタンID
  55:Core/Src/main.c **** #define BTN_COMBO_1   100
  56:Core/Src/main.c **** #define BTN_COMBO_2   101
  57:Core/Src/main.c **** #define BTN_COMBO_3   102
  58:Core/Src/main.c **** #define BTN_COMBO_4   103
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** // XInput Bitmask
  61:Core/Src/main.c **** #define XINPUT_DPAD_UP    0x0001
  62:Core/Src/main.c **** #define XINPUT_DPAD_DOWN  0x0002
  63:Core/Src/main.c **** #define XINPUT_DPAD_LEFT  0x0004
  64:Core/Src/main.c **** #define XINPUT_DPAD_RIGHT 0x0008
  65:Core/Src/main.c **** #define XINPUT_START      0x0010
  66:Core/Src/main.c **** #define XINPUT_BACK       0x0020
  67:Core/Src/main.c **** #define XINPUT_LB         0x0100
  68:Core/Src/main.c **** #define XINPUT_RB         0x0200
  69:Core/Src/main.c **** #define XINPUT_BTN_A      0x1000
  70:Core/Src/main.c **** #define XINPUT_BTN_B      0x2000
  71:Core/Src/main.c **** #define XINPUT_BTN_X      0x4000
  72:Core/Src/main.c **** #define XINPUT_BTN_Y      0x8000
  73:Core/Src/main.c **** #define XINPUT_THUMB_L    0x0040
  74:Core/Src/main.c **** #define XINPUT_THUMB_R    0x0080
  75:Core/Src/main.c **** #define XINPUT_GUIDE      0x0400
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** #define COMBO_COUNT 4
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** // --- キーマップ (デフォルト) ---
  80:Core/Src/main.c **** uint8_t key_map[KEY_COUNT] = {
  81:Core/Src/main.c ****     BTN_RIGHT, BTN_DOWN, BTN_LEFT, BTN_R3, BTN_L3, BTN_GUIDE, BTN_BACK, BTN_START, 
  82:Core/Src/main.c ****     BTN_RB,    BTN_LB,   BTN_Y,    BTN_X,  BTN_R3, BTN_A,     BTN_B,    BTN_LT, 
  83:Core/Src/main.c ****     BTN_RT,    BTN_L3,   BTN_UP,   BTN_R3
  84:Core/Src/main.c **** };
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** // --- 構造体 ---
  87:Core/Src/main.c **** typedef struct {
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 3


  88:Core/Src/main.c ****     uint16_t resting_val;
  89:Core/Src/main.c ****     uint16_t max_diff;
  90:Core/Src/main.c ****     float current_mm;
  91:Core/Src/main.c ****     float anchor_mm;
  92:Core/Src/main.c ****     bool is_pressed;
  93:Core/Src/main.c ****     
  94:Core/Src/main.c ****     // 設定値
  95:Core/Src/main.c ****     float actuation_point;
  96:Core/Src/main.c ****     float rt_press;
  97:Core/Src/main.c ****     float rt_release;
  98:Core/Src/main.c ****     float top_deadzone;
  99:Core/Src/main.c ****     float bottom_deadzone;
 100:Core/Src/main.c **** } KeyState_t;
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** typedef struct {
 103:Core/Src/main.c ****     uint16_t mask; 
 104:Core/Src/main.c ****     uint8_t lt;    
 105:Core/Src/main.c ****     uint8_t rt;    
 106:Core/Src/main.c **** } ComboSetting_t;
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** // Flash保存用構造体
 109:Core/Src/main.c **** typedef struct {
 110:Core/Src/main.c ****     uint32_t magic;
 111:Core/Src/main.c ****     float ap[KEY_COUNT];
 112:Core/Src/main.c ****     float rt[KEY_COUNT];
 113:Core/Src/main.c ****     float top_dz[KEY_COUNT];
 114:Core/Src/main.c ****     float bottom_dz[KEY_COUNT];
 115:Core/Src/main.c ****     uint8_t socd_mode;
 116:Core/Src/main.c ****     uint8_t key_map[KEY_COUNT];
 117:Core/Src/main.c ****     ComboSetting_t combos[COMBO_COUNT];
 118:Core/Src/main.c ****     uint8_t reserved[3];
 119:Core/Src/main.c **** } FlashConfig_t;
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** typedef struct __attribute__((packed)) {
 122:Core/Src/main.c ****     uint8_t msg_type; uint8_t pkt_size; 
 123:Core/Src/main.c ****     uint16_t buttons; uint8_t lt; uint8_t rt;
 124:Core/Src/main.c ****     int16_t lx; int16_t ly; int16_t rx; int16_t ry; 
 125:Core/Src/main.c ****     uint8_t reserved[6]; 
 126:Core/Src/main.c **** } XInputReport_t;
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** // --- グローバル変数 ---
 129:Core/Src/main.c **** extern USBD_HandleTypeDef hUsbDeviceFS;
 130:Core/Src/main.c **** extern ADC_HandleTypeDef hadc2;
 131:Core/Src/main.c **** extern ADC_HandleTypeDef hadc3;
 132:Core/Src/main.c **** extern ADC_HandleTypeDef hadc4;
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** uint8_t g_boot_mode = 0; 
 135:Core/Src/main.c **** volatile bool g_req_calibrate = false;
 136:Core/Src/main.c **** volatile bool g_req_save = false;
 137:Core/Src/main.c **** volatile bool g_input_enabled = true; 
 138:Core/Src/main.c **** 
 139:Core/Src/main.c **** uint8_t g_socd_mode = 0; 
 140:Core/Src/main.c **** ComboSetting_t g_combos[COMBO_COUNT];
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** // Last Win用
 143:Core/Src/main.c **** bool last_left_state = false;
 144:Core/Src/main.c **** bool last_right_state = false;
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 4


 145:Core/Src/main.c **** bool last_up_state = false;
 146:Core/Src/main.c **** bool last_down_state = false;
 147:Core/Src/main.c **** int  last_lr_winner = 0; 
 148:Core/Src/main.c **** int  last_ud_winner = 0; 
 149:Core/Src/main.c **** 
 150:Core/Src/main.c **** uint16_t adc_raw_values[KEY_COUNT];
 151:Core/Src/main.c **** KeyState_t key_states[KEY_COUNT];
 152:Core/Src/main.c **** uint8_t webhid_tx_buf[64];
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** // --- プロトタイプ宣言 ---
 155:Core/Src/main.c **** void SystemClock_Config(void);
 156:Core/Src/main.c **** void Error_Handler(void);
 157:Core/Src/main.c **** void MUX1_Select(uint8_t ch);
 158:Core/Src/main.c **** void MUX2_Select(uint8_t ch);
 159:Core/Src/main.c **** void scan_all_keys_fast(uint16_t *buffer);
 160:Core/Src/main.c **** void Process_Rapid_Trigger(int key_idx, uint16_t raw_val);
 161:Core/Src/main.c **** void Send_Reports(void);
 162:Core/Src/main.c **** void Save_Config(void);
 163:Core/Src/main.c **** void Load_Config(void);
 164:Core/Src/main.c **** extern uint8_t USBD_WebHID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len);
 165:Core/Src/main.c **** extern uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len);
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** // --- 初期化 ---
 168:Core/Src/main.c **** void Setup_Keys(void) {
 169:Core/Src/main.c ****     HAL_Delay(100);
 170:Core/Src/main.c ****     scan_all_keys_fast(adc_raw_values);
 171:Core/Src/main.c ****     HAL_Delay(50);
 172:Core/Src/main.c ****     scan_all_keys_fast(adc_raw_values);
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****     for(int i=0; i<KEY_COUNT; i++) {
 175:Core/Src/main.c ****         key_states[i].resting_val = adc_raw_values[i];
 176:Core/Src/main.c ****         key_states[i].max_diff = 200; 
 177:Core/Src/main.c ****         
 178:Core/Src/main.c ****         // デフォルト値 (Jade Pro 3.5mm用)
 179:Core/Src/main.c ****         key_states[i].actuation_point = 1.2f;
 180:Core/Src/main.c ****         key_states[i].rt_press = 0.5f;
 181:Core/Src/main.c ****         key_states[i].rt_release = 0.5f;
 182:Core/Src/main.c ****         key_states[i].top_deadzone = 0.2f;
 183:Core/Src/main.c ****         key_states[i].bottom_deadzone = 0.1f;
 184:Core/Src/main.c ****         
 185:Core/Src/main.c ****         key_states[i].is_pressed = false;
 186:Core/Src/main.c ****         key_states[i].anchor_mm = 0.0f;
 187:Core/Src/main.c ****         key_states[i].current_mm = 0.0f;
 188:Core/Src/main.c ****     }
 189:Core/Src/main.c ****     g_socd_mode = 0; 
 190:Core/Src/main.c ****     for(int i=0; i<COMBO_COUNT; i++) {
 191:Core/Src/main.c ****         g_combos[i].mask = 0; g_combos[i].lt = 0; g_combos[i].rt = 0;
 192:Core/Src/main.c ****     }
 193:Core/Src/main.c **** }
 194:Core/Src/main.c **** 
 195:Core/Src/main.c **** // --- Flash 保存/読み込み ---
 196:Core/Src/main.c **** void Save_Config(void) {
  29              		.loc 1 196 24 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 384
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 5


  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 E0B0     		sub	sp, sp, #384
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 392
 197:Core/Src/main.c ****     FlashConfig_t cfg;
  41              		.loc 1 197 5 view .LVU1
 198:Core/Src/main.c ****     cfg.magic = FLASH_MAGIC_NUM;
  42              		.loc 1 198 5 view .LVU2
  43              		.loc 1 198 15 is_stmt 0 view .LVU3
  44 0004 304A     		ldr	r2, .L11
  45 0006 0492     		str	r2, [sp, #16]
 199:Core/Src/main.c ****     cfg.socd_mode = g_socd_mode;
  46              		.loc 1 199 5 is_stmt 1 view .LVU4
  47              		.loc 1 199 19 is_stmt 0 view .LVU5
  48 0008 304A     		ldr	r2, .L11+4
  49 000a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  50 000c 8DF85421 		strb	r2, [sp, #340]
 200:Core/Src/main.c ****     for(int i=0; i<KEY_COUNT; i++) {
  51              		.loc 1 200 5 is_stmt 1 view .LVU6
  52              	.LBB4:
  53              		.loc 1 200 9 view .LVU7
  54              	.LVL0:
  55              		.loc 1 200 13 is_stmt 0 view .LVU8
  56 0010 0023     		movs	r3, #0
  57              		.loc 1 200 5 view .LVU9
  58 0012 21E0     		b	.L2
  59              	.LVL1:
  60              	.L3:
 201:Core/Src/main.c ****         cfg.ap[i] = key_states[i].actuation_point;
  61              		.loc 1 201 9 is_stmt 1 view .LVU10
  62              		.loc 1 201 34 is_stmt 0 view .LVU11
  63 0014 03EBC302 		add	r2, r3, r3, lsl #3
  64 0018 2D49     		ldr	r1, .L11+8
  65 001a 01EB8201 		add	r1, r1, r2, lsl #2
  66 001e 0C69     		ldr	r4, [r1, #16]	@ float
  67              		.loc 1 201 19 view .LVU12
  68 0020 04AA     		add	r2, sp, #16
  69 0022 02EB8300 		add	r0, r2, r3, lsl #2
  70 0026 4460     		str	r4, [r0, #4]	@ float
 202:Core/Src/main.c ****         cfg.rt[i] = key_states[i].rt_press;
  71              		.loc 1 202 9 is_stmt 1 view .LVU13
  72              		.loc 1 202 34 is_stmt 0 view .LVU14
  73 0028 4C69     		ldr	r4, [r1, #20]	@ float
  74              		.loc 1 202 19 view .LVU15
  75 002a 03F11400 		add	r0, r3, #20
  76 002e 02EB8000 		add	r0, r2, r0, lsl #2
  77 0032 4460     		str	r4, [r0, #4]	@ float
 203:Core/Src/main.c ****         cfg.top_dz[i] = key_states[i].top_deadzone;
  78              		.loc 1 203 9 is_stmt 1 view .LVU16
  79              		.loc 1 203 38 is_stmt 0 view .LVU17
  80 0034 CC69     		ldr	r4, [r1, #28]	@ float
  81              		.loc 1 203 23 view .LVU18
  82 0036 03F12800 		add	r0, r3, #40
  83 003a 02EB8000 		add	r0, r2, r0, lsl #2
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 6


  84 003e 4460     		str	r4, [r0, #4]	@ float
 204:Core/Src/main.c ****         cfg.bottom_dz[i] = key_states[i].bottom_deadzone;
  85              		.loc 1 204 9 is_stmt 1 view .LVU19
  86              		.loc 1 204 41 is_stmt 0 view .LVU20
  87 0040 086A     		ldr	r0, [r1, #32]	@ float
  88              		.loc 1 204 26 view .LVU21
  89 0042 03F13C01 		add	r1, r3, #60
  90 0046 02EB8101 		add	r1, r2, r1, lsl #2
  91 004a 4860     		str	r0, [r1, #4]	@ float
 205:Core/Src/main.c ****         cfg.key_map[i] = key_map[i];
  92              		.loc 1 205 9 is_stmt 1 view .LVU22
  93              		.loc 1 205 33 is_stmt 0 view .LVU23
  94 004c 2149     		ldr	r1, .L11+12
  95 004e C95C     		ldrb	r1, [r1, r3]	@ zero_extendqisi2
  96              		.loc 1 205 24 view .LVU24
  97 0050 1A44     		add	r2, r2, r3
  98 0052 82F84511 		strb	r1, [r2, #325]
 200:Core/Src/main.c ****         cfg.ap[i] = key_states[i].actuation_point;
  99              		.loc 1 200 32 is_stmt 1 discriminator 3 view .LVU25
 100 0056 0133     		adds	r3, r3, #1
 101              	.LVL2:
 102              	.L2:
 200:Core/Src/main.c ****         cfg.ap[i] = key_states[i].actuation_point;
 103              		.loc 1 200 19 discriminator 1 view .LVU26
 104 0058 132B     		cmp	r3, #19
 105 005a DBDD     		ble	.L3
 106              	.LBE4:
 107              	.LBB5:
 206:Core/Src/main.c ****     }
 207:Core/Src/main.c ****     for(int i=0; i<COMBO_COUNT; i++) cfg.combos[i] = g_combos[i];
 108              		.loc 1 207 13 is_stmt 0 view .LVU27
 109 005c 0023     		movs	r3, #0
 110              	.LVL3:
 111              		.loc 1 207 13 view .LVU28
 112 005e 0AE0     		b	.L4
 113              	.LVL4:
 114              	.L5:
 115              		.loc 1 207 38 is_stmt 1 discriminator 3 view .LVU29
 116              		.loc 1 207 52 is_stmt 0 discriminator 3 view .LVU30
 117 0060 03F15601 		add	r1, r3, #86
 118 0064 04AA     		add	r2, sp, #16
 119 0066 02EB8102 		add	r2, r2, r1, lsl #2
 120 006a 1B49     		ldr	r1, .L11+16
 121 006c 51F82300 		ldr	r0, [r1, r3, lsl #2]
 122 0070 C2F80200 		str	r0, [r2, #2]	@ unaligned
 123              		.loc 1 207 34 is_stmt 1 discriminator 3 view .LVU31
 124 0074 0133     		adds	r3, r3, #1
 125              	.LVL5:
 126              	.L4:
 127              		.loc 1 207 19 discriminator 1 view .LVU32
 128 0076 032B     		cmp	r3, #3
 129 0078 F2DD     		ble	.L5
 130              	.LBE5:
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****     HAL_FLASH_Unlock();
 131              		.loc 1 209 5 view .LVU33
 132 007a FFF7FEFF 		bl	HAL_FLASH_Unlock
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 7


 133              	.LVL6:
 210:Core/Src/main.c ****     FLASH_EraseInitTypeDef EraseInitStruct;
 134              		.loc 1 210 5 view .LVU34
 211:Core/Src/main.c ****     uint32_t PageError;
 135              		.loc 1 211 5 view .LVU35
 212:Core/Src/main.c ****     EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 136              		.loc 1 212 5 view .LVU36
 137              		.loc 1 212 31 is_stmt 0 view .LVU37
 138 007e 01A8     		add	r0, sp, #4
 139 0080 0023     		movs	r3, #0
 140 0082 0360     		str	r3, [r0]
 213:Core/Src/main.c ****     EraseInitStruct.PageAddress = FLASH_STORAGE_ADDR;
 141              		.loc 1 213 5 is_stmt 1 view .LVU38
 142              		.loc 1 213 33 is_stmt 0 view .LVU39
 143 0084 154B     		ldr	r3, .L11+20
 144 0086 4360     		str	r3, [r0, #4]
 214:Core/Src/main.c ****     EraseInitStruct.NbPages = 1;
 145              		.loc 1 214 5 is_stmt 1 view .LVU40
 146              		.loc 1 214 29 is_stmt 0 view .LVU41
 147 0088 0123     		movs	r3, #1
 148 008a 8360     		str	r3, [r0, #8]
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****     if (HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) == HAL_OK) {
 149              		.loc 1 216 5 is_stmt 1 view .LVU42
 150              		.loc 1 216 9 is_stmt 0 view .LVU43
 151 008c 6946     		mov	r1, sp
 152 008e FFF7FEFF 		bl	HAL_FLASHEx_Erase
 153              	.LVL7:
 154              		.loc 1 216 8 discriminator 1 view .LVU44
 155 0092 B0B1     		cbz	r0, .L9
 156              	.L7:
 217:Core/Src/main.c ****         uint32_t *pData = (uint32_t*)&cfg;
 218:Core/Src/main.c ****         for (int i = 0; i < sizeof(FlashConfig_t) / 4; i++) {
 219:Core/Src/main.c ****             HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_STORAGE_ADDR + (i * 4), pData[i]);
 220:Core/Src/main.c ****         }
 221:Core/Src/main.c ****     }
 222:Core/Src/main.c ****     HAL_FLASH_Lock();
 157              		.loc 1 222 5 is_stmt 1 view .LVU45
 158 0094 FFF7FEFF 		bl	HAL_FLASH_Lock
 159              	.LVL8:
 223:Core/Src/main.c **** }
 160              		.loc 1 223 1 is_stmt 0 view .LVU46
 161 0098 60B0     		add	sp, sp, #384
 162              	.LCFI2:
 163              		.cfi_remember_state
 164              		.cfi_def_cfa_offset 8
 165              		@ sp needed
 166 009a 10BD     		pop	{r4, pc}
 167              	.LVL9:
 168              	.L8:
 169              	.LCFI3:
 170              		.cfi_restore_state
 171              	.LBB6:
 172              	.LBB7:
 219:Core/Src/main.c ****         }
 173              		.loc 1 219 13 is_stmt 1 view .LVU47
 219:Core/Src/main.c ****         }
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 8


 174              		.loc 1 219 74 is_stmt 0 view .LVU48
 175 009c 04F10071 		add	r1, r4, #33554432
 176 00a0 01F5FC41 		add	r1, r1, #32256
 219:Core/Src/main.c ****         }
 177              		.loc 1 219 90 view .LVU49
 178 00a4 60AB     		add	r3, sp, #384
 179 00a6 03EB8403 		add	r3, r3, r4, lsl #2
 180 00aa A3F5B873 		sub	r3, r3, #368
 219:Core/Src/main.c ****         }
 181              		.loc 1 219 13 view .LVU50
 182 00ae 1A68     		ldr	r2, [r3]
 183 00b0 0023     		movs	r3, #0
 184 00b2 8900     		lsls	r1, r1, #2
 185 00b4 0220     		movs	r0, #2
 186 00b6 FFF7FEFF 		bl	HAL_FLASH_Program
 187              	.LVL10:
 218:Core/Src/main.c ****             HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_STORAGE_ADDR + (i * 4), pData[i]);
 188              		.loc 1 218 57 is_stmt 1 discriminator 3 view .LVU51
 189 00ba 0134     		adds	r4, r4, #1
 190              	.LVL11:
 191              	.L6:
 218:Core/Src/main.c ****             HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_STORAGE_ADDR + (i * 4), pData[i]);
 192              		.loc 1 218 27 discriminator 1 view .LVU52
 193 00bc 5B2C     		cmp	r4, #91
 194 00be EDD9     		bls	.L8
 195 00c0 E8E7     		b	.L7
 196              	.LVL12:
 197              	.L9:
 218:Core/Src/main.c ****             HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_STORAGE_ADDR + (i * 4), pData[i]);
 198              		.loc 1 218 18 is_stmt 0 view .LVU53
 199 00c2 0446     		mov	r4, r0
 200 00c4 FAE7     		b	.L6
 201              	.L12:
 202 00c6 00BF     		.align	2
 203              	.L11:
 204 00c8 E3BEADDE 		.word	-559038749
 205 00cc 00000000 		.word	g_socd_mode
 206 00d0 00000000 		.word	key_states
 207 00d4 00000000 		.word	key_map
 208 00d8 00000000 		.word	g_combos
 209 00dc 00F80108 		.word	134346752
 210              	.LBE7:
 211              	.LBE6:
 212              		.cfi_endproc
 213              	.LFE134:
 215              		.section	.text.Load_Config,"ax",%progbits
 216              		.align	1
 217              		.global	Load_Config
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 222              	Load_Config:
 223              	.LFB135:
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** void Load_Config(void) {
 224              		.loc 1 225 24 is_stmt 1 view -0
 225              		.cfi_startproc
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 9


 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		@ link register save eliminated.
 226:Core/Src/main.c ****     FlashConfig_t *pCfg = (FlashConfig_t*)FLASH_STORAGE_ADDR;
 229              		.loc 1 226 5 view .LVU55
 230              	.LVL13:
 227:Core/Src/main.c ****     if (pCfg->magic == FLASH_MAGIC_NUM) {
 231              		.loc 1 227 5 view .LVU56
 232              		.loc 1 227 13 is_stmt 0 view .LVU57
 233 0000 214B     		ldr	r3, .L20
 234 0002 1A68     		ldr	r2, [r3]
 235              		.loc 1 227 8 view .LVU58
 236 0004 214B     		ldr	r3, .L20+4
 237 0006 9A42     		cmp	r2, r3
 238 0008 00D0     		beq	.L19
 239              	.L13:
 228:Core/Src/main.c ****         g_socd_mode = pCfg->socd_mode;
 229:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 230:Core/Src/main.c ****             key_states[i].actuation_point = pCfg->ap[i];
 231:Core/Src/main.c ****             key_states[i].rt_press = pCfg->rt[i];
 232:Core/Src/main.c ****             key_states[i].rt_release = pCfg->rt[i];
 233:Core/Src/main.c ****             key_states[i].top_deadzone = pCfg->top_dz[i];
 234:Core/Src/main.c ****             key_states[i].bottom_deadzone = pCfg->bottom_dz[i];
 235:Core/Src/main.c ****             key_map[i] = pCfg->key_map[i];
 236:Core/Src/main.c ****         }
 237:Core/Src/main.c ****         for(int i=0; i<COMBO_COUNT; i++) g_combos[i] = pCfg->combos[i];
 238:Core/Src/main.c ****     }
 239:Core/Src/main.c **** }
 240              		.loc 1 239 1 view .LVU59
 241 000a 7047     		bx	lr
 242              	.L19:
 228:Core/Src/main.c ****         g_socd_mode = pCfg->socd_mode;
 243              		.loc 1 228 9 is_stmt 1 view .LVU60
 228:Core/Src/main.c ****         g_socd_mode = pCfg->socd_mode;
 244              		.loc 1 228 27 is_stmt 0 view .LVU61
 245 000c 1E4B     		ldr	r3, .L20
 246 000e 93F84421 		ldrb	r2, [r3, #324]	@ zero_extendqisi2
 228:Core/Src/main.c ****         g_socd_mode = pCfg->socd_mode;
 247              		.loc 1 228 21 view .LVU62
 248 0012 1F4B     		ldr	r3, .L20+8
 249 0014 1A70     		strb	r2, [r3]
 229:Core/Src/main.c ****             key_states[i].actuation_point = pCfg->ap[i];
 250              		.loc 1 229 9 is_stmt 1 view .LVU63
 251              	.LBB8:
 229:Core/Src/main.c ****             key_states[i].actuation_point = pCfg->ap[i];
 252              		.loc 1 229 13 view .LVU64
 253              	.LVL14:
 229:Core/Src/main.c ****             key_states[i].actuation_point = pCfg->ap[i];
 254              		.loc 1 229 17 is_stmt 0 view .LVU65
 255 0016 0023     		movs	r3, #0
 229:Core/Src/main.c ****             key_states[i].actuation_point = pCfg->ap[i];
 256              		.loc 1 229 9 view .LVU66
 257 0018 22E0     		b	.L15
 258              	.LVL15:
 259              	.L16:
 230:Core/Src/main.c ****             key_states[i].rt_press = pCfg->rt[i];
 260              		.loc 1 230 13 is_stmt 1 view .LVU67
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 10


 230:Core/Src/main.c ****             key_states[i].rt_press = pCfg->rt[i];
 261              		.loc 1 230 53 is_stmt 0 view .LVU68
 262 001a 1B4A     		ldr	r2, .L20
 263 001c 02EB8301 		add	r1, r2, r3, lsl #2
 264 0020 4868     		ldr	r0, [r1, #4]	@ float
 230:Core/Src/main.c ****             key_states[i].rt_press = pCfg->rt[i];
 265              		.loc 1 230 43 view .LVU69
 266 0022 03EBC30C 		add	ip, r3, r3, lsl #3
 267 0026 1B49     		ldr	r1, .L20+12
 268 0028 01EB8C01 		add	r1, r1, ip, lsl #2
 269 002c 0861     		str	r0, [r1, #16]	@ float
 231:Core/Src/main.c ****             key_states[i].rt_release = pCfg->rt[i];
 270              		.loc 1 231 13 is_stmt 1 view .LVU70
 231:Core/Src/main.c ****             key_states[i].rt_release = pCfg->rt[i];
 271              		.loc 1 231 46 is_stmt 0 view .LVU71
 272 002e 03F11400 		add	r0, r3, #20
 273 0032 02EB8000 		add	r0, r2, r0, lsl #2
 274 0036 4068     		ldr	r0, [r0, #4]	@ float
 231:Core/Src/main.c ****             key_states[i].rt_release = pCfg->rt[i];
 275              		.loc 1 231 36 view .LVU72
 276 0038 4861     		str	r0, [r1, #20]	@ float
 232:Core/Src/main.c ****             key_states[i].top_deadzone = pCfg->top_dz[i];
 277              		.loc 1 232 13 is_stmt 1 view .LVU73
 232:Core/Src/main.c ****             key_states[i].top_deadzone = pCfg->top_dz[i];
 278              		.loc 1 232 38 is_stmt 0 view .LVU74
 279 003a 8861     		str	r0, [r1, #24]	@ float
 233:Core/Src/main.c ****             key_states[i].bottom_deadzone = pCfg->bottom_dz[i];
 280              		.loc 1 233 13 is_stmt 1 view .LVU75
 233:Core/Src/main.c ****             key_states[i].bottom_deadzone = pCfg->bottom_dz[i];
 281              		.loc 1 233 54 is_stmt 0 view .LVU76
 282 003c 03F12800 		add	r0, r3, #40
 283 0040 02EB8000 		add	r0, r2, r0, lsl #2
 284 0044 4068     		ldr	r0, [r0, #4]	@ float
 233:Core/Src/main.c ****             key_states[i].bottom_deadzone = pCfg->bottom_dz[i];
 285              		.loc 1 233 40 view .LVU77
 286 0046 C861     		str	r0, [r1, #28]	@ float
 234:Core/Src/main.c ****             key_map[i] = pCfg->key_map[i];
 287              		.loc 1 234 13 is_stmt 1 view .LVU78
 234:Core/Src/main.c ****             key_map[i] = pCfg->key_map[i];
 288              		.loc 1 234 60 is_stmt 0 view .LVU79
 289 0048 03F13C00 		add	r0, r3, #60
 290 004c 02EB8000 		add	r0, r2, r0, lsl #2
 291 0050 4068     		ldr	r0, [r0, #4]	@ float
 234:Core/Src/main.c ****             key_map[i] = pCfg->key_map[i];
 292              		.loc 1 234 43 view .LVU80
 293 0052 0862     		str	r0, [r1, #32]	@ float
 235:Core/Src/main.c ****         }
 294              		.loc 1 235 13 is_stmt 1 view .LVU81
 235:Core/Src/main.c ****         }
 295              		.loc 1 235 39 is_stmt 0 view .LVU82
 296 0054 1A44     		add	r2, r2, r3
 297 0056 92F84511 		ldrb	r1, [r2, #325]	@ zero_extendqisi2
 235:Core/Src/main.c ****         }
 298              		.loc 1 235 24 view .LVU83
 299 005a 0F4A     		ldr	r2, .L20+16
 300 005c D154     		strb	r1, [r2, r3]
 229:Core/Src/main.c ****             key_states[i].actuation_point = pCfg->ap[i];
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 11


 301              		.loc 1 229 36 is_stmt 1 discriminator 3 view .LVU84
 302 005e 0133     		adds	r3, r3, #1
 303              	.LVL16:
 304              	.L15:
 229:Core/Src/main.c ****             key_states[i].actuation_point = pCfg->ap[i];
 305              		.loc 1 229 23 discriminator 1 view .LVU85
 306 0060 132B     		cmp	r3, #19
 307 0062 DADD     		ble	.L16
 308              	.LBE8:
 309              	.LBB9:
 237:Core/Src/main.c ****     }
 310              		.loc 1 237 17 is_stmt 0 view .LVU86
 311 0064 0022     		movs	r2, #0
 312 0066 0CE0     		b	.L17
 313              	.LVL17:
 314              	.L18:
 237:Core/Src/main.c ****     }
 315              		.loc 1 237 42 is_stmt 1 discriminator 3 view .LVU87
 237:Core/Src/main.c ****     }
 316              		.loc 1 237 54 is_stmt 0 discriminator 3 view .LVU88
 317 0068 02F15603 		add	r3, r2, #86
 318 006c 9B00     		lsls	r3, r3, #2
 319 006e 03F10063 		add	r3, r3, #134217728
 320 0072 03F5FC33 		add	r3, r3, #129024
 321 0076 D3F80200 		ldr	r0, [r3, #2]	@ unaligned
 322 007a 084B     		ldr	r3, .L20+20
 323 007c 43F82200 		str	r0, [r3, r2, lsl #2]
 237:Core/Src/main.c ****     }
 324              		.loc 1 237 38 is_stmt 1 discriminator 3 view .LVU89
 325 0080 0132     		adds	r2, r2, #1
 326              	.LVL18:
 327              	.L17:
 237:Core/Src/main.c ****     }
 328              		.loc 1 237 23 discriminator 1 view .LVU90
 329 0082 032A     		cmp	r2, #3
 330 0084 F0DD     		ble	.L18
 331 0086 C0E7     		b	.L13
 332              	.L21:
 333              		.align	2
 334              	.L20:
 335 0088 00F80108 		.word	134346752
 336 008c E3BEADDE 		.word	-559038749
 337 0090 00000000 		.word	g_socd_mode
 338 0094 00000000 		.word	key_states
 339 0098 00000000 		.word	key_map
 340 009c 00000000 		.word	g_combos
 341              	.LBE9:
 342              		.cfi_endproc
 343              	.LFE135:
 345              		.section	.text.short_delay,"ax",%progbits
 346              		.align	1
 347              		.global	short_delay
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	short_delay:
 353              	.LFB136:
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 12


 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** // --- MUX制御 ---
 242:Core/Src/main.c **** void short_delay(void) { for(volatile int i = 0; i < 30; i++) { __NOP(); } }
 354              		.loc 1 242 24 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 8
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358              		@ link register save eliminated.
 359 0000 82B0     		sub	sp, sp, #8
 360              	.LCFI4:
 361              		.cfi_def_cfa_offset 8
 362              		.loc 1 242 26 view .LVU92
 363              	.LBB10:
 364              		.loc 1 242 30 view .LVU93
 365              		.loc 1 242 43 is_stmt 0 view .LVU94
 366 0002 0023     		movs	r3, #0
 367 0004 0193     		str	r3, [sp, #4]
 368              		.loc 1 242 26 view .LVU95
 369 0006 03E0     		b	.L23
 370              	.L24:
 371              		.loc 1 242 65 is_stmt 1 discriminator 3 view .LVU96
 372              		.syntax unified
 373              	@ 242 "Core/Src/main.c" 1
 374 0008 00BF     		nop
 375              	@ 0 "" 2
 376              		.loc 1 242 59 discriminator 3 view .LVU97
 377              		.thumb
 378              		.syntax unified
 379 000a 019B     		ldr	r3, [sp, #4]
 380 000c 0133     		adds	r3, r3, #1
 381 000e 0193     		str	r3, [sp, #4]
 382              	.L23:
 383              		.loc 1 242 52 discriminator 1 view .LVU98
 384 0010 019B     		ldr	r3, [sp, #4]
 385 0012 1D2B     		cmp	r3, #29
 386 0014 F8DD     		ble	.L24
 387              	.LBE10:
 388              		.loc 1 242 76 is_stmt 0 view .LVU99
 389 0016 02B0     		add	sp, sp, #8
 390              	.LCFI5:
 391              		.cfi_def_cfa_offset 0
 392              		@ sp needed
 393 0018 7047     		bx	lr
 394              		.cfi_endproc
 395              	.LFE136:
 397              		.section	.text.MUX1_Select,"ax",%progbits
 398              		.align	1
 399              		.global	MUX1_Select
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	MUX1_Select:
 405              	.LVL19:
 406              	.LFB137:
 243:Core/Src/main.c **** void MUX1_Select(uint8_t ch) {
 407              		.loc 1 243 30 is_stmt 1 view -0
 408              		.cfi_startproc
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 13


 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		.loc 1 243 30 is_stmt 0 view .LVU101
 412 0000 10B5     		push	{r4, lr}
 413              	.LCFI6:
 414              		.cfi_def_cfa_offset 8
 415              		.cfi_offset 4, -8
 416              		.cfi_offset 14, -4
 417 0002 0446     		mov	r4, r0
 244:Core/Src/main.c ****     HAL_GPIO_WritePin(MUX1_A_GPIO_Port, MUX1_A_Pin, (ch & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 418              		.loc 1 244 5 is_stmt 1 view .LVU102
 419 0004 00F00102 		and	r2, r0, #1
 420 0008 0121     		movs	r1, #1
 421 000a 0948     		ldr	r0, .L28
 422              	.LVL20:
 423              		.loc 1 244 5 is_stmt 0 view .LVU103
 424 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 425              	.LVL21:
 245:Core/Src/main.c ****     HAL_GPIO_WritePin(MUX1_B_GPIO_Port, MUX1_B_Pin, (ch & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 426              		.loc 1 245 5 is_stmt 1 view .LVU104
 427 0010 C4F34002 		ubfx	r2, r4, #1, #1
 428 0014 2021     		movs	r1, #32
 429 0016 4FF09040 		mov	r0, #1207959552
 430 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 431              	.LVL22:
 246:Core/Src/main.c ****     HAL_GPIO_WritePin(MUX1_C_GPIO_Port, MUX1_C_Pin, (ch & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 432              		.loc 1 246 5 view .LVU105
 433 001e C4F38002 		ubfx	r2, r4, #2, #1
 434 0022 8021     		movs	r1, #128
 435 0024 4FF09040 		mov	r0, #1207959552
 436 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 437              	.LVL23:
 247:Core/Src/main.c **** }
 438              		.loc 1 247 1 is_stmt 0 view .LVU106
 439 002c 10BD     		pop	{r4, pc}
 440              	.LVL24:
 441              	.L29:
 442              		.loc 1 247 1 view .LVU107
 443 002e 00BF     		.align	2
 444              	.L28:
 445 0030 00040048 		.word	1207960576
 446              		.cfi_endproc
 447              	.LFE137:
 449              		.section	.text.MUX2_Select,"ax",%progbits
 450              		.align	1
 451              		.global	MUX2_Select
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 456              	MUX2_Select:
 457              	.LVL25:
 458              	.LFB138:
 248:Core/Src/main.c **** void MUX2_Select(uint8_t ch) {
 459              		.loc 1 248 30 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 14


 463              		.loc 1 248 30 is_stmt 0 view .LVU109
 464 0000 10B5     		push	{r4, lr}
 465              	.LCFI7:
 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 4, -8
 468              		.cfi_offset 14, -4
 469 0002 0446     		mov	r4, r0
 249:Core/Src/main.c ****     HAL_GPIO_WritePin(MUX2_A_GPIO_Port, MUX2_A_Pin, (ch & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 470              		.loc 1 249 5 is_stmt 1 view .LVU110
 471 0004 00F00102 		and	r2, r0, #1
 472 0008 4FF40071 		mov	r1, #512
 473 000c 4FF09040 		mov	r0, #1207959552
 474              	.LVL26:
 475              		.loc 1 249 5 is_stmt 0 view .LVU111
 476 0010 FFF7FEFF 		bl	HAL_GPIO_WritePin
 477              	.LVL27:
 250:Core/Src/main.c ****     HAL_GPIO_WritePin(MUX2_B_GPIO_Port, MUX2_B_Pin, (ch & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 478              		.loc 1 250 5 is_stmt 1 view .LVU112
 479 0014 C4F34002 		ubfx	r2, r4, #1, #1
 480 0018 4FF48071 		mov	r1, #256
 481 001c 4FF09040 		mov	r0, #1207959552
 482 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 483              	.LVL28:
 251:Core/Src/main.c ****     HAL_GPIO_WritePin(MUX2_C_GPIO_Port, MUX2_C_Pin, (ch & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 484              		.loc 1 251 5 view .LVU113
 485 0024 C4F38002 		ubfx	r2, r4, #2, #1
 486 0028 4FF40041 		mov	r1, #32768
 487 002c 0148     		ldr	r0, .L32
 488 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 489              	.LVL29:
 252:Core/Src/main.c **** }
 490              		.loc 1 252 1 is_stmt 0 view .LVU114
 491 0032 10BD     		pop	{r4, pc}
 492              	.LVL30:
 493              	.L33:
 494              		.loc 1 252 1 view .LVU115
 495              		.align	2
 496              	.L32:
 497 0034 00040048 		.word	1207960576
 498              		.cfi_endproc
 499              	.LFE138:
 501              		.section	.text.scan_all_keys_fast,"ax",%progbits
 502              		.align	1
 503              		.global	scan_all_keys_fast
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 508              	scan_all_keys_fast:
 509              	.LVL31:
 510              	.LFB139:
 253:Core/Src/main.c **** 
 254:Core/Src/main.c **** // --- ADCスキャン ---
 255:Core/Src/main.c **** void scan_all_keys_fast(uint16_t *buffer) {
 511              		.loc 1 255 43 is_stmt 1 view -0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 0
 514              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 15


 515              		.loc 1 255 43 is_stmt 0 view .LVU117
 516 0000 70B5     		push	{r4, r5, r6, lr}
 517              	.LCFI8:
 518              		.cfi_def_cfa_offset 16
 519              		.cfi_offset 4, -16
 520              		.cfi_offset 5, -12
 521              		.cfi_offset 6, -8
 522              		.cfi_offset 14, -4
 523 0002 0646     		mov	r6, r0
 256:Core/Src/main.c ****     for (int ch = 0; ch < 8; ch++) {
 524              		.loc 1 256 5 is_stmt 1 view .LVU118
 525              	.LBB11:
 526              		.loc 1 256 10 view .LVU119
 527              	.LVL32:
 528              		.loc 1 256 14 is_stmt 0 view .LVU120
 529 0004 0024     		movs	r4, #0
 530              		.loc 1 256 5 view .LVU121
 531 0006 0AE0     		b	.L35
 532              	.LVL33:
 533              	.L36:
 257:Core/Src/main.c ****         MUX2_Select(ch); MUX1_Select(ch); short_delay(); 
 258:Core/Src/main.c ****         HAL_ADC_Start(&hadc4); HAL_ADC_Start(&hadc3); HAL_ADC_Start(&hadc2);
 259:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc4, 1) == HAL_OK) buffer[ch] = HAL_ADC_GetValue(&hadc4);
 260:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc3, 1) == HAL_OK) {
 534              		.loc 1 260 9 is_stmt 1 view .LVU122
 535              		.loc 1 260 13 is_stmt 0 view .LVU123
 536 0008 0121     		movs	r1, #1
 537 000a 2E48     		ldr	r0, .L53
 538 000c FFF7FEFF 		bl	HAL_ADC_PollForConversion
 539              	.LVL34:
 540              		.loc 1 260 12 discriminator 1 view .LVU124
 541 0010 30B3     		cbz	r0, .L50
 542              	.L37:
 261:Core/Src/main.c ****             uint16_t val = HAL_ADC_GetValue(&hadc3);
 262:Core/Src/main.c ****             if (ch < 4) buffer[ch + 8] = val; else if (ch == 7) buffer[12] = val; 
 263:Core/Src/main.c ****         }
 264:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc2, 1) == HAL_OK) {
 543              		.loc 1 264 9 is_stmt 1 view .LVU125
 544              		.loc 1 264 13 is_stmt 0 view .LVU126
 545 0012 0121     		movs	r1, #1
 546 0014 2C48     		ldr	r0, .L53+4
 547 0016 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 548              	.LVL35:
 549              		.loc 1 264 12 discriminator 1 view .LVU127
 550 001a 80B3     		cbz	r0, .L51
 551              	.L39:
 256:Core/Src/main.c ****         MUX2_Select(ch); MUX1_Select(ch); short_delay(); 
 552              		.loc 1 256 32 is_stmt 1 discriminator 2 view .LVU128
 553 001c 0134     		adds	r4, r4, #1
 554              	.LVL36:
 555              	.L35:
 256:Core/Src/main.c ****         MUX2_Select(ch); MUX1_Select(ch); short_delay(); 
 556              		.loc 1 256 25 discriminator 1 view .LVU129
 557 001e 072C     		cmp	r4, #7
 558 0020 4EDC     		bgt	.L52
 257:Core/Src/main.c ****         MUX2_Select(ch); MUX1_Select(ch); short_delay(); 
 559              		.loc 1 257 9 view .LVU130
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 16


 560 0022 E5B2     		uxtb	r5, r4
 561 0024 2846     		mov	r0, r5
 562 0026 FFF7FEFF 		bl	MUX2_Select
 563              	.LVL37:
 257:Core/Src/main.c ****         MUX2_Select(ch); MUX1_Select(ch); short_delay(); 
 564              		.loc 1 257 26 discriminator 1 view .LVU131
 565 002a 2846     		mov	r0, r5
 566 002c FFF7FEFF 		bl	MUX1_Select
 567              	.LVL38:
 257:Core/Src/main.c ****         MUX2_Select(ch); MUX1_Select(ch); short_delay(); 
 568              		.loc 1 257 43 discriminator 2 view .LVU132
 569 0030 FFF7FEFF 		bl	short_delay
 570              	.LVL39:
 258:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc4, 1) == HAL_OK) buffer[ch] = HAL_ADC_GetValue(&hadc4);
 571              		.loc 1 258 9 view .LVU133
 572 0034 254D     		ldr	r5, .L53+8
 573 0036 2846     		mov	r0, r5
 574 0038 FFF7FEFF 		bl	HAL_ADC_Start
 575              	.LVL40:
 258:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc4, 1) == HAL_OK) buffer[ch] = HAL_ADC_GetValue(&hadc4);
 576              		.loc 1 258 32 discriminator 1 view .LVU134
 577 003c 2148     		ldr	r0, .L53
 578 003e FFF7FEFF 		bl	HAL_ADC_Start
 579              	.LVL41:
 258:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc4, 1) == HAL_OK) buffer[ch] = HAL_ADC_GetValue(&hadc4);
 580              		.loc 1 258 55 discriminator 2 view .LVU135
 581 0042 2148     		ldr	r0, .L53+4
 582 0044 FFF7FEFF 		bl	HAL_ADC_Start
 583              	.LVL42:
 259:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc3, 1) == HAL_OK) {
 584              		.loc 1 259 9 view .LVU136
 259:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc3, 1) == HAL_OK) {
 585              		.loc 1 259 13 is_stmt 0 view .LVU137
 586 0048 0121     		movs	r1, #1
 587 004a 2846     		mov	r0, r5
 588 004c FFF7FEFF 		bl	HAL_ADC_PollForConversion
 589              	.LVL43:
 259:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc3, 1) == HAL_OK) {
 590              		.loc 1 259 12 discriminator 1 view .LVU138
 591 0050 0028     		cmp	r0, #0
 592 0052 D9D1     		bne	.L36
 259:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc3, 1) == HAL_OK) {
 593              		.loc 1 259 61 is_stmt 1 discriminator 2 view .LVU139
 259:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc3, 1) == HAL_OK) {
 594              		.loc 1 259 74 is_stmt 0 discriminator 2 view .LVU140
 595 0054 2846     		mov	r0, r5
 596 0056 FFF7FEFF 		bl	HAL_ADC_GetValue
 597              	.LVL44:
 259:Core/Src/main.c ****         if (HAL_ADC_PollForConversion(&hadc3, 1) == HAL_OK) {
 598              		.loc 1 259 72 discriminator 3 view .LVU141
 599 005a 26F81400 		strh	r0, [r6, r4, lsl #1]	@ movhi
 600 005e D3E7     		b	.L36
 601              	.L50:
 602              	.LBB12:
 261:Core/Src/main.c ****             if (ch < 4) buffer[ch + 8] = val; else if (ch == 7) buffer[12] = val; 
 603              		.loc 1 261 13 is_stmt 1 view .LVU142
 261:Core/Src/main.c ****             if (ch < 4) buffer[ch + 8] = val; else if (ch == 7) buffer[12] = val; 
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 17


 604              		.loc 1 261 28 is_stmt 0 view .LVU143
 605 0060 1848     		ldr	r0, .L53
 606 0062 FFF7FEFF 		bl	HAL_ADC_GetValue
 607              	.LVL45:
 261:Core/Src/main.c ****             if (ch < 4) buffer[ch + 8] = val; else if (ch == 7) buffer[12] = val; 
 608              		.loc 1 261 22 discriminator 1 view .LVU144
 609 0066 80B2     		uxth	r0, r0
 610              	.LVL46:
 262:Core/Src/main.c ****         }
 611              		.loc 1 262 13 is_stmt 1 view .LVU145
 262:Core/Src/main.c ****         }
 612              		.loc 1 262 16 is_stmt 0 view .LVU146
 613 0068 032C     		cmp	r4, #3
 614 006a 04DC     		bgt	.L38
 262:Core/Src/main.c ****         }
 615              		.loc 1 262 25 is_stmt 1 discriminator 1 view .LVU147
 262:Core/Src/main.c ****         }
 616              		.loc 1 262 35 is_stmt 0 discriminator 1 view .LVU148
 617 006c 04F10803 		add	r3, r4, #8
 262:Core/Src/main.c ****         }
 618              		.loc 1 262 40 discriminator 1 view .LVU149
 619 0070 26F81300 		strh	r0, [r6, r3, lsl #1]	@ movhi
 620 0074 CDE7     		b	.L37
 621              	.L38:
 262:Core/Src/main.c ****         }
 622              		.loc 1 262 52 is_stmt 1 discriminator 2 view .LVU150
 262:Core/Src/main.c ****         }
 623              		.loc 1 262 55 is_stmt 0 discriminator 2 view .LVU151
 624 0076 072C     		cmp	r4, #7
 625 0078 CBD1     		bne	.L37
 262:Core/Src/main.c ****         }
 626              		.loc 1 262 65 is_stmt 1 discriminator 3 view .LVU152
 262:Core/Src/main.c ****         }
 627              		.loc 1 262 76 is_stmt 0 discriminator 3 view .LVU153
 628 007a 3083     		strh	r0, [r6, #24]	@ movhi
 629 007c C9E7     		b	.L37
 630              	.LVL47:
 631              	.L51:
 262:Core/Src/main.c ****         }
 632              		.loc 1 262 76 discriminator 3 view .LVU154
 633              	.LBE12:
 634              	.LBB13:
 265:Core/Src/main.c ****             uint16_t val = HAL_ADC_GetValue(&hadc2);
 635              		.loc 1 265 13 is_stmt 1 view .LVU155
 636              		.loc 1 265 28 is_stmt 0 view .LVU156
 637 007e 1248     		ldr	r0, .L53+4
 638 0080 FFF7FEFF 		bl	HAL_ADC_GetValue
 639              	.LVL48:
 640              		.loc 1 265 22 discriminator 1 view .LVU157
 641 0084 80B2     		uxth	r0, r0
 642              	.LVL49:
 266:Core/Src/main.c ****             switch(ch) { 
 643              		.loc 1 266 13 is_stmt 1 view .LVU158
 644 0086 042C     		cmp	r4, #4
 645 0088 14D0     		beq	.L40
 646 008a 07DC     		bgt	.L41
 647 008c 022C     		cmp	r4, #2
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 18


 648 008e 15D0     		beq	.L42
 649 0090 032C     		cmp	r4, #3
 650 0092 11D0     		beq	.L43
 651 0094 012C     		cmp	r4, #1
 652 0096 C1D1     		bne	.L39
 267:Core/Src/main.c ****                 case 7: buffer[13]=val; break; case 6: buffer[14]=val; break; 
 268:Core/Src/main.c ****                 case 5: buffer[15]=val; break; case 4: buffer[16]=val; break; 
 269:Core/Src/main.c ****                 case 3: buffer[17]=val; break; case 2: buffer[18]=val; break; 
 270:Core/Src/main.c ****                 case 1: buffer[19]=val; break; 
 653              		.loc 1 270 25 view .LVU159
 654              		.loc 1 270 35 is_stmt 0 view .LVU160
 655 0098 F084     		strh	r0, [r6, #38]	@ movhi
 656              		.loc 1 270 41 is_stmt 1 view .LVU161
 657 009a BFE7     		b	.L39
 658              	.L41:
 266:Core/Src/main.c ****             switch(ch) { 
 659              		.loc 1 266 13 is_stmt 0 view .LVU162
 660 009c 062C     		cmp	r4, #6
 661 009e 07D0     		beq	.L45
 662 00a0 072C     		cmp	r4, #7
 663 00a2 03D0     		beq	.L46
 664 00a4 052C     		cmp	r4, #5
 665 00a6 B9D1     		bne	.L39
 268:Core/Src/main.c ****                 case 3: buffer[17]=val; break; case 2: buffer[18]=val; break; 
 666              		.loc 1 268 25 is_stmt 1 view .LVU163
 268:Core/Src/main.c ****                 case 3: buffer[17]=val; break; case 2: buffer[18]=val; break; 
 667              		.loc 1 268 35 is_stmt 0 view .LVU164
 668 00a8 F083     		strh	r0, [r6, #30]	@ movhi
 268:Core/Src/main.c ****                 case 3: buffer[17]=val; break; case 2: buffer[18]=val; break; 
 669              		.loc 1 268 41 is_stmt 1 view .LVU165
 670 00aa B7E7     		b	.L39
 671              	.L46:
 267:Core/Src/main.c ****                 case 7: buffer[13]=val; break; case 6: buffer[14]=val; break; 
 672              		.loc 1 267 25 view .LVU166
 267:Core/Src/main.c ****                 case 7: buffer[13]=val; break; case 6: buffer[14]=val; break; 
 673              		.loc 1 267 35 is_stmt 0 view .LVU167
 674 00ac 7083     		strh	r0, [r6, #26]	@ movhi
 267:Core/Src/main.c ****                 case 7: buffer[13]=val; break; case 6: buffer[14]=val; break; 
 675              		.loc 1 267 41 is_stmt 1 view .LVU168
 676 00ae B5E7     		b	.L39
 677              	.L45:
 267:Core/Src/main.c ****                 case 7: buffer[13]=val; break; case 6: buffer[14]=val; break; 
 678              		.loc 1 267 56 view .LVU169
 267:Core/Src/main.c ****                 case 7: buffer[13]=val; break; case 6: buffer[14]=val; break; 
 679              		.loc 1 267 66 is_stmt 0 view .LVU170
 680 00b0 B083     		strh	r0, [r6, #28]	@ movhi
 267:Core/Src/main.c ****                 case 7: buffer[13]=val; break; case 6: buffer[14]=val; break; 
 681              		.loc 1 267 72 is_stmt 1 view .LVU171
 682 00b2 B3E7     		b	.L39
 683              	.L40:
 268:Core/Src/main.c ****                 case 3: buffer[17]=val; break; case 2: buffer[18]=val; break; 
 684              		.loc 1 268 56 view .LVU172
 268:Core/Src/main.c ****                 case 3: buffer[17]=val; break; case 2: buffer[18]=val; break; 
 685              		.loc 1 268 66 is_stmt 0 view .LVU173
 686 00b4 3084     		strh	r0, [r6, #32]	@ movhi
 268:Core/Src/main.c ****                 case 3: buffer[17]=val; break; case 2: buffer[18]=val; break; 
 687              		.loc 1 268 72 is_stmt 1 view .LVU174
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 19


 688 00b6 B1E7     		b	.L39
 689              	.L43:
 269:Core/Src/main.c ****                 case 1: buffer[19]=val; break; 
 690              		.loc 1 269 25 view .LVU175
 269:Core/Src/main.c ****                 case 1: buffer[19]=val; break; 
 691              		.loc 1 269 35 is_stmt 0 view .LVU176
 692 00b8 7084     		strh	r0, [r6, #34]	@ movhi
 269:Core/Src/main.c ****                 case 1: buffer[19]=val; break; 
 693              		.loc 1 269 41 is_stmt 1 view .LVU177
 694 00ba AFE7     		b	.L39
 695              	.L42:
 269:Core/Src/main.c ****                 case 1: buffer[19]=val; break; 
 696              		.loc 1 269 56 view .LVU178
 269:Core/Src/main.c ****                 case 1: buffer[19]=val; break; 
 697              		.loc 1 269 66 is_stmt 0 view .LVU179
 698 00bc B084     		strh	r0, [r6, #36]	@ movhi
 269:Core/Src/main.c ****                 case 1: buffer[19]=val; break; 
 699              		.loc 1 269 72 is_stmt 1 view .LVU180
 700 00be ADE7     		b	.L39
 701              	.LVL50:
 702              	.L52:
 269:Core/Src/main.c ****                 case 1: buffer[19]=val; break; 
 703              		.loc 1 269 72 is_stmt 0 view .LVU181
 704              	.LBE13:
 705              	.LBE11:
 271:Core/Src/main.c ****             }
 272:Core/Src/main.c ****         }
 273:Core/Src/main.c ****     }
 274:Core/Src/main.c **** }
 706              		.loc 1 274 1 view .LVU182
 707 00c0 70BD     		pop	{r4, r5, r6, pc}
 708              	.LVL51:
 709              	.L54:
 710              		.loc 1 274 1 view .LVU183
 711 00c2 00BF     		.align	2
 712              	.L53:
 713 00c4 00000000 		.word	hadc3
 714 00c8 00000000 		.word	hadc2
 715 00cc 00000000 		.word	hadc4
 716              		.cfi_endproc
 717              	.LFE139:
 719              		.section	.text.Setup_Keys,"ax",%progbits
 720              		.align	1
 721              		.global	Setup_Keys
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 726              	Setup_Keys:
 727              	.LFB133:
 168:Core/Src/main.c ****     HAL_Delay(100);
 728              		.loc 1 168 23 is_stmt 1 view -0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732 0000 10B5     		push	{r4, lr}
 733              	.LCFI9:
 734              		.cfi_def_cfa_offset 8
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 20


 735              		.cfi_offset 4, -8
 736              		.cfi_offset 14, -4
 169:Core/Src/main.c ****     scan_all_keys_fast(adc_raw_values);
 737              		.loc 1 169 5 view .LVU185
 738 0002 6420     		movs	r0, #100
 739 0004 FFF7FEFF 		bl	HAL_Delay
 740              	.LVL52:
 170:Core/Src/main.c ****     HAL_Delay(50);
 741              		.loc 1 170 5 view .LVU186
 742 0008 1D4C     		ldr	r4, .L61
 743 000a 2046     		mov	r0, r4
 744 000c FFF7FEFF 		bl	scan_all_keys_fast
 745              	.LVL53:
 171:Core/Src/main.c ****     scan_all_keys_fast(adc_raw_values);
 746              		.loc 1 171 5 view .LVU187
 747 0010 3220     		movs	r0, #50
 748 0012 FFF7FEFF 		bl	HAL_Delay
 749              	.LVL54:
 172:Core/Src/main.c **** 
 750              		.loc 1 172 5 view .LVU188
 751 0016 2046     		mov	r0, r4
 752 0018 FFF7FEFF 		bl	scan_all_keys_fast
 753              	.LVL55:
 174:Core/Src/main.c ****         key_states[i].resting_val = adc_raw_values[i];
 754              		.loc 1 174 5 view .LVU189
 755              	.LBB14:
 174:Core/Src/main.c ****         key_states[i].resting_val = adc_raw_values[i];
 756              		.loc 1 174 9 view .LVU190
 174:Core/Src/main.c ****         key_states[i].resting_val = adc_raw_values[i];
 757              		.loc 1 174 13 is_stmt 0 view .LVU191
 758 001c 0022     		movs	r2, #0
 174:Core/Src/main.c ****         key_states[i].resting_val = adc_raw_values[i];
 759              		.loc 1 174 5 view .LVU192
 760 001e 1BE0     		b	.L56
 761              	.LVL56:
 762              	.L57:
 175:Core/Src/main.c ****         key_states[i].max_diff = 200; 
 763              		.loc 1 175 9 is_stmt 1 view .LVU193
 175:Core/Src/main.c ****         key_states[i].max_diff = 200; 
 764              		.loc 1 175 51 is_stmt 0 view .LVU194
 765 0020 174B     		ldr	r3, .L61
 766 0022 33F812C0 		ldrh	ip, [r3, r2, lsl #1]
 175:Core/Src/main.c ****         key_states[i].max_diff = 200; 
 767              		.loc 1 175 35 view .LVU195
 768 0026 1749     		ldr	r1, .L61+4
 769 0028 02EBC200 		add	r0, r2, r2, lsl #3
 770 002c 01EB8003 		add	r3, r1, r0, lsl #2
 771 0030 21F820C0 		strh	ip, [r1, r0, lsl #2]	@ movhi
 176:Core/Src/main.c ****         
 772              		.loc 1 176 9 is_stmt 1 view .LVU196
 176:Core/Src/main.c ****         
 773              		.loc 1 176 32 is_stmt 0 view .LVU197
 774 0034 C821     		movs	r1, #200
 775 0036 5980     		strh	r1, [r3, #2]	@ movhi
 179:Core/Src/main.c ****         key_states[i].rt_press = 0.5f;
 776              		.loc 1 179 9 is_stmt 1 view .LVU198
 179:Core/Src/main.c ****         key_states[i].rt_press = 0.5f;
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 21


 777              		.loc 1 179 39 is_stmt 0 view .LVU199
 778 0038 1349     		ldr	r1, .L61+8
 779 003a 1961     		str	r1, [r3, #16]	@ float
 180:Core/Src/main.c ****         key_states[i].rt_release = 0.5f;
 780              		.loc 1 180 9 is_stmt 1 view .LVU200
 180:Core/Src/main.c ****         key_states[i].rt_release = 0.5f;
 781              		.loc 1 180 32 is_stmt 0 view .LVU201
 782 003c 4FF07C51 		mov	r1, #1056964608
 783 0040 5961     		str	r1, [r3, #20]	@ float
 181:Core/Src/main.c ****         key_states[i].top_deadzone = 0.2f;
 784              		.loc 1 181 9 is_stmt 1 view .LVU202
 181:Core/Src/main.c ****         key_states[i].top_deadzone = 0.2f;
 785              		.loc 1 181 34 is_stmt 0 view .LVU203
 786 0042 9961     		str	r1, [r3, #24]	@ float
 182:Core/Src/main.c ****         key_states[i].bottom_deadzone = 0.1f;
 787              		.loc 1 182 9 is_stmt 1 view .LVU204
 182:Core/Src/main.c ****         key_states[i].bottom_deadzone = 0.1f;
 788              		.loc 1 182 36 is_stmt 0 view .LVU205
 789 0044 1149     		ldr	r1, .L61+12
 790 0046 D961     		str	r1, [r3, #28]	@ float
 183:Core/Src/main.c ****         
 791              		.loc 1 183 9 is_stmt 1 view .LVU206
 183:Core/Src/main.c ****         
 792              		.loc 1 183 39 is_stmt 0 view .LVU207
 793 0048 1149     		ldr	r1, .L61+16
 794 004a 1962     		str	r1, [r3, #32]	@ float
 185:Core/Src/main.c ****         key_states[i].anchor_mm = 0.0f;
 795              		.loc 1 185 9 is_stmt 1 view .LVU208
 185:Core/Src/main.c ****         key_states[i].anchor_mm = 0.0f;
 796              		.loc 1 185 34 is_stmt 0 view .LVU209
 797 004c 0021     		movs	r1, #0
 798 004e 1973     		strb	r1, [r3, #12]
 186:Core/Src/main.c ****         key_states[i].current_mm = 0.0f;
 799              		.loc 1 186 9 is_stmt 1 view .LVU210
 186:Core/Src/main.c ****         key_states[i].current_mm = 0.0f;
 800              		.loc 1 186 33 is_stmt 0 view .LVU211
 801 0050 0021     		movs	r1, #0
 802 0052 9960     		str	r1, [r3, #8]	@ float
 187:Core/Src/main.c ****     }
 803              		.loc 1 187 9 is_stmt 1 view .LVU212
 187:Core/Src/main.c ****     }
 804              		.loc 1 187 34 is_stmt 0 view .LVU213
 805 0054 5960     		str	r1, [r3, #4]	@ float
 174:Core/Src/main.c ****         key_states[i].resting_val = adc_raw_values[i];
 806              		.loc 1 174 32 is_stmt 1 discriminator 3 view .LVU214
 807 0056 0132     		adds	r2, r2, #1
 808              	.LVL57:
 809              	.L56:
 174:Core/Src/main.c ****         key_states[i].resting_val = adc_raw_values[i];
 810              		.loc 1 174 19 discriminator 1 view .LVU215
 811 0058 132A     		cmp	r2, #19
 812 005a E1DD     		ble	.L57
 813              	.LBE14:
 189:Core/Src/main.c ****     for(int i=0; i<COMBO_COUNT; i++) {
 814              		.loc 1 189 5 view .LVU216
 189:Core/Src/main.c ****     for(int i=0; i<COMBO_COUNT; i++) {
 815              		.loc 1 189 17 is_stmt 0 view .LVU217
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 22


 816 005c 0023     		movs	r3, #0
 817 005e 0D4A     		ldr	r2, .L61+20
 818              	.LVL58:
 189:Core/Src/main.c ****     for(int i=0; i<COMBO_COUNT; i++) {
 819              		.loc 1 189 17 view .LVU218
 820 0060 1370     		strb	r3, [r2]
 190:Core/Src/main.c ****         g_combos[i].mask = 0; g_combos[i].lt = 0; g_combos[i].rt = 0;
 821              		.loc 1 190 5 is_stmt 1 view .LVU219
 822              	.LBB15:
 190:Core/Src/main.c ****         g_combos[i].mask = 0; g_combos[i].lt = 0; g_combos[i].rt = 0;
 823              		.loc 1 190 9 view .LVU220
 824              	.LVL59:
 190:Core/Src/main.c ****         g_combos[i].mask = 0; g_combos[i].lt = 0; g_combos[i].rt = 0;
 825              		.loc 1 190 5 is_stmt 0 view .LVU221
 826 0062 0AE0     		b	.L58
 827              	.LVL60:
 828              	.L59:
 191:Core/Src/main.c ****     }
 829              		.loc 1 191 9 is_stmt 1 view .LVU222
 191:Core/Src/main.c ****     }
 830              		.loc 1 191 26 is_stmt 0 view .LVU223
 831 0064 0C4A     		ldr	r2, .L61+24
 832 0066 0021     		movs	r1, #0
 833 0068 22F82310 		strh	r1, [r2, r3, lsl #2]	@ movhi
 191:Core/Src/main.c ****     }
 834              		.loc 1 191 31 is_stmt 1 view .LVU224
 191:Core/Src/main.c ****     }
 835              		.loc 1 191 46 is_stmt 0 view .LVU225
 836 006c 02EB8302 		add	r2, r2, r3, lsl #2
 837 0070 4FF00000 		mov	r0, #0	@ movhi
 838 0074 9070     		strb	r0, [r2, #2]
 191:Core/Src/main.c ****     }
 839              		.loc 1 191 51 is_stmt 1 view .LVU226
 191:Core/Src/main.c ****     }
 840              		.loc 1 191 66 is_stmt 0 view .LVU227
 841 0076 D170     		strb	r1, [r2, #3]
 190:Core/Src/main.c ****         g_combos[i].mask = 0; g_combos[i].lt = 0; g_combos[i].rt = 0;
 842              		.loc 1 190 34 is_stmt 1 discriminator 3 view .LVU228
 843 0078 0133     		adds	r3, r3, #1
 844              	.LVL61:
 845              	.L58:
 190:Core/Src/main.c ****         g_combos[i].mask = 0; g_combos[i].lt = 0; g_combos[i].rt = 0;
 846              		.loc 1 190 19 discriminator 1 view .LVU229
 847 007a 032B     		cmp	r3, #3
 848 007c F2DD     		ble	.L59
 849              	.LBE15:
 193:Core/Src/main.c **** 
 850              		.loc 1 193 1 is_stmt 0 view .LVU230
 851 007e 10BD     		pop	{r4, pc}
 852              	.L62:
 853              		.align	2
 854              	.L61:
 855 0080 00000000 		.word	adc_raw_values
 856 0084 00000000 		.word	key_states
 857 0088 9A99993F 		.word	1067030938
 858 008c CDCC4C3E 		.word	1045220557
 859 0090 CDCCCC3D 		.word	1036831949
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 23


 860 0094 00000000 		.word	g_socd_mode
 861 0098 00000000 		.word	g_combos
 862              		.cfi_endproc
 863              	.LFE133:
 865              		.section	.text.Process_Rapid_Trigger,"ax",%progbits
 866              		.align	1
 867              		.global	Process_Rapid_Trigger
 868              		.syntax unified
 869              		.thumb
 870              		.thumb_func
 872              	Process_Rapid_Trigger:
 873              	.LVL62:
 874              	.LFB140:
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** // --- ラピッドトリガー (AP優先・Jade Pro 3.5mm対応) ---
 277:Core/Src/main.c **** void Process_Rapid_Trigger(int key_idx, uint16_t raw) {
 875              		.loc 1 277 55 is_stmt 1 view -0
 876              		.cfi_startproc
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 0, uses_anonymous_args = 0
 879              		@ link register save eliminated.
 278:Core/Src/main.c ****     KeyState_t *k = &key_states[key_idx];
 880              		.loc 1 278 5 view .LVU232
 279:Core/Src/main.c ****     int diff = (int)raw - (int)k->resting_val;
 881              		.loc 1 279 5 view .LVU233
 882              		.loc 1 279 33 is_stmt 0 view .LVU234
 883 0000 00EBC002 		add	r2, r0, r0, lsl #3
 884 0004 674B     		ldr	r3, .L94
 885 0006 33F82230 		ldrh	r3, [r3, r2, lsl #2]
 886              		.loc 1 279 9 view .LVU235
 887 000a C91A     		subs	r1, r1, r3
 888              	.LVL63:
 280:Core/Src/main.c ****     uint16_t abs_diff = abs(diff);
 889              		.loc 1 280 5 is_stmt 1 view .LVU236
 890              		.loc 1 280 25 is_stmt 0 view .LVU237
 891 000c 0029     		cmp	r1, #0
 892 000e B8BF     		it	lt
 893 0010 4942     		rsblt	r1, r1, #0
 894              	.LVL64:
 895              		.loc 1 280 14 view .LVU238
 896 0012 89B2     		uxth	r1, r1
 897              	.LVL65:
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****     if (abs_diff < RAW_DEADZONE) abs_diff = 0;
 898              		.loc 1 282 5 is_stmt 1 view .LVU239
 899              		.loc 1 282 8 is_stmt 0 view .LVU240
 900 0014 3B29     		cmp	r1, #59
 901 0016 0AD9     		bls	.L80
 283:Core/Src/main.c ****     if (abs_diff > k->max_diff) k->max_diff = abs_diff;
 902              		.loc 1 283 5 is_stmt 1 view .LVU241
 903              		.loc 1 283 21 is_stmt 0 view .LVU242
 904 0018 624B     		ldr	r3, .L94
 905              	.LVL66:
 906              		.loc 1 283 21 view .LVU243
 907 001a 03EB8203 		add	r3, r3, r2, lsl #2
 908              	.LVL67:
 909              		.loc 1 283 21 view .LVU244
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 24


 910 001e 5B88     		ldrh	r3, [r3, #2]
 911              		.loc 1 283 8 view .LVU245
 912 0020 8B42     		cmp	r3, r1
 913 0022 05D2     		bcs	.L64
 914              		.loc 1 283 33 is_stmt 1 discriminator 1 view .LVU246
 915              		.loc 1 283 45 is_stmt 0 discriminator 1 view .LVU247
 916 0024 5F4B     		ldr	r3, .L94
 917              	.LVL68:
 918              		.loc 1 283 45 discriminator 1 view .LVU248
 919 0026 03EB8203 		add	r3, r3, r2, lsl #2
 920              	.LVL69:
 921              		.loc 1 283 45 discriminator 1 view .LVU249
 922 002a 5980     		strh	r1, [r3, #2]	@ movhi
 923 002c 00E0     		b	.L64
 924              	.LVL70:
 925              	.L80:
 282:Core/Src/main.c ****     if (abs_diff > k->max_diff) k->max_diff = abs_diff;
 926              		.loc 1 282 43 discriminator 1 view .LVU250
 927 002e 0021     		movs	r1, #0
 928              	.LVL71:
 929              	.L64:
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****     float norm = (float)abs_diff / (float)k->max_diff;
 930              		.loc 1 285 5 is_stmt 1 view .LVU251
 931              		.loc 1 285 18 is_stmt 0 view .LVU252
 932 0030 07EE901A 		vmov	s15, r1	@ int
 933 0034 F8EE677A 		vcvt.f32.u32	s15, s15
 934              		.loc 1 285 44 view .LVU253
 935 0038 00EBC002 		add	r2, r0, r0, lsl #3
 936              	.LVL72:
 937              		.loc 1 285 44 view .LVU254
 938 003c 594B     		ldr	r3, .L94
 939              	.LVL73:
 940              		.loc 1 285 44 view .LVU255
 941 003e 03EB8203 		add	r3, r3, r2, lsl #2
 942              	.LVL74:
 943              		.loc 1 285 44 view .LVU256
 944 0042 5B88     		ldrh	r3, [r3, #2]
 945 0044 06EE903A 		vmov	s13, r3	@ int
 946              		.loc 1 285 36 view .LVU257
 947 0048 F8EE666A 		vcvt.f32.u32	s13, s13
 948              		.loc 1 285 11 view .LVU258
 949 004c 87EEA67A 		vdiv.f32	s14, s15, s13
 950              	.LVL75:
 286:Core/Src/main.c ****     if (norm > 1.0f) norm = 1.0f;
 951              		.loc 1 286 5 is_stmt 1 view .LVU259
 952              		.loc 1 286 8 is_stmt 0 view .LVU260
 953 0050 F7EE007A 		vmov.f32	s15, #1.0e+0
 954 0054 B4EEE77A 		vcmpe.f32	s14, s15
 955 0058 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 956 005c 01DD     		ble	.L65
 957              		.loc 1 286 27 discriminator 1 view .LVU261
 958 005e B0EE677A 		vmov.f32	s14, s15
 959              	.LVL76:
 960              	.L65:
 287:Core/Src/main.c ****     
 288:Core/Src/main.c ****     // Jade Pro 3.5mm
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 25


 289:Core/Src/main.c ****     float pos = norm * TRAVEL_DISTANCE_MM;
 961              		.loc 1 289 5 is_stmt 1 view .LVU262
 962              		.loc 1 289 11 is_stmt 0 view .LVU263
 963 0062 F0EE0C7A 		vmov.f32	s15, #3.5e+0
 964 0066 67EE277A 		vmul.f32	s15, s14, s15
 965              	.LVL77:
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****     if (pos < k->top_deadzone) pos = 0.0f;
 966              		.loc 1 291 5 is_stmt 1 view .LVU264
 967              		.loc 1 291 16 is_stmt 0 view .LVU265
 968 006a 00EBC002 		add	r2, r0, r0, lsl #3
 969 006e 4D4B     		ldr	r3, .L94
 970              	.LVL78:
 971              		.loc 1 291 16 view .LVU266
 972 0070 03EB8203 		add	r3, r3, r2, lsl #2
 973              	.LVL79:
 974              		.loc 1 291 16 view .LVU267
 975 0074 93ED077A 		vldr.32	s14, [r3, #28]
 976              	.LVL80:
 977              		.loc 1 291 8 view .LVU268
 978 0078 B4EEE77A 		vcmpe.f32	s14, s15
 979 007c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 980 0080 01DD     		ble	.L66
 981              		.loc 1 291 36 discriminator 1 view .LVU269
 982 0082 DFED497A 		vldr.32	s15, .L94+4
 983              	.LVL81:
 984              	.L66:
 292:Core/Src/main.c ****     k->current_mm = pos;
 985              		.loc 1 292 5 is_stmt 1 view .LVU270
 986              		.loc 1 292 19 is_stmt 0 view .LVU271
 987 0086 00EBC002 		add	r2, r0, r0, lsl #3
 988 008a 464B     		ldr	r3, .L94
 989              	.LVL82:
 990              		.loc 1 292 19 view .LVU272
 991 008c 03EB8203 		add	r3, r3, r2, lsl #2
 992              	.LVL83:
 993              		.loc 1 292 19 view .LVU273
 994 0090 C3ED017A 		vstr.32	s15, [r3, #4]
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****     bool in_bottom_zone = (pos > (TRAVEL_DISTANCE_MM - k->bottom_deadzone));
 995              		.loc 1 294 5 is_stmt 1 view .LVU274
 996              		.loc 1 294 57 is_stmt 0 view .LVU275
 997 0094 D3ED086A 		vldr.32	s13, [r3, #32]
 998              		.loc 1 294 54 view .LVU276
 999 0098 B0EE0C7A 		vmov.f32	s14, #3.5e+0
 1000 009c 37EE667A 		vsub.f32	s14, s14, s13
 1001              	.LVL84:
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****     // 1. AP以下の処理 (絶対優先: OFF)
 297:Core/Src/main.c ****     if (pos < k->actuation_point) {
 1002              		.loc 1 297 5 is_stmt 1 view .LVU277
 1003              		.loc 1 297 16 is_stmt 0 view .LVU278
 1004 00a0 D3ED046A 		vldr.32	s13, [r3, #16]
 1005              		.loc 1 297 8 view .LVU279
 1006 00a4 F4EEE76A 		vcmpe.f32	s13, s15
 1007 00a8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1008 00ac 17DC     		bgt	.L93
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 26


 298:Core/Src/main.c ****         k->is_pressed = false;
 299:Core/Src/main.c ****         k->anchor_mm = pos; // 常に最下点を追従
 300:Core/Src/main.c ****         return;
 301:Core/Src/main.c ****     }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****     // 2. AP以上の処理
 304:Core/Src/main.c ****     if (k->is_pressed) {
 1009              		.loc 1 304 5 is_stmt 1 view .LVU280
 1010              		.loc 1 304 10 is_stmt 0 view .LVU281
 1011 00ae 00EBC002 		add	r2, r0, r0, lsl #3
 1012 00b2 3C4B     		ldr	r3, .L94
 1013              	.LVL85:
 1014              		.loc 1 304 10 view .LVU282
 1015 00b4 03EB8203 		add	r3, r3, r2, lsl #2
 1016              	.LVL86:
 1017              		.loc 1 304 10 view .LVU283
 1018 00b8 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1019              		.loc 1 304 8 view .LVU284
 1020 00ba 002B     		cmp	r3, #0
 1021 00bc 3AD0     		beq	.L70
 305:Core/Src/main.c ****         // 現在ONの場合: リリース判定
 306:Core/Src/main.c ****         
 307:Core/Src/main.c ****         // より深く押し込んだ場合、アンカー(最深点)を更新
 308:Core/Src/main.c ****         if (pos > k->anchor_mm) {
 1022              		.loc 1 308 9 is_stmt 1 view .LVU285
 1023              		.loc 1 308 20 is_stmt 0 view .LVU286
 1024 00be 394B     		ldr	r3, .L94
 1025              	.LVL87:
 1026              		.loc 1 308 20 view .LVU287
 1027 00c0 03EB8203 		add	r3, r3, r2, lsl #2
 1028              	.LVL88:
 1029              		.loc 1 308 20 view .LVU288
 1030 00c4 D3ED026A 		vldr.32	s13, [r3, #8]
 1031              		.loc 1 308 12 view .LVU289
 1032 00c8 F4EEE76A 		vcmpe.f32	s13, s15
 1033 00cc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1034 00d0 0DD5     		bpl	.L90
 309:Core/Src/main.c ****             k->anchor_mm = pos;
 1035              		.loc 1 309 13 is_stmt 1 view .LVU290
 1036              		.loc 1 309 26 is_stmt 0 view .LVU291
 1037 00d2 344B     		ldr	r3, .L94
 1038              	.LVL89:
 1039              		.loc 1 309 26 view .LVU292
 1040 00d4 03EB8200 		add	r0, r3, r2, lsl #2
 1041              	.LVL90:
 1042              		.loc 1 309 26 view .LVU293
 1043 00d8 C0ED027A 		vstr.32	s15, [r0, #8]
 1044 00dc 7047     		bx	lr
 1045              	.LVL91:
 1046              	.L93:
 298:Core/Src/main.c ****         k->is_pressed = false;
 1047              		.loc 1 298 9 is_stmt 1 view .LVU294
 298:Core/Src/main.c ****         k->is_pressed = false;
 1048              		.loc 1 298 23 is_stmt 0 view .LVU295
 1049 00de 314B     		ldr	r3, .L94
 1050              	.LVL92:
 298:Core/Src/main.c ****         k->is_pressed = false;
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 27


 1051              		.loc 1 298 23 view .LVU296
 1052 00e0 03EB8202 		add	r2, r3, r2, lsl #2
 1053 00e4 0021     		movs	r1, #0
 1054 00e6 1173     		strb	r1, [r2, #12]
 299:Core/Src/main.c ****         return;
 1055              		.loc 1 299 9 is_stmt 1 view .LVU297
 299:Core/Src/main.c ****         return;
 1056              		.loc 1 299 22 is_stmt 0 view .LVU298
 1057 00e8 C2ED027A 		vstr.32	s15, [r2, #8]
 300:Core/Src/main.c ****     }
 1058              		.loc 1 300 9 is_stmt 1 view .LVU299
 1059 00ec 7047     		bx	lr
 1060              	.LVL93:
 1061              	.L90:
 310:Core/Src/main.c ****         }
 311:Core/Src/main.c ****         // RTリリース判定
 312:Core/Src/main.c ****         else if (pos < (k->anchor_mm - k->rt_release)) {
 1062              		.loc 1 312 14 view .LVU300
 1063              		.loc 1 312 41 is_stmt 0 view .LVU301
 1064 00ee 00EBC002 		add	r2, r0, r0, lsl #3
 1065 00f2 2C4B     		ldr	r3, .L94
 1066              	.LVL94:
 1067              		.loc 1 312 41 view .LVU302
 1068 00f4 03EB8203 		add	r3, r3, r2, lsl #2
 1069              	.LVL95:
 1070              		.loc 1 312 41 view .LVU303
 1071 00f8 93ED066A 		vldr.32	s12, [r3, #24]
 1072              		.loc 1 312 38 view .LVU304
 1073 00fc 76EEC66A 		vsub.f32	s13, s13, s12
 1074              		.loc 1 312 17 view .LVU305
 1075 0100 F4EEE76A 		vcmpe.f32	s13, s15
 1076 0104 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1077 0108 4ADD     		ble	.L63
 313:Core/Src/main.c ****             if (!in_bottom_zone) {
 1078              		.loc 1 313 13 is_stmt 1 view .LVU306
 1079              		.loc 1 313 16 is_stmt 0 view .LVU307
 1080 010a B4EEE77A 		vcmpe.f32	s14, s15
 1081 010e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1082 0112 07D4     		bmi	.L74
 314:Core/Src/main.c ****                 k->is_pressed = false;
 1083              		.loc 1 314 17 is_stmt 1 view .LVU308
 1084              		.loc 1 314 31 is_stmt 0 view .LVU309
 1085 0114 234B     		ldr	r3, .L94
 1086              	.LVL96:
 1087              		.loc 1 314 31 view .LVU310
 1088 0116 03EB8202 		add	r2, r3, r2, lsl #2
 1089 011a 0021     		movs	r1, #0
 1090 011c 1173     		strb	r1, [r2, #12]
 315:Core/Src/main.c ****                 k->anchor_mm = pos;
 1091              		.loc 1 315 17 is_stmt 1 view .LVU311
 1092              		.loc 1 315 30 is_stmt 0 view .LVU312
 1093 011e C2ED027A 		vstr.32	s15, [r2, #8]
 1094 0122 7047     		bx	lr
 1095              	.LVL97:
 1096              	.L74:
 316:Core/Src/main.c ****             } else {
 317:Core/Src/main.c ****                 k->anchor_mm = pos;
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 28


 1097              		.loc 1 317 17 is_stmt 1 view .LVU313
 1098              		.loc 1 317 30 is_stmt 0 view .LVU314
 1099 0124 00EBC000 		add	r0, r0, r0, lsl #3
 1100              	.LVL98:
 1101              		.loc 1 317 30 view .LVU315
 1102 0128 1E4B     		ldr	r3, .L94
 1103              	.LVL99:
 1104              		.loc 1 317 30 view .LVU316
 1105 012a 03EB8003 		add	r3, r3, r0, lsl #2
 1106              	.LVL100:
 1107              		.loc 1 317 30 view .LVU317
 1108 012e C3ED027A 		vstr.32	s15, [r3, #8]
 1109 0132 7047     		bx	lr
 1110              	.LVL101:
 1111              	.L70:
 318:Core/Src/main.c ****             }
 319:Core/Src/main.c ****         }
 320:Core/Src/main.c ****     } 
 321:Core/Src/main.c ****     else {
 322:Core/Src/main.c ****         // 現在OFFの場合: プレス判定
 323:Core/Src/main.c ****         
 324:Core/Src/main.c ****         // ケースA: APより下から突き上げてきた場合 (即座にON)
 325:Core/Src/main.c ****         if (k->anchor_mm < k->actuation_point) {
 1112              		.loc 1 325 9 is_stmt 1 view .LVU318
 1113              		.loc 1 325 14 is_stmt 0 view .LVU319
 1114 0134 00EBC002 		add	r2, r0, r0, lsl #3
 1115 0138 1A4B     		ldr	r3, .L94
 1116              	.LVL102:
 1117              		.loc 1 325 14 view .LVU320
 1118 013a 03EB8203 		add	r3, r3, r2, lsl #2
 1119              	.LVL103:
 1120              		.loc 1 325 14 view .LVU321
 1121 013e 93ED027A 		vldr.32	s14, [r3, #8]
 1122              	.LVL104:
 1123              		.loc 1 325 12 view .LVU322
 1124 0142 F4EEC76A 		vcmpe.f32	s13, s14
 1125 0146 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1126 014a 07DD     		ble	.L91
 326:Core/Src/main.c ****             k->is_pressed = true;
 1127              		.loc 1 326 13 is_stmt 1 view .LVU323
 1128              		.loc 1 326 27 is_stmt 0 view .LVU324
 1129 014c 154B     		ldr	r3, .L94
 1130              	.LVL105:
 1131              		.loc 1 326 27 view .LVU325
 1132 014e 03EB8202 		add	r2, r3, r2, lsl #2
 1133 0152 0121     		movs	r1, #1
 1134 0154 1173     		strb	r1, [r2, #12]
 327:Core/Src/main.c ****             k->anchor_mm = pos;
 1135              		.loc 1 327 13 is_stmt 1 view .LVU326
 1136              		.loc 1 327 26 is_stmt 0 view .LVU327
 1137 0156 C2ED027A 		vstr.32	s15, [r2, #8]
 1138 015a 7047     		bx	lr
 1139              	.LVL106:
 1140              	.L91:
 328:Core/Src/main.c ****         }
 329:Core/Src/main.c ****         // ケースB: ラピッドトリガー再点火 (APより上で浮かせた状態からの
 330:Core/Src/main.c ****         else if (pos > (k->anchor_mm + k->rt_press)) {
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 29


 1141              		.loc 1 330 14 is_stmt 1 view .LVU328
 1142              		.loc 1 330 41 is_stmt 0 view .LVU329
 1143 015c 00EBC002 		add	r2, r0, r0, lsl #3
 1144 0160 104B     		ldr	r3, .L94
 1145              	.LVL107:
 1146              		.loc 1 330 41 view .LVU330
 1147 0162 03EB8203 		add	r3, r3, r2, lsl #2
 1148              	.LVL108:
 1149              		.loc 1 330 41 view .LVU331
 1150 0166 D3ED056A 		vldr.32	s13, [r3, #20]
 1151              		.loc 1 330 38 view .LVU332
 1152 016a 77EE266A 		vadd.f32	s13, s14, s13
 1153              		.loc 1 330 17 view .LVU333
 1154 016e F4EEE76A 		vcmpe.f32	s13, s15
 1155 0172 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1156 0176 07D5     		bpl	.L92
 331:Core/Src/main.c ****             k->is_pressed = true;
 1157              		.loc 1 331 13 is_stmt 1 view .LVU334
 1158              		.loc 1 331 27 is_stmt 0 view .LVU335
 1159 0178 0A4B     		ldr	r3, .L94
 1160              	.LVL109:
 1161              		.loc 1 331 27 view .LVU336
 1162 017a 03EB8202 		add	r2, r3, r2, lsl #2
 1163 017e 0121     		movs	r1, #1
 1164 0180 1173     		strb	r1, [r2, #12]
 332:Core/Src/main.c ****             k->anchor_mm = pos;
 1165              		.loc 1 332 13 is_stmt 1 view .LVU337
 1166              		.loc 1 332 26 is_stmt 0 view .LVU338
 1167 0182 C2ED027A 		vstr.32	s15, [r2, #8]
 1168 0186 7047     		bx	lr
 1169              	.LVL110:
 1170              	.L92:
 333:Core/Src/main.c ****         }
 334:Core/Src/main.c ****         // まだONにならない場合、アンカー(最浅点)を更新して追従
 335:Core/Src/main.c ****         else if (pos < k->anchor_mm) {
 1171              		.loc 1 335 14 is_stmt 1 view .LVU339
 1172              		.loc 1 335 17 is_stmt 0 view .LVU340
 1173 0188 B4EEE77A 		vcmpe.f32	s14, s15
 1174 018c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1175 0190 06DD     		ble	.L63
 336:Core/Src/main.c ****             k->anchor_mm = pos;
 1176              		.loc 1 336 13 is_stmt 1 view .LVU341
 1177              		.loc 1 336 26 is_stmt 0 view .LVU342
 1178 0192 00EBC000 		add	r0, r0, r0, lsl #3
 1179              	.LVL111:
 1180              		.loc 1 336 26 view .LVU343
 1181 0196 034B     		ldr	r3, .L94
 1182              	.LVL112:
 1183              		.loc 1 336 26 view .LVU344
 1184 0198 03EB8003 		add	r3, r3, r0, lsl #2
 1185              	.LVL113:
 1186              		.loc 1 336 26 view .LVU345
 1187 019c C3ED027A 		vstr.32	s15, [r3, #8]
 1188              	.L63:
 337:Core/Src/main.c ****         }
 338:Core/Src/main.c ****     }
 339:Core/Src/main.c **** }
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 30


 1189              		.loc 1 339 1 view .LVU346
 1190 01a0 7047     		bx	lr
 1191              	.L95:
 1192 01a2 00BF     		.align	2
 1193              	.L94:
 1194 01a4 00000000 		.word	key_states
 1195 01a8 00000000 		.word	0
 1196              		.cfi_endproc
 1197              	.LFE140:
 1199              		.section	.text.Send_Reports,"ax",%progbits
 1200              		.align	1
 1201              		.global	Send_Reports
 1202              		.syntax unified
 1203              		.thumb
 1204              		.thumb_func
 1206              	Send_Reports:
 1207              	.LFB141:
 340:Core/Src/main.c **** 
 341:Core/Src/main.c **** // --- レポート送信 ---
 342:Core/Src/main.c **** void Send_Reports(void) {
 1208              		.loc 1 342 25 is_stmt 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 24
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1213              	.LCFI10:
 1214              		.cfi_def_cfa_offset 28
 1215              		.cfi_offset 4, -28
 1216              		.cfi_offset 5, -24
 1217              		.cfi_offset 6, -20
 1218              		.cfi_offset 7, -16
 1219              		.cfi_offset 8, -12
 1220              		.cfi_offset 9, -8
 1221              		.cfi_offset 14, -4
 1222 0004 87B0     		sub	sp, sp, #28
 1223              	.LCFI11:
 1224              		.cfi_def_cfa_offset 56
 343:Core/Src/main.c ****     static XInputReport_t prev_report = {0};
 1225              		.loc 1 343 5 view .LVU348
 344:Core/Src/main.c ****     XInputReport_t report = {0};
 1226              		.loc 1 344 5 view .LVU349
 1227              		.loc 1 344 20 is_stmt 0 view .LVU350
 1228 0006 0023     		movs	r3, #0
 1229 0008 0193     		str	r3, [sp, #4]
 1230 000a 0293     		str	r3, [sp, #8]
 1231 000c 0393     		str	r3, [sp, #12]
 1232 000e 0493     		str	r3, [sp, #16]
 1233 0010 0593     		str	r3, [sp, #20]
 345:Core/Src/main.c ****     report.msg_type = 0x00;
 1234              		.loc 1 345 5 is_stmt 1 view .LVU351
 346:Core/Src/main.c ****     report.pkt_size = 0x14;
 1235              		.loc 1 346 5 view .LVU352
 1236              		.loc 1 346 21 is_stmt 0 view .LVU353
 1237 0012 1423     		movs	r3, #20
 1238 0014 8DF80530 		strb	r3, [sp, #5]
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****     if (!g_input_enabled) {
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 31


 1239              		.loc 1 348 5 is_stmt 1 view .LVU354
 1240              		.loc 1 348 9 is_stmt 0 view .LVU355
 1241 0018 874B     		ldr	r3, .L159
 1242 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1243              		.loc 1 348 8 view .LVU356
 1244 001c 43B1     		cbz	r3, .L151
 1245              	.LBB16:
 349:Core/Src/main.c ****         if (memcmp(&report, &prev_report, sizeof(XInputReport_t)) != 0) {
 350:Core/Src/main.c ****             if (USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report, sizeof(report)) == USBD_OK) {
 351:Core/Src/main.c ****                 prev_report = report;
 352:Core/Src/main.c ****             }
 353:Core/Src/main.c ****         }
 354:Core/Src/main.c ****         return;
 355:Core/Src/main.c ****     }
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****     uint16_t btns_mask = 0;
 358:Core/Src/main.c ****     uint8_t trigger_l = 0;
 359:Core/Src/main.c ****     uint8_t trigger_r = 0;
 360:Core/Src/main.c ****     bool up=false, down=false, left=false, right=false;
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****     for(int i = 0; i < KEY_COUNT; i++) {
 1246              		.loc 1 362 13 view .LVU357
 1247 001e 0023     		movs	r3, #0
 1248              	.LBE16:
 360:Core/Src/main.c **** 
 1249              		.loc 1 360 44 view .LVU358
 1250 0020 9C46     		mov	ip, r3
 360:Core/Src/main.c **** 
 1251              		.loc 1 360 32 view .LVU359
 1252 0022 9846     		mov	r8, r3
 360:Core/Src/main.c **** 
 1253              		.loc 1 360 20 view .LVU360
 1254 0024 1E46     		mov	r6, r3
 360:Core/Src/main.c **** 
 1255              		.loc 1 360 10 view .LVU361
 1256 0026 1F46     		mov	r7, r3
 359:Core/Src/main.c ****     bool up=false, down=false, left=false, right=false;
 1257              		.loc 1 359 13 view .LVU362
 1258 0028 9E46     		mov	lr, r3
 358:Core/Src/main.c ****     uint8_t trigger_r = 0;
 1259              		.loc 1 358 13 view .LVU363
 1260 002a 9946     		mov	r9, r3
 357:Core/Src/main.c ****     uint8_t trigger_l = 0;
 1261              		.loc 1 357 14 view .LVU364
 1262 002c 1846     		mov	r0, r3
 1263 002e 3AE0     		b	.L97
 1264              	.L151:
 349:Core/Src/main.c ****             if (USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report, sizeof(report)) == USBD_OK) {
 1265              		.loc 1 349 9 is_stmt 1 view .LVU365
 349:Core/Src/main.c ****             if (USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report, sizeof(report)) == USBD_OK) {
 1266              		.loc 1 349 13 is_stmt 0 view .LVU366
 1267 0030 1422     		movs	r2, #20
 1268 0032 8249     		ldr	r1, .L159+4
 1269 0034 01A8     		add	r0, sp, #4
 1270 0036 FFF7FEFF 		bl	memcmp
 1271              	.LVL114:
 349:Core/Src/main.c ****             if (USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report, sizeof(report)) == USBD_OK) {
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 32


 1272              		.loc 1 349 12 discriminator 1 view .LVU367
 1273 003a 0028     		cmp	r0, #0
 1274 003c 00F02781 		beq	.L96
 350:Core/Src/main.c ****                 prev_report = report;
 1275              		.loc 1 350 13 is_stmt 1 view .LVU368
 350:Core/Src/main.c ****                 prev_report = report;
 1276              		.loc 1 350 17 is_stmt 0 view .LVU369
 1277 0040 1422     		movs	r2, #20
 1278 0042 01A9     		add	r1, sp, #4
 1279 0044 7E48     		ldr	r0, .L159+8
 1280 0046 FFF7FEFF 		bl	USBD_HID_SendReport
 1281              	.LVL115:
 350:Core/Src/main.c ****                 prev_report = report;
 1282              		.loc 1 350 16 discriminator 1 view .LVU370
 1283 004a 0028     		cmp	r0, #0
 1284 004c 40F01F81 		bne	.L96
 351:Core/Src/main.c ****             }
 1285              		.loc 1 351 17 is_stmt 1 view .LVU371
 351:Core/Src/main.c ****             }
 1286              		.loc 1 351 29 is_stmt 0 view .LVU372
 1287 0050 7A4C     		ldr	r4, .L159+4
 1288 0052 01AD     		add	r5, sp, #4
 1289 0054 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1290 0056 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1291 0058 2B68     		ldr	r3, [r5]
 1292 005a 2360     		str	r3, [r4]
 354:Core/Src/main.c ****     }
 1293              		.loc 1 354 9 is_stmt 1 view .LVU373
 1294 005c 17E1     		b	.L96
 1295              	.LVL116:
 1296              	.L153:
 1297              	.LBB20:
 1298              	.LBB17:
 1299              	.LBB18:
 363:Core/Src/main.c ****         if (key_states[i].is_pressed) {
 364:Core/Src/main.c ****             uint8_t id = key_map[i];
 365:Core/Src/main.c ****             
 366:Core/Src/main.c ****             if (id >= BTN_COMBO_1 && id <= BTN_COMBO_4) {
 367:Core/Src/main.c ****                 int combo_idx = id - BTN_COMBO_1;
 1300              		.loc 1 367 17 view .LVU374
 1301              		.loc 1 367 21 is_stmt 0 view .LVU375
 1302 005e 643A     		subs	r2, r2, #100
 1303              	.LVL117:
 368:Core/Src/main.c ****                 if (combo_idx < COMBO_COUNT) {
 1304              		.loc 1 368 17 is_stmt 1 view .LVU376
 369:Core/Src/main.c ****                     btns_mask |= g_combos[combo_idx].mask;
 1305              		.loc 1 369 21 view .LVU377
 1306              		.loc 1 369 53 is_stmt 0 view .LVU378
 1307 0060 784D     		ldr	r5, .L159+12
 1308 0062 35F82240 		ldrh	r4, [r5, r2, lsl #2]
 1309              		.loc 1 369 31 view .LVU379
 1310 0066 2043     		orrs	r0, r0, r4
 1311              	.LVL118:
 370:Core/Src/main.c ****                     if (g_combos[combo_idx].lt) trigger_l = 255;
 1312              		.loc 1 370 21 is_stmt 1 view .LVU380
 1313              		.loc 1 370 44 is_stmt 0 view .LVU381
 1314 0068 05EB8205 		add	r5, r5, r2, lsl #2
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 33


 1315 006c AD78     		ldrb	r5, [r5, #2]	@ zero_extendqisi2
 1316              		.loc 1 370 24 view .LVU382
 1317 006e 0DB1     		cbz	r5, .L102
 1318              		.loc 1 370 59 discriminator 1 view .LVU383
 1319 0070 FF25     		movs	r5, #255
 1320 0072 A946     		mov	r9, r5
 1321              	.LVL119:
 1322              	.L102:
 371:Core/Src/main.c ****                     if (g_combos[combo_idx].rt) trigger_r = 255;
 1323              		.loc 1 371 21 is_stmt 1 view .LVU384
 1324              		.loc 1 371 44 is_stmt 0 view .LVU385
 1325 0074 734D     		ldr	r5, .L159+12
 1326 0076 05EB8202 		add	r2, r5, r2, lsl #2
 1327              	.LVL120:
 1328              		.loc 1 371 44 view .LVU386
 1329 007a D278     		ldrb	r2, [r2, #3]	@ zero_extendqisi2
 1330              		.loc 1 371 24 view .LVU387
 1331 007c 0AB1     		cbz	r2, .L103
 1332              		.loc 1 371 59 discriminator 1 view .LVU388
 1333 007e 4FF0FF0E 		mov	lr, #255
 1334              	.LVL121:
 1335              	.L103:
 372:Core/Src/main.c ****                     if (g_combos[combo_idx].mask & XINPUT_DPAD_UP) up = true;
 1336              		.loc 1 372 21 is_stmt 1 view .LVU389
 1337              		.loc 1 372 24 is_stmt 0 view .LVU390
 1338 0082 14F0010F 		tst	r4, #1
 1339 0086 00D0     		beq	.L104
 1340              		.loc 1 372 71 discriminator 1 view .LVU391
 1341 0088 0F46     		mov	r7, r1
 1342              	.LVL122:
 1343              	.L104:
 373:Core/Src/main.c ****                     if (g_combos[combo_idx].mask & XINPUT_DPAD_DOWN) down = true;
 1344              		.loc 1 373 21 is_stmt 1 view .LVU392
 1345              		.loc 1 373 24 is_stmt 0 view .LVU393
 1346 008a 14F0020F 		tst	r4, #2
 1347 008e 00D0     		beq	.L105
 1348              		.loc 1 373 75 discriminator 1 view .LVU394
 1349 0090 0E46     		mov	r6, r1
 1350              	.LVL123:
 1351              	.L105:
 374:Core/Src/main.c ****                     if (g_combos[combo_idx].mask & XINPUT_DPAD_LEFT) left = true;
 1352              		.loc 1 374 21 is_stmt 1 view .LVU395
 1353              		.loc 1 374 24 is_stmt 0 view .LVU396
 1354 0092 14F0040F 		tst	r4, #4
 1355 0096 00D0     		beq	.L106
 1356              		.loc 1 374 75 discriminator 1 view .LVU397
 1357 0098 8846     		mov	r8, r1
 1358              	.LVL124:
 1359              	.L106:
 375:Core/Src/main.c ****                     if (g_combos[combo_idx].mask & XINPUT_DPAD_RIGHT) right = true;
 1360              		.loc 1 375 21 is_stmt 1 view .LVU398
 1361              		.loc 1 375 24 is_stmt 0 view .LVU399
 1362 009a 14F0080F 		tst	r4, #8
 1363 009e 00D1     		bne	.L107
 1364 00a0 6146     		mov	r1, ip
 1365              	.L107:
 1366              	.LVL125:
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 34


 376:Core/Src/main.c ****                 }
 377:Core/Src/main.c ****                 continue;
 1367              		.loc 1 377 17 is_stmt 1 view .LVU400
 1368 00a2 8C46     		mov	ip, r1
 1369              	.LVL126:
 1370              	.L100:
 1371              		.loc 1 377 17 is_stmt 0 view .LVU401
 1372              	.LBE18:
 1373              	.LBE17:
 362:Core/Src/main.c ****         if (key_states[i].is_pressed) {
 1374              		.loc 1 362 36 is_stmt 1 discriminator 2 view .LVU402
 1375 00a4 0133     		adds	r3, r3, #1
 1376              	.LVL127:
 1377              	.L97:
 362:Core/Src/main.c ****         if (key_states[i].is_pressed) {
 1378              		.loc 1 362 22 discriminator 1 view .LVU403
 1379 00a6 132B     		cmp	r3, #19
 1380 00a8 64DC     		bgt	.L152
 363:Core/Src/main.c ****             uint8_t id = key_map[i];
 1381              		.loc 1 363 9 view .LVU404
 363:Core/Src/main.c ****             uint8_t id = key_map[i];
 1382              		.loc 1 363 26 is_stmt 0 view .LVU405
 1383 00aa 03EBC301 		add	r1, r3, r3, lsl #3
 1384 00ae 664A     		ldr	r2, .L159+16
 1385 00b0 02EB8102 		add	r2, r2, r1, lsl #2
 1386 00b4 117B     		ldrb	r1, [r2, #12]	@ zero_extendqisi2
 363:Core/Src/main.c ****             uint8_t id = key_map[i];
 1387              		.loc 1 363 12 view .LVU406
 1388 00b6 0029     		cmp	r1, #0
 1389 00b8 F4D0     		beq	.L100
 1390              	.LBB19:
 364:Core/Src/main.c ****             
 1391              		.loc 1 364 13 is_stmt 1 view .LVU407
 364:Core/Src/main.c ****             
 1392              		.loc 1 364 21 is_stmt 0 view .LVU408
 1393 00ba 644A     		ldr	r2, .L159+20
 1394 00bc D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 1395              	.LVL128:
 366:Core/Src/main.c ****                 int combo_idx = id - BTN_COMBO_1;
 1396              		.loc 1 366 13 is_stmt 1 view .LVU409
 366:Core/Src/main.c ****                 int combo_idx = id - BTN_COMBO_1;
 1397              		.loc 1 366 35 is_stmt 0 view .LVU410
 1398 00be A2F16404 		sub	r4, r2, #100
 1399 00c2 E4B2     		uxtb	r4, r4
 366:Core/Src/main.c ****                 int combo_idx = id - BTN_COMBO_1;
 1400              		.loc 1 366 16 view .LVU411
 1401 00c4 032C     		cmp	r4, #3
 1402 00c6 CAD9     		bls	.L153
 378:Core/Src/main.c ****             }
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****             switch(id) {
 1403              		.loc 1 380 13 is_stmt 1 view .LVU412
 1404 00c8 092A     		cmp	r2, #9
 1405 00ca 3DD0     		beq	.L108
 1406 00cc 18D8     		bhi	.L109
 1407 00ce 052A     		cmp	r2, #5
 1408 00d0 31D0     		beq	.L110
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 35


 1409 00d2 0CD8     		bhi	.L111
 1410 00d4 032A     		cmp	r2, #3
 1411 00d6 43D0     		beq	.L146
 1412 00d8 05D8     		bhi	.L112
 1413 00da 012A     		cmp	r2, #1
 1414 00dc 42D0     		beq	.L147
 1415 00de 022A     		cmp	r2, #2
 1416 00e0 E0D1     		bne	.L100
 381:Core/Src/main.c ****                 case BTN_UP:    up=true; break;
 382:Core/Src/main.c ****                 case BTN_DOWN:  down=true; break;
 1417              		.loc 1 382 37 is_stmt 0 view .LVU413
 1418 00e2 0E46     		mov	r6, r1
 1419              	.LVL129:
 1420              		.loc 1 382 37 view .LVU414
 1421 00e4 DEE7     		b	.L100
 1422              	.LVL130:
 1423              	.L112:
 380:Core/Src/main.c ****                 case BTN_UP:    up=true; break;
 1424              		.loc 1 380 13 view .LVU415
 1425 00e6 042A     		cmp	r2, #4
 1426 00e8 DCD1     		bne	.L100
 383:Core/Src/main.c ****                 case BTN_LEFT:  left=true; break;
 384:Core/Src/main.c ****                 case BTN_RIGHT: right=true; break;
 1427              		.loc 1 384 38 view .LVU416
 1428 00ea 8C46     		mov	ip, r1
 1429              	.LVL131:
 1430              		.loc 1 384 38 view .LVU417
 1431 00ec DAE7     		b	.L100
 1432              	.LVL132:
 1433              	.L111:
 380:Core/Src/main.c ****                 case BTN_UP:    up=true; break;
 1434              		.loc 1 380 13 view .LVU418
 1435 00ee 072A     		cmp	r2, #7
 1436 00f0 24D0     		beq	.L113
 1437 00f2 082A     		cmp	r2, #8
 1438 00f4 25D0     		beq	.L114
 1439 00f6 062A     		cmp	r2, #6
 1440 00f8 D4D1     		bne	.L100
 385:Core/Src/main.c ****                 case BTN_START: btns_mask |= XINPUT_START; break;
 386:Core/Src/main.c ****                 case BTN_BACK:  btns_mask |= XINPUT_BACK; break;
 1441              		.loc 1 386 33 is_stmt 1 view .LVU419
 1442              		.loc 1 386 43 is_stmt 0 view .LVU420
 1443 00fa 40F02000 		orr	r0, r0, #32
 1444              	.LVL133:
 1445              		.loc 1 386 59 is_stmt 1 view .LVU421
 1446 00fe D1E7     		b	.L100
 1447              	.L109:
 380:Core/Src/main.c ****                 case BTN_UP:    up=true; break;
 1448              		.loc 1 380 13 is_stmt 0 view .LVU422
 1449 0100 0E2A     		cmp	r2, #14
 1450 0102 2AD0     		beq	.L116
 1451 0104 0ED8     		bhi	.L117
 1452 0106 0C2A     		cmp	r2, #12
 1453 0108 24D0     		beq	.L118
 1454 010a 06D8     		bhi	.L119
 1455 010c 0A2A     		cmp	r2, #10
 1456 010e 1ED0     		beq	.L120
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 36


 1457 0110 0B2A     		cmp	r2, #11
 1458 0112 C7D1     		bne	.L100
 387:Core/Src/main.c ****                 case BTN_L3:    btns_mask |= XINPUT_THUMB_L; break;
 388:Core/Src/main.c ****                 case BTN_R3:    btns_mask |= XINPUT_THUMB_R; break;
 389:Core/Src/main.c ****                 case BTN_LB:    btns_mask |= XINPUT_LB; break;
 390:Core/Src/main.c ****                 case BTN_RB:    btns_mask |= XINPUT_RB; break;
 391:Core/Src/main.c ****                 case BTN_GUIDE: btns_mask |= XINPUT_GUIDE; break;
 1459              		.loc 1 391 33 is_stmt 1 view .LVU423
 1460              		.loc 1 391 43 is_stmt 0 view .LVU424
 1461 0114 40F48060 		orr	r0, r0, #1024
 1462              	.LVL134:
 1463              		.loc 1 391 60 is_stmt 1 view .LVU425
 1464 0118 C4E7     		b	.L100
 1465              	.L119:
 380:Core/Src/main.c ****                 case BTN_UP:    up=true; break;
 1466              		.loc 1 380 13 is_stmt 0 view .LVU426
 1467 011a 0D2A     		cmp	r2, #13
 1468 011c C2D1     		bne	.L100
 392:Core/Src/main.c ****                 case BTN_A:     btns_mask |= XINPUT_BTN_A; break;
 393:Core/Src/main.c ****                 case BTN_B:     btns_mask |= XINPUT_BTN_B; break;
 1469              		.loc 1 393 33 is_stmt 1 view .LVU427
 1470              		.loc 1 393 43 is_stmt 0 view .LVU428
 1471 011e 40F40050 		orr	r0, r0, #8192
 1472              	.LVL135:
 1473              		.loc 1 393 60 is_stmt 1 view .LVU429
 1474 0122 BFE7     		b	.L100
 1475              	.L117:
 380:Core/Src/main.c ****                 case BTN_UP:    up=true; break;
 1476              		.loc 1 380 13 is_stmt 0 view .LVU430
 1477 0124 102A     		cmp	r2, #16
 1478 0126 1FD0     		beq	.L148
 1479 0128 112A     		cmp	r2, #17
 1480 012a 20D0     		beq	.L149
 1481 012c 0F2A     		cmp	r2, #15
 1482 012e B9D1     		bne	.L100
 394:Core/Src/main.c ****                 case BTN_X:     btns_mask |= XINPUT_BTN_X; break;
 395:Core/Src/main.c ****                 case BTN_Y:     btns_mask |= XINPUT_BTN_Y; break;
 1483              		.loc 1 395 33 is_stmt 1 view .LVU431
 1484              		.loc 1 395 43 is_stmt 0 view .LVU432
 1485 0130 40F40040 		orr	r0, r0, #32768
 1486              	.LVL136:
 1487              		.loc 1 395 60 is_stmt 1 view .LVU433
 1488 0134 B6E7     		b	.L100
 1489              	.L110:
 385:Core/Src/main.c ****                 case BTN_BACK:  btns_mask |= XINPUT_BACK; break;
 1490              		.loc 1 385 33 view .LVU434
 385:Core/Src/main.c ****                 case BTN_BACK:  btns_mask |= XINPUT_BACK; break;
 1491              		.loc 1 385 43 is_stmt 0 view .LVU435
 1492 0136 40F01000 		orr	r0, r0, #16
 1493              	.LVL137:
 385:Core/Src/main.c ****                 case BTN_BACK:  btns_mask |= XINPUT_BACK; break;
 1494              		.loc 1 385 60 is_stmt 1 view .LVU436
 1495 013a B3E7     		b	.L100
 1496              	.L113:
 387:Core/Src/main.c ****                 case BTN_R3:    btns_mask |= XINPUT_THUMB_R; break;
 1497              		.loc 1 387 33 view .LVU437
 387:Core/Src/main.c ****                 case BTN_R3:    btns_mask |= XINPUT_THUMB_R; break;
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 37


 1498              		.loc 1 387 43 is_stmt 0 view .LVU438
 1499 013c 40F04000 		orr	r0, r0, #64
 1500              	.LVL138:
 387:Core/Src/main.c ****                 case BTN_R3:    btns_mask |= XINPUT_THUMB_R; break;
 1501              		.loc 1 387 62 is_stmt 1 view .LVU439
 1502 0140 B0E7     		b	.L100
 1503              	.L114:
 388:Core/Src/main.c ****                 case BTN_LB:    btns_mask |= XINPUT_LB; break;
 1504              		.loc 1 388 33 view .LVU440
 388:Core/Src/main.c ****                 case BTN_LB:    btns_mask |= XINPUT_LB; break;
 1505              		.loc 1 388 43 is_stmt 0 view .LVU441
 1506 0142 40F08000 		orr	r0, r0, #128
 1507              	.LVL139:
 388:Core/Src/main.c ****                 case BTN_LB:    btns_mask |= XINPUT_LB; break;
 1508              		.loc 1 388 62 is_stmt 1 view .LVU442
 1509 0146 ADE7     		b	.L100
 1510              	.L108:
 389:Core/Src/main.c ****                 case BTN_RB:    btns_mask |= XINPUT_RB; break;
 1511              		.loc 1 389 33 view .LVU443
 389:Core/Src/main.c ****                 case BTN_RB:    btns_mask |= XINPUT_RB; break;
 1512              		.loc 1 389 43 is_stmt 0 view .LVU444
 1513 0148 40F48070 		orr	r0, r0, #256
 1514              	.LVL140:
 389:Core/Src/main.c ****                 case BTN_RB:    btns_mask |= XINPUT_RB; break;
 1515              		.loc 1 389 57 is_stmt 1 view .LVU445
 1516 014c AAE7     		b	.L100
 1517              	.L120:
 390:Core/Src/main.c ****                 case BTN_GUIDE: btns_mask |= XINPUT_GUIDE; break;
 1518              		.loc 1 390 33 view .LVU446
 390:Core/Src/main.c ****                 case BTN_GUIDE: btns_mask |= XINPUT_GUIDE; break;
 1519              		.loc 1 390 43 is_stmt 0 view .LVU447
 1520 014e 40F40070 		orr	r0, r0, #512
 1521              	.LVL141:
 390:Core/Src/main.c ****                 case BTN_GUIDE: btns_mask |= XINPUT_GUIDE; break;
 1522              		.loc 1 390 57 is_stmt 1 view .LVU448
 1523 0152 A7E7     		b	.L100
 1524              	.L118:
 392:Core/Src/main.c ****                 case BTN_B:     btns_mask |= XINPUT_BTN_B; break;
 1525              		.loc 1 392 33 view .LVU449
 392:Core/Src/main.c ****                 case BTN_B:     btns_mask |= XINPUT_BTN_B; break;
 1526              		.loc 1 392 43 is_stmt 0 view .LVU450
 1527 0154 40F48050 		orr	r0, r0, #4096
 1528              	.LVL142:
 392:Core/Src/main.c ****                 case BTN_B:     btns_mask |= XINPUT_BTN_B; break;
 1529              		.loc 1 392 60 is_stmt 1 view .LVU451
 1530 0158 A4E7     		b	.L100
 1531              	.L116:
 394:Core/Src/main.c ****                 case BTN_Y:     btns_mask |= XINPUT_BTN_Y; break;
 1532              		.loc 1 394 33 view .LVU452
 394:Core/Src/main.c ****                 case BTN_Y:     btns_mask |= XINPUT_BTN_Y; break;
 1533              		.loc 1 394 43 is_stmt 0 view .LVU453
 1534 015a 40F48040 		orr	r0, r0, #16384
 1535              	.LVL143:
 394:Core/Src/main.c ****                 case BTN_Y:     btns_mask |= XINPUT_BTN_Y; break;
 1536              		.loc 1 394 60 is_stmt 1 view .LVU454
 1537 015e A1E7     		b	.L100
 1538              	.L146:
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 38


 383:Core/Src/main.c ****                 case BTN_RIGHT: right=true; break;
 1539              		.loc 1 383 37 is_stmt 0 view .LVU455
 1540 0160 8846     		mov	r8, r1
 1541              	.LVL144:
 383:Core/Src/main.c ****                 case BTN_RIGHT: right=true; break;
 1542              		.loc 1 383 37 view .LVU456
 1543 0162 9FE7     		b	.L100
 1544              	.LVL145:
 1545              	.L147:
 381:Core/Src/main.c ****                 case BTN_DOWN:  down=true; break;
 1546              		.loc 1 381 35 view .LVU457
 1547 0164 0F46     		mov	r7, r1
 1548              	.LVL146:
 381:Core/Src/main.c ****                 case BTN_DOWN:  down=true; break;
 1549              		.loc 1 381 35 view .LVU458
 1550 0166 9DE7     		b	.L100
 1551              	.LVL147:
 1552              	.L148:
 396:Core/Src/main.c ****                 case BTN_LT:    trigger_l = 255; break;
 1553              		.loc 1 396 43 view .LVU459
 1554 0168 FF22     		movs	r2, #255
 1555              	.LVL148:
 1556              		.loc 1 396 43 view .LVU460
 1557 016a 9146     		mov	r9, r2
 1558              	.LVL149:
 1559              		.loc 1 396 43 view .LVU461
 1560 016c 9AE7     		b	.L100
 1561              	.LVL150:
 1562              	.L149:
 397:Core/Src/main.c ****                 case BTN_RT:    trigger_r = 255; break;
 1563              		.loc 1 397 43 view .LVU462
 1564 016e 4FF0FF0E 		mov	lr, #255
 1565              	.LVL151:
 1566              		.loc 1 397 43 view .LVU463
 1567 0172 97E7     		b	.L100
 1568              	.LVL152:
 1569              	.L152:
 1570              		.loc 1 397 43 view .LVU464
 1571              	.LBE19:
 1572              	.LBE20:
 398:Core/Src/main.c ****                 default: break;
 399:Core/Src/main.c ****             }
 400:Core/Src/main.c ****         }
 401:Core/Src/main.c ****     }
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****     if (g_socd_mode == 2) {
 1573              		.loc 1 403 5 is_stmt 1 view .LVU465
 1574              		.loc 1 403 21 is_stmt 0 view .LVU466
 1575 0174 364B     		ldr	r3, .L159+24
 1576              	.LVL153:
 1577              		.loc 1 403 21 view .LVU467
 1578 0176 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1579              		.loc 1 403 8 view .LVU468
 1580 0178 022B     		cmp	r3, #2
 1581 017a 13D0     		beq	.L154
 1582              	.L125:
 404:Core/Src/main.c ****         if (left && !last_left_state) last_lr_winner = -1;
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 39


 405:Core/Src/main.c ****         if (right && !last_right_state) last_lr_winner = 1;
 406:Core/Src/main.c ****         if (up && !last_up_state) last_ud_winner = 1;
 407:Core/Src/main.c ****         if (down && !last_down_state) last_ud_winner = -1;
 408:Core/Src/main.c ****         last_left_state = left; last_right_state = right;
 409:Core/Src/main.c ****         last_up_state = up; last_down_state = down;
 410:Core/Src/main.c ****     }
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****     if (left && right) {
 1583              		.loc 1 412 5 is_stmt 1 view .LVU469
 1584              		.loc 1 412 8 is_stmt 0 view .LVU470
 1585 017c 4246     		mov	r2, r8
 1586 017e 002A     		cmp	r2, #0
 1587 0180 41D0     		beq	.L130
 1588              		.loc 1 412 14 discriminator 1 view .LVU471
 1589 0182 BCF1000F 		cmp	ip, #0
 1590 0186 3CD0     		beq	.L131
 413:Core/Src/main.c ****         if (g_socd_mode == 0) { }
 1591              		.loc 1 413 9 is_stmt 1 view .LVU472
 1592              		.loc 1 413 12 is_stmt 0 view .LVU473
 1593 0188 002B     		cmp	r3, #0
 1594 018a 41D0     		beq	.L132
 414:Core/Src/main.c ****         else if (g_socd_mode == 1) { }
 1595              		.loc 1 414 14 is_stmt 1 view .LVU474
 1596              		.loc 1 414 17 is_stmt 0 view .LVU475
 1597 018c 012B     		cmp	r3, #1
 1598 018e 3FD0     		beq	.L132
 415:Core/Src/main.c ****         else if (g_socd_mode == 2) { 
 1599              		.loc 1 415 14 is_stmt 1 view .LVU476
 1600              		.loc 1 415 17 is_stmt 0 view .LVU477
 1601 0190 022B     		cmp	r3, #2
 1602 0192 3DD1     		bne	.L132
 416:Core/Src/main.c ****             if (last_lr_winner == -1) btns_mask |= XINPUT_DPAD_LEFT;
 1603              		.loc 1 416 13 is_stmt 1 view .LVU478
 1604              		.loc 1 416 32 is_stmt 0 view .LVU479
 1605 0194 2F4A     		ldr	r2, .L159+28
 1606 0196 1268     		ldr	r2, [r2]
 1607              		.loc 1 416 16 view .LVU480
 1608 0198 B2F1FF3F 		cmp	r2, #-1
 1609 019c 2ED0     		beq	.L155
 417:Core/Src/main.c ****             else btns_mask |= XINPUT_DPAD_RIGHT;
 1610              		.loc 1 417 18 is_stmt 1 view .LVU481
 1611              		.loc 1 417 28 is_stmt 0 view .LVU482
 1612 019e 40F00800 		orr	r0, r0, #8
 1613              	.LVL154:
 1614              		.loc 1 417 28 view .LVU483
 1615 01a2 35E0     		b	.L132
 1616              	.L154:
 404:Core/Src/main.c ****         if (right && !last_right_state) last_lr_winner = 1;
 1617              		.loc 1 404 9 is_stmt 1 view .LVU484
 404:Core/Src/main.c ****         if (right && !last_right_state) last_lr_winner = 1;
 1618              		.loc 1 404 12 is_stmt 0 view .LVU485
 1619 01a4 4246     		mov	r2, r8
 1620 01a6 32B1     		cbz	r2, .L126
 404:Core/Src/main.c ****         if (right && !last_right_state) last_lr_winner = 1;
 1621              		.loc 1 404 21 discriminator 1 view .LVU486
 1622 01a8 2B4A     		ldr	r2, .L159+32
 1623 01aa 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 40


 404:Core/Src/main.c ****         if (right && !last_right_state) last_lr_winner = 1;
 1624              		.loc 1 404 18 discriminator 1 view .LVU487
 1625 01ac 1AB9     		cbnz	r2, .L126
 404:Core/Src/main.c ****         if (right && !last_right_state) last_lr_winner = 1;
 1626              		.loc 1 404 39 is_stmt 1 discriminator 2 view .LVU488
 404:Core/Src/main.c ****         if (right && !last_right_state) last_lr_winner = 1;
 1627              		.loc 1 404 54 is_stmt 0 discriminator 2 view .LVU489
 1628 01ae 294A     		ldr	r2, .L159+28
 1629 01b0 4FF0FF31 		mov	r1, #-1
 1630 01b4 1160     		str	r1, [r2]
 1631              	.L126:
 405:Core/Src/main.c ****         if (up && !last_up_state) last_ud_winner = 1;
 1632              		.loc 1 405 9 is_stmt 1 view .LVU490
 405:Core/Src/main.c ****         if (up && !last_up_state) last_ud_winner = 1;
 1633              		.loc 1 405 12 is_stmt 0 view .LVU491
 1634 01b6 BCF1000F 		cmp	ip, #0
 1635 01ba 05D0     		beq	.L127
 405:Core/Src/main.c ****         if (up && !last_up_state) last_ud_winner = 1;
 1636              		.loc 1 405 22 discriminator 1 view .LVU492
 1637 01bc 274A     		ldr	r2, .L159+36
 1638 01be 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 405:Core/Src/main.c ****         if (up && !last_up_state) last_ud_winner = 1;
 1639              		.loc 1 405 19 discriminator 1 view .LVU493
 1640 01c0 12B9     		cbnz	r2, .L127
 405:Core/Src/main.c ****         if (up && !last_up_state) last_ud_winner = 1;
 1641              		.loc 1 405 41 is_stmt 1 discriminator 2 view .LVU494
 405:Core/Src/main.c ****         if (up && !last_up_state) last_ud_winner = 1;
 1642              		.loc 1 405 56 is_stmt 0 discriminator 2 view .LVU495
 1643 01c2 244A     		ldr	r2, .L159+28
 1644 01c4 0121     		movs	r1, #1
 1645 01c6 1160     		str	r1, [r2]
 1646              	.L127:
 406:Core/Src/main.c ****         if (down && !last_down_state) last_ud_winner = -1;
 1647              		.loc 1 406 9 is_stmt 1 view .LVU496
 406:Core/Src/main.c ****         if (down && !last_down_state) last_ud_winner = -1;
 1648              		.loc 1 406 12 is_stmt 0 view .LVU497
 1649 01c8 2FB1     		cbz	r7, .L128
 406:Core/Src/main.c ****         if (down && !last_down_state) last_ud_winner = -1;
 1650              		.loc 1 406 19 discriminator 1 view .LVU498
 1651 01ca 254A     		ldr	r2, .L159+40
 1652 01cc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 406:Core/Src/main.c ****         if (down && !last_down_state) last_ud_winner = -1;
 1653              		.loc 1 406 16 discriminator 1 view .LVU499
 1654 01ce 12B9     		cbnz	r2, .L128
 406:Core/Src/main.c ****         if (down && !last_down_state) last_ud_winner = -1;
 1655              		.loc 1 406 35 is_stmt 1 discriminator 2 view .LVU500
 406:Core/Src/main.c ****         if (down && !last_down_state) last_ud_winner = -1;
 1656              		.loc 1 406 50 is_stmt 0 discriminator 2 view .LVU501
 1657 01d0 244A     		ldr	r2, .L159+44
 1658 01d2 0121     		movs	r1, #1
 1659 01d4 1160     		str	r1, [r2]
 1660              	.L128:
 407:Core/Src/main.c ****         last_left_state = left; last_right_state = right;
 1661              		.loc 1 407 9 is_stmt 1 view .LVU502
 407:Core/Src/main.c ****         last_left_state = left; last_right_state = right;
 1662              		.loc 1 407 12 is_stmt 0 view .LVU503
 1663 01d6 36B1     		cbz	r6, .L129
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 41


 407:Core/Src/main.c ****         last_left_state = left; last_right_state = right;
 1664              		.loc 1 407 21 discriminator 1 view .LVU504
 1665 01d8 234A     		ldr	r2, .L159+48
 1666 01da 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 407:Core/Src/main.c ****         last_left_state = left; last_right_state = right;
 1667              		.loc 1 407 18 discriminator 1 view .LVU505
 1668 01dc 1AB9     		cbnz	r2, .L129
 407:Core/Src/main.c ****         last_left_state = left; last_right_state = right;
 1669              		.loc 1 407 39 is_stmt 1 discriminator 2 view .LVU506
 407:Core/Src/main.c ****         last_left_state = left; last_right_state = right;
 1670              		.loc 1 407 54 is_stmt 0 discriminator 2 view .LVU507
 1671 01de 214A     		ldr	r2, .L159+44
 1672 01e0 4FF0FF31 		mov	r1, #-1
 1673 01e4 1160     		str	r1, [r2]
 1674              	.L129:
 408:Core/Src/main.c ****         last_up_state = up; last_down_state = down;
 1675              		.loc 1 408 9 is_stmt 1 view .LVU508
 408:Core/Src/main.c ****         last_up_state = up; last_down_state = down;
 1676              		.loc 1 408 25 is_stmt 0 view .LVU509
 1677 01e6 1C4A     		ldr	r2, .L159+32
 1678 01e8 82F80080 		strb	r8, [r2]
 408:Core/Src/main.c ****         last_up_state = up; last_down_state = down;
 1679              		.loc 1 408 33 is_stmt 1 view .LVU510
 408:Core/Src/main.c ****         last_up_state = up; last_down_state = down;
 1680              		.loc 1 408 50 is_stmt 0 view .LVU511
 1681 01ec 1B4A     		ldr	r2, .L159+36
 1682 01ee 82F800C0 		strb	ip, [r2]
 409:Core/Src/main.c ****     }
 1683              		.loc 1 409 9 is_stmt 1 view .LVU512
 409:Core/Src/main.c ****     }
 1684              		.loc 1 409 23 is_stmt 0 view .LVU513
 1685 01f2 1B4A     		ldr	r2, .L159+40
 1686 01f4 1770     		strb	r7, [r2]
 409:Core/Src/main.c ****     }
 1687              		.loc 1 409 29 is_stmt 1 view .LVU514
 409:Core/Src/main.c ****     }
 1688              		.loc 1 409 45 is_stmt 0 view .LVU515
 1689 01f6 1C4A     		ldr	r2, .L159+48
 1690 01f8 1670     		strb	r6, [r2]
 1691 01fa BFE7     		b	.L125
 1692              	.L155:
 416:Core/Src/main.c ****             else btns_mask |= XINPUT_DPAD_RIGHT;
 1693              		.loc 1 416 39 is_stmt 1 discriminator 1 view .LVU516
 416:Core/Src/main.c ****             else btns_mask |= XINPUT_DPAD_RIGHT;
 1694              		.loc 1 416 49 is_stmt 0 discriminator 1 view .LVU517
 1695 01fc 40F00400 		orr	r0, r0, #4
 1696              	.LVL155:
 416:Core/Src/main.c ****             else btns_mask |= XINPUT_DPAD_RIGHT;
 1697              		.loc 1 416 49 discriminator 1 view .LVU518
 1698 0200 06E0     		b	.L132
 1699              	.L131:
 418:Core/Src/main.c ****         }
 419:Core/Src/main.c ****     } else {
 420:Core/Src/main.c ****         if (left) btns_mask |= XINPUT_DPAD_LEFT;
 1700              		.loc 1 420 9 is_stmt 1 view .LVU519
 1701              		.loc 1 420 19 discriminator 1 view .LVU520
 1702              		.loc 1 420 29 is_stmt 0 discriminator 1 view .LVU521
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 42


 1703 0202 40F00400 		orr	r0, r0, #4
 1704              	.LVL156:
 1705              	.L130:
 421:Core/Src/main.c ****         if (right) btns_mask |= XINPUT_DPAD_RIGHT;
 1706              		.loc 1 421 9 is_stmt 1 view .LVU522
 1707              		.loc 1 421 12 is_stmt 0 view .LVU523
 1708 0206 BCF1000F 		cmp	ip, #0
 1709 020a 01D0     		beq	.L132
 1710              		.loc 1 421 20 is_stmt 1 discriminator 1 view .LVU524
 1711              		.loc 1 421 30 is_stmt 0 discriminator 1 view .LVU525
 1712 020c 40F00800 		orr	r0, r0, #8
 1713              	.LVL157:
 1714              	.L132:
 422:Core/Src/main.c ****     }
 423:Core/Src/main.c ****     
 424:Core/Src/main.c ****     if (up && down) { 
 1715              		.loc 1 424 5 is_stmt 1 view .LVU526
 1716              		.loc 1 424 8 is_stmt 0 view .LVU527
 1717 0210 77B3     		cbz	r7, .L134
 1718              		.loc 1 424 12 discriminator 1 view .LVU528
 1719 0212 5EB3     		cbz	r6, .L135
 425:Core/Src/main.c ****         if (g_socd_mode == 0) { }
 1720              		.loc 1 425 9 is_stmt 1 view .LVU529
 1721              		.loc 1 425 12 is_stmt 0 view .LVU530
 1722 0214 7BB3     		cbz	r3, .L136
 426:Core/Src/main.c ****         else if (g_socd_mode == 1) { btns_mask |= XINPUT_DPAD_UP; } 
 1723              		.loc 1 426 14 is_stmt 1 view .LVU531
 1724              		.loc 1 426 17 is_stmt 0 view .LVU532
 1725 0216 012B     		cmp	r3, #1
 1726 0218 08D0     		beq	.L156
 427:Core/Src/main.c ****         else if (g_socd_mode == 2) { 
 1727              		.loc 1 427 14 is_stmt 1 view .LVU533
 1728              		.loc 1 427 17 is_stmt 0 view .LVU534
 1729 021a 022B     		cmp	r3, #2
 1730 021c 2BD1     		bne	.L136
 428:Core/Src/main.c ****             if (last_ud_winner == 1) btns_mask |= XINPUT_DPAD_UP;
 1731              		.loc 1 428 13 is_stmt 1 view .LVU535
 1732              		.loc 1 428 32 is_stmt 0 view .LVU536
 1733 021e 114B     		ldr	r3, .L159+44
 1734 0220 1B68     		ldr	r3, [r3]
 1735              		.loc 1 428 16 view .LVU537
 1736 0222 012B     		cmp	r3, #1
 1737 0224 05D0     		beq	.L157
 429:Core/Src/main.c ****             else btns_mask |= XINPUT_DPAD_DOWN;
 1738              		.loc 1 429 18 is_stmt 1 view .LVU538
 1739              		.loc 1 429 28 is_stmt 0 view .LVU539
 1740 0226 40F00200 		orr	r0, r0, #2
 1741              	.LVL158:
 1742              		.loc 1 429 28 view .LVU540
 1743 022a 24E0     		b	.L136
 1744              	.L156:
 426:Core/Src/main.c ****         else if (g_socd_mode == 2) { 
 1745              		.loc 1 426 38 is_stmt 1 discriminator 1 view .LVU541
 426:Core/Src/main.c ****         else if (g_socd_mode == 2) { 
 1746              		.loc 1 426 48 is_stmt 0 discriminator 1 view .LVU542
 1747 022c 40F00100 		orr	r0, r0, #1
 1748              	.LVL159:
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 43


 426:Core/Src/main.c ****         else if (g_socd_mode == 2) { 
 1749              		.loc 1 426 48 discriminator 1 view .LVU543
 1750 0230 21E0     		b	.L136
 1751              	.L157:
 428:Core/Src/main.c ****             if (last_ud_winner == 1) btns_mask |= XINPUT_DPAD_UP;
 1752              		.loc 1 428 38 is_stmt 1 discriminator 1 view .LVU544
 428:Core/Src/main.c ****             if (last_ud_winner == 1) btns_mask |= XINPUT_DPAD_UP;
 1753              		.loc 1 428 48 is_stmt 0 discriminator 1 view .LVU545
 1754 0232 40F00100 		orr	r0, r0, #1
 1755              	.LVL160:
 428:Core/Src/main.c ****             if (last_ud_winner == 1) btns_mask |= XINPUT_DPAD_UP;
 1756              		.loc 1 428 48 discriminator 1 view .LVU546
 1757 0236 1EE0     		b	.L136
 1758              	.L160:
 1759              		.align	2
 1760              	.L159:
 1761 0238 00000000 		.word	g_input_enabled
 1762 023c 00000000 		.word	prev_report.3
 1763 0240 00000000 		.word	hUsbDeviceFS
 1764 0244 00000000 		.word	g_combos
 1765 0248 00000000 		.word	key_states
 1766 024c 00000000 		.word	key_map
 1767 0250 00000000 		.word	g_socd_mode
 1768 0254 00000000 		.word	last_lr_winner
 1769 0258 00000000 		.word	last_left_state
 1770 025c 00000000 		.word	last_right_state
 1771 0260 00000000 		.word	last_up_state
 1772 0264 00000000 		.word	last_ud_winner
 1773 0268 00000000 		.word	last_down_state
 1774              	.L135:
 430:Core/Src/main.c ****         }
 431:Core/Src/main.c ****     } else {
 432:Core/Src/main.c ****         if (up) btns_mask |= XINPUT_DPAD_UP;
 1775              		.loc 1 432 9 is_stmt 1 view .LVU547
 1776              		.loc 1 432 17 discriminator 1 view .LVU548
 1777              		.loc 1 432 27 is_stmt 0 discriminator 1 view .LVU549
 1778 026c 40F00100 		orr	r0, r0, #1
 1779              	.LVL161:
 1780              	.L134:
 433:Core/Src/main.c ****         if (down) btns_mask |= XINPUT_DPAD_DOWN;
 1781              		.loc 1 433 9 is_stmt 1 view .LVU550
 1782              		.loc 1 433 12 is_stmt 0 view .LVU551
 1783 0270 0EB1     		cbz	r6, .L136
 1784              		.loc 1 433 19 is_stmt 1 discriminator 1 view .LVU552
 1785              		.loc 1 433 29 is_stmt 0 discriminator 1 view .LVU553
 1786 0272 40F00200 		orr	r0, r0, #2
 1787              	.LVL162:
 1788              	.L136:
 434:Core/Src/main.c ****     }
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****     report.buttons = btns_mask;
 1789              		.loc 1 436 5 is_stmt 1 view .LVU554
 1790              		.loc 1 436 20 is_stmt 0 view .LVU555
 1791 0276 ADF80600 		strh	r0, [sp, #6]	@ movhi
 437:Core/Src/main.c ****     report.lt = trigger_l;
 1792              		.loc 1 437 5 is_stmt 1 view .LVU556
 1793              		.loc 1 437 15 is_stmt 0 view .LVU557
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 44


 1794 027a 8DF80890 		strb	r9, [sp, #8]
 438:Core/Src/main.c ****     report.rt = trigger_r;
 1795              		.loc 1 438 5 is_stmt 1 view .LVU558
 1796              		.loc 1 438 15 is_stmt 0 view .LVU559
 1797 027e 8DF809E0 		strb	lr, [sp, #9]
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****     if (memcmp(&report, &prev_report, sizeof(XInputReport_t)) != 0) {
 1798              		.loc 1 440 5 is_stmt 1 view .LVU560
 1799              		.loc 1 440 9 is_stmt 0 view .LVU561
 1800 0282 1422     		movs	r2, #20
 1801 0284 0A49     		ldr	r1, .L161
 1802 0286 01A8     		add	r0, sp, #4
 1803              	.LVL163:
 1804              		.loc 1 440 9 view .LVU562
 1805 0288 FFF7FEFF 		bl	memcmp
 1806              	.LVL164:
 1807              		.loc 1 440 8 discriminator 1 view .LVU563
 1808 028c 10B9     		cbnz	r0, .L158
 1809              	.LVL165:
 1810              	.L96:
 441:Core/Src/main.c ****         if (USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report, sizeof(report)) == USBD_OK) {
 442:Core/Src/main.c ****             prev_report = report;
 443:Core/Src/main.c ****         }
 444:Core/Src/main.c ****     }
 445:Core/Src/main.c **** }
 1811              		.loc 1 445 1 view .LVU564
 1812 028e 07B0     		add	sp, sp, #28
 1813              	.LCFI12:
 1814              		.cfi_remember_state
 1815              		.cfi_def_cfa_offset 28
 1816              		@ sp needed
 1817 0290 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1818              	.LVL166:
 1819              	.L158:
 1820              	.LCFI13:
 1821              		.cfi_restore_state
 441:Core/Src/main.c ****         if (USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report, sizeof(report)) == USBD_OK) {
 1822              		.loc 1 441 9 is_stmt 1 view .LVU565
 441:Core/Src/main.c ****         if (USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report, sizeof(report)) == USBD_OK) {
 1823              		.loc 1 441 13 is_stmt 0 view .LVU566
 1824 0294 1422     		movs	r2, #20
 1825 0296 01A9     		add	r1, sp, #4
 1826 0298 0648     		ldr	r0, .L161+4
 1827 029a FFF7FEFF 		bl	USBD_HID_SendReport
 1828              	.LVL167:
 441:Core/Src/main.c ****         if (USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report, sizeof(report)) == USBD_OK) {
 1829              		.loc 1 441 12 discriminator 1 view .LVU567
 1830 029e 0028     		cmp	r0, #0
 1831 02a0 F5D1     		bne	.L96
 442:Core/Src/main.c ****         }
 1832              		.loc 1 442 13 is_stmt 1 view .LVU568
 442:Core/Src/main.c ****         }
 1833              		.loc 1 442 25 is_stmt 0 view .LVU569
 1834 02a2 034C     		ldr	r4, .L161
 1835 02a4 01AD     		add	r5, sp, #4
 1836 02a6 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1837 02a8 0FC4     		stmia	r4!, {r0, r1, r2, r3}
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 45


 1838 02aa 2B68     		ldr	r3, [r5]
 1839 02ac 2360     		str	r3, [r4]
 1840 02ae EEE7     		b	.L96
 1841              	.L162:
 1842              		.align	2
 1843              	.L161:
 1844 02b0 00000000 		.word	prev_report.3
 1845 02b4 00000000 		.word	hUsbDeviceFS
 1846              		.cfi_endproc
 1847              	.LFE141:
 1849              		.section	.text.WebHID_DataReceived_Callback,"ax",%progbits
 1850              		.align	1
 1851              		.global	WebHID_DataReceived_Callback
 1852              		.syntax unified
 1853              		.thumb
 1854              		.thumb_func
 1856              	WebHID_DataReceived_Callback:
 1857              	.LVL168:
 1858              	.LFB142:
 446:Core/Src/main.c **** 
 447:Core/Src/main.c **** // --- WebHID コールバック ---
 448:Core/Src/main.c **** void WebHID_DataReceived_Callback(uint8_t* data, uint32_t len) {
 1859              		.loc 1 448 64 is_stmt 1 view -0
 1860              		.cfi_startproc
 1861              		@ args = 0, pretend = 0, frame = 0
 1862              		@ frame_needed = 0, uses_anonymous_args = 0
 1863              		.loc 1 448 64 is_stmt 0 view .LVU571
 1864 0000 08B5     		push	{r3, lr}
 1865              	.LCFI14:
 1866              		.cfi_def_cfa_offset 8
 1867              		.cfi_offset 3, -8
 1868              		.cfi_offset 14, -4
 449:Core/Src/main.c ****     uint8_t cmd = data[0]; 
 1869              		.loc 1 449 5 is_stmt 1 view .LVU572
 1870              		.loc 1 449 13 is_stmt 0 view .LVU573
 1871 0002 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1872              	.LVL169:
 450:Core/Src/main.c ****     
 451:Core/Src/main.c ****     if (cmd == CMD_READ_SENSORS) {
 1873              		.loc 1 451 5 is_stmt 1 view .LVU574
 1874              		.loc 1 451 8 is_stmt 0 view .LVU575
 1875 0004 302B     		cmp	r3, #48
 1876 0006 2CD0     		beq	.L201
 452:Core/Src/main.c ****         static uint8_t tx[64];
 453:Core/Src/main.c ****         memset(tx, 0, 64);
 454:Core/Src/main.c ****         tx[0] = CMD_READ_SENSORS;
 455:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 456:Core/Src/main.c ****             float val = key_states[i].current_mm / TRAVEL_DISTANCE_MM;
 457:Core/Src/main.c ****             if (val > 1.0f) val = 1.0f; else if (val < 0.0f) val = 0.0f;
 458:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 459:Core/Src/main.c ****         }
 460:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+21] = key_states[i].is_pressed ? 1 : 0;
 461:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 462:Core/Src/main.c ****             float val = key_states[i].anchor_mm / TRAVEL_DISTANCE_MM;
 463:Core/Src/main.c ****             if (val > 1.0f) val = 1.0f; else if (val < 0.0f) val = 0.0f;
 464:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 465:Core/Src/main.c ****         }
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 46


 466:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 467:Core/Src/main.c ****     }
 468:Core/Src/main.c ****     else if (cmd == CMD_GET_CONFIG) { 
 1877              		.loc 1 468 10 is_stmt 1 view .LVU576
 1878              		.loc 1 468 13 is_stmt 0 view .LVU577
 1879 0008 102B     		cmp	r3, #16
 1880 000a 00F0A180 		beq	.L202
 469:Core/Src/main.c ****         static uint8_t tx[64];
 470:Core/Src/main.c ****         memset(tx, 0, 64);
 471:Core/Src/main.c ****         tx[0] = CMD_GET_CONFIG;
 472:Core/Src/main.c ****         tx[1] = g_socd_mode;
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+2] = (uint8_t)(key_states[i].actuation_point * 10.0f);
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 475:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 476:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 477:Core/Src/main.c ****     }
 478:Core/Src/main.c ****     else if (cmd == CMD_GET_COMBOS) {
 1881              		.loc 1 478 10 is_stmt 1 view .LVU578
 1882              		.loc 1 478 13 is_stmt 0 view .LVU579
 1883 000e 112B     		cmp	r3, #17
 1884 0010 00F0E980 		beq	.L203
 479:Core/Src/main.c ****         static uint8_t tx[64];
 480:Core/Src/main.c ****         memset(tx, 0, 64);
 481:Core/Src/main.c ****         tx[0] = CMD_GET_COMBOS;
 482:Core/Src/main.c ****         for(int i=0; i<COMBO_COUNT; i++) {
 483:Core/Src/main.c ****             int offset = 1 + (i * 4);
 484:Core/Src/main.c ****             tx[offset] = g_combos[i].mask & 0xFF;
 485:Core/Src/main.c ****             tx[offset+1] = (g_combos[i].mask >> 8) & 0xFF;
 486:Core/Src/main.c ****             tx[offset+2] = g_combos[i].lt;
 487:Core/Src/main.c ****             tx[offset+3] = g_combos[i].rt;
 488:Core/Src/main.c ****         }
 489:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 490:Core/Src/main.c ****     }
 491:Core/Src/main.c ****     else if (cmd == CMD_SET_CONFIG) {
 1885              		.loc 1 491 10 is_stmt 1 view .LVU580
 1886              		.loc 1 491 13 is_stmt 0 view .LVU581
 1887 0014 202B     		cmp	r3, #32
 1888 0016 00F01281 		beq	.L204
 492:Core/Src/main.c ****         uint8_t id = data[1];
 493:Core/Src/main.c ****         if (id < KEY_COUNT) {
 494:Core/Src/main.c ****             float ap = (float)data[2] / 10.0f;
 495:Core/Src/main.c ****             if (ap < 0.1f) ap = 0.1f; 
 496:Core/Src/main.c ****             if (ap > 3.0f) ap = 3.0f;
 497:Core/Src/main.c ****             key_states[id].actuation_point = ap;
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****             float rt = (float)data[3] / 10.0f;
 500:Core/Src/main.c ****             if (rt < 0.1f) rt = 0.1f; 
 501:Core/Src/main.c ****             if (rt > 3.0f) rt = 3.0f;
 502:Core/Src/main.c ****             key_states[id].rt_press = rt; key_states[id].rt_release = rt;
 503:Core/Src/main.c ****             
 504:Core/Src/main.c ****             float top = (float)data[4] / 100.0f;
 505:Core/Src/main.c ****             float btm = (float)data[5] / 100.0f;
 506:Core/Src/main.c ****             key_states[id].top_deadzone = top;
 507:Core/Src/main.c ****             key_states[id].bottom_deadzone = btm;
 508:Core/Src/main.c ****         }
 509:Core/Src/main.c ****     }
 510:Core/Src/main.c ****     else if (cmd == CMD_SET_SOCD) { g_socd_mode = data[1]; }
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 47


 1889              		.loc 1 510 10 is_stmt 1 view .LVU582
 1890              		.loc 1 510 13 is_stmt 0 view .LVU583
 1891 001a 602B     		cmp	r3, #96
 1892 001c 00F07081 		beq	.L205
 511:Core/Src/main.c ****     else if (cmd == CMD_SET_MAPPING) { 
 1893              		.loc 1 511 10 is_stmt 1 view .LVU584
 1894              		.loc 1 511 13 is_stmt 0 view .LVU585
 1895 0020 702B     		cmp	r3, #112
 1896 0022 00F07181 		beq	.L206
 512:Core/Src/main.c ****         uint8_t id = data[1];
 513:Core/Src/main.c ****         uint8_t btn = data[2];
 514:Core/Src/main.c ****         if (id < KEY_COUNT) key_map[id] = btn;
 515:Core/Src/main.c ****     }
 516:Core/Src/main.c ****     else if (cmd == CMD_CALIBRATE) { g_req_calibrate = true; }
 1897              		.loc 1 516 10 is_stmt 1 view .LVU586
 1898              		.loc 1 516 13 is_stmt 0 view .LVU587
 1899 0026 402B     		cmp	r3, #64
 1900 0028 00F07681 		beq	.L207
 517:Core/Src/main.c ****     else if (cmd == CMD_SAVE_SETTINGS) { g_req_save = true; }
 1901              		.loc 1 517 10 is_stmt 1 view .LVU588
 1902              		.loc 1 517 13 is_stmt 0 view .LVU589
 1903 002c 502B     		cmp	r3, #80
 1904 002e 00F07781 		beq	.L208
 518:Core/Src/main.c ****     else if (cmd == CMD_STOP_INPUT) { g_input_enabled = (data[1] == 1); }
 1905              		.loc 1 518 10 is_stmt 1 view .LVU590
 1906              		.loc 1 518 13 is_stmt 0 view .LVU591
 1907 0032 802B     		cmp	r3, #128
 1908 0034 00F07881 		beq	.L209
 519:Core/Src/main.c ****     else if (cmd == CMD_SET_COMBO) {
 1909              		.loc 1 519 10 is_stmt 1 view .LVU592
 1910              		.loc 1 519 13 is_stmt 0 view .LVU593
 1911 0038 812B     		cmp	r3, #129
 1912 003a 40F08880 		bne	.L163
 1913              	.LBB21:
 520:Core/Src/main.c ****         uint8_t idx = data[1];
 1914              		.loc 1 520 9 is_stmt 1 view .LVU594
 1915              		.loc 1 520 17 is_stmt 0 view .LVU595
 1916 003e 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 1917              	.LVL170:
 521:Core/Src/main.c ****         if (idx < COMBO_COUNT) {
 1918              		.loc 1 521 9 is_stmt 1 view .LVU596
 1919              		.loc 1 521 12 is_stmt 0 view .LVU597
 1920 0040 032B     		cmp	r3, #3
 1921 0042 00F28480 		bhi	.L163
 522:Core/Src/main.c ****             g_combos[idx].mask = (data[3] << 8) | data[2];
 1922              		.loc 1 522 13 is_stmt 1 view .LVU598
 1923              		.loc 1 522 39 is_stmt 0 view .LVU599
 1924 0046 C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
 1925              		.loc 1 522 55 view .LVU600
 1926 0048 8178     		ldrb	r1, [r0, #2]	@ zero_extendqisi2
 1927              	.LVL171:
 1928              		.loc 1 522 49 view .LVU601
 1929 004a 41EA0221 		orr	r1, r1, r2, lsl #8
 1930              		.loc 1 522 32 view .LVU602
 1931 004e BA4A     		ldr	r2, .L219
 1932 0050 22F82310 		strh	r1, [r2, r3, lsl #2]	@ movhi
 1933              	.LVL172:
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 48


 523:Core/Src/main.c ****             g_combos[idx].lt = data[4];
 1934              		.loc 1 523 13 is_stmt 1 view .LVU603
 1935              		.loc 1 523 30 is_stmt 0 view .LVU604
 1936 0054 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 1937 0056 02EB8303 		add	r3, r2, r3, lsl #2
 1938              	.LVL173:
 1939              		.loc 1 523 30 view .LVU605
 1940 005a 9970     		strb	r1, [r3, #2]
 524:Core/Src/main.c ****             g_combos[idx].rt = data[5];
 1941              		.loc 1 524 13 is_stmt 1 view .LVU606
 1942              		.loc 1 524 30 is_stmt 0 view .LVU607
 1943 005c 4279     		ldrb	r2, [r0, #5]	@ zero_extendqisi2
 1944 005e DA70     		strb	r2, [r3, #3]
 1945              	.LBE21:
 525:Core/Src/main.c ****         }
 526:Core/Src/main.c ****     }
 527:Core/Src/main.c **** }
 1946              		.loc 1 527 1 view .LVU608
 1947 0060 75E0     		b	.L163
 1948              	.LVL174:
 1949              	.L201:
 1950              	.LBB22:
 452:Core/Src/main.c ****         memset(tx, 0, 64);
 1951              		.loc 1 452 9 is_stmt 1 view .LVU609
 453:Core/Src/main.c ****         tx[0] = CMD_READ_SENSORS;
 1952              		.loc 1 453 9 view .LVU610
 1953 0062 4022     		movs	r2, #64
 1954 0064 0021     		movs	r1, #0
 1955              	.LVL175:
 453:Core/Src/main.c ****         tx[0] = CMD_READ_SENSORS;
 1956              		.loc 1 453 9 is_stmt 0 view .LVU611
 1957 0066 B548     		ldr	r0, .L219+4
 1958              	.LVL176:
 453:Core/Src/main.c ****         tx[0] = CMD_READ_SENSORS;
 1959              		.loc 1 453 9 view .LVU612
 1960 0068 FFF7FEFF 		bl	memset
 1961              	.LVL177:
 454:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 1962              		.loc 1 454 9 is_stmt 1 view .LVU613
 454:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 1963              		.loc 1 454 15 is_stmt 0 view .LVU614
 1964 006c 3023     		movs	r3, #48
 1965 006e B34A     		ldr	r2, .L219+4
 1966 0070 1370     		strb	r3, [r2]
 455:Core/Src/main.c ****             float val = key_states[i].current_mm / TRAVEL_DISTANCE_MM;
 1967              		.loc 1 455 9 is_stmt 1 view .LVU615
 1968              	.LBB23:
 455:Core/Src/main.c ****             float val = key_states[i].current_mm / TRAVEL_DISTANCE_MM;
 1969              		.loc 1 455 13 view .LVU616
 1970              	.LVL178:
 455:Core/Src/main.c ****             float val = key_states[i].current_mm / TRAVEL_DISTANCE_MM;
 1971              		.loc 1 455 17 is_stmt 0 view .LVU617
 1972 0072 0022     		movs	r2, #0
 455:Core/Src/main.c ****             float val = key_states[i].current_mm / TRAVEL_DISTANCE_MM;
 1973              		.loc 1 455 9 view .LVU618
 1974 0074 0FE0     		b	.L165
 1975              	.LVL179:
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 49


 1976              	.L212:
 1977              	.LBB24:
 457:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 1978              		.loc 1 457 46 is_stmt 1 discriminator 2 view .LVU619
 457:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 1979              		.loc 1 457 49 is_stmt 0 discriminator 2 view .LVU620
 1980 0076 F5EEC07A 		vcmpe.f32	s15, #0
 1981 007a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1982 007e 21D4     		bmi	.L210
 1983              	.LVL180:
 1984              	.L166:
 458:Core/Src/main.c ****         }
 1985              		.loc 1 458 13 is_stmt 1 view .LVU621
 458:Core/Src/main.c ****         }
 1986              		.loc 1 458 37 is_stmt 0 view .LVU622
 1987 0080 9FEDAF7A 		vldr.32	s14, .L219+8
 1988 0084 67EE877A 		vmul.f32	s15, s15, s14
 1989              	.LVL181:
 458:Core/Src/main.c ****         }
 1990              		.loc 1 458 17 view .LVU623
 1991 0088 0132     		adds	r2, r2, #1
 1992              	.LVL182:
 458:Core/Src/main.c ****         }
 1993              		.loc 1 458 23 view .LVU624
 1994 008a FCEEE77A 		vcvt.u32.f32	s15, s15
 1995 008e 17EE903A 		vmov	r3, s15	@ int
 458:Core/Src/main.c ****         }
 1996              		.loc 1 458 21 view .LVU625
 1997 0092 AA49     		ldr	r1, .L219+4
 1998 0094 8B54     		strb	r3, [r1, r2]
 1999              	.LBE24:
 455:Core/Src/main.c ****             float val = key_states[i].current_mm / TRAVEL_DISTANCE_MM;
 2000              		.loc 1 455 36 is_stmt 1 discriminator 2 view .LVU626
 2001              	.LVL183:
 2002              	.L165:
 455:Core/Src/main.c ****             float val = key_states[i].current_mm / TRAVEL_DISTANCE_MM;
 2003              		.loc 1 455 23 discriminator 1 view .LVU627
 2004 0096 132A     		cmp	r2, #19
 2005 0098 17DC     		bgt	.L211
 2006              	.LBB25:
 456:Core/Src/main.c ****             if (val > 1.0f) val = 1.0f; else if (val < 0.0f) val = 0.0f;
 2007              		.loc 1 456 13 view .LVU628
 456:Core/Src/main.c ****             if (val > 1.0f) val = 1.0f; else if (val < 0.0f) val = 0.0f;
 2008              		.loc 1 456 38 is_stmt 0 view .LVU629
 2009 009a 02EBC201 		add	r1, r2, r2, lsl #3
 2010 009e A94B     		ldr	r3, .L219+12
 2011 00a0 03EB8103 		add	r3, r3, r1, lsl #2
 2012 00a4 D3ED016A 		vldr.32	s13, [r3, #4]
 456:Core/Src/main.c ****             if (val > 1.0f) val = 1.0f; else if (val < 0.0f) val = 0.0f;
 2013              		.loc 1 456 19 view .LVU630
 2014 00a8 B0EE0C7A 		vmov.f32	s14, #3.5e+0
 2015 00ac C6EE877A 		vdiv.f32	s15, s13, s14
 2016              	.LVL184:
 457:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 2017              		.loc 1 457 13 is_stmt 1 view .LVU631
 457:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 2018              		.loc 1 457 16 is_stmt 0 view .LVU632
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 50


 2019 00b0 B7EE007A 		vmov.f32	s14, #1.0e+0
 2020 00b4 F4EEC77A 		vcmpe.f32	s15, s14
 2021 00b8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2022 00bc DBDD     		ble	.L212
 457:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 2023              		.loc 1 457 33 discriminator 1 view .LVU633
 2024 00be F7EE007A 		vmov.f32	s15, #1.0e+0
 2025              	.LVL185:
 457:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 2026              		.loc 1 457 33 discriminator 1 view .LVU634
 2027 00c2 DDE7     		b	.L166
 2028              	.LVL186:
 2029              	.L210:
 457:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 2030              		.loc 1 457 66 discriminator 3 view .LVU635
 2031 00c4 DFEDA07A 		vldr.32	s15, .L219+16
 2032              	.LVL187:
 457:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 2033              		.loc 1 457 66 discriminator 3 view .LVU636
 2034 00c8 DAE7     		b	.L166
 2035              	.LVL188:
 2036              	.L211:
 457:Core/Src/main.c ****             tx[i+1] = (uint8_t)(val * 255.0f);
 2037              		.loc 1 457 66 discriminator 3 view .LVU637
 2038              	.LBE25:
 2039              	.LBE23:
 2040              	.LBB26:
 460:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 2041              		.loc 1 460 17 view .LVU638
 2042 00ca 0023     		movs	r3, #0
 2043 00cc 0AE0     		b	.L168
 2044              	.LVL189:
 2045              	.L169:
 460:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 2046              		.loc 1 460 40 is_stmt 1 discriminator 3 view .LVU639
 460:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 2047              		.loc 1 460 64 is_stmt 0 discriminator 3 view .LVU640
 2048 00ce 03EBC301 		add	r1, r3, r3, lsl #3
 2049 00d2 9C4A     		ldr	r2, .L219+12
 2050 00d4 02EB8102 		add	r2, r2, r1, lsl #2
 2051 00d8 107B     		ldrb	r0, [r2, #12]	@ zero_extendqisi2
 460:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 2052              		.loc 1 460 44 discriminator 3 view .LVU641
 2053 00da 03F11502 		add	r2, r3, #21
 460:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 2054              		.loc 1 460 49 discriminator 3 view .LVU642
 2055 00de 9749     		ldr	r1, .L219+4
 2056 00e0 8854     		strb	r0, [r1, r2]
 460:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 2057              		.loc 1 460 36 is_stmt 1 discriminator 3 view .LVU643
 2058 00e2 0133     		adds	r3, r3, #1
 2059              	.LVL190:
 2060              	.L168:
 460:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) {
 2061              		.loc 1 460 23 discriminator 1 view .LVU644
 2062 00e4 132B     		cmp	r3, #19
 2063 00e6 F2DD     		ble	.L169
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 51


 2064              	.LBE26:
 2065              	.LBB27:
 461:Core/Src/main.c ****             float val = key_states[i].anchor_mm / TRAVEL_DISTANCE_MM;
 2066              		.loc 1 461 17 is_stmt 0 view .LVU645
 2067 00e8 0022     		movs	r2, #0
 2068 00ea 11E0     		b	.L170
 2069              	.LVL191:
 2070              	.L215:
 2071              	.LBB28:
 463:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 2072              		.loc 1 463 46 is_stmt 1 discriminator 2 view .LVU646
 463:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 2073              		.loc 1 463 49 is_stmt 0 discriminator 2 view .LVU647
 2074 00ec F5EEC07A 		vcmpe.f32	s15, #0
 2075 00f0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2076 00f4 23D4     		bmi	.L213
 2077              	.LVL192:
 2078              	.L171:
 464:Core/Src/main.c ****         }
 2079              		.loc 1 464 13 is_stmt 1 view .LVU648
 464:Core/Src/main.c ****         }
 2080              		.loc 1 464 38 is_stmt 0 view .LVU649
 2081 00f6 9FED927A 		vldr.32	s14, .L219+8
 2082 00fa 67EE877A 		vmul.f32	s15, s15, s14
 2083              	.LVL193:
 464:Core/Src/main.c ****         }
 2084              		.loc 1 464 17 view .LVU650
 2085 00fe 02F12901 		add	r1, r2, #41
 464:Core/Src/main.c ****         }
 2086              		.loc 1 464 24 view .LVU651
 2087 0102 FCEEE77A 		vcvt.u32.f32	s15, s15
 2088 0106 17EE903A 		vmov	r3, s15	@ int
 464:Core/Src/main.c ****         }
 2089              		.loc 1 464 22 view .LVU652
 2090 010a 8C48     		ldr	r0, .L219+4
 2091 010c 4354     		strb	r3, [r0, r1]
 2092              	.LBE28:
 461:Core/Src/main.c ****             float val = key_states[i].anchor_mm / TRAVEL_DISTANCE_MM;
 2093              		.loc 1 461 36 is_stmt 1 discriminator 2 view .LVU653
 2094 010e 0132     		adds	r2, r2, #1
 2095              	.LVL194:
 2096              	.L170:
 461:Core/Src/main.c ****             float val = key_states[i].anchor_mm / TRAVEL_DISTANCE_MM;
 2097              		.loc 1 461 23 discriminator 1 view .LVU654
 2098 0110 132A     		cmp	r2, #19
 2099 0112 17DC     		bgt	.L214
 2100              	.LBB29:
 462:Core/Src/main.c ****             if (val > 1.0f) val = 1.0f; else if (val < 0.0f) val = 0.0f;
 2101              		.loc 1 462 13 view .LVU655
 462:Core/Src/main.c ****             if (val > 1.0f) val = 1.0f; else if (val < 0.0f) val = 0.0f;
 2102              		.loc 1 462 38 is_stmt 0 view .LVU656
 2103 0114 02EBC201 		add	r1, r2, r2, lsl #3
 2104 0118 8A4B     		ldr	r3, .L219+12
 2105 011a 03EB8103 		add	r3, r3, r1, lsl #2
 2106 011e D3ED026A 		vldr.32	s13, [r3, #8]
 462:Core/Src/main.c ****             if (val > 1.0f) val = 1.0f; else if (val < 0.0f) val = 0.0f;
 2107              		.loc 1 462 19 view .LVU657
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 52


 2108 0122 B0EE0C7A 		vmov.f32	s14, #3.5e+0
 2109 0126 C6EE877A 		vdiv.f32	s15, s13, s14
 2110              	.LVL195:
 463:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 2111              		.loc 1 463 13 is_stmt 1 view .LVU658
 463:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 2112              		.loc 1 463 16 is_stmt 0 view .LVU659
 2113 012a B7EE007A 		vmov.f32	s14, #1.0e+0
 2114 012e F4EEC77A 		vcmpe.f32	s15, s14
 2115 0132 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2116 0136 D9DD     		ble	.L215
 463:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 2117              		.loc 1 463 33 discriminator 1 view .LVU660
 2118 0138 F7EE007A 		vmov.f32	s15, #1.0e+0
 2119              	.LVL196:
 463:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 2120              		.loc 1 463 33 discriminator 1 view .LVU661
 2121 013c DBE7     		b	.L171
 2122              	.LVL197:
 2123              	.L213:
 463:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 2124              		.loc 1 463 66 discriminator 3 view .LVU662
 2125 013e DFED827A 		vldr.32	s15, .L219+16
 2126              	.LVL198:
 463:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 2127              		.loc 1 463 66 discriminator 3 view .LVU663
 2128 0142 D8E7     		b	.L171
 2129              	.LVL199:
 2130              	.L214:
 463:Core/Src/main.c ****             tx[i+41] = (uint8_t)(val * 255.0f);
 2131              		.loc 1 463 66 discriminator 3 view .LVU664
 2132              	.LBE29:
 2133              	.LBE27:
 466:Core/Src/main.c ****     }
 2134              		.loc 1 466 9 is_stmt 1 view .LVU665
 2135 0144 4022     		movs	r2, #64
 2136              	.LVL200:
 466:Core/Src/main.c ****     }
 2137              		.loc 1 466 9 is_stmt 0 view .LVU666
 2138 0146 7D49     		ldr	r1, .L219+4
 2139 0148 8048     		ldr	r0, .L219+20
 2140 014a FFF7FEFF 		bl	USBD_WebHID_SendReport
 2141              	.LVL201:
 2142              	.L163:
 466:Core/Src/main.c ****     }
 2143              		.loc 1 466 9 view .LVU667
 2144              	.LBE22:
 2145              		.loc 1 527 1 view .LVU668
 2146 014e 08BD     		pop	{r3, pc}
 2147              	.LVL202:
 2148              	.L202:
 2149              	.LBB30:
 469:Core/Src/main.c ****         memset(tx, 0, 64);
 2150              		.loc 1 469 9 is_stmt 1 view .LVU669
 470:Core/Src/main.c ****         tx[0] = CMD_GET_CONFIG;
 2151              		.loc 1 470 9 view .LVU670
 2152 0150 4022     		movs	r2, #64
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 53


 2153 0152 0021     		movs	r1, #0
 2154              	.LVL203:
 470:Core/Src/main.c ****         tx[0] = CMD_GET_CONFIG;
 2155              		.loc 1 470 9 is_stmt 0 view .LVU671
 2156 0154 7E48     		ldr	r0, .L219+24
 2157              	.LVL204:
 470:Core/Src/main.c ****         tx[0] = CMD_GET_CONFIG;
 2158              		.loc 1 470 9 view .LVU672
 2159 0156 FFF7FEFF 		bl	memset
 2160              	.LVL205:
 471:Core/Src/main.c ****         tx[1] = g_socd_mode;
 2161              		.loc 1 471 9 is_stmt 1 view .LVU673
 471:Core/Src/main.c ****         tx[1] = g_socd_mode;
 2162              		.loc 1 471 15 is_stmt 0 view .LVU674
 2163 015a 1023     		movs	r3, #16
 2164 015c 7C4A     		ldr	r2, .L219+24
 2165 015e 1370     		strb	r3, [r2]
 472:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+2] = (uint8_t)(key_states[i].actuation_point * 10.0f);
 2166              		.loc 1 472 9 is_stmt 1 view .LVU675
 472:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+2] = (uint8_t)(key_states[i].actuation_point * 10.0f);
 2167              		.loc 1 472 15 is_stmt 0 view .LVU676
 2168 0160 7C4B     		ldr	r3, .L219+28
 2169 0162 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2170 0164 5370     		strb	r3, [r2, #1]
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2171              		.loc 1 473 9 is_stmt 1 view .LVU677
 2172              	.LBB31:
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2173              		.loc 1 473 13 view .LVU678
 2174              	.LVL206:
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2175              		.loc 1 473 17 is_stmt 0 view .LVU679
 2176 0166 0023     		movs	r3, #0
 2177              	.LVL207:
 2178              	.L175:
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2179              		.loc 1 473 23 is_stmt 1 discriminator 1 view .LVU680
 2180 0168 132B     		cmp	r3, #19
 2181 016a 13DC     		bgt	.L216
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2182              		.loc 1 473 40 discriminator 3 view .LVU681
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2183              		.loc 1 473 73 is_stmt 0 discriminator 3 view .LVU682
 2184 016c 03EBC301 		add	r1, r3, r3, lsl #3
 2185 0170 744A     		ldr	r2, .L219+12
 2186 0172 02EB8102 		add	r2, r2, r1, lsl #2
 2187 0176 D2ED047A 		vldr.32	s15, [r2, #16]
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2188              		.loc 1 473 90 discriminator 3 view .LVU683
 2189 017a B2EE047A 		vmov.f32	s14, #1.0e+1
 2190 017e 67EE877A 		vmul.f32	s15, s15, s14
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2191              		.loc 1 473 44 discriminator 3 view .LVU684
 2192 0182 991C     		adds	r1, r3, #2
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2193              		.loc 1 473 50 discriminator 3 view .LVU685
 2194 0184 FCEEE77A 		vcvt.u32.f32	s15, s15
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 54


 2195 0188 17EE902A 		vmov	r2, s15	@ int
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2196              		.loc 1 473 48 discriminator 3 view .LVU686
 2197 018c 7048     		ldr	r0, .L219+24
 2198 018e 4254     		strb	r2, [r0, r1]
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2199              		.loc 1 473 36 is_stmt 1 discriminator 3 view .LVU687
 2200 0190 0133     		adds	r3, r3, #1
 2201              	.LVL208:
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2202              		.loc 1 473 36 is_stmt 0 discriminator 3 view .LVU688
 2203 0192 E9E7     		b	.L175
 2204              	.LVL209:
 2205              	.L216:
 473:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+22] = (uint8_t)(key_states[i].rt_press * 10.0f);
 2206              		.loc 1 473 36 discriminator 3 view .LVU689
 2207              	.LBE31:
 2208              	.LBB32:
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2209              		.loc 1 474 17 view .LVU690
 2210 0194 0023     		movs	r3, #0
 2211              	.LVL210:
 2212              	.L177:
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2213              		.loc 1 474 23 is_stmt 1 discriminator 1 view .LVU691
 2214 0196 132B     		cmp	r3, #19
 2215 0198 14DC     		bgt	.L217
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2216              		.loc 1 474 40 discriminator 3 view .LVU692
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2217              		.loc 1 474 74 is_stmt 0 discriminator 3 view .LVU693
 2218 019a 03EBC301 		add	r1, r3, r3, lsl #3
 2219 019e 694A     		ldr	r2, .L219+12
 2220 01a0 02EB8102 		add	r2, r2, r1, lsl #2
 2221 01a4 D2ED057A 		vldr.32	s15, [r2, #20]
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2222              		.loc 1 474 84 discriminator 3 view .LVU694
 2223 01a8 B2EE047A 		vmov.f32	s14, #1.0e+1
 2224 01ac 67EE877A 		vmul.f32	s15, s15, s14
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2225              		.loc 1 474 44 discriminator 3 view .LVU695
 2226 01b0 03F11601 		add	r1, r3, #22
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2227              		.loc 1 474 51 discriminator 3 view .LVU696
 2228 01b4 FCEEE77A 		vcvt.u32.f32	s15, s15
 2229 01b8 17EE902A 		vmov	r2, s15	@ int
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2230              		.loc 1 474 49 discriminator 3 view .LVU697
 2231 01bc 6448     		ldr	r0, .L219+24
 2232 01be 4254     		strb	r2, [r0, r1]
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2233              		.loc 1 474 36 is_stmt 1 discriminator 3 view .LVU698
 2234 01c0 0133     		adds	r3, r3, #1
 2235              	.LVL211:
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2236              		.loc 1 474 36 is_stmt 0 discriminator 3 view .LVU699
 2237 01c2 E8E7     		b	.L177
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 55


 2238              	.LVL212:
 2239              	.L217:
 474:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) tx[i+42] = key_map[i];
 2240              		.loc 1 474 36 discriminator 3 view .LVU700
 2241              	.LBE32:
 2242              	.LBB33:
 475:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 2243              		.loc 1 475 17 view .LVU701
 2244 01c4 0023     		movs	r3, #0
 2245              	.LVL213:
 2246              	.L179:
 475:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 2247              		.loc 1 475 23 is_stmt 1 discriminator 1 view .LVU702
 2248 01c6 132B     		cmp	r3, #19
 2249 01c8 07DC     		bgt	.L218
 475:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 2250              		.loc 1 475 40 discriminator 3 view .LVU703
 475:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 2251              		.loc 1 475 44 is_stmt 0 discriminator 3 view .LVU704
 2252 01ca 03F12A02 		add	r2, r3, #42
 475:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 2253              		.loc 1 475 58 discriminator 3 view .LVU705
 2254 01ce 6249     		ldr	r1, .L219+32
 2255 01d0 C85C     		ldrb	r0, [r1, r3]	@ zero_extendqisi2
 475:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 2256              		.loc 1 475 49 discriminator 3 view .LVU706
 2257 01d2 5F49     		ldr	r1, .L219+24
 2258 01d4 8854     		strb	r0, [r1, r2]
 475:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 2259              		.loc 1 475 36 is_stmt 1 discriminator 3 view .LVU707
 2260 01d6 0133     		adds	r3, r3, #1
 2261              	.LVL214:
 475:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 2262              		.loc 1 475 36 is_stmt 0 discriminator 3 view .LVU708
 2263 01d8 F5E7     		b	.L179
 2264              	.LVL215:
 2265              	.L218:
 475:Core/Src/main.c ****         USBD_WebHID_SendReport(&hUsbDeviceFS, tx, 64);
 2266              		.loc 1 475 36 discriminator 3 view .LVU709
 2267              	.LBE33:
 476:Core/Src/main.c ****     }
 2268              		.loc 1 476 9 is_stmt 1 view .LVU710
 2269 01da 4022     		movs	r2, #64
 2270 01dc 5C49     		ldr	r1, .L219+24
 2271 01de 5B48     		ldr	r0, .L219+20
 2272 01e0 FFF7FEFF 		bl	USBD_WebHID_SendReport
 2273              	.LVL216:
 476:Core/Src/main.c ****     }
 2274              		.loc 1 476 9 is_stmt 0 view .LVU711
 2275              	.LBE30:
 2276 01e4 B3E7     		b	.L163
 2277              	.LVL217:
 2278              	.L203:
 2279              	.LBB34:
 479:Core/Src/main.c ****         memset(tx, 0, 64);
 2280              		.loc 1 479 9 is_stmt 1 view .LVU712
 480:Core/Src/main.c ****         tx[0] = CMD_GET_COMBOS;
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 56


 2281              		.loc 1 480 9 view .LVU713
 2282 01e6 4022     		movs	r2, #64
 2283 01e8 0021     		movs	r1, #0
 2284              	.LVL218:
 480:Core/Src/main.c ****         tx[0] = CMD_GET_COMBOS;
 2285              		.loc 1 480 9 is_stmt 0 view .LVU714
 2286 01ea 5C48     		ldr	r0, .L219+36
 2287              	.LVL219:
 480:Core/Src/main.c ****         tx[0] = CMD_GET_COMBOS;
 2288              		.loc 1 480 9 view .LVU715
 2289 01ec FFF7FEFF 		bl	memset
 2290              	.LVL220:
 481:Core/Src/main.c ****         for(int i=0; i<COMBO_COUNT; i++) {
 2291              		.loc 1 481 9 is_stmt 1 view .LVU716
 481:Core/Src/main.c ****         for(int i=0; i<COMBO_COUNT; i++) {
 2292              		.loc 1 481 15 is_stmt 0 view .LVU717
 2293 01f0 1123     		movs	r3, #17
 2294 01f2 5A4A     		ldr	r2, .L219+36
 2295 01f4 1370     		strb	r3, [r2]
 482:Core/Src/main.c ****             int offset = 1 + (i * 4);
 2296              		.loc 1 482 9 is_stmt 1 view .LVU718
 2297              	.LBB35:
 482:Core/Src/main.c ****             int offset = 1 + (i * 4);
 2298              		.loc 1 482 13 view .LVU719
 2299              	.LVL221:
 482:Core/Src/main.c ****             int offset = 1 + (i * 4);
 2300              		.loc 1 482 17 is_stmt 0 view .LVU720
 2301 01f6 0021     		movs	r1, #0
 482:Core/Src/main.c ****             int offset = 1 + (i * 4);
 2302              		.loc 1 482 9 view .LVU721
 2303 01f8 19E0     		b	.L182
 2304              	.LVL222:
 2305              	.L183:
 2306              	.LBB36:
 483:Core/Src/main.c ****             tx[offset] = g_combos[i].mask & 0xFF;
 2307              		.loc 1 483 13 is_stmt 1 view .LVU722
 483:Core/Src/main.c ****             tx[offset] = g_combos[i].mask & 0xFF;
 2308              		.loc 1 483 33 is_stmt 0 view .LVU723
 2309 01fa 8B00     		lsls	r3, r1, #2
 483:Core/Src/main.c ****             tx[offset] = g_combos[i].mask & 0xFF;
 2310              		.loc 1 483 17 view .LVU724
 2311 01fc 03F1010E 		add	lr, r3, #1
 2312              	.LVL223:
 484:Core/Src/main.c ****             tx[offset+1] = (g_combos[i].mask >> 8) & 0xFF;
 2313              		.loc 1 484 13 is_stmt 1 view .LVU725
 484:Core/Src/main.c ****             tx[offset+1] = (g_combos[i].mask >> 8) & 0xFF;
 2314              		.loc 1 484 37 is_stmt 0 view .LVU726
 2315 0200 4D4A     		ldr	r2, .L219
 2316 0202 32F821C0 		ldrh	ip, [r2, r1, lsl #2]
 484:Core/Src/main.c ****             tx[offset+1] = (g_combos[i].mask >> 8) & 0xFF;
 2317              		.loc 1 484 24 view .LVU727
 2318 0206 5548     		ldr	r0, .L219+36
 2319 0208 00F80EC0 		strb	ip, [r0, lr]
 485:Core/Src/main.c ****             tx[offset+2] = g_combos[i].lt;
 2320              		.loc 1 485 13 is_stmt 1 view .LVU728
 485:Core/Src/main.c ****             tx[offset+2] = g_combos[i].lt;
 2321              		.loc 1 485 22 is_stmt 0 view .LVU729
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 57


 2322 020c 03F1020E 		add	lr, r3, #2
 2323              	.LVL224:
 485:Core/Src/main.c ****             tx[offset+2] = g_combos[i].lt;
 2324              		.loc 1 485 26 view .LVU730
 2325 0210 4FEA1C2C 		lsr	ip, ip, #8
 2326 0214 00F80EC0 		strb	ip, [r0, lr]
 486:Core/Src/main.c ****             tx[offset+3] = g_combos[i].rt;
 2327              		.loc 1 486 13 is_stmt 1 view .LVU731
 486:Core/Src/main.c ****             tx[offset+3] = g_combos[i].rt;
 2328              		.loc 1 486 22 is_stmt 0 view .LVU732
 2329 0218 03F1030C 		add	ip, r3, #3
 486:Core/Src/main.c ****             tx[offset+3] = g_combos[i].rt;
 2330              		.loc 1 486 39 view .LVU733
 2331 021c 1A44     		add	r2, r2, r3
 2332 021e 92F802E0 		ldrb	lr, [r2, #2]	@ zero_extendqisi2
 486:Core/Src/main.c ****             tx[offset+3] = g_combos[i].rt;
 2333              		.loc 1 486 26 view .LVU734
 2334 0222 00F80CE0 		strb	lr, [r0, ip]
 487:Core/Src/main.c ****         }
 2335              		.loc 1 487 13 is_stmt 1 view .LVU735
 487:Core/Src/main.c ****         }
 2336              		.loc 1 487 22 is_stmt 0 view .LVU736
 2337 0226 0433     		adds	r3, r3, #4
 2338              	.LVL225:
 487:Core/Src/main.c ****         }
 2339              		.loc 1 487 39 view .LVU737
 2340 0228 D278     		ldrb	r2, [r2, #3]	@ zero_extendqisi2
 487:Core/Src/main.c ****         }
 2341              		.loc 1 487 26 view .LVU738
 2342 022a C254     		strb	r2, [r0, r3]
 2343              	.LBE36:
 482:Core/Src/main.c ****             int offset = 1 + (i * 4);
 2344              		.loc 1 482 38 is_stmt 1 discriminator 3 view .LVU739
 2345 022c 0131     		adds	r1, r1, #1
 2346              	.LVL226:
 2347              	.L182:
 482:Core/Src/main.c ****             int offset = 1 + (i * 4);
 2348              		.loc 1 482 23 discriminator 1 view .LVU740
 2349 022e 0329     		cmp	r1, #3
 2350 0230 E3DD     		ble	.L183
 2351              	.LBE35:
 489:Core/Src/main.c ****     }
 2352              		.loc 1 489 9 view .LVU741
 2353 0232 4022     		movs	r2, #64
 2354 0234 4949     		ldr	r1, .L219+36
 2355              	.LVL227:
 489:Core/Src/main.c ****     }
 2356              		.loc 1 489 9 is_stmt 0 view .LVU742
 2357 0236 4548     		ldr	r0, .L219+20
 2358 0238 FFF7FEFF 		bl	USBD_WebHID_SendReport
 2359              	.LVL228:
 2360              	.LBE34:
 2361 023c 87E7     		b	.L163
 2362              	.LVL229:
 2363              	.L204:
 2364              	.LBB37:
 492:Core/Src/main.c ****         if (id < KEY_COUNT) {
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 58


 2365              		.loc 1 492 9 is_stmt 1 view .LVU743
 492:Core/Src/main.c ****         if (id < KEY_COUNT) {
 2366              		.loc 1 492 17 is_stmt 0 view .LVU744
 2367 023e 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 2368              	.LVL230:
 493:Core/Src/main.c ****             float ap = (float)data[2] / 10.0f;
 2369              		.loc 1 493 9 is_stmt 1 view .LVU745
 493:Core/Src/main.c ****             float ap = (float)data[2] / 10.0f;
 2370              		.loc 1 493 12 is_stmt 0 view .LVU746
 2371 0240 132B     		cmp	r3, #19
 2372 0242 84D8     		bhi	.L163
 2373              	.LBB38:
 494:Core/Src/main.c ****             if (ap < 0.1f) ap = 0.1f; 
 2374              		.loc 1 494 13 is_stmt 1 view .LVU747
 494:Core/Src/main.c ****             if (ap < 0.1f) ap = 0.1f; 
 2375              		.loc 1 494 35 is_stmt 0 view .LVU748
 2376 0244 8278     		ldrb	r2, [r0, #2]	@ zero_extendqisi2
 2377 0246 07EE102A 		vmov	s14, r2	@ int
 494:Core/Src/main.c ****             if (ap < 0.1f) ap = 0.1f; 
 2378              		.loc 1 494 24 view .LVU749
 2379 024a B8EE477A 		vcvt.f32.u32	s14, s14
 494:Core/Src/main.c ****             if (ap < 0.1f) ap = 0.1f; 
 2380              		.loc 1 494 19 view .LVU750
 2381 024e F2EE046A 		vmov.f32	s13, #1.0e+1
 2382 0252 C7EE267A 		vdiv.f32	s15, s14, s13
 2383              	.LVL231:
 495:Core/Src/main.c ****             if (ap > 3.0f) ap = 3.0f;
 2384              		.loc 1 495 13 is_stmt 1 view .LVU751
 495:Core/Src/main.c ****             if (ap > 3.0f) ap = 3.0f;
 2385              		.loc 1 495 16 is_stmt 0 view .LVU752
 2386 0256 9FED427A 		vldr.32	s14, .L219+40
 2387 025a F4EEC77A 		vcmpe.f32	s15, s14
 2388 025e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2389 0262 09D4     		bmi	.L196
 496:Core/Src/main.c ****             key_states[id].actuation_point = ap;
 2390              		.loc 1 496 13 is_stmt 1 view .LVU753
 496:Core/Src/main.c ****             key_states[id].actuation_point = ap;
 2391              		.loc 1 496 16 is_stmt 0 view .LVU754
 2392 0264 B0EE087A 		vmov.f32	s14, #3.0e+0
 2393 0268 F4EEC77A 		vcmpe.f32	s15, s14
 2394 026c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2395 0270 04DD     		ble	.L185
 496:Core/Src/main.c ****             key_states[id].actuation_point = ap;
 2396              		.loc 1 496 31 discriminator 1 view .LVU755
 2397 0272 F0EE087A 		vmov.f32	s15, #3.0e+0
 2398              	.LVL232:
 496:Core/Src/main.c ****             key_states[id].actuation_point = ap;
 2399              		.loc 1 496 31 discriminator 1 view .LVU756
 2400 0276 01E0     		b	.L185
 2401              	.LVL233:
 2402              	.L196:
 495:Core/Src/main.c ****             if (ap > 3.0f) ap = 3.0f;
 2403              		.loc 1 495 31 discriminator 1 view .LVU757
 2404 0278 DFED397A 		vldr.32	s15, .L219+40
 2405              	.LVL234:
 2406              	.L185:
 497:Core/Src/main.c **** 
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 59


 2407              		.loc 1 497 13 is_stmt 1 view .LVU758
 497:Core/Src/main.c **** 
 2408              		.loc 1 497 44 is_stmt 0 view .LVU759
 2409 027c 03EBC301 		add	r1, r3, r3, lsl #3
 2410              	.LVL235:
 497:Core/Src/main.c **** 
 2411              		.loc 1 497 44 view .LVU760
 2412 0280 304A     		ldr	r2, .L219+12
 2413 0282 02EB8102 		add	r2, r2, r1, lsl #2
 2414 0286 C2ED047A 		vstr.32	s15, [r2, #16]
 2415              	.LVL236:
 499:Core/Src/main.c ****             if (rt < 0.1f) rt = 0.1f; 
 2416              		.loc 1 499 13 is_stmt 1 view .LVU761
 499:Core/Src/main.c ****             if (rt < 0.1f) rt = 0.1f; 
 2417              		.loc 1 499 35 is_stmt 0 view .LVU762
 2418 028a C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
 2419 028c 07EE102A 		vmov	s14, r2	@ int
 499:Core/Src/main.c ****             if (rt < 0.1f) rt = 0.1f; 
 2420              		.loc 1 499 24 view .LVU763
 2421 0290 B8EE477A 		vcvt.f32.u32	s14, s14
 499:Core/Src/main.c ****             if (rt < 0.1f) rt = 0.1f; 
 2422              		.loc 1 499 19 view .LVU764
 2423 0294 F2EE046A 		vmov.f32	s13, #1.0e+1
 2424 0298 C7EE267A 		vdiv.f32	s15, s14, s13
 2425              	.LVL237:
 500:Core/Src/main.c ****             if (rt > 3.0f) rt = 3.0f;
 2426              		.loc 1 500 13 is_stmt 1 view .LVU765
 500:Core/Src/main.c ****             if (rt > 3.0f) rt = 3.0f;
 2427              		.loc 1 500 16 is_stmt 0 view .LVU766
 2428 029c 9FED307A 		vldr.32	s14, .L219+40
 2429 02a0 F4EEC77A 		vcmpe.f32	s15, s14
 2430 02a4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2431 02a8 09D4     		bmi	.L198
 501:Core/Src/main.c ****             key_states[id].rt_press = rt; key_states[id].rt_release = rt;
 2432              		.loc 1 501 13 is_stmt 1 view .LVU767
 501:Core/Src/main.c ****             key_states[id].rt_press = rt; key_states[id].rt_release = rt;
 2433              		.loc 1 501 16 is_stmt 0 view .LVU768
 2434 02aa B0EE087A 		vmov.f32	s14, #3.0e+0
 2435 02ae F4EEC77A 		vcmpe.f32	s15, s14
 2436 02b2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2437 02b6 04DD     		ble	.L186
 501:Core/Src/main.c ****             key_states[id].rt_press = rt; key_states[id].rt_release = rt;
 2438              		.loc 1 501 31 discriminator 1 view .LVU769
 2439 02b8 F0EE087A 		vmov.f32	s15, #3.0e+0
 2440              	.LVL238:
 501:Core/Src/main.c ****             key_states[id].rt_press = rt; key_states[id].rt_release = rt;
 2441              		.loc 1 501 31 discriminator 1 view .LVU770
 2442 02bc 01E0     		b	.L186
 2443              	.LVL239:
 2444              	.L198:
 500:Core/Src/main.c ****             if (rt > 3.0f) rt = 3.0f;
 2445              		.loc 1 500 31 discriminator 1 view .LVU771
 2446 02be DFED287A 		vldr.32	s15, .L219+40
 2447              	.LVL240:
 2448              	.L186:
 502:Core/Src/main.c ****             
 2449              		.loc 1 502 13 is_stmt 1 view .LVU772
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 60


 502:Core/Src/main.c ****             
 2450              		.loc 1 502 37 is_stmt 0 view .LVU773
 2451 02c2 2049     		ldr	r1, .L219+12
 2452              	.LVL241:
 502:Core/Src/main.c ****             
 2453              		.loc 1 502 37 view .LVU774
 2454 02c4 03EBC302 		add	r2, r3, r3, lsl #3
 2455 02c8 01EB8202 		add	r2, r1, r2, lsl #2
 2456 02cc C2ED057A 		vstr.32	s15, [r2, #20]
 502:Core/Src/main.c ****             
 2457              		.loc 1 502 43 is_stmt 1 view .LVU775
 502:Core/Src/main.c ****             
 2458              		.loc 1 502 69 is_stmt 0 view .LVU776
 2459 02d0 C2ED067A 		vstr.32	s15, [r2, #24]
 504:Core/Src/main.c ****             float btm = (float)data[5] / 100.0f;
 2460              		.loc 1 504 13 is_stmt 1 view .LVU777
 504:Core/Src/main.c ****             float btm = (float)data[5] / 100.0f;
 2461              		.loc 1 504 36 is_stmt 0 view .LVU778
 2462 02d4 90F804C0 		ldrb	ip, [r0, #4]	@ zero_extendqisi2
 2463 02d8 07EE90CA 		vmov	s15, ip	@ int
 2464              	.LVL242:
 504:Core/Src/main.c ****             float btm = (float)data[5] / 100.0f;
 2465              		.loc 1 504 25 view .LVU779
 2466 02dc F8EE677A 		vcvt.f32.u32	s15, s15
 504:Core/Src/main.c ****             float btm = (float)data[5] / 100.0f;
 2467              		.loc 1 504 19 view .LVU780
 2468 02e0 9FED207A 		vldr.32	s14, .L219+44
 2469 02e4 87EE876A 		vdiv.f32	s12, s15, s14
 2470              	.LVL243:
 505:Core/Src/main.c ****             key_states[id].top_deadzone = top;
 2471              		.loc 1 505 13 is_stmt 1 view .LVU781
 505:Core/Src/main.c ****             key_states[id].top_deadzone = top;
 2472              		.loc 1 505 36 is_stmt 0 view .LVU782
 2473 02e8 4079     		ldrb	r0, [r0, #5]	@ zero_extendqisi2
 2474              	.LVL244:
 505:Core/Src/main.c ****             key_states[id].top_deadzone = top;
 2475              		.loc 1 505 36 view .LVU783
 2476 02ea 07EE900A 		vmov	s15, r0	@ int
 505:Core/Src/main.c ****             key_states[id].top_deadzone = top;
 2477              		.loc 1 505 25 view .LVU784
 2478 02ee F8EE677A 		vcvt.f32.u32	s15, s15
 505:Core/Src/main.c ****             key_states[id].top_deadzone = top;
 2479              		.loc 1 505 19 view .LVU785
 2480 02f2 C7EE876A 		vdiv.f32	s13, s15, s14
 2481              	.LVL245:
 506:Core/Src/main.c ****             key_states[id].bottom_deadzone = btm;
 2482              		.loc 1 506 13 is_stmt 1 view .LVU786
 506:Core/Src/main.c ****             key_states[id].bottom_deadzone = btm;
 2483              		.loc 1 506 41 is_stmt 0 view .LVU787
 2484 02f6 82ED076A 		vstr.32	s12, [r2, #28]
 507:Core/Src/main.c ****         }
 2485              		.loc 1 507 13 is_stmt 1 view .LVU788
 507:Core/Src/main.c ****         }
 2486              		.loc 1 507 44 is_stmt 0 view .LVU789
 2487 02fa C2ED086A 		vstr.32	s13, [r2, #32]
 2488 02fe 26E7     		b	.L163
 2489              	.LVL246:
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 61


 2490              	.L205:
 507:Core/Src/main.c ****         }
 2491              		.loc 1 507 44 view .LVU790
 2492              	.LBE38:
 2493              	.LBE37:
 510:Core/Src/main.c ****     else if (cmd == CMD_SET_MAPPING) { 
 2494              		.loc 1 510 37 is_stmt 1 discriminator 1 view .LVU791
 510:Core/Src/main.c ****     else if (cmd == CMD_SET_MAPPING) { 
 2495              		.loc 1 510 49 is_stmt 0 discriminator 1 view .LVU792
 2496 0300 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 2497 0302 144B     		ldr	r3, .L219+28
 2498              	.LVL247:
 510:Core/Src/main.c ****     else if (cmd == CMD_SET_MAPPING) { 
 2499              		.loc 1 510 49 discriminator 1 view .LVU793
 2500 0304 1A70     		strb	r2, [r3]
 2501              	.LVL248:
 510:Core/Src/main.c ****     else if (cmd == CMD_SET_MAPPING) { 
 2502              		.loc 1 510 49 discriminator 1 view .LVU794
 2503 0306 22E7     		b	.L163
 2504              	.LVL249:
 2505              	.L206:
 2506              	.LBB39:
 512:Core/Src/main.c ****         uint8_t btn = data[2];
 2507              		.loc 1 512 9 is_stmt 1 view .LVU795
 512:Core/Src/main.c ****         uint8_t btn = data[2];
 2508              		.loc 1 512 17 is_stmt 0 view .LVU796
 2509 0308 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 2510              	.LVL250:
 513:Core/Src/main.c ****         if (id < KEY_COUNT) key_map[id] = btn;
 2511              		.loc 1 513 9 is_stmt 1 view .LVU797
 513:Core/Src/main.c ****         if (id < KEY_COUNT) key_map[id] = btn;
 2512              		.loc 1 513 17 is_stmt 0 view .LVU798
 2513 030a 8278     		ldrb	r2, [r0, #2]	@ zero_extendqisi2
 2514              	.LVL251:
 514:Core/Src/main.c ****     }
 2515              		.loc 1 514 9 is_stmt 1 view .LVU799
 514:Core/Src/main.c ****     }
 2516              		.loc 1 514 12 is_stmt 0 view .LVU800
 2517 030c 132B     		cmp	r3, #19
 2518 030e 3FF61EAF 		bhi	.L163
 514:Core/Src/main.c ****     }
 2519              		.loc 1 514 29 is_stmt 1 discriminator 1 view .LVU801
 514:Core/Src/main.c ****     }
 2520              		.loc 1 514 41 is_stmt 0 discriminator 1 view .LVU802
 2521 0312 1149     		ldr	r1, .L219+32
 2522              	.LVL252:
 514:Core/Src/main.c ****     }
 2523              		.loc 1 514 41 discriminator 1 view .LVU803
 2524 0314 CA54     		strb	r2, [r1, r3]
 2525              	.LVL253:
 514:Core/Src/main.c ****     }
 2526              		.loc 1 514 41 discriminator 1 view .LVU804
 2527 0316 1AE7     		b	.L163
 2528              	.LVL254:
 2529              	.L207:
 514:Core/Src/main.c ****     }
 2530              		.loc 1 514 41 discriminator 1 view .LVU805
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 62


 2531              	.LBE39:
 516:Core/Src/main.c ****     else if (cmd == CMD_SAVE_SETTINGS) { g_req_save = true; }
 2532              		.loc 1 516 38 is_stmt 1 discriminator 1 view .LVU806
 516:Core/Src/main.c ****     else if (cmd == CMD_SAVE_SETTINGS) { g_req_save = true; }
 2533              		.loc 1 516 54 is_stmt 0 discriminator 1 view .LVU807
 2534 0318 134B     		ldr	r3, .L219+48
 2535              	.LVL255:
 516:Core/Src/main.c ****     else if (cmd == CMD_SAVE_SETTINGS) { g_req_save = true; }
 2536              		.loc 1 516 54 discriminator 1 view .LVU808
 2537 031a 0122     		movs	r2, #1
 2538 031c 1A70     		strb	r2, [r3]
 2539              	.LVL256:
 516:Core/Src/main.c ****     else if (cmd == CMD_SAVE_SETTINGS) { g_req_save = true; }
 2540              		.loc 1 516 54 discriminator 1 view .LVU809
 2541 031e 16E7     		b	.L163
 2542              	.LVL257:
 2543              	.L208:
 517:Core/Src/main.c ****     else if (cmd == CMD_STOP_INPUT) { g_input_enabled = (data[1] == 1); }
 2544              		.loc 1 517 42 is_stmt 1 discriminator 1 view .LVU810
 517:Core/Src/main.c ****     else if (cmd == CMD_STOP_INPUT) { g_input_enabled = (data[1] == 1); }
 2545              		.loc 1 517 53 is_stmt 0 discriminator 1 view .LVU811
 2546 0320 124B     		ldr	r3, .L219+52
 2547              	.LVL258:
 517:Core/Src/main.c ****     else if (cmd == CMD_STOP_INPUT) { g_input_enabled = (data[1] == 1); }
 2548              		.loc 1 517 53 discriminator 1 view .LVU812
 2549 0322 0122     		movs	r2, #1
 2550 0324 1A70     		strb	r2, [r3]
 2551              	.LVL259:
 517:Core/Src/main.c ****     else if (cmd == CMD_STOP_INPUT) { g_input_enabled = (data[1] == 1); }
 2552              		.loc 1 517 53 discriminator 1 view .LVU813
 2553 0326 12E7     		b	.L163
 2554              	.LVL260:
 2555              	.L209:
 518:Core/Src/main.c ****     else if (cmd == CMD_SET_COMBO) {
 2556              		.loc 1 518 39 is_stmt 1 discriminator 1 view .LVU814
 518:Core/Src/main.c ****     else if (cmd == CMD_SET_COMBO) {
 2557              		.loc 1 518 62 is_stmt 0 discriminator 1 view .LVU815
 2558 0328 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 2559              	.LVL261:
 518:Core/Src/main.c ****     else if (cmd == CMD_SET_COMBO) {
 2560              		.loc 1 518 5 discriminator 1 view .LVU816
 2561 032a 012B     		cmp	r3, #1
 2562 032c 14BF     		ite	ne
 2563 032e 0023     		movne	r3, #0
 2564 0330 0123     		moveq	r3, #1
 518:Core/Src/main.c ****     else if (cmd == CMD_SET_COMBO) {
 2565              		.loc 1 518 55 discriminator 1 view .LVU817
 2566 0332 0F4A     		ldr	r2, .L219+56
 2567 0334 1370     		strb	r3, [r2]
 2568              	.LVL262:
 518:Core/Src/main.c ****     else if (cmd == CMD_SET_COMBO) {
 2569              		.loc 1 518 55 discriminator 1 view .LVU818
 2570 0336 0AE7     		b	.L163
 2571              	.L220:
 2572              		.align	2
 2573              	.L219:
 2574 0338 00000000 		.word	g_combos
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 63


 2575 033c 00000000 		.word	tx.2
 2576 0340 00007F43 		.word	1132396544
 2577 0344 00000000 		.word	key_states
 2578 0348 00000000 		.word	0
 2579 034c 00000000 		.word	hUsbDeviceFS
 2580 0350 00000000 		.word	tx.1
 2581 0354 00000000 		.word	g_socd_mode
 2582 0358 00000000 		.word	key_map
 2583 035c 00000000 		.word	tx.0
 2584 0360 CDCCCC3D 		.word	1036831949
 2585 0364 0000C842 		.word	1120403456
 2586 0368 00000000 		.word	g_req_calibrate
 2587 036c 00000000 		.word	g_req_save
 2588 0370 00000000 		.word	g_input_enabled
 2589              		.cfi_endproc
 2590              	.LFE142:
 2592              		.section	.text.Error_Handler,"ax",%progbits
 2593              		.align	1
 2594              		.global	Error_Handler
 2595              		.syntax unified
 2596              		.thumb
 2597              		.thumb_func
 2599              	Error_Handler:
 2600              	.LFB145:
 528:Core/Src/main.c **** 
 529:Core/Src/main.c **** // --- Main ---
 530:Core/Src/main.c **** int main(void) {
 531:Core/Src/main.c ****     HAL_Init();
 532:Core/Src/main.c ****     SystemClock_Config();
 533:Core/Src/main.c ****     MX_GPIO_Init();
 534:Core/Src/main.c ****     MX_ADC2_Init();
 535:Core/Src/main.c ****     MX_ADC3_Init();
 536:Core/Src/main.c ****     MX_ADC4_Init();
 537:Core/Src/main.c ****     
 538:Core/Src/main.c ****     HAL_Delay(100);
 539:Core/Src/main.c ****     scan_all_keys_fast(adc_raw_values);
 540:Core/Src/main.c ****     
 541:Core/Src/main.c ****     int diff_up_down = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 542:Core/Src/main.c ****     
 543:Core/Src/main.c ****     if (diff_up_down > 500) { 
 544:Core/Src/main.c ****         g_boot_mode = 1; 
 545:Core/Src/main.c ****         
 546:Core/Src/main.c ****         uint32_t start_tick = HAL_GetTick();
 547:Core/Src/main.c ****         while ((HAL_GetTick() - start_tick) < 5000) { 
 548:Core/Src/main.c ****             scan_all_keys_fast(adc_raw_values);
 549:Core/Src/main.c ****             int current_diff = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 550:Core/Src/main.c ****             if (current_diff < 300) { 
 551:Core/Src/main.c ****                 break;
 552:Core/Src/main.c ****             }
 553:Core/Src/main.c ****             HAL_Delay(10);
 554:Core/Src/main.c ****         }
 555:Core/Src/main.c ****         HAL_Delay(500);
 556:Core/Src/main.c ****         
 557:Core/Src/main.c ****     } else { 
 558:Core/Src/main.c ****         g_boot_mode = 0; 
 559:Core/Src/main.c ****     }
 560:Core/Src/main.c **** 
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 64


 561:Core/Src/main.c ****     Setup_Keys(); 
 562:Core/Src/main.c ****     Load_Config();
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****     MX_USB_DEVICE_Init();
 565:Core/Src/main.c ****     
 566:Core/Src/main.c ****     while (1) {
 567:Core/Src/main.c ****         if (g_req_calibrate) { HAL_Delay(100); Setup_Keys(); g_req_calibrate = false; }
 568:Core/Src/main.c ****         if (g_req_save) { Save_Config(); g_req_save = false; }
 569:Core/Src/main.c **** 
 570:Core/Src/main.c ****         scan_all_keys_fast(adc_raw_values);
 571:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) Process_Rapid_Trigger(i, adc_raw_values[i]);
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****         if (g_boot_mode == 0) Send_Reports();
 574:Core/Src/main.c ****     }
 575:Core/Src/main.c **** }
 576:Core/Src/main.c **** 
 577:Core/Src/main.c **** void SystemClock_Config(void) {
 578:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 579:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 580:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 581:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 582:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 583:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2; 
 584:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 585:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 586:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 587:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9; 
 588:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 589:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLO
 590:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 591:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 592:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 593:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 594:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) Error_Handler();
 595:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
 596:Core/Src/main.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 597:Core/Src/main.c ****   PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 598:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5; 
 599:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 600:Core/Src/main.c **** }
 601:Core/Src/main.c **** void Error_Handler(void) { __disable_irq(); while (1) { } }...
 2601              		.loc 1 601 26 is_stmt 1 view -0
 2602              		.cfi_startproc
 2603              		@ Volatile: function does not return.
 2604              		@ args = 0, pretend = 0, frame = 0
 2605              		@ frame_needed = 0, uses_anonymous_args = 0
 2606              		@ link register save eliminated.
 2607              		.loc 1 601 28 view .LVU820
 2608              	.LBB40:
 2609              	.LBI40:
 2610              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 65


   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 66


  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 67


 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 2611              		.loc 2 140 27 view .LVU821
 2612              	.LBB41:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 2613              		.loc 2 142 3 view .LVU822
 2614              		.syntax unified
 2615              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2616 0000 72B6     		cpsid i
 2617              	@ 0 "" 2
 2618              		.thumb
 2619              		.syntax unified
 2620              	.L222:
 2621              	.LBE41:
 2622              	.LBE40:
 2623              		.loc 1 601 45 view .LVU823
 2624              		.loc 1 601 57 view .LVU824
 2625              		.loc 1 601 51 view .LVU825
 2626 0002 FEE7     		b	.L222
 2627              		.cfi_endproc
 2628              	.LFE145:
 2630              		.section	.text.SystemClock_Config,"ax",%progbits
 2631              		.align	1
 2632              		.global	SystemClock_Config
 2633              		.syntax unified
 2634              		.thumb
 2635              		.thumb_func
 2637              	SystemClock_Config:
 2638              	.LFB144:
 577:Core/Src/main.c **** void SystemClock_Config(void) {
 2639              		.loc 1 577 31 view -0
 2640              		.cfi_startproc
 2641              		@ args = 0, pretend = 0, frame = 120
 2642              		@ frame_needed = 0, uses_anonymous_args = 0
 2643 0000 10B5     		push	{r4, lr}
 2644              	.LCFI15:
 2645              		.cfi_def_cfa_offset 8
 2646              		.cfi_offset 4, -8
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 68


 2647              		.cfi_offset 14, -4
 2648 0002 9EB0     		sub	sp, sp, #120
 2649              	.LCFI16:
 2650              		.cfi_def_cfa_offset 128
 578:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2651              		.loc 1 578 3 view .LVU827
 578:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2652              		.loc 1 578 22 is_stmt 0 view .LVU828
 2653 0004 14AC     		add	r4, sp, #80
 2654 0006 2822     		movs	r2, #40
 2655 0008 0021     		movs	r1, #0
 2656 000a 2046     		mov	r0, r4
 2657 000c FFF7FEFF 		bl	memset
 2658              	.LVL263:
 579:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2659              		.loc 1 579 3 is_stmt 1 view .LVU829
 579:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2660              		.loc 1 579 22 is_stmt 0 view .LVU830
 2661 0010 0021     		movs	r1, #0
 2662 0012 0F91     		str	r1, [sp, #60]
 2663 0014 1091     		str	r1, [sp, #64]
 2664 0016 1191     		str	r1, [sp, #68]
 2665 0018 1291     		str	r1, [sp, #72]
 2666 001a 1391     		str	r1, [sp, #76]
 580:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 2667              		.loc 1 580 3 is_stmt 1 view .LVU831
 580:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 2668              		.loc 1 580 28 is_stmt 0 view .LVU832
 2669 001c 3C22     		movs	r2, #60
 2670 001e 6846     		mov	r0, sp
 2671 0020 FFF7FEFF 		bl	memset
 2672              	.LVL264:
 581:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 2673              		.loc 1 581 3 is_stmt 1 view .LVU833
 581:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 2674              		.loc 1 581 36 is_stmt 0 view .LVU834
 2675 0024 0123     		movs	r3, #1
 2676 0026 1493     		str	r3, [sp, #80]
 582:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2677              		.loc 1 582 3 is_stmt 1 view .LVU835
 582:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2678              		.loc 1 582 30 is_stmt 0 view .LVU836
 2679 0028 4FF48032 		mov	r2, #65536
 2680 002c 1592     		str	r2, [sp, #84]
 583:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2; 
 2681              		.loc 1 583 3 is_stmt 1 view .LVU837
 583:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2; 
 2682              		.loc 1 583 36 is_stmt 0 view .LVU838
 2683 002e 1693     		str	r3, [sp, #88]
 584:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2684              		.loc 1 584 3 is_stmt 1 view .LVU839
 584:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2685              		.loc 1 584 30 is_stmt 0 view .LVU840
 2686 0030 1893     		str	r3, [sp, #96]
 585:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2687              		.loc 1 585 3 is_stmt 1 view .LVU841
 585:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 69


 2688              		.loc 1 585 34 is_stmt 0 view .LVU842
 2689 0032 0223     		movs	r3, #2
 2690 0034 1B93     		str	r3, [sp, #108]
 586:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2691              		.loc 1 586 3 is_stmt 1 view .LVU843
 586:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2692              		.loc 1 586 35 is_stmt 0 view .LVU844
 2693 0036 1C92     		str	r2, [sp, #112]
 587:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9; 
 2694              		.loc 1 587 3 is_stmt 1 view .LVU845
 587:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9; 
 2695              		.loc 1 587 32 is_stmt 0 view .LVU846
 2696 0038 4FF4E013 		mov	r3, #1835008
 2697 003c 1D93     		str	r3, [sp, #116]
 588:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 2698              		.loc 1 588 3 is_stmt 1 view .LVU847
 588:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 2699              		.loc 1 588 7 is_stmt 0 view .LVU848
 2700 003e 2046     		mov	r0, r4
 2701 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2702              	.LVL265:
 588:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 2703              		.loc 1 588 6 discriminator 1 view .LVU849
 2704 0044 D8B9     		cbnz	r0, .L228
 589:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLO
 2705              		.loc 1 589 3 is_stmt 1 view .LVU850
 589:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLO
 2706              		.loc 1 589 31 is_stmt 0 view .LVU851
 2707 0046 0F23     		movs	r3, #15
 2708 0048 0F93     		str	r3, [sp, #60]
 590:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2709              		.loc 1 590 3 is_stmt 1 view .LVU852
 590:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2710              		.loc 1 590 34 is_stmt 0 view .LVU853
 2711 004a 0221     		movs	r1, #2
 2712 004c 1091     		str	r1, [sp, #64]
 591:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2713              		.loc 1 591 3 is_stmt 1 view .LVU854
 591:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2714              		.loc 1 591 35 is_stmt 0 view .LVU855
 2715 004e 1190     		str	r0, [sp, #68]
 592:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 2716              		.loc 1 592 3 is_stmt 1 view .LVU856
 592:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 2717              		.loc 1 592 36 is_stmt 0 view .LVU857
 2718 0050 4FF48062 		mov	r2, #1024
 2719 0054 1292     		str	r2, [sp, #72]
 593:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2720              		.loc 1 593 3 is_stmt 1 view .LVU858
 593:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2721              		.loc 1 593 36 is_stmt 0 view .LVU859
 2722 0056 1390     		str	r0, [sp, #76]
 594:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) Error_Handler();
 2723              		.loc 1 594 3 is_stmt 1 view .LVU860
 594:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) Error_Handler();
 2724              		.loc 1 594 7 is_stmt 0 view .LVU861
 2725 0058 0FA8     		add	r0, sp, #60
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 70


 2726 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2727              	.LVL266:
 594:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) Error_Handler();
 2728              		.loc 1 594 6 discriminator 1 view .LVU862
 2729 005e 80B9     		cbnz	r0, .L229
 595:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
 2730              		.loc 1 595 3 is_stmt 1 view .LVU863
 595:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
 2731              		.loc 1 595 38 is_stmt 0 view .LVU864
 2732 0060 0A4B     		ldr	r3, .L231
 2733 0062 0093     		str	r3, [sp]
 596:Core/Src/main.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 2734              		.loc 1 596 3 is_stmt 1 view .LVU865
 596:Core/Src/main.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 2735              		.loc 1 596 37 is_stmt 0 view .LVU866
 2736 0064 4FF48073 		mov	r3, #256
 2737 0068 0993     		str	r3, [sp, #36]
 597:Core/Src/main.c ****   PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 2738              		.loc 1 597 3 is_stmt 1 view .LVU867
 597:Core/Src/main.c ****   PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 2739              		.loc 1 597 37 is_stmt 0 view .LVU868
 2740 006a 4FF40053 		mov	r3, #8192
 2741 006e 0A93     		str	r3, [sp, #40]
 598:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5; 
 2742              		.loc 1 598 3 is_stmt 1 view .LVU869
 598:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5; 
 2743              		.loc 1 598 35 is_stmt 0 view .LVU870
 2744 0070 0E90     		str	r0, [sp, #56]
 599:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 2745              		.loc 1 599 3 is_stmt 1 view .LVU871
 599:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 2746              		.loc 1 599 7 is_stmt 0 view .LVU872
 2747 0072 6846     		mov	r0, sp
 2748 0074 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2749              	.LVL267:
 599:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 2750              		.loc 1 599 6 discriminator 1 view .LVU873
 2751 0078 28B9     		cbnz	r0, .L230
 600:Core/Src/main.c **** }
 2752              		.loc 1 600 1 view .LVU874
 2753 007a 1EB0     		add	sp, sp, #120
 2754              	.LCFI17:
 2755              		.cfi_remember_state
 2756              		.cfi_def_cfa_offset 8
 2757              		@ sp needed
 2758 007c 10BD     		pop	{r4, pc}
 2759              	.L228:
 2760              	.LCFI18:
 2761              		.cfi_restore_state
 588:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 2762              		.loc 1 588 56 is_stmt 1 discriminator 2 view .LVU875
 2763 007e FFF7FEFF 		bl	Error_Handler
 2764              	.LVL268:
 2765              	.L229:
 594:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) Error_Handler();
 2766              		.loc 1 594 75 discriminator 2 view .LVU876
 2767 0082 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 71


 2768              	.LVL269:
 2769              	.L230:
 599:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 2770              		.loc 1 599 60 discriminator 2 view .LVU877
 2771 0086 FFF7FEFF 		bl	Error_Handler
 2772              	.LVL270:
 2773              	.L232:
 2774 008a 00BF     		.align	2
 2775              	.L231:
 2776 008c 80010200 		.word	131456
 2777              		.cfi_endproc
 2778              	.LFE144:
 2780              		.section	.text.main,"ax",%progbits
 2781              		.align	1
 2782              		.global	main
 2783              		.syntax unified
 2784              		.thumb
 2785              		.thumb_func
 2787              	main:
 2788              	.LFB143:
 530:Core/Src/main.c **** int main(void) {
 2789              		.loc 1 530 16 view -0
 2790              		.cfi_startproc
 2791              		@ args = 0, pretend = 0, frame = 0
 2792              		@ frame_needed = 0, uses_anonymous_args = 0
 2793 0000 38B5     		push	{r3, r4, r5, lr}
 2794              	.LCFI19:
 2795              		.cfi_def_cfa_offset 16
 2796              		.cfi_offset 3, -16
 2797              		.cfi_offset 4, -12
 2798              		.cfi_offset 5, -8
 2799              		.cfi_offset 14, -4
 531:Core/Src/main.c ****     HAL_Init();
 2800              		.loc 1 531 5 view .LVU879
 2801 0002 FFF7FEFF 		bl	HAL_Init
 2802              	.LVL271:
 532:Core/Src/main.c ****     SystemClock_Config();
 2803              		.loc 1 532 5 view .LVU880
 2804 0006 FFF7FEFF 		bl	SystemClock_Config
 2805              	.LVL272:
 533:Core/Src/main.c ****     MX_GPIO_Init();
 2806              		.loc 1 533 5 view .LVU881
 2807 000a FFF7FEFF 		bl	MX_GPIO_Init
 2808              	.LVL273:
 534:Core/Src/main.c ****     MX_ADC2_Init();
 2809              		.loc 1 534 5 view .LVU882
 2810 000e FFF7FEFF 		bl	MX_ADC2_Init
 2811              	.LVL274:
 535:Core/Src/main.c ****     MX_ADC3_Init();
 2812              		.loc 1 535 5 view .LVU883
 2813 0012 FFF7FEFF 		bl	MX_ADC3_Init
 2814              	.LVL275:
 536:Core/Src/main.c ****     MX_ADC4_Init();
 2815              		.loc 1 536 5 view .LVU884
 2816 0016 FFF7FEFF 		bl	MX_ADC4_Init
 2817              	.LVL276:
 538:Core/Src/main.c ****     HAL_Delay(100);
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 72


 2818              		.loc 1 538 5 view .LVU885
 2819 001a 6420     		movs	r0, #100
 2820 001c FFF7FEFF 		bl	HAL_Delay
 2821              	.LVL277:
 539:Core/Src/main.c ****     scan_all_keys_fast(adc_raw_values);
 2822              		.loc 1 539 5 view .LVU886
 2823 0020 324C     		ldr	r4, .L250
 2824 0022 2046     		mov	r0, r4
 2825 0024 FFF7FEFF 		bl	scan_all_keys_fast
 2826              	.LVL278:
 541:Core/Src/main.c ****     int diff_up_down = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 2827              		.loc 1 541 5 view .LVU887
 541:Core/Src/main.c ****     int diff_up_down = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 2828              		.loc 1 541 47 is_stmt 0 view .LVU888
 2829 0028 A38C     		ldrh	r3, [r4, #36]
 541:Core/Src/main.c ****     int diff_up_down = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 2830              		.loc 1 541 73 view .LVU889
 2831 002a 6288     		ldrh	r2, [r4, #2]
 541:Core/Src/main.c ****     int diff_up_down = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 2832              		.loc 1 541 52 view .LVU890
 2833 002c 9B1A     		subs	r3, r3, r2
 541:Core/Src/main.c ****     int diff_up_down = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 2834              		.loc 1 541 9 view .LVU891
 2835 002e 002B     		cmp	r3, #0
 2836 0030 B8BF     		it	lt
 2837 0032 5B42     		rsblt	r3, r3, #0
 2838              	.LVL279:
 543:Core/Src/main.c ****     if (diff_up_down > 500) { 
 2839              		.loc 1 543 5 is_stmt 1 view .LVU892
 543:Core/Src/main.c ****     if (diff_up_down > 500) { 
 2840              		.loc 1 543 8 is_stmt 0 view .LVU893
 2841 0034 B3F5FA7F 		cmp	r3, #500
 2842 0038 09DC     		bgt	.L246
 558:Core/Src/main.c ****         g_boot_mode = 0; 
 2843              		.loc 1 558 9 is_stmt 1 view .LVU894
 558:Core/Src/main.c ****         g_boot_mode = 0; 
 2844              		.loc 1 558 21 is_stmt 0 view .LVU895
 2845 003a 2D4B     		ldr	r3, .L250+4
 2846              	.LVL280:
 558:Core/Src/main.c ****         g_boot_mode = 0; 
 2847              		.loc 1 558 21 view .LVU896
 2848 003c 0022     		movs	r2, #0
 2849              	.LVL281:
 558:Core/Src/main.c ****         g_boot_mode = 0; 
 2850              		.loc 1 558 21 view .LVU897
 2851 003e 1A70     		strb	r2, [r3]
 2852              	.LVL282:
 2853              	.L238:
 561:Core/Src/main.c ****     Setup_Keys(); 
 2854              		.loc 1 561 5 is_stmt 1 view .LVU898
 2855 0040 FFF7FEFF 		bl	Setup_Keys
 2856              	.LVL283:
 562:Core/Src/main.c ****     Load_Config();
 2857              		.loc 1 562 5 view .LVU899
 2858 0044 FFF7FEFF 		bl	Load_Config
 2859              	.LVL284:
 564:Core/Src/main.c ****     MX_USB_DEVICE_Init();
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 73


 2860              		.loc 1 564 5 view .LVU900
 2861 0048 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 2862              	.LVL285:
 2863 004c 3DE0     		b	.L243
 2864              	.LVL286:
 2865              	.L246:
 2866              	.LBB42:
 544:Core/Src/main.c ****         g_boot_mode = 1; 
 2867              		.loc 1 544 9 view .LVU901
 544:Core/Src/main.c ****         g_boot_mode = 1; 
 2868              		.loc 1 544 21 is_stmt 0 view .LVU902
 2869 004e 284B     		ldr	r3, .L250+4
 2870              	.LVL287:
 544:Core/Src/main.c ****         g_boot_mode = 1; 
 2871              		.loc 1 544 21 view .LVU903
 2872 0050 0122     		movs	r2, #1
 2873              	.LVL288:
 544:Core/Src/main.c ****         g_boot_mode = 1; 
 2874              		.loc 1 544 21 view .LVU904
 2875 0052 1A70     		strb	r2, [r3]
 546:Core/Src/main.c ****         uint32_t start_tick = HAL_GetTick();
 2876              		.loc 1 546 9 is_stmt 1 view .LVU905
 546:Core/Src/main.c ****         uint32_t start_tick = HAL_GetTick();
 2877              		.loc 1 546 31 is_stmt 0 view .LVU906
 2878 0054 FFF7FEFF 		bl	HAL_GetTick
 2879              	.LVL289:
 546:Core/Src/main.c ****         uint32_t start_tick = HAL_GetTick();
 2880              		.loc 1 546 31 view .LVU907
 2881 0058 0446     		mov	r4, r0
 2882              	.LVL290:
 547:Core/Src/main.c ****         while ((HAL_GetTick() - start_tick) < 5000) { 
 2883              		.loc 1 547 9 is_stmt 1 view .LVU908
 2884              	.L235:
 547:Core/Src/main.c ****         while ((HAL_GetTick() - start_tick) < 5000) { 
 2885              		.loc 1 547 45 view .LVU909
 547:Core/Src/main.c ****         while ((HAL_GetTick() - start_tick) < 5000) { 
 2886              		.loc 1 547 17 is_stmt 0 view .LVU910
 2887 005a FFF7FEFF 		bl	HAL_GetTick
 2888              	.LVL291:
 547:Core/Src/main.c ****         while ((HAL_GetTick() - start_tick) < 5000) { 
 2889              		.loc 1 547 31 discriminator 1 view .LVU911
 2890 005e 031B     		subs	r3, r0, r4
 547:Core/Src/main.c ****         while ((HAL_GetTick() - start_tick) < 5000) { 
 2891              		.loc 1 547 45 discriminator 1 view .LVU912
 2892 0060 41F28732 		movw	r2, #4999
 2893 0064 9342     		cmp	r3, r2
 2894 0066 10D8     		bhi	.L236
 2895              	.LBB43:
 548:Core/Src/main.c ****             scan_all_keys_fast(adc_raw_values);
 2896              		.loc 1 548 13 is_stmt 1 view .LVU913
 2897 0068 204D     		ldr	r5, .L250
 2898 006a 2846     		mov	r0, r5
 2899 006c FFF7FEFF 		bl	scan_all_keys_fast
 2900              	.LVL292:
 549:Core/Src/main.c ****             int current_diff = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 2901              		.loc 1 549 13 view .LVU914
 549:Core/Src/main.c ****             int current_diff = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 74


 2902              		.loc 1 549 55 is_stmt 0 view .LVU915
 2903 0070 AB8C     		ldrh	r3, [r5, #36]
 549:Core/Src/main.c ****             int current_diff = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 2904              		.loc 1 549 81 view .LVU916
 2905 0072 6A88     		ldrh	r2, [r5, #2]
 549:Core/Src/main.c ****             int current_diff = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 2906              		.loc 1 549 60 view .LVU917
 2907 0074 9B1A     		subs	r3, r3, r2
 549:Core/Src/main.c ****             int current_diff = abs((int)adc_raw_values[18] - (int)adc_raw_values[1]);
 2908              		.loc 1 549 17 view .LVU918
 2909 0076 002B     		cmp	r3, #0
 2910 0078 B8BF     		it	lt
 2911 007a 5B42     		rsblt	r3, r3, #0
 2912              	.LVL293:
 550:Core/Src/main.c ****             if (current_diff < 300) { 
 2913              		.loc 1 550 13 is_stmt 1 view .LVU919
 550:Core/Src/main.c ****             if (current_diff < 300) { 
 2914              		.loc 1 550 16 is_stmt 0 view .LVU920
 2915 007c B3F5967F 		cmp	r3, #300
 2916 0080 03DB     		blt	.L236
 553:Core/Src/main.c ****             HAL_Delay(10);
 2917              		.loc 1 553 13 is_stmt 1 view .LVU921
 2918 0082 0A20     		movs	r0, #10
 2919 0084 FFF7FEFF 		bl	HAL_Delay
 2920              	.LVL294:
 553:Core/Src/main.c ****             HAL_Delay(10);
 2921              		.loc 1 553 13 is_stmt 0 view .LVU922
 2922 0088 E7E7     		b	.L235
 2923              	.LVL295:
 2924              	.L236:
 553:Core/Src/main.c ****             HAL_Delay(10);
 2925              		.loc 1 553 13 view .LVU923
 2926              	.LBE43:
 555:Core/Src/main.c ****         HAL_Delay(500);
 2927              		.loc 1 555 9 is_stmt 1 view .LVU924
 2928 008a 4FF4FA70 		mov	r0, #500
 2929 008e FFF7FEFF 		bl	HAL_Delay
 2930              	.LVL296:
 2931              	.LBE42:
 2932 0092 D5E7     		b	.L238
 2933              	.LVL297:
 2934              	.L248:
 567:Core/Src/main.c ****         if (g_req_calibrate) { HAL_Delay(100); Setup_Keys(); g_req_calibrate = false; }
 2935              		.loc 1 567 32 discriminator 1 view .LVU925
 2936 0094 6420     		movs	r0, #100
 2937 0096 FFF7FEFF 		bl	HAL_Delay
 2938              	.LVL298:
 567:Core/Src/main.c ****         if (g_req_calibrate) { HAL_Delay(100); Setup_Keys(); g_req_calibrate = false; }
 2939              		.loc 1 567 48 discriminator 2 view .LVU926
 2940 009a FFF7FEFF 		bl	Setup_Keys
 2941              	.LVL299:
 567:Core/Src/main.c ****         if (g_req_calibrate) { HAL_Delay(100); Setup_Keys(); g_req_calibrate = false; }
 2942              		.loc 1 567 62 discriminator 3 view .LVU927
 567:Core/Src/main.c ****         if (g_req_calibrate) { HAL_Delay(100); Setup_Keys(); g_req_calibrate = false; }
 2943              		.loc 1 567 78 is_stmt 0 discriminator 3 view .LVU928
 2944 009e 154B     		ldr	r3, .L250+8
 2945 00a0 0022     		movs	r2, #0
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 75


 2946 00a2 1A70     		strb	r2, [r3]
 2947 00a4 15E0     		b	.L239
 2948              	.L249:
 568:Core/Src/main.c ****         if (g_req_save) { Save_Config(); g_req_save = false; }
 2949              		.loc 1 568 27 is_stmt 1 discriminator 1 view .LVU929
 2950 00a6 FFF7FEFF 		bl	Save_Config
 2951              	.LVL300:
 568:Core/Src/main.c ****         if (g_req_save) { Save_Config(); g_req_save = false; }
 2952              		.loc 1 568 42 discriminator 2 view .LVU930
 568:Core/Src/main.c ****         if (g_req_save) { Save_Config(); g_req_save = false; }
 2953              		.loc 1 568 53 is_stmt 0 discriminator 2 view .LVU931
 2954 00aa 134B     		ldr	r3, .L250+12
 2955 00ac 0022     		movs	r2, #0
 2956 00ae 1A70     		strb	r2, [r3]
 2957 00b0 13E0     		b	.L240
 2958              	.LVL301:
 2959              	.L242:
 2960              	.LBB44:
 571:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) Process_Rapid_Trigger(i, adc_raw_values[i]);
 2961              		.loc 1 571 40 is_stmt 1 discriminator 4 view .LVU932
 2962 00b2 0E4B     		ldr	r3, .L250
 2963 00b4 33F81410 		ldrh	r1, [r3, r4, lsl #1]
 2964 00b8 2046     		mov	r0, r4
 2965 00ba FFF7FEFF 		bl	Process_Rapid_Trigger
 2966              	.LVL302:
 571:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) Process_Rapid_Trigger(i, adc_raw_values[i]);
 2967              		.loc 1 571 36 discriminator 4 view .LVU933
 2968 00be 0134     		adds	r4, r4, #1
 2969              	.LVL303:
 2970              	.L241:
 571:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) Process_Rapid_Trigger(i, adc_raw_values[i]);
 2971              		.loc 1 571 23 discriminator 3 view .LVU934
 2972 00c0 132C     		cmp	r4, #19
 2973 00c2 F6DD     		ble	.L242
 2974              	.LBE44:
 573:Core/Src/main.c ****         if (g_boot_mode == 0) Send_Reports();
 2975              		.loc 1 573 9 view .LVU935
 573:Core/Src/main.c ****         if (g_boot_mode == 0) Send_Reports();
 2976              		.loc 1 573 25 is_stmt 0 view .LVU936
 2977 00c4 0A4B     		ldr	r3, .L250+4
 2978 00c6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 573:Core/Src/main.c ****         if (g_boot_mode == 0) Send_Reports();
 2979              		.loc 1 573 12 view .LVU937
 2980 00c8 63B1     		cbz	r3, .L247
 2981              	.LVL304:
 2982              	.L243:
 566:Core/Src/main.c ****     while (1) {
 2983              		.loc 1 566 5 is_stmt 1 view .LVU938
 567:Core/Src/main.c ****         if (g_req_calibrate) { HAL_Delay(100); Setup_Keys(); g_req_calibrate = false; }
 2984              		.loc 1 567 9 view .LVU939
 567:Core/Src/main.c ****         if (g_req_calibrate) { HAL_Delay(100); Setup_Keys(); g_req_calibrate = false; }
 2985              		.loc 1 567 13 is_stmt 0 view .LVU940
 2986 00ca 0A4B     		ldr	r3, .L250+8
 2987 00cc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 567:Core/Src/main.c ****         if (g_req_calibrate) { HAL_Delay(100); Setup_Keys(); g_req_calibrate = false; }
 2988              		.loc 1 567 12 view .LVU941
 2989 00ce 002B     		cmp	r3, #0
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 76


 2990 00d0 E0D1     		bne	.L248
 2991              	.L239:
 568:Core/Src/main.c ****         if (g_req_save) { Save_Config(); g_req_save = false; }
 2992              		.loc 1 568 9 is_stmt 1 view .LVU942
 568:Core/Src/main.c ****         if (g_req_save) { Save_Config(); g_req_save = false; }
 2993              		.loc 1 568 13 is_stmt 0 view .LVU943
 2994 00d2 094B     		ldr	r3, .L250+12
 2995 00d4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 568:Core/Src/main.c ****         if (g_req_save) { Save_Config(); g_req_save = false; }
 2996              		.loc 1 568 12 view .LVU944
 2997 00d6 002B     		cmp	r3, #0
 2998 00d8 E5D1     		bne	.L249
 2999              	.L240:
 570:Core/Src/main.c ****         scan_all_keys_fast(adc_raw_values);
 3000              		.loc 1 570 9 is_stmt 1 view .LVU945
 3001 00da 0448     		ldr	r0, .L250
 3002 00dc FFF7FEFF 		bl	scan_all_keys_fast
 3003              	.LVL305:
 571:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) Process_Rapid_Trigger(i, adc_raw_values[i]);
 3004              		.loc 1 571 9 view .LVU946
 3005              	.LBB45:
 571:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) Process_Rapid_Trigger(i, adc_raw_values[i]);
 3006              		.loc 1 571 13 view .LVU947
 571:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) Process_Rapid_Trigger(i, adc_raw_values[i]);
 3007              		.loc 1 571 17 is_stmt 0 view .LVU948
 3008 00e0 0024     		movs	r4, #0
 571:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) Process_Rapid_Trigger(i, adc_raw_values[i]);
 3009              		.loc 1 571 9 view .LVU949
 3010 00e2 EDE7     		b	.L241
 3011              	.LVL306:
 3012              	.L247:
 571:Core/Src/main.c ****         for(int i=0; i<KEY_COUNT; i++) Process_Rapid_Trigger(i, adc_raw_values[i]);
 3013              		.loc 1 571 9 view .LVU950
 3014              	.LBE45:
 573:Core/Src/main.c ****         if (g_boot_mode == 0) Send_Reports();
 3015              		.loc 1 573 31 is_stmt 1 discriminator 1 view .LVU951
 3016 00e4 FFF7FEFF 		bl	Send_Reports
 3017              	.LVL307:
 3018 00e8 EFE7     		b	.L243
 3019              	.L251:
 3020 00ea 00BF     		.align	2
 3021              	.L250:
 3022 00ec 00000000 		.word	adc_raw_values
 3023 00f0 00000000 		.word	g_boot_mode
 3024 00f4 00000000 		.word	g_req_calibrate
 3025 00f8 00000000 		.word	g_req_save
 3026              		.cfi_endproc
 3027              	.LFE143:
 3029              		.section	.bss.tx.0,"aw",%nobits
 3030              		.align	2
 3033              	tx.0:
 3034 0000 00000000 		.space	64
 3034      00000000 
 3034      00000000 
 3034      00000000 
 3034      00000000 
 3035              		.section	.bss.tx.1,"aw",%nobits
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 77


 3036              		.align	2
 3039              	tx.1:
 3040 0000 00000000 		.space	64
 3040      00000000 
 3040      00000000 
 3040      00000000 
 3040      00000000 
 3041              		.section	.bss.tx.2,"aw",%nobits
 3042              		.align	2
 3045              	tx.2:
 3046 0000 00000000 		.space	64
 3046      00000000 
 3046      00000000 
 3046      00000000 
 3046      00000000 
 3047              		.section	.bss.prev_report.3,"aw",%nobits
 3048              		.align	2
 3051              	prev_report.3:
 3052 0000 00000000 		.space	20
 3052      00000000 
 3052      00000000 
 3052      00000000 
 3052      00000000 
 3053              		.global	webhid_tx_buf
 3054              		.section	.bss.webhid_tx_buf,"aw",%nobits
 3055              		.align	2
 3058              	webhid_tx_buf:
 3059 0000 00000000 		.space	64
 3059      00000000 
 3059      00000000 
 3059      00000000 
 3059      00000000 
 3060              		.global	key_states
 3061              		.section	.bss.key_states,"aw",%nobits
 3062              		.align	2
 3065              	key_states:
 3066 0000 00000000 		.space	720
 3066      00000000 
 3066      00000000 
 3066      00000000 
 3066      00000000 
 3067              		.global	adc_raw_values
 3068              		.section	.bss.adc_raw_values,"aw",%nobits
 3069              		.align	2
 3072              	adc_raw_values:
 3073 0000 00000000 		.space	40
 3073      00000000 
 3073      00000000 
 3073      00000000 
 3073      00000000 
 3074              		.global	last_ud_winner
 3075              		.section	.bss.last_ud_winner,"aw",%nobits
 3076              		.align	2
 3079              	last_ud_winner:
 3080 0000 00000000 		.space	4
 3081              		.global	last_lr_winner
 3082              		.section	.bss.last_lr_winner,"aw",%nobits
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 78


 3083              		.align	2
 3086              	last_lr_winner:
 3087 0000 00000000 		.space	4
 3088              		.global	last_down_state
 3089              		.section	.bss.last_down_state,"aw",%nobits
 3092              	last_down_state:
 3093 0000 00       		.space	1
 3094              		.global	last_up_state
 3095              		.section	.bss.last_up_state,"aw",%nobits
 3098              	last_up_state:
 3099 0000 00       		.space	1
 3100              		.global	last_right_state
 3101              		.section	.bss.last_right_state,"aw",%nobits
 3104              	last_right_state:
 3105 0000 00       		.space	1
 3106              		.global	last_left_state
 3107              		.section	.bss.last_left_state,"aw",%nobits
 3110              	last_left_state:
 3111 0000 00       		.space	1
 3112              		.global	g_combos
 3113              		.section	.bss.g_combos,"aw",%nobits
 3114              		.align	2
 3117              	g_combos:
 3118 0000 00000000 		.space	16
 3118      00000000 
 3118      00000000 
 3118      00000000 
 3119              		.global	g_socd_mode
 3120              		.section	.bss.g_socd_mode,"aw",%nobits
 3123              	g_socd_mode:
 3124 0000 00       		.space	1
 3125              		.global	g_input_enabled
 3126              		.section	.data.g_input_enabled,"aw"
 3129              	g_input_enabled:
 3130 0000 01       		.byte	1
 3131              		.global	g_req_save
 3132              		.section	.bss.g_req_save,"aw",%nobits
 3135              	g_req_save:
 3136 0000 00       		.space	1
 3137              		.global	g_req_calibrate
 3138              		.section	.bss.g_req_calibrate,"aw",%nobits
 3141              	g_req_calibrate:
 3142 0000 00       		.space	1
 3143              		.global	g_boot_mode
 3144              		.section	.bss.g_boot_mode,"aw",%nobits
 3147              	g_boot_mode:
 3148 0000 00       		.space	1
 3149              		.global	key_map
 3150              		.section	.data.key_map,"aw"
 3151              		.align	2
 3154              	key_map:
 3155 0000 04020308 		.ascii	"\004\002\003\010\007\013\006\005\012\011\017\016\010"
 3155      070B0605 
 3155      0A090F0E 
 3155      08
 3156 000d 0C0D1011 		.ascii	"\014\015\020\021\007\001\010"
 3156      070108
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 79


 3157              		.text
 3158              	.Letext0:
 3159              		.file 3 "C:/TOOL/arm-none-eabi/include/machine/_default_types.h"
 3160              		.file 4 "C:/TOOL/arm-none-eabi/include/sys/_stdint.h"
 3161              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 3162              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3163              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3164              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3165              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 3166              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3167              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 3168              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 3169              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 3170              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_flash_ex.h"
 3171              		.file 15 "Core/Inc/main.h"
 3172              		.file 16 "Core/Inc/adc.h"
 3173              		.file 17 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 3174              		.file 18 "USB_DEVICE/App/usb_device.h"
 3175              		.file 19 "Core/Inc/gpio.h"
 3176              		.file 20 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 3177              		.file 21 "C:/TOOL/arm-none-eabi/include/string.h"
 3178              		.file 22 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_flash.h"
 3179              		.file 23 "<built-in>"
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 80


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
  C:\Temp\ccZ2VGqN.s:21     .text.Save_Config:00000000 $t
  C:\Temp\ccZ2VGqN.s:27     .text.Save_Config:00000000 Save_Config
  C:\Temp\ccZ2VGqN.s:204    .text.Save_Config:000000c8 $d
  C:\Temp\ccZ2VGqN.s:3123   .bss.g_socd_mode:00000000 g_socd_mode
  C:\Temp\ccZ2VGqN.s:3065   .bss.key_states:00000000 key_states
  C:\Temp\ccZ2VGqN.s:3154   .data.key_map:00000000 key_map
  C:\Temp\ccZ2VGqN.s:3117   .bss.g_combos:00000000 g_combos
  C:\Temp\ccZ2VGqN.s:216    .text.Load_Config:00000000 $t
  C:\Temp\ccZ2VGqN.s:222    .text.Load_Config:00000000 Load_Config
  C:\Temp\ccZ2VGqN.s:335    .text.Load_Config:00000088 $d
  C:\Temp\ccZ2VGqN.s:346    .text.short_delay:00000000 $t
  C:\Temp\ccZ2VGqN.s:352    .text.short_delay:00000000 short_delay
  C:\Temp\ccZ2VGqN.s:398    .text.MUX1_Select:00000000 $t
  C:\Temp\ccZ2VGqN.s:404    .text.MUX1_Select:00000000 MUX1_Select
  C:\Temp\ccZ2VGqN.s:445    .text.MUX1_Select:00000030 $d
  C:\Temp\ccZ2VGqN.s:450    .text.MUX2_Select:00000000 $t
  C:\Temp\ccZ2VGqN.s:456    .text.MUX2_Select:00000000 MUX2_Select
  C:\Temp\ccZ2VGqN.s:497    .text.MUX2_Select:00000034 $d
  C:\Temp\ccZ2VGqN.s:502    .text.scan_all_keys_fast:00000000 $t
  C:\Temp\ccZ2VGqN.s:508    .text.scan_all_keys_fast:00000000 scan_all_keys_fast
  C:\Temp\ccZ2VGqN.s:713    .text.scan_all_keys_fast:000000c4 $d
  C:\Temp\ccZ2VGqN.s:720    .text.Setup_Keys:00000000 $t
  C:\Temp\ccZ2VGqN.s:726    .text.Setup_Keys:00000000 Setup_Keys
  C:\Temp\ccZ2VGqN.s:855    .text.Setup_Keys:00000080 $d
  C:\Temp\ccZ2VGqN.s:3072   .bss.adc_raw_values:00000000 adc_raw_values
  C:\Temp\ccZ2VGqN.s:866    .text.Process_Rapid_Trigger:00000000 $t
  C:\Temp\ccZ2VGqN.s:872    .text.Process_Rapid_Trigger:00000000 Process_Rapid_Trigger
  C:\Temp\ccZ2VGqN.s:1194   .text.Process_Rapid_Trigger:000001a4 $d
  C:\Temp\ccZ2VGqN.s:1200   .text.Send_Reports:00000000 $t
  C:\Temp\ccZ2VGqN.s:1206   .text.Send_Reports:00000000 Send_Reports
  C:\Temp\ccZ2VGqN.s:1761   .text.Send_Reports:00000238 $d
  C:\Temp\ccZ2VGqN.s:3129   .data.g_input_enabled:00000000 g_input_enabled
  C:\Temp\ccZ2VGqN.s:3051   .bss.prev_report.3:00000000 prev_report.3
  C:\Temp\ccZ2VGqN.s:3086   .bss.last_lr_winner:00000000 last_lr_winner
  C:\Temp\ccZ2VGqN.s:3110   .bss.last_left_state:00000000 last_left_state
  C:\Temp\ccZ2VGqN.s:3104   .bss.last_right_state:00000000 last_right_state
  C:\Temp\ccZ2VGqN.s:3098   .bss.last_up_state:00000000 last_up_state
  C:\Temp\ccZ2VGqN.s:3079   .bss.last_ud_winner:00000000 last_ud_winner
  C:\Temp\ccZ2VGqN.s:3092   .bss.last_down_state:00000000 last_down_state
  C:\Temp\ccZ2VGqN.s:1778   .text.Send_Reports:0000026c $t
  C:\Temp\ccZ2VGqN.s:1844   .text.Send_Reports:000002b0 $d
  C:\Temp\ccZ2VGqN.s:1850   .text.WebHID_DataReceived_Callback:00000000 $t
  C:\Temp\ccZ2VGqN.s:1856   .text.WebHID_DataReceived_Callback:00000000 WebHID_DataReceived_Callback
  C:\Temp\ccZ2VGqN.s:2574   .text.WebHID_DataReceived_Callback:00000338 $d
  C:\Temp\ccZ2VGqN.s:3045   .bss.tx.2:00000000 tx.2
  C:\Temp\ccZ2VGqN.s:3039   .bss.tx.1:00000000 tx.1
  C:\Temp\ccZ2VGqN.s:3033   .bss.tx.0:00000000 tx.0
  C:\Temp\ccZ2VGqN.s:3141   .bss.g_req_calibrate:00000000 g_req_calibrate
  C:\Temp\ccZ2VGqN.s:3135   .bss.g_req_save:00000000 g_req_save
  C:\Temp\ccZ2VGqN.s:2593   .text.Error_Handler:00000000 $t
  C:\Temp\ccZ2VGqN.s:2599   .text.Error_Handler:00000000 Error_Handler
  C:\Temp\ccZ2VGqN.s:2631   .text.SystemClock_Config:00000000 $t
  C:\Temp\ccZ2VGqN.s:2637   .text.SystemClock_Config:00000000 SystemClock_Config
  C:\Temp\ccZ2VGqN.s:2776   .text.SystemClock_Config:0000008c $d
  C:\Temp\ccZ2VGqN.s:2781   .text.main:00000000 $t
ARM GAS  C:\Temp\ccZ2VGqN.s 			page 81


  C:\Temp\ccZ2VGqN.s:2787   .text.main:00000000 main
  C:\Temp\ccZ2VGqN.s:3022   .text.main:000000ec $d
  C:\Temp\ccZ2VGqN.s:3147   .bss.g_boot_mode:00000000 g_boot_mode
  C:\Temp\ccZ2VGqN.s:3030   .bss.tx.0:00000000 $d
  C:\Temp\ccZ2VGqN.s:3036   .bss.tx.1:00000000 $d
  C:\Temp\ccZ2VGqN.s:3042   .bss.tx.2:00000000 $d
  C:\Temp\ccZ2VGqN.s:3048   .bss.prev_report.3:00000000 $d
  C:\Temp\ccZ2VGqN.s:3058   .bss.webhid_tx_buf:00000000 webhid_tx_buf
  C:\Temp\ccZ2VGqN.s:3055   .bss.webhid_tx_buf:00000000 $d
  C:\Temp\ccZ2VGqN.s:3062   .bss.key_states:00000000 $d
  C:\Temp\ccZ2VGqN.s:3069   .bss.adc_raw_values:00000000 $d
  C:\Temp\ccZ2VGqN.s:3076   .bss.last_ud_winner:00000000 $d
  C:\Temp\ccZ2VGqN.s:3083   .bss.last_lr_winner:00000000 $d
  C:\Temp\ccZ2VGqN.s:3093   .bss.last_down_state:00000000 $d
  C:\Temp\ccZ2VGqN.s:3099   .bss.last_up_state:00000000 $d
  C:\Temp\ccZ2VGqN.s:3105   .bss.last_right_state:00000000 $d
  C:\Temp\ccZ2VGqN.s:3111   .bss.last_left_state:00000000 $d
  C:\Temp\ccZ2VGqN.s:3114   .bss.g_combos:00000000 $d
  C:\Temp\ccZ2VGqN.s:3124   .bss.g_socd_mode:00000000 $d
  C:\Temp\ccZ2VGqN.s:3136   .bss.g_req_save:00000000 $d
  C:\Temp\ccZ2VGqN.s:3142   .bss.g_req_calibrate:00000000 $d
  C:\Temp\ccZ2VGqN.s:3148   .bss.g_boot_mode:00000000 $d
  C:\Temp\ccZ2VGqN.s:3151   .data.key_map:00000000 $d

UNDEFINED SYMBOLS
HAL_FLASH_Unlock
HAL_FLASHEx_Erase
HAL_FLASH_Lock
HAL_FLASH_Program
HAL_GPIO_WritePin
HAL_ADC_PollForConversion
HAL_ADC_Start
HAL_ADC_GetValue
hadc3
hadc2
hadc4
HAL_Delay
memcmp
USBD_HID_SendReport
hUsbDeviceFS
memset
USBD_WebHID_SendReport
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_ADC2_Init
MX_ADC3_Init
MX_ADC4_Init
MX_USB_DEVICE_Init
HAL_GetTick
