*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Mon Oct 17 16:43:24 EET 2022
         ppid/pid : 3245/3256
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/lab3/lab3
         logfile  : /home/vlsi/Desktop/lab3/lab3/oasys.log.02
         tmpdir   : /tmp/oasys.3245/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/lab3/lab3/adder_reg exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/logs exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/rpt exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 2 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /home/vlsi/Desktop/lab3/lab3/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/lab3/lab3/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog adder_reg.v -include {/home/vlsi/Desktop/lab3/lab3/rtl// /home/vlsi/Desktop/lab3/lab3/lib_data}
info:    File 'adder_reg.v', resolved to path '/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_dont_use NangateOpenCellLibrary/FA_X1 false #edited by me
error:   detected extra character(s) "#edited"
---------------------------------------------------------------------
Usage:
  set_dont_use [-target_library <string>] <string> [<boolean>] 
---------------------------------------------------------------------
error:   while parsing command "set_dont_use"
    while executing
"error "error:   [cli::getMsg PARSE_ERROR $cmd]""
    (procedure "cmdError" line 6)
    invoked from within
"cmdError $cn "detected extra character(s) \"$arg\"" $helpStr"
    (procedure "::cli::processArgs" line 98)
    invoked from within
"::cli::processArgs set_dont_use retList retFile retMode args"
    invoked from within
"set_dont_use [get_lib_cell FA_* ] false 	#edited by me			"
    (file "scripts/1_read_design.tcl" line 81)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog adder_reg.v -include {/home/vlsi/Desktop/lab3/lab3/rtl// /home/vlsi/Desktop/lab3/lab3/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'adder_reg.v', resolved to path '/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module adderPlus ((/home/vlsi/Desktop/lab3/lab3/rtl///adderPlus.v:1)[16])  [VLOG-1206]
warning: overwriting previous definition of module register ((/home/vlsi/Desktop/lab3/lab3/rtl///register.v:3)[15])  [VLOG-1206]
warning: overwriting previous definition of module adder_reg ((/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v:4)[16])  [VLOG-1206]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_dont_use NangateOpenCellLibrary/FA_X1 false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/0_init_design.tcl
/home/vlsi/Desktop/lab3/lab3/adder_reg exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/logs exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/rpt exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog adder_reg.v -include {/home/vlsi/Desktop/lab3/lab3/rtl// /home/vlsi/Desktop/lab3/lab3/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'adder_reg.v', resolved to path '/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module adderPlus ((/home/vlsi/Desktop/lab3/lab3/rtl///adderPlus.v:1)[16])  [VLOG-1206]
warning: overwriting previous definition of module register ((/home/vlsi/Desktop/lab3/lab3/rtl///register.v:3)[15])  [VLOG-1206]
warning: overwriting previous definition of module adder_reg ((/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v:4)[16])  [VLOG-1206]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_dont_use NangateOpenCellLibrary/FA_X1 false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module adder_reg
starting synthesize at 00:00:03(cpu)/0:00:46(wall) 73MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'adder_reg' (depth 1) ((/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v:4)[7])  [VLOG-400]
info:    synthesizing module 'adderPlus' (depth 2) ((/home/vlsi/Desktop/lab3/lab3/rtl/adderPlus.v:1)[7])  [VLOG-400]
info:    module 'adderPlus' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'adderPlus' (depth 2) (1#3) ((/home/vlsi/Desktop/lab3/lab3/rtl/adderPlus.v:1)[7])  [VLOG-401]
info:    synthesizing module 'register' (depth 2) ((/home/vlsi/Desktop/lab3/lab3/rtl/register.v:3)[7])  [VLOG-400]
info:    module 'register' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'register' (depth 2) (2#3) ((/home/vlsi/Desktop/lab3/lab3/rtl/register.v:3)[7])  [VLOG-401]
info:    module 'adder_reg' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'adder_reg' (depth 1) (3#3) ((/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v:4)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:04(cpu)/0:00:47(wall) 71MB(vsz)/331MB(peak)
> write_design /home/vlsi/Desktop/lab3/lab3/adder_reg/odb/2_synthesized.odb
info:    design 'adder_reg' has no physical info  [WRITE-120]
warning: WrSdc.. design 'adder_reg' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/lab3/lab3/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            2.938768  
> set transition          0.078075
> set io_clock_period     10
> set pad_delay           0.01
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay -clock  vsysclk -rise 0.001 [all_inputs]
> 
> set_output_delay -clock  vsysclk  -fall 0.002 [all_outputs]
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+---------+-----------+------------
                        |         |Area (squm)|Leakage (uW)
------------------------+---------+-----------+------------
Design Name             |adder_reg|           |            
  Total Instances       |      197|        761|      12.680
    Macros              |        0|          0|       0.000
    Pads                |        0|          0|       0.000
    Phys                |        0|          0|       0.000
    Blackboxes          |        0|          0|       0.000
    Cells               |      197|        761|      12.680
      Buffers           |        0|          0|       0.000
      Inverters         |        2|          1|       0.029
      Clock-Gates       |        0|          0|       0.000
      Combinational     |      129|        409|       6.963
      Latches           |        0|          0|       0.000
      FlipFlops         |       66|        351|       5.688
       Single-Bit FF    |       66|        351|       5.688
       Multi-Bit FF     |        0|          0|       0.000
       Clock-Gated      |        0|           |            
       Bits             |       66|        351|       5.688
         Load-Enabled   |        0|           |            
         Clock-Gated    |        0|           |            
  Tristate Pin Count    |       65|           |            
Physical Info           |Unplaced |           |            
  Chip Size (mm x mm)   |         |          0|            
  Fixed Cell Area       |         |          0|            
    Phys Only           |        0|          0|            
  Placeable Area        |         |          0|            
  Movable Cell Area     |         |        761|            
  Utilization (%)       |         |           |            
  Chip Utilization (%)  |         |           |            
  Total Wire Length (mm)|    0.000|           |            
  Longest Wire (mm)     |         |           |            
  Average Wire (mm)     |         |           |            
------------------------+---------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst enable in1[63] in1[62] in1[61] in1[60] in1[59] in1[58] in1[57] in1[56] in1[55] in1[54] in1[53] in1[52] in1[51] in1[50] in1[49] in1[48] in1[47] in1[46] in1[45] in1[44] in1[43] in1[42] in1[41] in1[40] in1[39] in1[38] in1[37] in1[36] in1[35] in1[34] in1[33] in1[32] in1[31] in1[30] in1[29] in1[28] in1[27] in1[26] in1[25] in1[24] in1[23] in1[22] in1[21] in1[20] in1[19] in1[18] in1[17] in1[16] in1[15] in1[14] in1[13] in1[12] in1[11] in1[10] in1[9] in1[8] in1[7] in1[6] in1[5] in1[4] in1[3] in1[2] in1[1] in1[0] in2[63] in2[62] in2[61] in2[60] in2[59] in2[58] in2[57] in2[56] in2[55] in2[54] in2[53] in2[52] in2[51] in2[50] in2[49] in2[48] in2[47] in2[46] in2[45] in2[44] in2[43] in2[42] in2[41] in2[40] in2[39] in2[38] in2[37] in2[36] in2[35] in2[34] in2[33] in2[32] in2[31] ...(31 more) }
# group_path -from clk rst enable {in1[63]} {in1[62]} {in1[61]} {in1[60]} {in1[59]} {in1[58]} {in1[57]} {in1[56]} {in1[55]} {in1[54]} {in1[53]} {in1[52]} {in1[51]} {in1[50]} {in1[49]} {in1[48]} {in1[47]} {in1[46]} {in1[45]} {in1[44]} {in1[43]} {in1[42]} {in1[41]} {in1[40]} {in1[39]} {in1[38]} {in1[37]} {in1[36]} {in1[35]} {in1[34]} {in1[33]} {in1[32]} {in1[31]} {in1[30]} {in1[29]} {in1[28]} {in1[27]} {in1[26]} {in1[25]} {in1[24]} {in1[23]} {in1[22]} {in1[21]} {in1[20]} {in1[19]} {in1[18]} {in1[17]} {in1[16]} {in1[15]} {in1[14]} {in1[13]} {in1[12]} {in1[11]} {in1[10]} {in1[9]} {in1[8]} {in1[7]} {in1[6]} {in1[5]} {in1[4]} {in1[3]} {in1[2]} {in1[1]} {in1[0]} {in2[63]} {in2[62]} {in2[61]} {in2[60]} {in2[59]} {in2[58]} {in2[57]} {in2[56]} {in2[55]} {in2[54]} {in2[53]} {in2[52]} {in2[51]} {in2[50]} {in2[49]} {in2[48]} {in2[47]} {in2[46]} {in2[45]} {in2[44]} {in2[43]} {in2[42]} {in2[41]} {in2[40]} {in2[39]} {in2[38]} {in2[37]} {in2[36]} {in2[35]} {in2[34]} {in2[33]} {in2[32]} {in2[31]} {in2[30]} {in2[29]} {in2[28]} {in2[27]} {in2[26]} {in2[25]} {in2[24]} {in2[23]} {in2[22]} {in2[21]} {in2[20]} {in2[19]} {in2[18]} {in2[17]} {in2[16]} {in2[15]} {in2[14]} {in2[13]} {in2[12]} {in2[11]} {in2[10]} {in2[9]} {in2[8]} {in2[7]} {in2[6]} {in2[5]} {in2[4]} {in2[3]} {in2[2]} {in2[1]} {in2[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst enable in1[63] in1[62] in1[61] in1[60] in1[59] in1[58] in1[57] in1[56] in1[55] in1[54] in1[53] in1[52] in1[51] in1[50] in1[49] in1[48] in1[47] in1[46] in1[45] in1[44] in1[43] in1[42] in1[41] in1[40] in1[39] in1[38] in1[37] in1[36] in1[35] in1[34] in1[33] in1[32] in1[31] in1[30] in1[29] in1[28] in1[27] in1[26] in1[25] in1[24] in1[23] in1[22] in1[21] in1[20] in1[19] in1[18] in1[17] in1[16] in1[15] in1[14] in1[13] in1[12] in1[11] in1[10] in1[9] in1[8] in1[7] in1[6] in1[5] in1[4] in1[3] in1[2] in1[1] in1[0] in2[63] in2[62] in2[61] in2[60] in2[59] in2[58] in2[57] in2[56] in2[55] in2[54] in2[53] in2[52] in2[51] in2[50] in2[49] in2[48] in2[47] in2[46] in2[45] in2[44] in2[43] in2[42] in2[41] in2[40] in2[39] in2[38] in2[37] in2[36] in2[35] in2[34] in2[33] in2[32] in2[31] ...(31 more) } -to { out[64] out[63] out[62] out[61] out[60] out[59] out[58] out[57] out[56] out[55] out[54] out[53] out[52] out[51] out[50] out[49] out[48] out[47] out[46] out[45] out[44] out[43] out[42] out[41] o... (message truncated)
# group_path -from clk rst enable {in1[63]} {in1[62]} {in1[61]} {in1[60]} {in1[59]} {in1[58]} {in1[57]} {in1[56]} {in1[55]} {in1[54]} {in1[53]} {in1[52]} {in1[51]} {in1[50]} {in1[49]} {in1[48]} {in1[47]} {in1[46]} {in1[45]} {in1[44]} {in1[43]} {in1[42]} {in1[41]} {in1[40]} {in1[39]} {in1[38]} {in1[37]} {in1[36]} {in1[35]} {in1[34]} {in1[33]} {in1[32]} {in1[31]} {in1[30]} {in1[29]} {in1[28]} {in1[27]} {in1[26]} {in1[25]} {in1[24]} {in1[23]} {in1[22]} {in1[21]} {in1[20]} {in1[19]} {in1[18]} {in1[17]} {in1[16]} {in1[15]} {in1[14]} {in1[13]} {in1[12]} {in1[11]} {in1[10]} {in1[9]} {in1[8]} {in1[7]} {in1[6]} {in1[5]} {in1[4]} {in1[3]} {in1[2]} {in1[1]} {in1[0]} {in2[63]} {in2[62]} {in2[61]} {in2[60]} {in2[59]} {in2[58]} {in2[57]} {in2[56]} {in2[55]} {in2[54]} {in2[53]} {in2[52]} {in2[51]} {in2[50]} {in2[49]} {in2[48]} {in2[47]} {in2[46]} {in2[45]} {in2[44]} {in2[43]} {in2[42]} {in2[41]} {in2[40]} {in2[39]} {in2[38]} {in2[37]} {in2[36]} {in2[35]} {in2[34]} {in2[33]} {in2[32]} {in2[31]} {in2[30]} {in2[29]} {in2[28]} {in2[27]} {in2[26]} {in2[25]} {in2[24]} {in2[23]} {in2[22]} {in2[21]} {in2[20]} {in2[19]} {in2[18]} {in2[17]} {in2[16]} {in2[15]} {in2[14]} {in2[13]} {in2[12]} {in2[11]} {in2[10]} {in2[9]} {in2[8]} {in2[7]} {in2[6]} {in2[5]} {in2[4]} {in2[3]} {in2[2]} {in2[1]} {in2[0]} -to {out[64]} {out[63]} {out[62]} {out[61]} {out[60]} {out[59]} {out[58]} {out[57]} {out[56]} {out[55]} {out[54]} {out[53]} {out[52]} {out[51]} {out[50]} {out[49]} {out[48]} {out[47]} {out[46]} {out[45]} {out[44]} {out[43]} {out[42]} {out[41]} {out[40]} {out[39]} {out[38]} {out[37]} {out[36]} {out[35]} {out[34]} {out[33]} {out[32]} {out[31]} {out[30]} {out[29]} {out[28]} {out[27]} {out[26]} {out[25]} {out[24]} {out[23]} {out[22]} {out[21]} {out[20]} {out[19]} {out[18]} {out[17]} {out[16]} {out[15]} {out[14]} {out[13]} {out[12]} {out[11]} {out[10]} {out[9]} {out[8]} {out[7]} {out[6]} {out[5]} {out[4]} {out[3]} {out[2]} {out[1]} {out[0]}
> all_outputs
> group_path -name R2O -to { out[64] out[63] out[62] out[61] out[60] out[59] out[58] out[57] out[56] out[55] out[54] out[53] out[52] out[51] out[50] out[49] out[48] out[47] out[46] out[45] out[44] out[43] out[42] out[41] out[40] out[39] out[38] out[37] out[36] out[35] out[34] out[33] out[32] out[31] out[30] out[29] out[28] out[27] out[26] out[25] out[24] out[23] out[22] out[21] out[20] out[19] out[18] out[17] out[16] out[15] out[14] out[13] out[12] out[11] out[10] out[9] out[8] out[7] out[6] out[5] out[4] out[3] out[2] out[1] out[0] }
# group_path -to {out[64]} {out[63]} {out[62]} {out[61]} {out[60]} {out[59]} {out[58]} {out[57]} {out[56]} {out[55]} {out[54]} {out[53]} {out[52]} {out[51]} {out[50]} {out[49]} {out[48]} {out[47]} {out[46]} {out[45]} {out[44]} {out[43]} {out[42]} {out[41]} {out[40]} {out[39]} {out[38]} {out[37]} {out[36]} {out[35]} {out[34]} {out[33]} {out[32]} {out[31]} {out[30]} {out[29]} {out[28]} {out[27]} {out[26]} {out[25]} {out[24]} {out[23]} {out[22]} {out[21]} {out[20]} {out[19]} {out[18]} {out[17]} {out[16]} {out[15]} {out[14]} {out[13]} {out[12]} {out[11]} {out[10]} {out[9]} {out[8]} {out[7]} {out[6]} {out[5]} {out[4]} {out[3]} {out[2]} {out[1]} {out[0]}
> optimize -virtual
starting optimize at 00:00:04(cpu)/0:00:48(wall) 74MB(vsz)/331MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=3310:  /home/vlsi/Desktop/lab3/lab3/oasys.etc.02/oasys.w1.02.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 761.3squm (#1, 0 secs)
info: optimized 'register__genmod__0' area changed 0.0squm (x1), total 761.3squm (#2)
info: optimized 'adder_reg__genmod__1' area changed 0.0squm (x1), total 761.3squm (#3)
info: optimized '<TOP>' area changed 0.0squm (x1), total 761.3squm (#4, 0 secs)
done optimizing area at 00:00:05(cpu)/0:00:50(wall) 77MB(vsz)/351MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'adder_reg' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 761.3squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: activated path group I2R @ 6851.9ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 9722.2ps
info: finished path group I2R @ 6851.9ps
info: finished path group R2O @ 9722.2ps
info: reactivating path groups
info: reactivated path group I2R @ 6851.9ps
info: reactivated path group R2O @ 9722.2ps
info: finished path group I2R @ 6851.9ps
info: finished path group R2O @ 9722.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module adder_reg
info: optimized 'adder_reg__genmod__1' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 6851.9ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:06(cpu)/0:00:51(wall) 89MB(vsz)/351MB(peak)
finished optimize at 00:00:06(cpu)/0:00:51(wall) 89MB(vsz)/351MB(peak)
> write_design /home/vlsi/Desktop/lab3/lab3/adder_reg/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: in2[0]
    (Clocked by vsysclk R)
Endpoint: REG/out_reg[63]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 9956.8
    (Clock shift: 10000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 43.2)
Data arrival time: 3104.9
Slack: 6851.9
Logic depth: 64
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
in2[0]                   {set_input_delay}        r      1.0      1.0      1.0                        0.9      4.1      1                                   
addr/i_0/i_0/A->CO       HA_X1                   rr     51.0     50.0     50.0      0.0     78.1      0.3      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_1/CI->CO      FA_X1                   rr     97.9     46.9     46.9      0.0     11.3      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_2/CI->CO      FA_X1                   rr    145.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_3/CI->CO      FA_X1                   rr    193.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_4/CI->CO      FA_X1                   rr    241.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_5/CI->CO      FA_X1                   rr    289.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_6/CI->CO      FA_X1                   rr    336.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_7/CI->CO      FA_X1                   rr    384.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_8/CI->CO      FA_X1                   rr    432.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_9/CI->CO      FA_X1                   rr    480.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_10/CI->CO     FA_X1                   rr    528.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_11/CI->CO     FA_X1                   rr    575.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_12/CI->CO     FA_X1                   rr    623.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_13/CI->CO     FA_X1                   rr    671.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_14/CI->CO     FA_X1                   rr    719.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_15/CI->CO     FA_X1                   rr    767.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_16/CI->CO     FA_X1                   rr    814.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_17/CI->CO     FA_X1                   rr    862.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_18/CI->CO     FA_X1                   rr    910.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_19/CI->CO     FA_X1                   rr    958.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_20/CI->CO     FA_X1                   rr   1006.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_21/CI->CO     FA_X1                   rr   1053.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_22/CI->CO     FA_X1                   rr   1101.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_23/CI->CO     FA_X1                   rr   1149.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_24/CI->CO     FA_X1                   rr   1197.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_25/CI->CO     FA_X1                   rr   1245.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_26/CI->CO     FA_X1                   rr   1292.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_27/CI->CO     FA_X1                   rr   1340.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_28/CI->CO     FA_X1                   rr   1388.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_29/CI->CO     FA_X1                   rr   1436.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_30/CI->CO     FA_X1                   rr   1484.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_31/CI->CO     FA_X1                   rr   1531.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_32/CI->CO     FA_X1                   rr   1579.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_33/CI->CO     FA_X1                   rr   1627.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_34/CI->CO     FA_X1                   rr   1675.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_35/CI->CO     FA_X1                   rr   1723.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_36/CI->CO     FA_X1                   rr   1770.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_37/CI->CO     FA_X1                   rr   1818.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_38/CI->CO     FA_X1                   rr   1866.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_39/CI->CO     FA_X1                   rr   1914.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_40/CI->CO     FA_X1                   rr   1962.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_41/CI->CO     FA_X1                   rr   2009.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_42/CI->CO     FA_X1                   rr   2057.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_43/CI->CO     FA_X1                   rr   2105.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_44/CI->CO     FA_X1                   rr   2153.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_45/CI->CO     FA_X1                   rr   2201.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_46/CI->CO     FA_X1                   rr   2248.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_47/CI->CO     FA_X1                   rr   2296.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_48/CI->CO     FA_X1                   rr   2344.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_49/CI->CO     FA_X1                   rr   2392.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_50/CI->CO     FA_X1                   rr   2440.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_51/CI->CO     FA_X1                   rr   2487.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_52/CI->CO     FA_X1                   rr   2535.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_53/CI->CO     FA_X1                   rr   2583.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_54/CI->CO     FA_X1                   rr   2631.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_55/CI->CO     FA_X1                   rr   2679.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_56/CI->CO     FA_X1                   rr   2726.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_57/CI->CO     FA_X1                   rr   2774.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_58/CI->CO     FA_X1                   rr   2822.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_59/CI->CO     FA_X1                   rr   2870.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_60/CI->CO     FA_X1                   rr   2918.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_61/CI->CO     FA_X1                   rr   2965.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_62/CI->CO     FA_X1                   rr   3013.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
addr/i_0/i_63/CI->S      FA_X1                   rf   3104.9     91.2     91.2      0.0     13.6      1.0      2.1      1              /PD_TOP        (1.10)
REG/out_reg[63]/D        DFFR_X1                  f   3104.9      0.0               0.0     15.3                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: REG/i_0_195/Q
    (Clocked by vsysclk R)
Endpoint: out[64]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 9998.0
    (Clock shift: 10000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 2.0)
Data arrival time: 275.8
Slack: 9722.2
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     66                                   
REG/i_0_195/CK->Q        DFFS_X1                 rf    113.7    113.7    113.7      0.0      0.0      0.3     25.8      1              /PD_TOP        (1.10)
REG/i_0_194/A->ZN        INV_X32                 fr    154.2     40.5     40.5      0.0     29.7     19.9    238.1     65              /PD_TOP        (1.10)
REG/i_193/EN->Z          TBUF_X2                 rf    275.8    121.6    120.9      0.7     21.8      0.3      4.3      1              /PD_TOP        (1.10)
out[64]                                           f    275.8      0.0               0.0      6.0                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|   6851.9
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   9722.2
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/lab3/lab3/adder_reg/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 70 }
> create_blockage -name blk_top -type macro -left 0 -right 92.975000 -bottom 62.974999999999994 -top 92.975000
info:    create placement blockage 'blk_top' (0.000000 62.975000) (92.975000 92.975000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 92.975000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (92.975000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 92.975000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 92.975000)  [FP-103]
> create_blockage -name blk_right -type macro -left 62.974999999999994 -right 92.975000 -bottom 0 -top 92.975000
info:    create placement blockage 'blk_right' (62.975000 0.000000) (92.975000 92.975000)  [FP-103]
> optimize -place
starting optimize at 00:00:06(cpu)/0:00:51(wall) 89MB(vsz)/351MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 65  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 65.40% average utilization: 50.02%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              3011.29
Average Wire      =                 9.21
Longest Wire      =                61.38
Shortest Wire     =                 0.00
WNS               = 6850.8ps
info:	placing 196 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 65  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6851 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 65.40% average utilization: 50.02%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             11033.92
Average Wire      =                33.74
Longest Wire      =                61.25
Shortest Wire     =                10.74
WNS               = 6850.6ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 6850.6ps
done optimize placement at 00:00:54(cpu)/0:02:13(wall) 309MB(vsz)/719MB(peak)
finished optimize at 00:00:54(cpu)/0:02:13(wall) 309MB(vsz)/719MB(peak)
> write_design /home/vlsi/Desktop/lab3/lab3/adder_reg/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/design.rpt
> report_area > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/area.rpt
> write_verilog /home/vlsi/Desktop/lab3/lab3/adder_reg/verilog/demo_adder_reg.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/lab3/lab3/adder_reg/verilog/demo_adder_reg.syn.v' for module 'adder_reg'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: in2[0]
    (Clocked by vsysclk R)
Endpoint: REG/out_reg[63]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 9956.6
    (Clock shift: 10000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 43.4)
Data arrival time: 3106.0
Slack: 6850.6
Logic depth: 64
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
in2[0]                   {set_input_delay}        r      1.0      1.0      1.0                        2.2      5.4      1     0,   40                       
addr/i_0/i_0/A->CO       HA_X1                   rr     51.2     50.2     50.0      0.2     78.1      0.3      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_1/CI->CO      FA_X1                   rr     98.1     46.9     46.9      0.0     11.3      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_2/CI->CO      FA_X1                   rr    145.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_3/CI->CO      FA_X1                   rr    193.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_4/CI->CO      FA_X1                   rr    241.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_5/CI->CO      FA_X1                   rr    289.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_6/CI->CO      FA_X1                   rr    337.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_7/CI->CO      FA_X1                   rr    384.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_8/CI->CO      FA_X1                   rr    432.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_9/CI->CO      FA_X1                   rr    480.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_10/CI->CO     FA_X1                   rr    528.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_11/CI->CO     FA_X1                   rr    576.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_12/CI->CO     FA_X1                   rr    623.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_13/CI->CO     FA_X1                   rr    671.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_14/CI->CO     FA_X1                   rr    719.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_15/CI->CO     FA_X1                   rr    767.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_16/CI->CO     FA_X1                   rr    815.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_17/CI->CO     FA_X1                   rr    862.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_18/CI->CO     FA_X1                   rr    910.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_19/CI->CO     FA_X1                   rr    958.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_20/CI->CO     FA_X1                   rr   1006.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_21/CI->CO     FA_X1                   rr   1054.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_22/CI->CO     FA_X1                   rr   1101.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_23/CI->CO     FA_X1                   rr   1149.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_24/CI->CO     FA_X1                   rr   1197.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_25/CI->CO     FA_X1                   rr   1245.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_26/CI->CO     FA_X1                   rr   1293.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_27/CI->CO     FA_X1                   rr   1340.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_28/CI->CO     FA_X1                   rr   1388.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_29/CI->CO     FA_X1                   rr   1436.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_30/CI->CO     FA_X1                   rr   1484.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_31/CI->CO     FA_X1                   rr   1532.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_32/CI->CO     FA_X1                   rr   1579.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_33/CI->CO     FA_X1                   rr   1627.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_34/CI->CO     FA_X1                   rr   1675.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_35/CI->CO     FA_X1                   rr   1723.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_36/CI->CO     FA_X1                   rr   1771.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_37/CI->CO     FA_X1                   rr   1818.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_38/CI->CO     FA_X1                   rr   1866.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_39/CI->CO     FA_X1                   rr   1914.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_40/CI->CO     FA_X1                   rr   1962.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_41/CI->CO     FA_X1                   rr   2010.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_42/CI->CO     FA_X1                   rr   2057.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_43/CI->CO     FA_X1                   rr   2105.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_44/CI->CO     FA_X1                   rr   2153.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_45/CI->CO     FA_X1                   rr   2201.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_46/CI->CO     FA_X1                   rr   2249.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_47/CI->CO     FA_X1                   rr   2296.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_48/CI->CO     FA_X1                   rr   2344.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_49/CI->CO     FA_X1                   rr   2392.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_50/CI->CO     FA_X1                   rr   2440.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_51/CI->CO     FA_X1                   rr   2488.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_52/CI->CO     FA_X1                   rr   2535.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_53/CI->CO     FA_X1                   rr   2583.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_54/CI->CO     FA_X1                   rr   2631.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_55/CI->CO     FA_X1                   rr   2679.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_56/CI->CO     FA_X1                   rr   2727.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_57/CI->CO     FA_X1                   rr   2774.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_58/CI->CO     FA_X1                   rr   2822.7     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_59/CI->CO     FA_X1                   rr   2870.5     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_60/CI->CO     FA_X1                   rr   2918.3     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_61/CI->CO     FA_X1                   rr   2966.1     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_62/CI->CO     FA_X1                   rr   3013.9     47.8     47.8      0.0     13.6      0.4      3.1      1    39,   40  /PD_TOP        (1.10)
addr/i_0/i_63/CI->S      FA_X1                   rf   3105.9     92.0     92.0      0.0     13.6      1.3      2.5      1    39,   40  /PD_TOP        (1.10)
REG/out_reg[63]/D        DFFR_X1                  f   3106.0      0.1               0.1     15.8                             52,   51  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: REG/i_0_195/Q
    (Clocked by vsysclk R)
Endpoint: out[56]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 9998.0
    (Clock shift: 10000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 2.0)
Data arrival time: 275.4
Slack: 9722.6
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     66    93,   51                       
REG/i_0_195/CK->Q        DFFS_X1                 rf    113.7    113.7    113.7      0.0      0.0      0.3     25.8      1    52,   51  /PD_TOP        (1.10)
REG/i_0_194/A->ZN        INV_X32                 fr    154.2     40.5     40.5      0.0     29.7     19.9    238.1     65    52,   51  /PD_TOP        (1.10)
REG/i_177/EN->Z          TBUF_X2                 rf    275.2    121.0    120.9      0.1     21.8      2.0      6.0      1    30,   61  /PD_TOP        (1.10)
out[56]                                           f    275.4      0.2               0.2      7.2                              0,   55                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+----------+--------------------+---------------------+-------------------+-----------------
     | Instance | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+----------+--------------------+---------------------+-------------------+-----------------
1    |*REG      |           41.252415|            91.512466|           7.845651|       140.610535
2    |*addr     |           23.103149|            10.805746|           4.834250|        38.743145
3    |          |                    |                     |                   |                 
4    |*TOTAL    |           64.355568|           102.318207|          12.679901|       179.353683
-----+----------+--------------------+---------------------+-------------------+-----------------
> report_area
Report Instance Areas: 
-----+--------+---------+-----+---------
     |Instance|Module   |Cells|Cell Area
-----+--------+---------+-----+---------
1    |top     |         |  197|      761
2    |  REG   |register |  133|      491
3    |  addr  |adderPlus|   64|      271
-----+--------+---------+-----+---------
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/lab3/lab3/adder_reg exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/logs exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/rpt exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog adder_reg.v -include {/home/vlsi/Desktop/lab3/lab3/rtl// /home/vlsi/Desktop/lab3/lab3/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'adder_reg.v', resolved to path '/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_dont_use NangateOpenCellLibrary/FA_X1 true
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module adder_reg
starting synthesize at 00:00:54(cpu)/0:04:35(wall) 286MB(vsz)/719MB(peak)
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
error:   Unsupported attempt to replace top design (adder_reg) with another design (adder_reg). Use 'delete_design' before trying to synthesize another design.  [SYN-130]
finished synthesize at 00:00:55(cpu)/0:04:36(wall) 286MB(vsz)/719MB(peak)
error:   1 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> delete_design
> remove_upf
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/lab3/lab3/adder_reg exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/logs exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/rpt exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /home/vlsi/Desktop/lab3/lab3/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/lab3/lab3/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog adder_reg.v -include {/home/vlsi/Desktop/lab3/lab3/rtl// /home/vlsi/Desktop/lab3/lab3/lib_data}
info:    File 'adder_reg.v', resolved to path '/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_dont_use NangateOpenCellLibrary/FA_X1 true
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module adder_reg
starting synthesize at 00:00:55(cpu)/0:04:56(wall) 274MB(vsz)/719MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'adder_reg' (depth 1) ((/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v:4)[7])  [VLOG-400]
info:    synthesizing module 'adderPlus' (depth 2) ((/home/vlsi/Desktop/lab3/lab3/rtl/adderPlus.v:1)[7])  [VLOG-400]
info:    module 'adderPlus' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'adderPlus' (depth 2) (1#3) ((/home/vlsi/Desktop/lab3/lab3/rtl/adderPlus.v:1)[7])  [VLOG-401]
info:    synthesizing module 'register' (depth 2) ((/home/vlsi/Desktop/lab3/lab3/rtl/register.v:3)[7])  [VLOG-400]
info:    module 'register' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'register' (depth 2) (2#3) ((/home/vlsi/Desktop/lab3/lab3/rtl/register.v:3)[7])  [VLOG-401]
info:    module 'adder_reg' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'adder_reg' (depth 1) (3#3) ((/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v:4)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:55(cpu)/0:04:57(wall) 286MB(vsz)/719MB(peak)
> write_design /home/vlsi/Desktop/lab3/lab3/adder_reg/odb/2_synthesized.odb
info:    design 'adder_reg' has no physical info  [WRITE-120]
warning: WrSdc.. design 'adder_reg' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/lab3/lab3/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            2.938768  
> set transition          0.078075
> set io_clock_period     10
> set pad_delay           0.01
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay -clock  vsysclk -rise 0.001 [all_inputs]
> 
> set_output_delay -clock  vsysclk  -fall 0.002 [all_outputs]
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+---------+-----------+------------
                        |         |Area (squm)|Leakage (uW)
------------------------+---------+-----------+------------
Design Name             |adder_reg|           |            
  Total Instances       |      386|        895|      17.052
    Macros              |        0|          0|       0.000
    Pads                |        0|          0|       0.000
    Phys                |        0|          0|       0.000
    Blackboxes          |        0|          0|       0.000
    Cells               |      386|        895|      17.052
      Buffers           |        0|          0|       0.000
      Inverters         |        2|          1|       0.029
      Clock-Gates       |        0|          0|       0.000
      Combinational     |      318|        543|      11.335
      Latches           |        0|          0|       0.000
      FlipFlops         |       66|        351|       5.688
       Single-Bit FF    |       66|        351|       5.688
       Multi-Bit FF     |        0|          0|       0.000
       Clock-Gated      |        0|           |            
       Bits             |       66|        351|       5.688
         Load-Enabled   |        0|           |            
         Clock-Gated    |        0|           |            
  Tristate Pin Count    |       65|           |            
Physical Info           |Unplaced |           |            
  Chip Size (mm x mm)   |         |          0|            
  Fixed Cell Area       |         |          0|            
    Phys Only           |        0|          0|            
  Placeable Area        |         |          0|            
  Movable Cell Area     |         |        895|            
  Utilization (%)       |         |           |            
  Chip Utilization (%)  |         |           |            
  Total Wire Length (mm)|    0.000|           |            
  Longest Wire (mm)     |         |           |            
  Average Wire (mm)     |         |           |            
------------------------+---------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst enable in1[63] in1[62] in1[61] in1[60] in1[59] in1[58] in1[57] in1[56] in1[55] in1[54] in1[53] in1[52] in1[51] in1[50] in1[49] in1[48] in1[47] in1[46] in1[45] in1[44] in1[43] in1[42] in1[41] in1[40] in1[39] in1[38] in1[37] in1[36] in1[35] in1[34] in1[33] in1[32] in1[31] in1[30] in1[29] in1[28] in1[27] in1[26] in1[25] in1[24] in1[23] in1[22] in1[21] in1[20] in1[19] in1[18] in1[17] in1[16] in1[15] in1[14] in1[13] in1[12] in1[11] in1[10] in1[9] in1[8] in1[7] in1[6] in1[5] in1[4] in1[3] in1[2] in1[1] in1[0] in2[63] in2[62] in2[61] in2[60] in2[59] in2[58] in2[57] in2[56] in2[55] in2[54] in2[53] in2[52] in2[51] in2[50] in2[49] in2[48] in2[47] in2[46] in2[45] in2[44] in2[43] in2[42] in2[41] in2[40] in2[39] in2[38] in2[37] in2[36] in2[35] in2[34] in2[33] in2[32] in2[31] ...(31 more) }
# group_path -from clk rst enable {in1[63]} {in1[62]} {in1[61]} {in1[60]} {in1[59]} {in1[58]} {in1[57]} {in1[56]} {in1[55]} {in1[54]} {in1[53]} {in1[52]} {in1[51]} {in1[50]} {in1[49]} {in1[48]} {in1[47]} {in1[46]} {in1[45]} {in1[44]} {in1[43]} {in1[42]} {in1[41]} {in1[40]} {in1[39]} {in1[38]} {in1[37]} {in1[36]} {in1[35]} {in1[34]} {in1[33]} {in1[32]} {in1[31]} {in1[30]} {in1[29]} {in1[28]} {in1[27]} {in1[26]} {in1[25]} {in1[24]} {in1[23]} {in1[22]} {in1[21]} {in1[20]} {in1[19]} {in1[18]} {in1[17]} {in1[16]} {in1[15]} {in1[14]} {in1[13]} {in1[12]} {in1[11]} {in1[10]} {in1[9]} {in1[8]} {in1[7]} {in1[6]} {in1[5]} {in1[4]} {in1[3]} {in1[2]} {in1[1]} {in1[0]} {in2[63]} {in2[62]} {in2[61]} {in2[60]} {in2[59]} {in2[58]} {in2[57]} {in2[56]} {in2[55]} {in2[54]} {in2[53]} {in2[52]} {in2[51]} {in2[50]} {in2[49]} {in2[48]} {in2[47]} {in2[46]} {in2[45]} {in2[44]} {in2[43]} {in2[42]} {in2[41]} {in2[40]} {in2[39]} {in2[38]} {in2[37]} {in2[36]} {in2[35]} {in2[34]} {in2[33]} {in2[32]} {in2[31]} {in2[30]} {in2[29]} {in2[28]} {in2[27]} {in2[26]} {in2[25]} {in2[24]} {in2[23]} {in2[22]} {in2[21]} {in2[20]} {in2[19]} {in2[18]} {in2[17]} {in2[16]} {in2[15]} {in2[14]} {in2[13]} {in2[12]} {in2[11]} {in2[10]} {in2[9]} {in2[8]} {in2[7]} {in2[6]} {in2[5]} {in2[4]} {in2[3]} {in2[2]} {in2[1]} {in2[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst enable in1[63] in1[62] in1[61] in1[60] in1[59] in1[58] in1[57] in1[56] in1[55] in1[54] in1[53] in1[52] in1[51] in1[50] in1[49] in1[48] in1[47] in1[46] in1[45] in1[44] in1[43] in1[42] in1[41] in1[40] in1[39] in1[38] in1[37] in1[36] in1[35] in1[34] in1[33] in1[32] in1[31] in1[30] in1[29] in1[28] in1[27] in1[26] in1[25] in1[24] in1[23] in1[22] in1[21] in1[20] in1[19] in1[18] in1[17] in1[16] in1[15] in1[14] in1[13] in1[12] in1[11] in1[10] in1[9] in1[8] in1[7] in1[6] in1[5] in1[4] in1[3] in1[2] in1[1] in1[0] in2[63] in2[62] in2[61] in2[60] in2[59] in2[58] in2[57] in2[56] in2[55] in2[54] in2[53] in2[52] in2[51] in2[50] in2[49] in2[48] in2[47] in2[46] in2[45] in2[44] in2[43] in2[42] in2[41] in2[40] in2[39] in2[38] in2[37] in2[36] in2[35] in2[34] in2[33] in2[32] in2[31] ...(31 more) } -to { out[64] out[63] out[62] out[61] out[60] out[59] out[58] out[57] out[56] out[55] out[54] out[53] out[52] out[51] out[50] out[49] out[48] out[47] out[46] out[45] out[44] out[43] out[42] out[41] o... (message truncated)
# group_path -from clk rst enable {in1[63]} {in1[62]} {in1[61]} {in1[60]} {in1[59]} {in1[58]} {in1[57]} {in1[56]} {in1[55]} {in1[54]} {in1[53]} {in1[52]} {in1[51]} {in1[50]} {in1[49]} {in1[48]} {in1[47]} {in1[46]} {in1[45]} {in1[44]} {in1[43]} {in1[42]} {in1[41]} {in1[40]} {in1[39]} {in1[38]} {in1[37]} {in1[36]} {in1[35]} {in1[34]} {in1[33]} {in1[32]} {in1[31]} {in1[30]} {in1[29]} {in1[28]} {in1[27]} {in1[26]} {in1[25]} {in1[24]} {in1[23]} {in1[22]} {in1[21]} {in1[20]} {in1[19]} {in1[18]} {in1[17]} {in1[16]} {in1[15]} {in1[14]} {in1[13]} {in1[12]} {in1[11]} {in1[10]} {in1[9]} {in1[8]} {in1[7]} {in1[6]} {in1[5]} {in1[4]} {in1[3]} {in1[2]} {in1[1]} {in1[0]} {in2[63]} {in2[62]} {in2[61]} {in2[60]} {in2[59]} {in2[58]} {in2[57]} {in2[56]} {in2[55]} {in2[54]} {in2[53]} {in2[52]} {in2[51]} {in2[50]} {in2[49]} {in2[48]} {in2[47]} {in2[46]} {in2[45]} {in2[44]} {in2[43]} {in2[42]} {in2[41]} {in2[40]} {in2[39]} {in2[38]} {in2[37]} {in2[36]} {in2[35]} {in2[34]} {in2[33]} {in2[32]} {in2[31]} {in2[30]} {in2[29]} {in2[28]} {in2[27]} {in2[26]} {in2[25]} {in2[24]} {in2[23]} {in2[22]} {in2[21]} {in2[20]} {in2[19]} {in2[18]} {in2[17]} {in2[16]} {in2[15]} {in2[14]} {in2[13]} {in2[12]} {in2[11]} {in2[10]} {in2[9]} {in2[8]} {in2[7]} {in2[6]} {in2[5]} {in2[4]} {in2[3]} {in2[2]} {in2[1]} {in2[0]} -to {out[64]} {out[63]} {out[62]} {out[61]} {out[60]} {out[59]} {out[58]} {out[57]} {out[56]} {out[55]} {out[54]} {out[53]} {out[52]} {out[51]} {out[50]} {out[49]} {out[48]} {out[47]} {out[46]} {out[45]} {out[44]} {out[43]} {out[42]} {out[41]} {out[40]} {out[39]} {out[38]} {out[37]} {out[36]} {out[35]} {out[34]} {out[33]} {out[32]} {out[31]} {out[30]} {out[29]} {out[28]} {out[27]} {out[26]} {out[25]} {out[24]} {out[23]} {out[22]} {out[21]} {out[20]} {out[19]} {out[18]} {out[17]} {out[16]} {out[15]} {out[14]} {out[13]} {out[12]} {out[11]} {out[10]} {out[9]} {out[8]} {out[7]} {out[6]} {out[5]} {out[4]} {out[3]} {out[2]} {out[1]} {out[0]}
> all_outputs
> group_path -name R2O -to { out[64] out[63] out[62] out[61] out[60] out[59] out[58] out[57] out[56] out[55] out[54] out[53] out[52] out[51] out[50] out[49] out[48] out[47] out[46] out[45] out[44] out[43] out[42] out[41] out[40] out[39] out[38] out[37] out[36] out[35] out[34] out[33] out[32] out[31] out[30] out[29] out[28] out[27] out[26] out[25] out[24] out[23] out[22] out[21] out[20] out[19] out[18] out[17] out[16] out[15] out[14] out[13] out[12] out[11] out[10] out[9] out[8] out[7] out[6] out[5] out[4] out[3] out[2] out[1] out[0] }
# group_path -to {out[64]} {out[63]} {out[62]} {out[61]} {out[60]} {out[59]} {out[58]} {out[57]} {out[56]} {out[55]} {out[54]} {out[53]} {out[52]} {out[51]} {out[50]} {out[49]} {out[48]} {out[47]} {out[46]} {out[45]} {out[44]} {out[43]} {out[42]} {out[41]} {out[40]} {out[39]} {out[38]} {out[37]} {out[36]} {out[35]} {out[34]} {out[33]} {out[32]} {out[31]} {out[30]} {out[29]} {out[28]} {out[27]} {out[26]} {out[25]} {out[24]} {out[23]} {out[22]} {out[21]} {out[20]} {out[19]} {out[18]} {out[17]} {out[16]} {out[15]} {out[14]} {out[13]} {out[12]} {out[11]} {out[10]} {out[9]} {out[8]} {out[7]} {out[6]} {out[5]} {out[4]} {out[3]} {out[2]} {out[1]} {out[0]}
> optimize -virtual
starting optimize at 00:00:56(cpu)/0:04:57(wall) 286MB(vsz)/719MB(peak)
Log file for child PID=3628:  /home/vlsi/Desktop/lab3/lab3/oasys.etc.02/oasys.w1.02.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 895.4squm (#1, 0 secs)
info: optimized 'adder_reg__genmod__1' area changed -33.5squm (x1), total 861.8squm (#2)
info: optimized 'register__genmod__0' area changed 0.0squm (x1), total 861.8squm (#3)
info: optimized '<TOP>' area changed 0.0squm (x1), total 861.8squm (#4, 1 secs)
done optimizing area at 00:00:57(cpu)/0:05:00(wall) 293MB(vsz)/719MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'adder_reg' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 861.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: activated path group I2R @ 5685.4ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 9722.2ps
info: finished path group I2R @ 5685.4ps
info: finished path group R2O @ 9722.2ps
info: reactivating path groups
info: reactivated path group I2R @ 5685.4ps
info: reactivated path group R2O @ 9722.2ps
info: finished path group I2R @ 5685.4ps
info: finished path group R2O @ 9722.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module adder_reg
info: optimized 'adder_reg__genmod__1' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.07 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 5685.4ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:57(cpu)/0:05:01(wall) 308MB(vsz)/719MB(peak)
finished optimize at 00:00:57(cpu)/0:05:01(wall) 308MB(vsz)/719MB(peak)
> write_design /home/vlsi/Desktop/lab3/lab3/adder_reg/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: in2[1]
    (Clocked by vsysclk R)
Endpoint: REG/out_reg[64]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 9961.6
    (Clock shift: 10000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.4)
Data arrival time: 4276.2
Slack: 5685.4
Logic depth: 127
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
in2[1]                   {set_input_delay}        r      1.0      1.0      1.0                        1.1      4.3      1                                   
addr/i_0/i_1/A->S        HA_X1                   rf     47.9     46.9     46.9      0.0     78.1      0.6      8.3      2              /PD_TOP        (1.10)
addr/i_0/i_252/B2->ZN    AOI21_X4*               fr    114.1     66.2     66.2      0.0     18.8      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_251/A->ZN     INV_X8                  rf    121.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_250/B2->ZN    AOI21_X4*               fr    181.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_248/A->ZN     INV_X8                  rf    188.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_247/B2->ZN    AOI21_X4*               fr    248.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_246/A->ZN     INV_X8                  rf    255.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_244/B2->ZN    AOI21_X4*               fr    315.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_243/A->ZN     INV_X8                  rf    322.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_242/B2->ZN    AOI21_X4*               fr    382.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_240/A->ZN     INV_X8                  rf    389.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_239/B2->ZN    AOI21_X4*               fr    449.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_238/A->ZN     INV_X8                  rf    456.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_236/B2->ZN    AOI21_X4*               fr    516.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_235/A->ZN     INV_X8                  rf    523.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_234/B2->ZN    AOI21_X4*               fr    583.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_232/A->ZN     INV_X8                  rf    590.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_231/B2->ZN    AOI21_X4*               fr    650.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_230/A->ZN     INV_X8                  rf    657.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_228/B2->ZN    AOI21_X4*               fr    718.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_227/A->ZN     INV_X8                  rf    725.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_226/B2->ZN    AOI21_X4*               fr    785.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_224/A->ZN     INV_X8                  rf    792.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_223/B2->ZN    AOI21_X4*               fr    852.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_222/A->ZN     INV_X8                  rf    859.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_220/B2->ZN    AOI21_X4*               fr    919.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_219/A->ZN     INV_X8                  rf    926.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_218/B2->ZN    AOI21_X4*               fr    986.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_216/A->ZN     INV_X8                  rf    993.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_215/B2->ZN    AOI21_X4*               fr   1053.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_214/A->ZN     INV_X8                  rf   1060.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_212/B2->ZN    AOI21_X4*               fr   1120.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_211/A->ZN     INV_X8                  rf   1127.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_210/B2->ZN    AOI21_X4*               fr   1187.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_208/A->ZN     INV_X8                  rf   1194.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_207/B2->ZN    AOI21_X4*               fr   1254.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_206/A->ZN     INV_X8                  rf   1261.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_204/B2->ZN    AOI21_X4*               fr   1321.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_203/A->ZN     INV_X8                  rf   1328.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_202/B2->ZN    AOI21_X4*               fr   1389.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_200/A->ZN     INV_X8                  rf   1396.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_199/B2->ZN    AOI21_X4*               fr   1456.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_198/A->ZN     INV_X8                  rf   1463.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_196/B2->ZN    AOI21_X4*               fr   1523.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_195/A->ZN     INV_X8                  rf   1530.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_194/B2->ZN    AOI21_X4*               fr   1590.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_192/A->ZN     INV_X8                  rf   1597.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_191/B2->ZN    AOI21_X4*               fr   1657.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_190/A->ZN     INV_X8                  rf   1664.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_188/B2->ZN    AOI21_X4*               fr   1724.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_187/A->ZN     INV_X8                  rf   1731.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_186/B2->ZN    AOI21_X4*               fr   1791.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_184/A->ZN     INV_X8                  rf   1798.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_183/B2->ZN    AOI21_X4*               fr   1858.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_182/A->ZN     INV_X8                  rf   1865.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_180/B2->ZN    AOI21_X4*               fr   1925.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_179/A->ZN     INV_X8                  rf   1932.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_178/B2->ZN    AOI21_X4*               fr   1992.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_176/A->ZN     INV_X8                  rf   1999.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_175/B2->ZN    AOI21_X4*               fr   2060.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_174/A->ZN     INV_X8                  rf   2067.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_172/B2->ZN    AOI21_X4*               fr   2127.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_171/A->ZN     INV_X8                  rf   2134.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_170/B2->ZN    AOI21_X4*               fr   2194.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_168/A->ZN     INV_X8                  rf   2201.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_167/B2->ZN    AOI21_X4*               fr   2261.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_166/A->ZN     INV_X8                  rf   2268.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_164/B2->ZN    AOI21_X4*               fr   2328.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_163/A->ZN     INV_X8                  rf   2335.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_162/B2->ZN    AOI21_X4*               fr   2395.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_160/A->ZN     INV_X8                  rf   2402.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_159/B2->ZN    AOI21_X4*               fr   2462.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_158/A->ZN     INV_X8                  rf   2469.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_156/B2->ZN    AOI21_X4*               fr   2529.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_155/A->ZN     INV_X8                  rf   2536.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_154/B2->ZN    AOI21_X4*               fr   2596.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_152/A->ZN     INV_X8                  rf   2603.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_151/B2->ZN    AOI21_X4*               fr   2663.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_150/A->ZN     INV_X8                  rf   2670.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_148/B2->ZN    AOI21_X4*               fr   2731.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_147/A->ZN     INV_X8                  rf   2738.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_146/B2->ZN    AOI21_X4*               fr   2798.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_144/A->ZN     INV_X8                  rf   2805.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_143/B2->ZN    AOI21_X4*               fr   2865.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_189/A->ZN     INV_X8                  rf   2872.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_185/B2->ZN    AOI21_X4*               fr   2932.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_181/A->ZN     INV_X8                  rf   2939.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_177/B2->ZN    AOI21_X4*               fr   2999.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_173/A->ZN     INV_X8                  rf   3006.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_169/B2->ZN    AOI21_X4*               fr   3066.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_142/A->ZN     INV_X8                  rf   3073.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_140/B2->ZN    AOI21_X4*               fr   3133.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_139/A->ZN     INV_X8                  rf   3140.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_138/B2->ZN    AOI21_X4*               fr   3200.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_136/A->ZN     INV_X8                  rf   3207.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_135/B2->ZN    AOI21_X4*               fr   3267.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_126/A->ZN     INV_X8                  rf   3274.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_124/B2->ZN    AOI21_X4*               fr   3334.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_123/A->ZN     INV_X8                  rf   3341.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_122/B2->ZN    AOI21_X4*               fr   3402.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_120/A->ZN     INV_X8                  rf   3409.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_119/B2->ZN    AOI21_X4*               fr   3469.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_118/A->ZN     INV_X8                  rf   3476.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_116/B2->ZN    AOI21_X4*               fr   3536.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_115/A->ZN     INV_X8                  rf   3543.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_114/B2->ZN    AOI21_X4*               fr   3603.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_112/A->ZN     INV_X8                  rf   3610.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_111/B2->ZN    AOI21_X4*               fr   3670.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_110/A->ZN     INV_X8                  rf   3677.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_108/B2->ZN    AOI21_X4*               fr   3737.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_107/A->ZN     INV_X8                  rf   3744.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_106/B2->ZN    AOI21_X4*               fr   3804.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_104/A->ZN     INV_X8                  rf   3811.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_103/B2->ZN    AOI21_X4*               fr   3871.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_102/A->ZN     INV_X8                  rf   3878.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_100/B2->ZN    AOI21_X4*               fr   3938.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_99/A->ZN      INV_X8                  rf   3945.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_98/B2->ZN     AOI21_X4*               fr   4005.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_96/A->ZN      INV_X8                  rf   4012.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_95/B2->ZN     AOI21_X4*               fr   4073.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_94/A->ZN      INV_X8                  rf   4080.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_92/B2->ZN     AOI21_X4*               fr   4140.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_91/A->ZN      INV_X8                  rf   4147.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_90/B2->ZN     AOI21_X4*               fr   4207.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_88/A->ZN      INV_X8                  rf   4214.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_87/B2->ZN     AOI21_X4                fr   4270.8     56.6     56.6      0.0      3.5      0.3     25.7      1              /PD_TOP        (1.10)
addr/i_0/i_86/A->ZN      INV_X8                  rf   4276.2      5.4      5.4      0.0     46.8      1.1      2.2      1              /PD_TOP        (1.10)
REG/out_reg[64]/D        DFFR_X1                  f   4276.2      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: REG/i_0_195/Q
    (Clocked by vsysclk R)
Endpoint: out[64]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 9998.0
    (Clock shift: 10000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 2.0)
Data arrival time: 275.8
Slack: 9722.2
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     66                                   
REG/i_0_195/CK->Q        DFFS_X1                 rf    113.7    113.7    113.7      0.0      0.0      0.3     25.8      1              /PD_TOP        (1.10)
REG/i_0_194/A->ZN        INV_X32                 fr    154.2     40.5     40.5      0.0     29.7     19.9    238.1     65              /PD_TOP        (1.10)
REG/i_193/EN->Z          TBUF_X2                 rf    275.8    121.6    120.9      0.7     21.8      0.3      4.3      1              /PD_TOP        (1.10)
out[64]                                           f    275.8      0.0               0.0      6.0                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|   5685.4
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   9722.2
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/lab3/lab3/adder_reg/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 70 }
> create_blockage -name blk_top -type macro -left 0 -right 95.085000 -bottom 65.085 -top 95.085000
info:    create placement blockage 'blk_top' (0.000000 65.085000) (95.085000 95.085000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 95.085000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (95.085000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 95.085000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 95.085000)  [FP-103]
> create_blockage -name blk_right -type macro -left 65.085 -right 95.085000 -bottom 0 -top 95.085000
info:    create placement blockage 'blk_right' (65.085000 0.000000) (95.085000 95.085000)  [FP-103]
> optimize -place
starting optimize at 00:00:57(cpu)/0:05:01(wall) 308MB(vsz)/719MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 65  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 70.90% average utilization: 50.40%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              3214.60
Average Wire      =                 9.83
Longest Wire      =                66.17
Shortest Wire     =                 0.00
WNS               = 5685.1ps
info:	placing 196 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 65  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 5685 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 70.90% average utilization: 50.40%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             11443.11
Average Wire      =                34.99
Longest Wire      =                66.21
Shortest Wire     =                11.06
WNS               = 5684.9ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 5684.9ps
done optimize placement at 00:02:55(cpu)/0:08:13(wall) 310MB(vsz)/719MB(peak)
finished optimize at 00:02:55(cpu)/0:08:13(wall) 311MB(vsz)/719MB(peak)
> write_design /home/vlsi/Desktop/lab3/lab3/adder_reg/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/design.rpt
> report_area > /home/vlsi/Desktop/lab3/lab3/adder_reg/rpt/area.rpt
> write_verilog /home/vlsi/Desktop/lab3/lab3/adder_reg/verilog/demo_adder_reg.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/lab3/lab3/adder_reg/verilog/demo_adder_reg.syn.v' for module 'adder_reg'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: in2[1]
    (Clocked by vsysclk R)
Endpoint: REG/out_reg[64]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 9961.6
    (Clock shift: 10000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.4)
Data arrival time: 4276.7
Slack: 5684.9
Logic depth: 127
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
in2[1]                   {set_input_delay}        r      1.0      1.0      1.0                        2.3      5.5      1     0,   41                       
addr/i_0/i_1/A->S        HA_X1                   rf     48.1     47.1     46.9      0.2     78.1      0.6      8.3      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_252/B2->ZN    AOI21_X4*               fr    114.3     66.2     66.2      0.0     18.8      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_251/A->ZN     INV_X8                  rf    121.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_250/B2->ZN    AOI21_X4*               fr    181.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_248/A->ZN     INV_X8                  rf    188.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_247/B2->ZN    AOI21_X4*               fr    248.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_246/A->ZN     INV_X8                  rf    255.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_244/B2->ZN    AOI21_X4*               fr    315.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_243/A->ZN     INV_X8                  rf    322.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_242/B2->ZN    AOI21_X4*               fr    382.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_240/A->ZN     INV_X8                  rf    389.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_239/B2->ZN    AOI21_X4*               fr    449.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_238/A->ZN     INV_X8                  rf    456.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_236/B2->ZN    AOI21_X4*               fr    516.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_235/A->ZN     INV_X8                  rf    523.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_234/B2->ZN    AOI21_X4*               fr    584.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_232/A->ZN     INV_X8                  rf    591.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_231/B2->ZN    AOI21_X4*               fr    651.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_230/A->ZN     INV_X8                  rf    658.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_228/B2->ZN    AOI21_X4*               fr    718.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_227/A->ZN     INV_X8                  rf    725.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_226/B2->ZN    AOI21_X4*               fr    785.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_224/A->ZN     INV_X8                  rf    792.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_223/B2->ZN    AOI21_X4*               fr    852.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_222/A->ZN     INV_X8                  rf    859.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_220/B2->ZN    AOI21_X4*               fr    919.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_219/A->ZN     INV_X8                  rf    926.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_218/B2->ZN    AOI21_X4*               fr    986.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_216/A->ZN     INV_X8                  rf    993.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_215/B2->ZN    AOI21_X4*               fr   1053.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_214/A->ZN     INV_X8                  rf   1060.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_212/B2->ZN    AOI21_X4*               fr   1120.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_211/A->ZN     INV_X8                  rf   1127.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_210/B2->ZN    AOI21_X4*               fr   1187.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_208/A->ZN     INV_X8                  rf   1194.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_207/B2->ZN    AOI21_X4*               fr   1255.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_206/A->ZN     INV_X8                  rf   1262.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_204/B2->ZN    AOI21_X4*               fr   1322.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_203/A->ZN     INV_X8                  rf   1329.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_202/B2->ZN    AOI21_X4*               fr   1389.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_200/A->ZN     INV_X8                  rf   1396.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_199/B2->ZN    AOI21_X4*               fr   1456.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_198/A->ZN     INV_X8                  rf   1463.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_196/B2->ZN    AOI21_X4*               fr   1523.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_195/A->ZN     INV_X8                  rf   1530.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_194/B2->ZN    AOI21_X4*               fr   1590.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_192/A->ZN     INV_X8                  rf   1597.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_191/B2->ZN    AOI21_X4*               fr   1657.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_190/A->ZN     INV_X8                  rf   1664.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_188/B2->ZN    AOI21_X4*               fr   1724.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_187/A->ZN     INV_X8                  rf   1731.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_186/B2->ZN    AOI21_X4*               fr   1791.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_184/A->ZN     INV_X8                  rf   1798.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_183/B2->ZN    AOI21_X4*               fr   1858.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_182/A->ZN     INV_X8                  rf   1865.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_180/B2->ZN    AOI21_X4*               fr   1926.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_179/A->ZN     INV_X8                  rf   1933.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_178/B2->ZN    AOI21_X4*               fr   1993.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_176/A->ZN     INV_X8                  rf   2000.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_175/B2->ZN    AOI21_X4*               fr   2060.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_174/A->ZN     INV_X8                  rf   2067.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_172/B2->ZN    AOI21_X4*               fr   2127.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_171/A->ZN     INV_X8                  rf   2134.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_170/B2->ZN    AOI21_X4*               fr   2194.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_168/A->ZN     INV_X8                  rf   2201.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_167/B2->ZN    AOI21_X4*               fr   2261.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_166/A->ZN     INV_X8                  rf   2268.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_164/B2->ZN    AOI21_X4*               fr   2328.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_163/A->ZN     INV_X8                  rf   2335.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_162/B2->ZN    AOI21_X4*               fr   2395.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_160/A->ZN     INV_X8                  rf   2402.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_159/B2->ZN    AOI21_X4*               fr   2462.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_158/A->ZN     INV_X8                  rf   2469.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_156/B2->ZN    AOI21_X4*               fr   2529.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_155/A->ZN     INV_X8                  rf   2536.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_154/B2->ZN    AOI21_X4*               fr   2597.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_152/A->ZN     INV_X8                  rf   2604.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_151/B2->ZN    AOI21_X4*               fr   2664.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_150/A->ZN     INV_X8                  rf   2671.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_148/B2->ZN    AOI21_X4*               fr   2731.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_147/A->ZN     INV_X8                  rf   2738.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_146/B2->ZN    AOI21_X4*               fr   2798.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_144/A->ZN     INV_X8                  rf   2805.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_143/B2->ZN    AOI21_X4*               fr   2865.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_189/A->ZN     INV_X8                  rf   2872.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_185/B2->ZN    AOI21_X4*               fr   2932.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_181/A->ZN     INV_X8                  rf   2939.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_177/B2->ZN    AOI21_X4*               fr   2999.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_173/A->ZN     INV_X8                  rf   3006.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_169/B2->ZN    AOI21_X4*               fr   3066.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_142/A->ZN     INV_X8                  rf   3073.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_140/B2->ZN    AOI21_X4*               fr   3133.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_139/A->ZN     INV_X8                  rf   3140.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_138/B2->ZN    AOI21_X4*               fr   3200.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_136/A->ZN     INV_X8                  rf   3207.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_135/B2->ZN    AOI21_X4*               fr   3268.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_126/A->ZN     INV_X8                  rf   3275.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_124/B2->ZN    AOI21_X4*               fr   3335.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_123/A->ZN     INV_X8                  rf   3342.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_122/B2->ZN    AOI21_X4*               fr   3402.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_120/A->ZN     INV_X8                  rf   3409.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_119/B2->ZN    AOI21_X4*               fr   3469.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_118/A->ZN     INV_X8                  rf   3476.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_116/B2->ZN    AOI21_X4*               fr   3536.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_115/A->ZN     INV_X8                  rf   3543.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_114/B2->ZN    AOI21_X4*               fr   3603.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_112/A->ZN     INV_X8                  rf   3610.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_111/B2->ZN    AOI21_X4*               fr   3670.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_110/A->ZN     INV_X8                  rf   3677.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_108/B2->ZN    AOI21_X4*               fr   3737.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_107/A->ZN     INV_X8                  rf   3744.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_106/B2->ZN    AOI21_X4*               fr   3804.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_104/A->ZN     INV_X8                  rf   3811.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_103/B2->ZN    AOI21_X4*               fr   3871.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_102/A->ZN     INV_X8                  rf   3878.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_100/B2->ZN    AOI21_X4*               fr   3939.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_99/A->ZN      INV_X8                  rf   3946.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_98/B2->ZN     AOI21_X4*               fr   4006.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_96/A->ZN      INV_X8                  rf   4013.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_95/B2->ZN     AOI21_X4*               fr   4073.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_94/A->ZN      INV_X8                  rf   4080.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_92/B2->ZN     AOI21_X4*               fr   4140.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_91/A->ZN      INV_X8                  rf   4147.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_90/B2->ZN     AOI21_X4*               fr   4207.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_88/A->ZN      INV_X8                  rf   4214.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_87/B2->ZN     AOI21_X4                fr   4271.0     56.6     56.6      0.0      3.5      0.3     25.7      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_86/A->ZN      INV_X8                  rf   4276.6      5.6      5.6      0.0     46.8      1.4      2.6      1    40,   41  /PD_TOP        (1.10)
REG/out_reg[64]/D        DFFR_X1                  f   4276.7      0.1               0.1      3.3                             53,   54  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: REG/i_0_195/Q
    (Clocked by vsysclk R)
Endpoint: out[22]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 9998.0
    (Clock shift: 10000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 2.0)
Data arrival time: 275.5
Slack: 9722.5
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     66    53,   95                       
REG/i_0_195/CK->Q        DFFS_X1                 rf    113.7    113.7    113.7      0.0      0.0      0.3     25.8      1    53,   54  /PD_TOP        (1.10)
REG/i_0_194/A->ZN        INV_X32                 fr    154.2     40.5     40.5      0.0     29.7     19.9    238.1     65    53,   54  /PD_TOP        (1.10)
REG/i_109/EN->Z          TBUF_X2                 rf    275.2    121.0    120.9      0.1     21.8      2.8      6.8      1    63,   45  /PD_TOP        (1.10)
out[22]                                           f    275.5      0.3               0.3      7.6                             95,   62                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+----------+--------------------+---------------------+-------------------+-----------------
     | Instance | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+----------+--------------------+---------------------+-------------------+-----------------
1    |*REG      |           41.237984|            91.920151|           7.845651|       141.003799
2    |*addr     |           36.158340|            88.199051|           8.873528|       133.230927
3    |          |                    |                     |                   |                 
4    |*TOTAL    |           77.396317|           180.119202|          16.719179|       274.234680
-----+----------+--------------------+---------------------+-------------------+-----------------
> report_area
Report Instance Areas: 
-----+--------+---------+-----+---------
     |Instance|Module   |Cells|Cell Area
-----+--------+---------+-----+---------
1    |top     |         |  386|      862
2    |  REG   |register |  133|      491
3    |  addr  |adderPlus|  253|      371
-----+--------+---------+-----+---------
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/lab3/lab3/adder_reg exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/logs exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/rpt exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog adder_reg.v -include {/home/vlsi/Desktop/lab3/lab3/rtl// /home/vlsi/Desktop/lab3/lab3/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'adder_reg.v', resolved to path '/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_dont_use NangateOpenCellLibrary/FA_X1 true
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module adder_reg
starting synthesize at 00:02:55(cpu)/0:09:54(wall) 289MB(vsz)/719MB(peak)
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
error:   Unsupported attempt to replace top design (adder_reg) with another design (adder_reg). Use 'delete_design' before trying to synthesize another design.  [SYN-130]
finished synthesize at 00:02:55(cpu)/0:09:54(wall) 289MB(vsz)/719MB(peak)
error:   1 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> delete_design
> remove_upf
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/lab3/lab3/adder_reg exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/logs exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/rpt exists and will be used.
/home/vlsi/Desktop/lab3/lab3/adder_reg/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/lab3/lab3/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /home/vlsi/Desktop/lab3/lab3/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/lab3/lab3/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog adder_reg.v -include {/home/vlsi/Desktop/lab3/lab3/rtl// /home/vlsi/Desktop/lab3/lab3/lib_data}
info:    File 'adder_reg.v', resolved to path '/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_dont_use NangateOpenCellLibrary/FA_X1 true
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module adder_reg
starting synthesize at 00:02:55(cpu)/0:10:10(wall) 277MB(vsz)/719MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'adder_reg' (depth 1) ((/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v:4)[7])  [VLOG-400]
info:    synthesizing module 'adderPlus' (depth 2) ((/home/vlsi/Desktop/lab3/lab3/rtl/adderPlus.v:1)[7])  [VLOG-400]
info:    module 'adderPlus' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'adderPlus' (depth 2) (1#3) ((/home/vlsi/Desktop/lab3/lab3/rtl/adderPlus.v:1)[7])  [VLOG-401]
info:    synthesizing module 'register' (depth 2) ((/home/vlsi/Desktop/lab3/lab3/rtl/register.v:3)[7])  [VLOG-400]
info:    module 'register' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'register' (depth 2) (2#3) ((/home/vlsi/Desktop/lab3/lab3/rtl/register.v:3)[7])  [VLOG-401]
info:    module 'adder_reg' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'adder_reg' (depth 1) (3#3) ((/home/vlsi/Desktop/lab3/lab3/rtl/adder_reg.v:4)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:02:56(cpu)/0:10:11(wall) 289MB(vsz)/719MB(peak)
> write_design /home/vlsi/Desktop/lab3/lab3/adder_reg/odb/2_synthesized.odb
info:    design 'adder_reg' has no physical info  [WRITE-120]
warning: WrSdc.. design 'adder_reg' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/lab3/lab3/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            2.938768  
> set transition          0.078075
> set io_clock_period     10
> set pad_delay           0.01
> 
> 
> create_clock -name vsysclk -period 275.5 [ get_ports clk ]
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay -clock  vsysclk -rise 0.001 [all_inputs]
> 
> set_output_delay -clock  vsysclk  -fall 0.002 [all_outputs]
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+---------+-----------+------------
                        |         |Area (squm)|Leakage (uW)
------------------------+---------+-----------+------------
Design Name             |adder_reg|           |            
  Total Instances       |      386|        895|      17.052
    Macros              |        0|          0|       0.000
    Pads                |        0|          0|       0.000
    Phys                |        0|          0|       0.000
    Blackboxes          |        0|          0|       0.000
    Cells               |      386|        895|      17.052
      Buffers           |        0|          0|       0.000
      Inverters         |        2|          1|       0.029
      Clock-Gates       |        0|          0|       0.000
      Combinational     |      318|        543|      11.335
      Latches           |        0|          0|       0.000
      FlipFlops         |       66|        351|       5.688
       Single-Bit FF    |       66|        351|       5.688
       Multi-Bit FF     |        0|          0|       0.000
       Clock-Gated      |        0|           |            
       Bits             |       66|        351|       5.688
         Load-Enabled   |        0|           |            
         Clock-Gated    |        0|           |            
  Tristate Pin Count    |       65|           |            
Physical Info           |Unplaced |           |            
  Chip Size (mm x mm)   |         |          0|            
  Fixed Cell Area       |         |          0|            
    Phys Only           |        0|          0|            
  Placeable Area        |         |          0|            
  Movable Cell Area     |         |        895|            
  Utilization (%)       |         |           |            
  Chip Utilization (%)  |         |           |            
  Total Wire Length (mm)|    0.000|           |            
  Longest Wire (mm)     |         |           |            
  Average Wire (mm)     |         |           |            
------------------------+---------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst enable in1[63] in1[62] in1[61] in1[60] in1[59] in1[58] in1[57] in1[56] in1[55] in1[54] in1[53] in1[52] in1[51] in1[50] in1[49] in1[48] in1[47] in1[46] in1[45] in1[44] in1[43] in1[42] in1[41] in1[40] in1[39] in1[38] in1[37] in1[36] in1[35] in1[34] in1[33] in1[32] in1[31] in1[30] in1[29] in1[28] in1[27] in1[26] in1[25] in1[24] in1[23] in1[22] in1[21] in1[20] in1[19] in1[18] in1[17] in1[16] in1[15] in1[14] in1[13] in1[12] in1[11] in1[10] in1[9] in1[8] in1[7] in1[6] in1[5] in1[4] in1[3] in1[2] in1[1] in1[0] in2[63] in2[62] in2[61] in2[60] in2[59] in2[58] in2[57] in2[56] in2[55] in2[54] in2[53] in2[52] in2[51] in2[50] in2[49] in2[48] in2[47] in2[46] in2[45] in2[44] in2[43] in2[42] in2[41] in2[40] in2[39] in2[38] in2[37] in2[36] in2[35] in2[34] in2[33] in2[32] in2[31] ...(31 more) }
# group_path -from clk rst enable {in1[63]} {in1[62]} {in1[61]} {in1[60]} {in1[59]} {in1[58]} {in1[57]} {in1[56]} {in1[55]} {in1[54]} {in1[53]} {in1[52]} {in1[51]} {in1[50]} {in1[49]} {in1[48]} {in1[47]} {in1[46]} {in1[45]} {in1[44]} {in1[43]} {in1[42]} {in1[41]} {in1[40]} {in1[39]} {in1[38]} {in1[37]} {in1[36]} {in1[35]} {in1[34]} {in1[33]} {in1[32]} {in1[31]} {in1[30]} {in1[29]} {in1[28]} {in1[27]} {in1[26]} {in1[25]} {in1[24]} {in1[23]} {in1[22]} {in1[21]} {in1[20]} {in1[19]} {in1[18]} {in1[17]} {in1[16]} {in1[15]} {in1[14]} {in1[13]} {in1[12]} {in1[11]} {in1[10]} {in1[9]} {in1[8]} {in1[7]} {in1[6]} {in1[5]} {in1[4]} {in1[3]} {in1[2]} {in1[1]} {in1[0]} {in2[63]} {in2[62]} {in2[61]} {in2[60]} {in2[59]} {in2[58]} {in2[57]} {in2[56]} {in2[55]} {in2[54]} {in2[53]} {in2[52]} {in2[51]} {in2[50]} {in2[49]} {in2[48]} {in2[47]} {in2[46]} {in2[45]} {in2[44]} {in2[43]} {in2[42]} {in2[41]} {in2[40]} {in2[39]} {in2[38]} {in2[37]} {in2[36]} {in2[35]} {in2[34]} {in2[33]} {in2[32]} {in2[31]} {in2[30]} {in2[29]} {in2[28]} {in2[27]} {in2[26]} {in2[25]} {in2[24]} {in2[23]} {in2[22]} {in2[21]} {in2[20]} {in2[19]} {in2[18]} {in2[17]} {in2[16]} {in2[15]} {in2[14]} {in2[13]} {in2[12]} {in2[11]} {in2[10]} {in2[9]} {in2[8]} {in2[7]} {in2[6]} {in2[5]} {in2[4]} {in2[3]} {in2[2]} {in2[1]} {in2[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst enable in1[63] in1[62] in1[61] in1[60] in1[59] in1[58] in1[57] in1[56] in1[55] in1[54] in1[53] in1[52] in1[51] in1[50] in1[49] in1[48] in1[47] in1[46] in1[45] in1[44] in1[43] in1[42] in1[41] in1[40] in1[39] in1[38] in1[37] in1[36] in1[35] in1[34] in1[33] in1[32] in1[31] in1[30] in1[29] in1[28] in1[27] in1[26] in1[25] in1[24] in1[23] in1[22] in1[21] in1[20] in1[19] in1[18] in1[17] in1[16] in1[15] in1[14] in1[13] in1[12] in1[11] in1[10] in1[9] in1[8] in1[7] in1[6] in1[5] in1[4] in1[3] in1[2] in1[1] in1[0] in2[63] in2[62] in2[61] in2[60] in2[59] in2[58] in2[57] in2[56] in2[55] in2[54] in2[53] in2[52] in2[51] in2[50] in2[49] in2[48] in2[47] in2[46] in2[45] in2[44] in2[43] in2[42] in2[41] in2[40] in2[39] in2[38] in2[37] in2[36] in2[35] in2[34] in2[33] in2[32] in2[31] ...(31 more) } -to { out[64] out[63] out[62] out[61] out[60] out[59] out[58] out[57] out[56] out[55] out[54] out[53] out[52] out[51] out[50] out[49] out[48] out[47] out[46] out[45] out[44] out[43] out[42] out[41] o... (message truncated)
# group_path -from clk rst enable {in1[63]} {in1[62]} {in1[61]} {in1[60]} {in1[59]} {in1[58]} {in1[57]} {in1[56]} {in1[55]} {in1[54]} {in1[53]} {in1[52]} {in1[51]} {in1[50]} {in1[49]} {in1[48]} {in1[47]} {in1[46]} {in1[45]} {in1[44]} {in1[43]} {in1[42]} {in1[41]} {in1[40]} {in1[39]} {in1[38]} {in1[37]} {in1[36]} {in1[35]} {in1[34]} {in1[33]} {in1[32]} {in1[31]} {in1[30]} {in1[29]} {in1[28]} {in1[27]} {in1[26]} {in1[25]} {in1[24]} {in1[23]} {in1[22]} {in1[21]} {in1[20]} {in1[19]} {in1[18]} {in1[17]} {in1[16]} {in1[15]} {in1[14]} {in1[13]} {in1[12]} {in1[11]} {in1[10]} {in1[9]} {in1[8]} {in1[7]} {in1[6]} {in1[5]} {in1[4]} {in1[3]} {in1[2]} {in1[1]} {in1[0]} {in2[63]} {in2[62]} {in2[61]} {in2[60]} {in2[59]} {in2[58]} {in2[57]} {in2[56]} {in2[55]} {in2[54]} {in2[53]} {in2[52]} {in2[51]} {in2[50]} {in2[49]} {in2[48]} {in2[47]} {in2[46]} {in2[45]} {in2[44]} {in2[43]} {in2[42]} {in2[41]} {in2[40]} {in2[39]} {in2[38]} {in2[37]} {in2[36]} {in2[35]} {in2[34]} {in2[33]} {in2[32]} {in2[31]} {in2[30]} {in2[29]} {in2[28]} {in2[27]} {in2[26]} {in2[25]} {in2[24]} {in2[23]} {in2[22]} {in2[21]} {in2[20]} {in2[19]} {in2[18]} {in2[17]} {in2[16]} {in2[15]} {in2[14]} {in2[13]} {in2[12]} {in2[11]} {in2[10]} {in2[9]} {in2[8]} {in2[7]} {in2[6]} {in2[5]} {in2[4]} {in2[3]} {in2[2]} {in2[1]} {in2[0]} -to {out[64]} {out[63]} {out[62]} {out[61]} {out[60]} {out[59]} {out[58]} {out[57]} {out[56]} {out[55]} {out[54]} {out[53]} {out[52]} {out[51]} {out[50]} {out[49]} {out[48]} {out[47]} {out[46]} {out[45]} {out[44]} {out[43]} {out[42]} {out[41]} {out[40]} {out[39]} {out[38]} {out[37]} {out[36]} {out[35]} {out[34]} {out[33]} {out[32]} {out[31]} {out[30]} {out[29]} {out[28]} {out[27]} {out[26]} {out[25]} {out[24]} {out[23]} {out[22]} {out[21]} {out[20]} {out[19]} {out[18]} {out[17]} {out[16]} {out[15]} {out[14]} {out[13]} {out[12]} {out[11]} {out[10]} {out[9]} {out[8]} {out[7]} {out[6]} {out[5]} {out[4]} {out[3]} {out[2]} {out[1]} {out[0]}
> all_outputs
> group_path -name R2O -to { out[64] out[63] out[62] out[61] out[60] out[59] out[58] out[57] out[56] out[55] out[54] out[53] out[52] out[51] out[50] out[49] out[48] out[47] out[46] out[45] out[44] out[43] out[42] out[41] out[40] out[39] out[38] out[37] out[36] out[35] out[34] out[33] out[32] out[31] out[30] out[29] out[28] out[27] out[26] out[25] out[24] out[23] out[22] out[21] out[20] out[19] out[18] out[17] out[16] out[15] out[14] out[13] out[12] out[11] out[10] out[9] out[8] out[7] out[6] out[5] out[4] out[3] out[2] out[1] out[0] }
# group_path -to {out[64]} {out[63]} {out[62]} {out[61]} {out[60]} {out[59]} {out[58]} {out[57]} {out[56]} {out[55]} {out[54]} {out[53]} {out[52]} {out[51]} {out[50]} {out[49]} {out[48]} {out[47]} {out[46]} {out[45]} {out[44]} {out[43]} {out[42]} {out[41]} {out[40]} {out[39]} {out[38]} {out[37]} {out[36]} {out[35]} {out[34]} {out[33]} {out[32]} {out[31]} {out[30]} {out[29]} {out[28]} {out[27]} {out[26]} {out[25]} {out[24]} {out[23]} {out[22]} {out[21]} {out[20]} {out[19]} {out[18]} {out[17]} {out[16]} {out[15]} {out[14]} {out[13]} {out[12]} {out[11]} {out[10]} {out[9]} {out[8]} {out[7]} {out[6]} {out[5]} {out[4]} {out[3]} {out[2]} {out[1]} {out[0]}
> optimize -virtual
starting optimize at 00:02:56(cpu)/0:10:11(wall) 290MB(vsz)/719MB(peak)
Log file for child PID=3833:  /home/vlsi/Desktop/lab3/lab3/oasys.etc.02/oasys.w1.02.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 895.4squm (#1, 0 secs)
info: optimized 'adder_reg__genmod__1' area changed -33.5squm (x1), total 861.8squm (#2)
info: optimized 'register__genmod__0' area changed 0.0squm (x1), total 861.8squm (#3)
info: optimized '<TOP>' area changed 0.0squm (x1), total 861.8squm (#4, 0 secs)
done optimizing area at 00:02:57(cpu)/0:10:13(wall) 295MB(vsz)/719MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'adder_reg' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 861.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: activated path group I2R @ 271185.4ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 275222.2ps
info: finished path group I2R @ 271185.4ps
info: finished path group R2O @ 275222.2ps
info: reactivating path groups
info: reactivated path group I2R @ 271185.4ps
info: reactivated path group R2O @ 275222.2ps
info: finished path group I2R @ 271185.4ps
info: finished path group R2O @ 275222.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module adder_reg
info: optimized 'adder_reg__genmod__1' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.07 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 271185.4ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:02:57(cpu)/0:10:14(wall) 309MB(vsz)/719MB(peak)
finished optimize at 00:02:57(cpu)/0:10:14(wall) 309MB(vsz)/719MB(peak)
> write_design /home/vlsi/Desktop/lab3/lab3/adder_reg/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: in2[1]
    (Clocked by vsysclk R)
Endpoint: REG/out_reg[64]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 275461.6
    (Clock shift: 275500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.4)
Data arrival time: 4276.2
Slack: 271185.4
Logic depth: 127
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
in2[1]                   {set_input_delay}        r      1.0      1.0      1.0                        1.1      4.3      1                                   
addr/i_0/i_1/A->S        HA_X1                   rf     47.9     46.9     46.9      0.0     78.1      0.6      8.3      2              /PD_TOP        (1.10)
addr/i_0/i_252/B2->ZN    AOI21_X4*               fr    114.1     66.2     66.2      0.0     18.8      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_251/A->ZN     INV_X8                  rf    121.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_250/B2->ZN    AOI21_X4*               fr    181.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_248/A->ZN     INV_X8                  rf    188.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_247/B2->ZN    AOI21_X4*               fr    248.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_246/A->ZN     INV_X8                  rf    255.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_244/B2->ZN    AOI21_X4*               fr    315.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_243/A->ZN     INV_X8                  rf    322.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_242/B2->ZN    AOI21_X4*               fr    382.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_240/A->ZN     INV_X8                  rf    389.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_239/B2->ZN    AOI21_X4*               fr    449.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_238/A->ZN     INV_X8                  rf    456.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_236/B2->ZN    AOI21_X4*               fr    516.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_235/A->ZN     INV_X8                  rf    523.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_234/B2->ZN    AOI21_X4*               fr    583.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_232/A->ZN     INV_X8                  rf    590.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_231/B2->ZN    AOI21_X4*               fr    650.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_230/A->ZN     INV_X8                  rf    657.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_228/B2->ZN    AOI21_X4*               fr    718.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_227/A->ZN     INV_X8                  rf    725.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_226/B2->ZN    AOI21_X4*               fr    785.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_224/A->ZN     INV_X8                  rf    792.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_223/B2->ZN    AOI21_X4*               fr    852.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_222/A->ZN     INV_X8                  rf    859.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_220/B2->ZN    AOI21_X4*               fr    919.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_219/A->ZN     INV_X8                  rf    926.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_218/B2->ZN    AOI21_X4*               fr    986.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_216/A->ZN     INV_X8                  rf    993.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_215/B2->ZN    AOI21_X4*               fr   1053.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_214/A->ZN     INV_X8                  rf   1060.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_212/B2->ZN    AOI21_X4*               fr   1120.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_211/A->ZN     INV_X8                  rf   1127.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_210/B2->ZN    AOI21_X4*               fr   1187.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_208/A->ZN     INV_X8                  rf   1194.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_207/B2->ZN    AOI21_X4*               fr   1254.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_206/A->ZN     INV_X8                  rf   1261.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_204/B2->ZN    AOI21_X4*               fr   1321.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_203/A->ZN     INV_X8                  rf   1328.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_202/B2->ZN    AOI21_X4*               fr   1389.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_200/A->ZN     INV_X8                  rf   1396.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_199/B2->ZN    AOI21_X4*               fr   1456.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_198/A->ZN     INV_X8                  rf   1463.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_196/B2->ZN    AOI21_X4*               fr   1523.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_195/A->ZN     INV_X8                  rf   1530.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_194/B2->ZN    AOI21_X4*               fr   1590.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_192/A->ZN     INV_X8                  rf   1597.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_191/B2->ZN    AOI21_X4*               fr   1657.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_190/A->ZN     INV_X8                  rf   1664.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_188/B2->ZN    AOI21_X4*               fr   1724.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_187/A->ZN     INV_X8                  rf   1731.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_186/B2->ZN    AOI21_X4*               fr   1791.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_184/A->ZN     INV_X8                  rf   1798.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_183/B2->ZN    AOI21_X4*               fr   1858.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_182/A->ZN     INV_X8                  rf   1865.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_180/B2->ZN    AOI21_X4*               fr   1925.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_179/A->ZN     INV_X8                  rf   1932.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_178/B2->ZN    AOI21_X4*               fr   1992.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_176/A->ZN     INV_X8                  rf   1999.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_175/B2->ZN    AOI21_X4*               fr   2060.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_174/A->ZN     INV_X8                  rf   2067.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_172/B2->ZN    AOI21_X4*               fr   2127.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_171/A->ZN     INV_X8                  rf   2134.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_170/B2->ZN    AOI21_X4*               fr   2194.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_168/A->ZN     INV_X8                  rf   2201.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_167/B2->ZN    AOI21_X4*               fr   2261.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_166/A->ZN     INV_X8                  rf   2268.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_164/B2->ZN    AOI21_X4*               fr   2328.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_163/A->ZN     INV_X8                  rf   2335.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_162/B2->ZN    AOI21_X4*               fr   2395.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_160/A->ZN     INV_X8                  rf   2402.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_159/B2->ZN    AOI21_X4*               fr   2462.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_158/A->ZN     INV_X8                  rf   2469.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_156/B2->ZN    AOI21_X4*               fr   2529.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_155/A->ZN     INV_X8                  rf   2536.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_154/B2->ZN    AOI21_X4*               fr   2596.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_152/A->ZN     INV_X8                  rf   2603.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_151/B2->ZN    AOI21_X4*               fr   2663.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_150/A->ZN     INV_X8                  rf   2670.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_148/B2->ZN    AOI21_X4*               fr   2731.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_147/A->ZN     INV_X8                  rf   2738.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_146/B2->ZN    AOI21_X4*               fr   2798.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_144/A->ZN     INV_X8                  rf   2805.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_143/B2->ZN    AOI21_X4*               fr   2865.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_189/A->ZN     INV_X8                  rf   2872.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_185/B2->ZN    AOI21_X4*               fr   2932.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_181/A->ZN     INV_X8                  rf   2939.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_177/B2->ZN    AOI21_X4*               fr   2999.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_173/A->ZN     INV_X8                  rf   3006.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_169/B2->ZN    AOI21_X4*               fr   3066.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_142/A->ZN     INV_X8                  rf   3073.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_140/B2->ZN    AOI21_X4*               fr   3133.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_139/A->ZN     INV_X8                  rf   3140.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_138/B2->ZN    AOI21_X4*               fr   3200.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_136/A->ZN     INV_X8                  rf   3207.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_135/B2->ZN    AOI21_X4*               fr   3267.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_126/A->ZN     INV_X8                  rf   3274.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_124/B2->ZN    AOI21_X4*               fr   3334.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_123/A->ZN     INV_X8                  rf   3341.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_122/B2->ZN    AOI21_X4*               fr   3402.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_120/A->ZN     INV_X8                  rf   3409.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_119/B2->ZN    AOI21_X4*               fr   3469.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_118/A->ZN     INV_X8                  rf   3476.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_116/B2->ZN    AOI21_X4*               fr   3536.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_115/A->ZN     INV_X8                  rf   3543.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_114/B2->ZN    AOI21_X4*               fr   3603.3     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_112/A->ZN     INV_X8                  rf   3610.3      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_111/B2->ZN    AOI21_X4*               fr   3670.4     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_110/A->ZN     INV_X8                  rf   3677.4      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_108/B2->ZN    AOI21_X4*               fr   3737.5     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_107/A->ZN     INV_X8                  rf   3744.5      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_106/B2->ZN    AOI21_X4*               fr   3804.6     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_104/A->ZN     INV_X8                  rf   3811.6      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_103/B2->ZN    AOI21_X4*               fr   3871.7     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_102/A->ZN     INV_X8                  rf   3878.7      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_100/B2->ZN    AOI21_X4*               fr   3938.8     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_99/A->ZN      INV_X8                  rf   3945.8      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_98/B2->ZN     AOI21_X4*               fr   4005.9     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_96/A->ZN      INV_X8                  rf   4012.9      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_95/B2->ZN     AOI21_X4*               fr   4073.0     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_94/A->ZN      INV_X8                  rf   4080.0      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_92/B2->ZN     AOI21_X4*               fr   4140.1     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_91/A->ZN      INV_X8                  rf   4147.1      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_90/B2->ZN     AOI21_X4*               fr   4207.2     60.1     60.1      0.0      3.5      0.6     29.7      2              /PD_TOP        (1.10)
addr/i_0/i_88/A->ZN      INV_X8                  rf   4214.2      7.0      7.0      0.0     15.3      0.3      4.5      1              /PD_TOP        (1.10)
addr/i_0/i_87/B2->ZN     AOI21_X4                fr   4270.8     56.6     56.6      0.0      3.5      0.3     25.7      1              /PD_TOP        (1.10)
addr/i_0/i_86/A->ZN      INV_X8                  rf   4276.2      5.4      5.4      0.0     46.8      1.1      2.2      1              /PD_TOP        (1.10)
REG/out_reg[64]/D        DFFR_X1                  f   4276.2      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: REG/i_0_195/Q
    (Clocked by vsysclk R)
Endpoint: out[64]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 275498.0
    (Clock shift: 275500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 2.0)
Data arrival time: 275.8
Slack: 275222.2
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     66                                   
REG/i_0_195/CK->Q        DFFS_X1                 rf    113.7    113.7    113.7      0.0      0.0      0.3     25.8      1              /PD_TOP        (1.10)
REG/i_0_194/A->ZN        INV_X32                 fr    154.2     40.5     40.5      0.0     29.7     19.9    238.1     65              /PD_TOP        (1.10)
REG/i_193/EN->Z          TBUF_X2                 rf    275.8    121.6    120.9      0.7     21.8      0.3      4.3      1              /PD_TOP        (1.10)
out[64]                                           f    275.8      0.0               0.0      6.0                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0| 271185.4
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0| 275222.2
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/lab3/lab3/adder_reg/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 70 }
> create_blockage -name blk_top -type macro -left 0 -right 95.085000 -bottom 65.085 -top 95.085000
info:    create placement blockage 'blk_top' (0.000000 65.085000) (95.085000 95.085000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 95.085000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (95.085000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 95.085000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 95.085000)  [FP-103]
> create_blockage -name blk_right -type macro -left 65.085 -right 95.085000 -bottom 0 -top 95.085000
info:    create placement blockage 'blk_right' (65.085000 0.000000) (95.085000 95.085000)  [FP-103]
> optimize -place
starting optimize at 00:02:58(cpu)/0:10:14(wall) 309MB(vsz)/719MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 65  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
-------> Message [PLACE-110] suppressed 6 times
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 70.90% average utilization: 50.40%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              3214.60
Average Wire      =                 9.83
Longest Wire      =                66.17
Shortest Wire     =                 0.00
WNS               = 271185.1ps
info:	placing 196 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 65  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
-------> Message [PLACE-110] suppressed 6 times
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 70.90% average utilization: 50.40%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             11443.11
Average Wire      =                34.99
Longest Wire      =                66.21
Shortest Wire     =                11.06
WNS               = 271184.9ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 271184.9ps
done optimize placement at 00:05:01(cpu)/0:13:36(wall) 313MB(vsz)/719MB(peak)
finished optimize at 00:05:01(cpu)/0:13:36(wall) 313MB(vsz)/719MB(peak)
> write_design /home/vlsi/Desktop/lab3/lab3/adder_reg/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> report_timing
Report for group default
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: in2[1]
    (Clocked by vsysclk R)
Endpoint: REG/out_reg[64]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 275461.6
    (Clock shift: 275500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.4)
Data arrival time: 4276.7
Slack: 271184.9
Logic depth: 127
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
in2[1]                   {set_input_delay}        r      1.0      1.0      1.0                        2.3      5.5      1     0,   41                       
addr/i_0/i_1/A->S        HA_X1                   rf     48.1     47.1     46.9      0.2     78.1      0.6      8.3      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_252/B2->ZN    AOI21_X4*               fr    114.3     66.2     66.2      0.0     18.8      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_251/A->ZN     INV_X8                  rf    121.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_250/B2->ZN    AOI21_X4*               fr    181.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_248/A->ZN     INV_X8                  rf    188.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_247/B2->ZN    AOI21_X4*               fr    248.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_246/A->ZN     INV_X8                  rf    255.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_244/B2->ZN    AOI21_X4*               fr    315.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_243/A->ZN     INV_X8                  rf    322.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_242/B2->ZN    AOI21_X4*               fr    382.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_240/A->ZN     INV_X8                  rf    389.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_239/B2->ZN    AOI21_X4*               fr    449.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_238/A->ZN     INV_X8                  rf    456.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_236/B2->ZN    AOI21_X4*               fr    516.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_235/A->ZN     INV_X8                  rf    523.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_234/B2->ZN    AOI21_X4*               fr    584.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_232/A->ZN     INV_X8                  rf    591.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_231/B2->ZN    AOI21_X4*               fr    651.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_230/A->ZN     INV_X8                  rf    658.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_228/B2->ZN    AOI21_X4*               fr    718.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_227/A->ZN     INV_X8                  rf    725.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_226/B2->ZN    AOI21_X4*               fr    785.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_224/A->ZN     INV_X8                  rf    792.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_223/B2->ZN    AOI21_X4*               fr    852.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_222/A->ZN     INV_X8                  rf    859.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_220/B2->ZN    AOI21_X4*               fr    919.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_219/A->ZN     INV_X8                  rf    926.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_218/B2->ZN    AOI21_X4*               fr    986.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_216/A->ZN     INV_X8                  rf    993.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_215/B2->ZN    AOI21_X4*               fr   1053.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_214/A->ZN     INV_X8                  rf   1060.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_212/B2->ZN    AOI21_X4*               fr   1120.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_211/A->ZN     INV_X8                  rf   1127.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_210/B2->ZN    AOI21_X4*               fr   1187.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_208/A->ZN     INV_X8                  rf   1194.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_207/B2->ZN    AOI21_X4*               fr   1255.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_206/A->ZN     INV_X8                  rf   1262.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_204/B2->ZN    AOI21_X4*               fr   1322.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_203/A->ZN     INV_X8                  rf   1329.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_202/B2->ZN    AOI21_X4*               fr   1389.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_200/A->ZN     INV_X8                  rf   1396.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_199/B2->ZN    AOI21_X4*               fr   1456.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_198/A->ZN     INV_X8                  rf   1463.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_196/B2->ZN    AOI21_X4*               fr   1523.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_195/A->ZN     INV_X8                  rf   1530.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_194/B2->ZN    AOI21_X4*               fr   1590.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_192/A->ZN     INV_X8                  rf   1597.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_191/B2->ZN    AOI21_X4*               fr   1657.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_190/A->ZN     INV_X8                  rf   1664.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_188/B2->ZN    AOI21_X4*               fr   1724.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_187/A->ZN     INV_X8                  rf   1731.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_186/B2->ZN    AOI21_X4*               fr   1791.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_184/A->ZN     INV_X8                  rf   1798.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_183/B2->ZN    AOI21_X4*               fr   1858.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_182/A->ZN     INV_X8                  rf   1865.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_180/B2->ZN    AOI21_X4*               fr   1926.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_179/A->ZN     INV_X8                  rf   1933.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_178/B2->ZN    AOI21_X4*               fr   1993.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_176/A->ZN     INV_X8                  rf   2000.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_175/B2->ZN    AOI21_X4*               fr   2060.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_174/A->ZN     INV_X8                  rf   2067.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_172/B2->ZN    AOI21_X4*               fr   2127.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_171/A->ZN     INV_X8                  rf   2134.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_170/B2->ZN    AOI21_X4*               fr   2194.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_168/A->ZN     INV_X8                  rf   2201.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_167/B2->ZN    AOI21_X4*               fr   2261.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_166/A->ZN     INV_X8                  rf   2268.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_164/B2->ZN    AOI21_X4*               fr   2328.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_163/A->ZN     INV_X8                  rf   2335.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_162/B2->ZN    AOI21_X4*               fr   2395.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_160/A->ZN     INV_X8                  rf   2402.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_159/B2->ZN    AOI21_X4*               fr   2462.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_158/A->ZN     INV_X8                  rf   2469.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_156/B2->ZN    AOI21_X4*               fr   2529.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_155/A->ZN     INV_X8                  rf   2536.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_154/B2->ZN    AOI21_X4*               fr   2597.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_152/A->ZN     INV_X8                  rf   2604.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_151/B2->ZN    AOI21_X4*               fr   2664.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_150/A->ZN     INV_X8                  rf   2671.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_148/B2->ZN    AOI21_X4*               fr   2731.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_147/A->ZN     INV_X8                  rf   2738.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_146/B2->ZN    AOI21_X4*               fr   2798.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_144/A->ZN     INV_X8                  rf   2805.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_143/B2->ZN    AOI21_X4*               fr   2865.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_189/A->ZN     INV_X8                  rf   2872.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_185/B2->ZN    AOI21_X4*               fr   2932.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_181/A->ZN     INV_X8                  rf   2939.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_177/B2->ZN    AOI21_X4*               fr   2999.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_173/A->ZN     INV_X8                  rf   3006.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_169/B2->ZN    AOI21_X4*               fr   3066.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_142/A->ZN     INV_X8                  rf   3073.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_140/B2->ZN    AOI21_X4*               fr   3133.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_139/A->ZN     INV_X8                  rf   3140.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_138/B2->ZN    AOI21_X4*               fr   3200.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_136/A->ZN     INV_X8                  rf   3207.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_135/B2->ZN    AOI21_X4*               fr   3268.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_126/A->ZN     INV_X8                  rf   3275.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_124/B2->ZN    AOI21_X4*               fr   3335.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_123/A->ZN     INV_X8                  rf   3342.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_122/B2->ZN    AOI21_X4*               fr   3402.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_120/A->ZN     INV_X8                  rf   3409.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_119/B2->ZN    AOI21_X4*               fr   3469.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_118/A->ZN     INV_X8                  rf   3476.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_116/B2->ZN    AOI21_X4*               fr   3536.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_115/A->ZN     INV_X8                  rf   3543.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_114/B2->ZN    AOI21_X4*               fr   3603.5     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_112/A->ZN     INV_X8                  rf   3610.5      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_111/B2->ZN    AOI21_X4*               fr   3670.6     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_110/A->ZN     INV_X8                  rf   3677.6      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_108/B2->ZN    AOI21_X4*               fr   3737.7     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_107/A->ZN     INV_X8                  rf   3744.7      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_106/B2->ZN    AOI21_X4*               fr   3804.8     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_104/A->ZN     INV_X8                  rf   3811.8      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_103/B2->ZN    AOI21_X4*               fr   3871.9     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_102/A->ZN     INV_X8                  rf   3878.9      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_100/B2->ZN    AOI21_X4*               fr   3939.0     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_99/A->ZN      INV_X8                  rf   3946.0      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_98/B2->ZN     AOI21_X4*               fr   4006.1     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_96/A->ZN      INV_X8                  rf   4013.1      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_95/B2->ZN     AOI21_X4*               fr   4073.2     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_94/A->ZN      INV_X8                  rf   4080.2      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_92/B2->ZN     AOI21_X4*               fr   4140.3     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_91/A->ZN      INV_X8                  rf   4147.3      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_90/B2->ZN     AOI21_X4*               fr   4207.4     60.1     60.1      0.0      3.5      0.6     29.7      2    40,   41  /PD_TOP        (1.10)
addr/i_0/i_88/A->ZN      INV_X8                  rf   4214.4      7.0      7.0      0.0     15.3      0.3      4.5      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_87/B2->ZN     AOI21_X4                fr   4271.0     56.6     56.6      0.0      3.5      0.3     25.7      1    40,   41  /PD_TOP        (1.10)
addr/i_0/i_86/A->ZN      INV_X8                  rf   4276.6      5.6      5.6      0.0     46.8      1.4      2.6      1    40,   41  /PD_TOP        (1.10)
REG/out_reg[64]/D        DFFR_X1                  f   4276.7      0.1               0.1      3.3                             53,   54  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: REG/i_0_195/Q
    (Clocked by vsysclk R)
Endpoint: out[22]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 275498.0
    (Clock shift: 275500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 2.0)
Data arrival time: 275.5
Slack: 275222.5
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     66    53,   95                       
REG/i_0_195/CK->Q        DFFS_X1                 rf    113.7    113.7    113.7      0.0      0.0      0.3     25.8      1    53,   54  /PD_TOP        (1.10)
REG/i_0_194/A->ZN        INV_X32                 fr    154.2     40.5     40.5      0.0     29.7     19.9    238.1     65    53,   54  /PD_TOP        (1.10)
REG/i_109/EN->Z          TBUF_X2                 rf    275.2    121.0    120.9      0.1     21.8      2.8      6.8      1    63,   45  /PD_TOP        (1.10)
out[22]                                           f    275.5      0.3               0.3      7.6                             95,   62                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_area
Report Instance Areas: 
-----+--------+---------+-----+---------
     |Instance|Module   |Cells|Cell Area
-----+--------+---------+-----+---------
1    |top     |         |  386|      862
2    |  REG   |register |  133|      491
3    |  addr  |adderPlus|  253|      371
-----+--------+---------+-----+---------
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+----------+--------------------+---------------------+-------------------+-----------------
     | Instance | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+----------+--------------------+---------------------+-------------------+-----------------
1    |*REG      |            1.799345|            44.650642|           7.845651|        54.295639
2    |*addr     |            1.312463|             3.201417|           8.873528|        13.387408
3    |          |                    |                     |                   |                 
4    |*TOTAL    |            3.111808|            47.852058|          16.719179|        67.683044
-----+----------+--------------------+---------------------+-------------------+-----------------
