// Seed: 2618698639
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_5 = 1;
  id_6(
      .id_0(1), .id_1(1), .id_2(id_7), .id_3(1 ** id_7), .id_4(1)
  );
  wire id_8;
  module_0(
      id_5, id_2, id_8
  );
endmodule
