// Seed: 4028576397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  final begin : LABEL_0
    id_2 <= id_4;
  end
  assign id_4 = "" + 1;
  id_5 :
  assert property (@(posedge id_5) 1)
  else id_4 = id_1;
  assign id_4 = 1'h0;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
