

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Fri Oct  7 19:28:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.074 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        7|      583|  0.126 us|  10.494 us|    7|  583|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_run_test_Pipeline_is_valid_label2_fu_125  |run_test_Pipeline_is_valid_label2  |        5|       19|  90.000 ns|   0.342 us|    5|   19|       no|
        |grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145  |run_test_Pipeline_VITIS_LOOP_72_1  |       34|      562|   0.612 us|  10.116 us|   34|  562|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    139|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     404|   1377|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|     271|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     675|   1633|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145  |run_test_Pipeline_VITIS_LOOP_72_1  |        0|   0|  388|  1220|    0|
    |grp_run_test_Pipeline_is_valid_label2_fu_125  |run_test_Pipeline_is_valid_label2  |        0|   0|   16|   157|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |Total                                         |                                   |        0|   0|  404|  1377|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_232                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_call_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_193_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln76_11_fu_268_p2           |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln76_14_fu_287_p2           |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln76_15_fu_306_p2           |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln76_19_fu_325_p2           |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln76_22_fu_344_p2           |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln76_3_fu_211_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln76_6_fu_230_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln76_7_fu_249_p2            |      icmp|   0|  0|  15|          23|           1|
    |ap_condition_228                 |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 139|         196|          13|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  20|          4|    1|          4|
    |ap_phi_mux_phi_ln551_phi_fu_114_p6  |  14|          3|    1|          3|
    |ap_return                           |   9|          2|    1|          2|
    |grp_fu_508_ce                       |  14|          3|    1|          3|
    |grp_fu_508_opcode                   |  14|          3|    5|         15|
    |grp_fu_508_p0                       |  14|          3|   32|         96|
    |grp_fu_508_p1                       |  14|          3|   32|         96|
    |grp_fu_512_ce                       |   9|          2|    1|          2|
    |grp_fu_516_ce                       |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 117|         25|   75|        223|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   3|   0|    3|          0|
    |ap_return_preg                                             |   1|   0|    1|          0|
    |grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start_reg  |   1|   0|    1|          0|
    |grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1073_reg_421                                        |   1|   0|    1|          0|
    |icmp_ln76_11_reg_460                                       |   1|   0|    1|          0|
    |icmp_ln76_14_reg_470                                       |   1|   0|    1|          0|
    |icmp_ln76_15_reg_480                                       |   1|   0|    1|          0|
    |icmp_ln76_19_reg_490                                       |   1|   0|    1|          0|
    |icmp_ln76_22_reg_500                                       |   1|   0|    1|          0|
    |icmp_ln76_3_reg_430                                        |   1|   0|    1|          0|
    |icmp_ln76_6_reg_440                                        |   1|   0|    1|          0|
    |icmp_ln76_7_reg_450                                        |   1|   0|    1|          0|
    |phi_ln551_reg_110                                          |   1|   0|    1|          0|
    |targetBlock_reg_417                                        |   1|   0|    1|          0|
    |tmp_17_reg_412                                             |   6|   0|    9|          3|
    |trunc_ln76_17_reg_435                                      |  31|   0|   31|          0|
    |trunc_ln76_19_reg_445                                      |  31|   0|   31|          0|
    |trunc_ln76_21_reg_455                                      |  31|   0|   31|          0|
    |trunc_ln76_23_reg_465                                      |  31|   0|   31|          0|
    |trunc_ln76_25_reg_475                                      |  31|   0|   31|          0|
    |trunc_ln76_27_reg_485                                      |  31|   0|   31|          0|
    |trunc_ln76_29_reg_495                                      |  31|   0|   31|          0|
    |trunc_ln76_reg_425                                         |  31|   0|   31|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 271|   0|  274|          3|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|              run_test|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|              run_test|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|              run_test|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|              run_test|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|              run_test|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|              run_test|  return value|
|ap_return               |  out|    1|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_609_p_din0       |  out|   32|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_609_p_din1       |  out|   32|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_609_p_opcode     |  out|    5|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_609_p_dout0      |   in|    1|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_609_p_ce         |  out|    1|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_613_p_din0       |  out|   32|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_613_p_din1       |  out|   32|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_613_p_opcode     |  out|    5|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_613_p_dout0      |   in|    1|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_613_p_ce         |  out|    1|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_617_p_din0       |  out|   32|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_617_p_din1       |  out|   32|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_617_p_opcode     |  out|    5|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_617_p_dout0      |   in|    1|  ap_ctrl_hs|              run_test|  return value|
|grp_fu_617_p_ce         |  out|    1|  ap_ctrl_hs|              run_test|  return value|
|regions_min_0_address0  |  out|   12|   ap_memory|         regions_min_0|         array|
|regions_min_0_ce0       |  out|    1|   ap_memory|         regions_min_0|         array|
|regions_min_0_q0        |   in|   32|   ap_memory|         regions_min_0|         array|
|regions_min_0_offset    |   in|    6|     ap_none|  regions_min_0_offset|        scalar|
|regions_min_1_address0  |  out|   12|   ap_memory|         regions_min_1|         array|
|regions_min_1_ce0       |  out|    1|   ap_memory|         regions_min_1|         array|
|regions_min_1_q0        |   in|   32|   ap_memory|         regions_min_1|         array|
|regions_max_0_address0  |  out|   12|   ap_memory|         regions_max_0|         array|
|regions_max_0_ce0       |  out|    1|   ap_memory|         regions_max_0|         array|
|regions_max_0_q0        |   in|   32|   ap_memory|         regions_max_0|         array|
|regions_max_1_address0  |  out|   12|   ap_memory|         regions_max_1|         array|
|regions_max_1_ce0       |  out|    1|   ap_memory|         regions_max_1|         array|
|regions_max_1_q0        |   in|   32|   ap_memory|         regions_max_1|         array|
|n_regions               |   in|    8|     ap_none|             n_regions|        scalar|
|p_read1                 |   in|   32|     ap_none|               p_read1|        scalar|
|p_read2                 |   in|   32|     ap_none|               p_read2|        scalar|
|p_read3                 |   in|   32|     ap_none|               p_read3|        scalar|
|p_read4                 |   in|   32|     ap_none|               p_read4|        scalar|
|p_read5                 |   in|   32|     ap_none|               p_read5|        scalar|
|p_read6                 |   in|   32|     ap_none|               p_read6|        scalar|
|p_read7                 |   in|   32|     ap_none|               p_read7|        scalar|
|p_read8                 |   in|   32|     ap_none|               p_read8|        scalar|
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 4 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 5 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 6 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 7 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 8 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 9 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 10 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 11 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (7.73ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read_23, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 12 'call' 'targetBlock' <Predicate = true> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 13.0>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 13 'read' 'n_regions_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 14 'read' 'regions_min_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 15 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (7.99ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read_23, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 16 'call' 'targetBlock' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln76 = br i1 %targetBlock, void %land.end, void %land.rhs" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 17 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln1073 = icmp_eq  i8 %n_regions_read, i8 0"   --->   Operation 18 'icmp' 'icmp_ln1073' <Predicate = (targetBlock)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln1073, void %for.body3.i.preheader, void %for.cond.cleanup.i" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 19 'br' 'br_ln72' <Predicate = (targetBlock)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %p_read_29" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 20 'bitcast' 'bitcast_ln76_1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %bitcast_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 21 'trunc' 'trunc_ln76' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln76_16 = trunc i32 %bitcast_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 22 'trunc' 'trunc_ln76_16' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.44ns)   --->   "%icmp_ln76_3 = icmp_eq  i23 %trunc_ln76_16, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 23 'icmp' 'icmp_ln76_3' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln76_3 = bitcast i32 %p_read_28" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 24 'bitcast' 'bitcast_ln76_3' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln76_17 = trunc i32 %bitcast_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 25 'trunc' 'trunc_ln76_17' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln76_18 = trunc i32 %bitcast_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 26 'trunc' 'trunc_ln76_18' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.44ns)   --->   "%icmp_ln76_6 = icmp_eq  i23 %trunc_ln76_18, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 27 'icmp' 'icmp_ln76_6' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln76_5 = bitcast i32 %p_read_27" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 28 'bitcast' 'bitcast_ln76_5' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln76_19 = trunc i32 %bitcast_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 29 'trunc' 'trunc_ln76_19' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln76_20 = trunc i32 %bitcast_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 30 'trunc' 'trunc_ln76_20' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.44ns)   --->   "%icmp_ln76_7 = icmp_eq  i23 %trunc_ln76_20, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 31 'icmp' 'icmp_ln76_7' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln76_7 = bitcast i32 %p_read_26" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 32 'bitcast' 'bitcast_ln76_7' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln76_21 = trunc i32 %bitcast_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 33 'trunc' 'trunc_ln76_21' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln76_22 = trunc i32 %bitcast_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 34 'trunc' 'trunc_ln76_22' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.44ns)   --->   "%icmp_ln76_11 = icmp_eq  i23 %trunc_ln76_22, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 35 'icmp' 'icmp_ln76_11' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln76_9 = bitcast i32 %p_read_25" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 36 'bitcast' 'bitcast_ln76_9' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln76_23 = trunc i32 %bitcast_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 37 'trunc' 'trunc_ln76_23' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln76_24 = trunc i32 %bitcast_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 38 'trunc' 'trunc_ln76_24' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.44ns)   --->   "%icmp_ln76_14 = icmp_eq  i23 %trunc_ln76_24, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 39 'icmp' 'icmp_ln76_14' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln76_11 = bitcast i32 %p_read_24" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 40 'bitcast' 'bitcast_ln76_11' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln76_25 = trunc i32 %bitcast_ln76_11" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 41 'trunc' 'trunc_ln76_25' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln76_26 = trunc i32 %bitcast_ln76_11" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 42 'trunc' 'trunc_ln76_26' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.44ns)   --->   "%icmp_ln76_15 = icmp_eq  i23 %trunc_ln76_26, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 43 'icmp' 'icmp_ln76_15' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln76_13 = bitcast i32 %p_read_23" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 44 'bitcast' 'bitcast_ln76_13' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln76_27 = trunc i32 %bitcast_ln76_13" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 45 'trunc' 'trunc_ln76_27' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln76_28 = trunc i32 %bitcast_ln76_13" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 46 'trunc' 'trunc_ln76_28' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.44ns)   --->   "%icmp_ln76_19 = icmp_eq  i23 %trunc_ln76_28, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 47 'icmp' 'icmp_ln76_19' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln76_15 = bitcast i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 48 'bitcast' 'bitcast_ln76_15' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln76_29 = trunc i32 %bitcast_ln76_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 49 'trunc' 'trunc_ln76_29' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln76_30 = trunc i32 %bitcast_ln76_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 50 'trunc' 'trunc_ln76_30' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.44ns)   --->   "%icmp_ln76_22 = icmp_eq  i23 %trunc_ln76_30, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 51 'icmp' 'icmp_ln76_22' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [2/2] (5.07ns)   --->   "%targetBlock1 = call i1 @run_test_Pipeline_VITIS_LOOP_72_1, i8 %n_regions_read, i9 %tmp_17, i32 %regions_min_0, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i31 %trunc_ln76, i1 %icmp_ln76_3, i32 %p_read_29, i31 %trunc_ln76_17, i1 %icmp_ln76_6, i32 %p_read_28, i31 %trunc_ln76_19, i1 %icmp_ln76_7, i32 %p_read_27, i31 %trunc_ln76_21, i1 %icmp_ln76_11, i32 %p_read_26, i31 %trunc_ln76_23, i1 %icmp_ln76_14, i32 %p_read_25, i31 %trunc_ln76_25, i1 %icmp_ln76_15, i32 %p_read_24, i31 %trunc_ln76_27, i1 %icmp_ln76_19, i32 %p_read_23, i31 %trunc_ln76_29, i1 %icmp_ln76_22, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 52 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 9.58>
ST_3 : Operation 53 [1/2] (7.99ns)   --->   "%targetBlock1 = call i1 @run_test_Pipeline_VITIS_LOOP_72_1, i8 %n_regions_read, i9 %tmp_17, i32 %regions_min_0, i32 %regions_min_1, i32 %regions_max_0, i32 %regions_max_1, i31 %trunc_ln76, i1 %icmp_ln76_3, i32 %p_read_29, i31 %trunc_ln76_17, i1 %icmp_ln76_6, i32 %p_read_28, i31 %trunc_ln76_19, i1 %icmp_ln76_7, i32 %p_read_27, i31 %trunc_ln76_21, i1 %icmp_ln76_11, i32 %p_read_26, i31 %trunc_ln76_23, i1 %icmp_ln76_14, i32 %p_read_25, i31 %trunc_ln76_25, i1 %icmp_ln76_15, i32 %p_read_24, i31 %trunc_ln76_27, i1 %icmp_ln76_19, i32 %p_read_23, i31 %trunc_ln76_29, i1 %icmp_ln76_22, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 53 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln76 = br i1 %targetBlock1, void %land.end, void %for.cond.cleanup.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 54 'br' 'br_ln76' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln72 = br void %land.end" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 55 'br' 'br_ln72' <Predicate = (targetBlock & targetBlock1) | (targetBlock & icmp_ln1073)> <Delay = 1.58>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%phi_ln551 = phi i1 1, void %for.cond.cleanup.i, i1 0, void %for.body3.i.preheader, i1 1, void %entry" [detector_solid/abs_solid_detector.cpp:551]   --->   Operation 56 'phi' 'phi_ln551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln552 = ret i1 %phi_ln551" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 57 'ret' 'ret_ln552' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ regions_min_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_min_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_max_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_max_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ n_regions]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                    (read          ) [ 0011]
p_read_23                 (read          ) [ 0011]
p_read_24                 (read          ) [ 0011]
p_read_25                 (read          ) [ 0011]
p_read_26                 (read          ) [ 0011]
p_read_27                 (read          ) [ 0011]
p_read_28                 (read          ) [ 0011]
p_read_29                 (read          ) [ 0011]
n_regions_read            (read          ) [ 0001]
regions_min_0_offset_read (read          ) [ 0000]
tmp_17                    (bitconcatenate) [ 0001]
targetBlock               (call          ) [ 0011]
br_ln76                   (br            ) [ 0011]
icmp_ln1073               (icmp          ) [ 0011]
br_ln72                   (br            ) [ 0000]
bitcast_ln76_1            (bitcast       ) [ 0000]
trunc_ln76                (trunc         ) [ 0001]
trunc_ln76_16             (trunc         ) [ 0000]
icmp_ln76_3               (icmp          ) [ 0001]
bitcast_ln76_3            (bitcast       ) [ 0000]
trunc_ln76_17             (trunc         ) [ 0001]
trunc_ln76_18             (trunc         ) [ 0000]
icmp_ln76_6               (icmp          ) [ 0001]
bitcast_ln76_5            (bitcast       ) [ 0000]
trunc_ln76_19             (trunc         ) [ 0001]
trunc_ln76_20             (trunc         ) [ 0000]
icmp_ln76_7               (icmp          ) [ 0001]
bitcast_ln76_7            (bitcast       ) [ 0000]
trunc_ln76_21             (trunc         ) [ 0001]
trunc_ln76_22             (trunc         ) [ 0000]
icmp_ln76_11              (icmp          ) [ 0001]
bitcast_ln76_9            (bitcast       ) [ 0000]
trunc_ln76_23             (trunc         ) [ 0001]
trunc_ln76_24             (trunc         ) [ 0000]
icmp_ln76_14              (icmp          ) [ 0001]
bitcast_ln76_11           (bitcast       ) [ 0000]
trunc_ln76_25             (trunc         ) [ 0001]
trunc_ln76_26             (trunc         ) [ 0000]
icmp_ln76_15              (icmp          ) [ 0001]
bitcast_ln76_13           (bitcast       ) [ 0000]
trunc_ln76_27             (trunc         ) [ 0001]
trunc_ln76_28             (trunc         ) [ 0000]
icmp_ln76_19              (icmp          ) [ 0001]
bitcast_ln76_15           (bitcast       ) [ 0000]
trunc_ln76_29             (trunc         ) [ 0001]
trunc_ln76_30             (trunc         ) [ 0000]
icmp_ln76_22              (icmp          ) [ 0001]
targetBlock1              (call          ) [ 0001]
br_ln76                   (br            ) [ 0000]
br_ln72                   (br            ) [ 0000]
phi_ln551                 (phi           ) [ 0001]
ret_ln552                 (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="regions_min_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regions_min_0_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_0_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regions_min_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regions_max_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regions_max_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_regions">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_test_Pipeline_is_valid_label2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_test_Pipeline_VITIS_LOOP_72_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_23_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_24_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_25_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_26_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_26/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_27_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_28_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_28/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_29_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_29/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="n_regions_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_regions_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="regions_min_0_offset_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regions_min_0_offset_read/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="phi_ln551_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln551 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="phi_ln551_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="4" bw="1" slack="1"/>
<pin id="120" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln551/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_run_test_Pipeline_is_valid_label2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="0" index="3" bw="32" slack="0"/>
<pin id="130" dir="0" index="4" bw="32" slack="0"/>
<pin id="131" dir="0" index="5" bw="32" slack="0"/>
<pin id="132" dir="0" index="6" bw="32" slack="0"/>
<pin id="133" dir="0" index="7" bw="32" slack="0"/>
<pin id="134" dir="0" index="8" bw="32" slack="0"/>
<pin id="135" dir="1" index="9" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="0" index="3" bw="32" slack="0"/>
<pin id="150" dir="0" index="4" bw="32" slack="0"/>
<pin id="151" dir="0" index="5" bw="32" slack="0"/>
<pin id="152" dir="0" index="6" bw="32" slack="0"/>
<pin id="153" dir="0" index="7" bw="31" slack="0"/>
<pin id="154" dir="0" index="8" bw="1" slack="0"/>
<pin id="155" dir="0" index="9" bw="32" slack="1"/>
<pin id="156" dir="0" index="10" bw="31" slack="0"/>
<pin id="157" dir="0" index="11" bw="1" slack="0"/>
<pin id="158" dir="0" index="12" bw="32" slack="1"/>
<pin id="159" dir="0" index="13" bw="31" slack="0"/>
<pin id="160" dir="0" index="14" bw="1" slack="0"/>
<pin id="161" dir="0" index="15" bw="32" slack="1"/>
<pin id="162" dir="0" index="16" bw="31" slack="0"/>
<pin id="163" dir="0" index="17" bw="1" slack="0"/>
<pin id="164" dir="0" index="18" bw="32" slack="1"/>
<pin id="165" dir="0" index="19" bw="31" slack="0"/>
<pin id="166" dir="0" index="20" bw="1" slack="0"/>
<pin id="167" dir="0" index="21" bw="32" slack="1"/>
<pin id="168" dir="0" index="22" bw="31" slack="0"/>
<pin id="169" dir="0" index="23" bw="1" slack="0"/>
<pin id="170" dir="0" index="24" bw="32" slack="1"/>
<pin id="171" dir="0" index="25" bw="31" slack="0"/>
<pin id="172" dir="0" index="26" bw="1" slack="0"/>
<pin id="173" dir="0" index="27" bw="32" slack="1"/>
<pin id="174" dir="0" index="28" bw="31" slack="0"/>
<pin id="175" dir="0" index="29" bw="1" slack="0"/>
<pin id="176" dir="0" index="30" bw="32" slack="1"/>
<pin id="177" dir="1" index="31" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_17_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln1073_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="bitcast_ln76_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln76_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln76_16_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_16/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln76_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="23" slack="0"/>
<pin id="213" dir="0" index="1" bw="23" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_3/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bitcast_ln76_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_3/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln76_17_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_17/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln76_18_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_18/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln76_6_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="23" slack="0"/>
<pin id="232" dir="0" index="1" bw="23" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_6/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bitcast_ln76_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_5/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln76_19_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_19/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln76_20_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_20/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln76_7_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="23" slack="0"/>
<pin id="251" dir="0" index="1" bw="23" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_7/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bitcast_ln76_7_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_7/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln76_21_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_21/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln76_22_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_22/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln76_11_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="23" slack="0"/>
<pin id="270" dir="0" index="1" bw="23" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_11/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="bitcast_ln76_9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_9/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln76_23_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_23/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln76_24_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_24/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln76_14_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="23" slack="0"/>
<pin id="289" dir="0" index="1" bw="23" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_14/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln76_11_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_11/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln76_25_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_25/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln76_26_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_26/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln76_15_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="23" slack="0"/>
<pin id="308" dir="0" index="1" bw="23" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_15/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bitcast_ln76_13_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_13/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln76_27_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_27/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln76_28_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_28/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln76_19_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="23" slack="0"/>
<pin id="327" dir="0" index="1" bw="23" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_19/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="bitcast_ln76_15_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_15/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln76_29_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_29/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln76_30_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_30/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln76_22_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="23" slack="0"/>
<pin id="346" dir="0" index="1" bw="23" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_22/2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_read_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="p_read_23_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_23 "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_read_24_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_24 "/>
</bind>
</comp>

<comp id="372" class="1005" name="p_read_25_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_25 "/>
</bind>
</comp>

<comp id="379" class="1005" name="p_read_26_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_26 "/>
</bind>
</comp>

<comp id="386" class="1005" name="p_read_27_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_27 "/>
</bind>
</comp>

<comp id="393" class="1005" name="p_read_28_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_28 "/>
</bind>
</comp>

<comp id="400" class="1005" name="p_read_29_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_29 "/>
</bind>
</comp>

<comp id="407" class="1005" name="n_regions_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_17_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="1"/>
<pin id="414" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="417" class="1005" name="targetBlock_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln1073_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073 "/>
</bind>
</comp>

<comp id="425" class="1005" name="trunc_ln76_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="31" slack="1"/>
<pin id="427" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76 "/>
</bind>
</comp>

<comp id="430" class="1005" name="icmp_ln76_3_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_3 "/>
</bind>
</comp>

<comp id="435" class="1005" name="trunc_ln76_17_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="1"/>
<pin id="437" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_17 "/>
</bind>
</comp>

<comp id="440" class="1005" name="icmp_ln76_6_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_6 "/>
</bind>
</comp>

<comp id="445" class="1005" name="trunc_ln76_19_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="31" slack="1"/>
<pin id="447" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_19 "/>
</bind>
</comp>

<comp id="450" class="1005" name="icmp_ln76_7_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_7 "/>
</bind>
</comp>

<comp id="455" class="1005" name="trunc_ln76_21_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="1"/>
<pin id="457" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_21 "/>
</bind>
</comp>

<comp id="460" class="1005" name="icmp_ln76_11_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_11 "/>
</bind>
</comp>

<comp id="465" class="1005" name="trunc_ln76_23_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="31" slack="1"/>
<pin id="467" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_23 "/>
</bind>
</comp>

<comp id="470" class="1005" name="icmp_ln76_14_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_14 "/>
</bind>
</comp>

<comp id="475" class="1005" name="trunc_ln76_25_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="1"/>
<pin id="477" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_25 "/>
</bind>
</comp>

<comp id="480" class="1005" name="icmp_ln76_15_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_15 "/>
</bind>
</comp>

<comp id="485" class="1005" name="trunc_ln76_27_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="31" slack="1"/>
<pin id="487" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_27 "/>
</bind>
</comp>

<comp id="490" class="1005" name="icmp_ln76_19_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_19 "/>
</bind>
</comp>

<comp id="495" class="1005" name="trunc_ln76_29_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="31" slack="1"/>
<pin id="497" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_29 "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_ln76_22_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_22 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i/1 tmp_18/2 tmp_20/4 tmp_23/6 tmp_25/8 tmp_28/10 tmp_30/12 tmp_33/14 tmp_35/16 tmp_38/18 tmp_40/20 tmp_43/22 tmp_45/24 tmp_48/26 tmp_50/28 tmp_53/30 tmp_55/32 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="26" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="110" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="92" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="138"><net_src comp="86" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="139"><net_src comp="80" pin="2"/><net_sink comp="125" pin=3"/></net>

<net id="140"><net_src comp="74" pin="2"/><net_sink comp="125" pin=4"/></net>

<net id="141"><net_src comp="68" pin="2"/><net_sink comp="125" pin=5"/></net>

<net id="142"><net_src comp="62" pin="2"/><net_sink comp="125" pin=6"/></net>

<net id="143"><net_src comp="56" pin="2"/><net_sink comp="125" pin=7"/></net>

<net id="144"><net_src comp="50" pin="2"/><net_sink comp="125" pin=8"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="179"><net_src comp="98" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="145" pin=4"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="145" pin=5"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="145" pin=6"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="104" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="197"><net_src comp="98" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="145" pin=7"/></net>

<net id="210"><net_src comp="199" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="2"/><net_sink comp="145" pin=8"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="145" pin=10"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="2"/><net_sink comp="145" pin=11"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="145" pin=13"/></net>

<net id="248"><net_src comp="237" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="145" pin=14"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="145" pin=16"/></net>

<net id="267"><net_src comp="256" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="145" pin=17"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="145" pin=19"/></net>

<net id="286"><net_src comp="275" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="287" pin="2"/><net_sink comp="145" pin=20"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="145" pin=22"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="2"/><net_sink comp="145" pin=23"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="145" pin=25"/></net>

<net id="324"><net_src comp="313" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="2"/><net_sink comp="145" pin=26"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="145" pin=28"/></net>

<net id="343"><net_src comp="332" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="344" pin="2"/><net_sink comp="145" pin=29"/></net>

<net id="354"><net_src comp="50" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="125" pin=8"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="145" pin=30"/></net>

<net id="361"><net_src comp="56" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="125" pin=7"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="145" pin=27"/></net>

<net id="368"><net_src comp="62" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="125" pin=6"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="145" pin=24"/></net>

<net id="375"><net_src comp="68" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="125" pin=5"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="145" pin=21"/></net>

<net id="382"><net_src comp="74" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="125" pin=4"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="145" pin=18"/></net>

<net id="389"><net_src comp="80" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="125" pin=3"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="145" pin=15"/></net>

<net id="396"><net_src comp="86" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="145" pin=12"/></net>

<net id="403"><net_src comp="92" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="145" pin=9"/></net>

<net id="410"><net_src comp="98" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="415"><net_src comp="184" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="420"><net_src comp="125" pin="9"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="193" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="202" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="145" pin=7"/></net>

<net id="433"><net_src comp="211" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="145" pin=8"/></net>

<net id="438"><net_src comp="221" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="145" pin=10"/></net>

<net id="443"><net_src comp="230" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="145" pin=11"/></net>

<net id="448"><net_src comp="240" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="145" pin=13"/></net>

<net id="453"><net_src comp="249" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="145" pin=14"/></net>

<net id="458"><net_src comp="259" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="145" pin=16"/></net>

<net id="463"><net_src comp="268" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="145" pin=17"/></net>

<net id="468"><net_src comp="278" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="145" pin=19"/></net>

<net id="473"><net_src comp="287" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="145" pin=20"/></net>

<net id="478"><net_src comp="297" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="145" pin=22"/></net>

<net id="483"><net_src comp="306" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="145" pin=23"/></net>

<net id="488"><net_src comp="316" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="145" pin=25"/></net>

<net id="493"><net_src comp="325" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="145" pin=26"/></net>

<net id="498"><net_src comp="335" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="145" pin=28"/></net>

<net id="503"><net_src comp="344" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="145" pin=29"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regions_min_0 | {}
	Port: regions_min_1 | {}
	Port: regions_max_0 | {}
	Port: regions_max_1 | {}
 - Input state : 
	Port: run_test : regions_min_0 | {2 3 }
	Port: run_test : regions_min_0_offset | {2 }
	Port: run_test : regions_min_1 | {2 3 }
	Port: run_test : regions_max_0 | {2 3 }
	Port: run_test : regions_max_1 | {2 3 }
	Port: run_test : n_regions | {2 }
	Port: run_test : p_read1 | {1 }
	Port: run_test : p_read2 | {1 }
	Port: run_test : p_read3 | {1 }
	Port: run_test : p_read4 | {1 }
	Port: run_test : p_read5 | {1 }
	Port: run_test : p_read6 | {1 }
	Port: run_test : p_read7 | {1 }
	Port: run_test : p_read8 | {1 }
  - Chain level:
	State 1
	State 2
		br_ln76 : 1
		br_ln72 : 1
		trunc_ln76 : 1
		trunc_ln76_16 : 1
		icmp_ln76_3 : 2
		trunc_ln76_17 : 1
		trunc_ln76_18 : 1
		icmp_ln76_6 : 2
		trunc_ln76_19 : 1
		trunc_ln76_20 : 1
		icmp_ln76_7 : 2
		trunc_ln76_21 : 1
		trunc_ln76_22 : 1
		icmp_ln76_11 : 2
		trunc_ln76_23 : 1
		trunc_ln76_24 : 1
		icmp_ln76_14 : 2
		trunc_ln76_25 : 1
		trunc_ln76_26 : 1
		icmp_ln76_15 : 2
		trunc_ln76_27 : 1
		trunc_ln76_28 : 1
		icmp_ln76_19 : 2
		trunc_ln76_29 : 1
		trunc_ln76_30 : 1
		icmp_ln76_22 : 2
		targetBlock1 : 3
	State 3
		br_ln76 : 1
		phi_ln551 : 2
		ret_ln552 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   call   | grp_run_test_Pipeline_is_valid_label2_fu_125 |  4.764  |    44   |   125   |
|          | grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 | 13.5842 |   1015  |   900   |
|----------|----------------------------------------------|---------|---------|---------|
|          |              icmp_ln1073_fu_193              |    0    |    0    |    11   |
|          |              icmp_ln76_3_fu_211              |    0    |    0    |    15   |
|          |              icmp_ln76_6_fu_230              |    0    |    0    |    15   |
|          |              icmp_ln76_7_fu_249              |    0    |    0    |    15   |
|   icmp   |              icmp_ln76_11_fu_268             |    0    |    0    |    15   |
|          |              icmp_ln76_14_fu_287             |    0    |    0    |    15   |
|          |              icmp_ln76_15_fu_306             |    0    |    0    |    15   |
|          |              icmp_ln76_19_fu_325             |    0    |    0    |    15   |
|          |              icmp_ln76_22_fu_344             |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               p_read_read_fu_50              |    0    |    0    |    0    |
|          |             p_read_23_read_fu_56             |    0    |    0    |    0    |
|          |             p_read_24_read_fu_62             |    0    |    0    |    0    |
|          |             p_read_25_read_fu_68             |    0    |    0    |    0    |
|   read   |             p_read_26_read_fu_74             |    0    |    0    |    0    |
|          |             p_read_27_read_fu_80             |    0    |    0    |    0    |
|          |             p_read_28_read_fu_86             |    0    |    0    |    0    |
|          |             p_read_29_read_fu_92             |    0    |    0    |    0    |
|          |           n_regions_read_read_fu_98          |    0    |    0    |    0    |
|          |     regions_min_0_offset_read_read_fu_104    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 tmp_17_fu_184                |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               trunc_ln76_fu_202              |    0    |    0    |    0    |
|          |             trunc_ln76_16_fu_207             |    0    |    0    |    0    |
|          |             trunc_ln76_17_fu_221             |    0    |    0    |    0    |
|          |             trunc_ln76_18_fu_226             |    0    |    0    |    0    |
|          |             trunc_ln76_19_fu_240             |    0    |    0    |    0    |
|          |             trunc_ln76_20_fu_245             |    0    |    0    |    0    |
|          |             trunc_ln76_21_fu_259             |    0    |    0    |    0    |
|   trunc  |             trunc_ln76_22_fu_264             |    0    |    0    |    0    |
|          |             trunc_ln76_23_fu_278             |    0    |    0    |    0    |
|          |             trunc_ln76_24_fu_283             |    0    |    0    |    0    |
|          |             trunc_ln76_25_fu_297             |    0    |    0    |    0    |
|          |             trunc_ln76_26_fu_302             |    0    |    0    |    0    |
|          |             trunc_ln76_27_fu_316             |    0    |    0    |    0    |
|          |             trunc_ln76_28_fu_321             |    0    |    0    |    0    |
|          |             trunc_ln76_29_fu_335             |    0    |    0    |    0    |
|          |             trunc_ln76_30_fu_340             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_508                  |    0    |    0    |    0    |
|   fcmp   |                  grp_fu_512                  |    0    |    0    |    0    |
|          |                  grp_fu_516                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              | 18.3482 |   1059  |   1156  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln1073_reg_421 |    1   |
| icmp_ln76_11_reg_460 |    1   |
| icmp_ln76_14_reg_470 |    1   |
| icmp_ln76_15_reg_480 |    1   |
| icmp_ln76_19_reg_490 |    1   |
| icmp_ln76_22_reg_500 |    1   |
|  icmp_ln76_3_reg_430 |    1   |
|  icmp_ln76_6_reg_440 |    1   |
|  icmp_ln76_7_reg_450 |    1   |
|n_regions_read_reg_407|    8   |
|   p_read_23_reg_358  |   32   |
|   p_read_24_reg_365  |   32   |
|   p_read_25_reg_372  |   32   |
|   p_read_26_reg_379  |   32   |
|   p_read_27_reg_386  |   32   |
|   p_read_28_reg_393  |   32   |
|   p_read_29_reg_400  |   32   |
|    p_read_reg_351    |   32   |
|   phi_ln551_reg_110  |    1   |
|  targetBlock_reg_417 |    1   |
|    tmp_17_reg_412    |    9   |
| trunc_ln76_17_reg_435|   31   |
| trunc_ln76_19_reg_445|   31   |
| trunc_ln76_21_reg_455|   31   |
| trunc_ln76_23_reg_465|   31   |
| trunc_ln76_25_reg_475|   31   |
| trunc_ln76_27_reg_485|   31   |
| trunc_ln76_29_reg_495|   31   |
|  trunc_ln76_reg_425  |   31   |
+----------------------+--------+
|         Total        |   532  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
| grp_run_test_Pipeline_is_valid_label2_fu_125 |  p1  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_125 |  p2  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_125 |  p3  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_125 |  p4  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_125 |  p5  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_125 |  p6  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_125 |  p7  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_125 |  p8  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p1  |   2  |   8  |   16   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p2  |   2  |   9  |   18   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p7  |   2  |  31  |   62   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p8  |   2  |   1  |    2   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p10 |   2  |  31  |   62   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p11 |   2  |   1  |    2   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p13 |   2  |  31  |   62   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p14 |   2  |   1  |    2   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p16 |   2  |  31  |   62   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p17 |   2  |   1  |    2   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p19 |   2  |  31  |   62   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p20 |   2  |   1  |    2   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p22 |   2  |  31  |   62   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p23 |   2  |   1  |    2   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p25 |   2  |  31  |   62   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p26 |   2  |   1  |    2   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p28 |   2  |  31  |   62   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 |  p29 |   2  |   1  |    2   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |  1058  ||  41.288 ||   234   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   18   |  1059  |  1156  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   41   |    -   |   234  |
|  Register |    -   |   532  |    -   |
+-----------+--------+--------+--------+
|   Total   |   59   |  1591  |  1390  |
+-----------+--------+--------+--------+
