// Seed: 4229843439
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = -1;
  uwire id_3;
  assign id_1 = 1 && -1;
  module_2 modCall_1 ();
  wire id_4;
  parameter id_5 = id_3;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor void id_1,
    input tri id_2,
    input tri id_3
);
  wire id_5;
  wire id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_5,
      id_9
  );
endmodule
module module_2;
  wire id_1 = id_1;
endmodule
module module_3 (
    input tri id_0
);
  assign id_2 = id_2 + -1;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
  module_2 modCall_1 ();
endmodule
