

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_66_1'
================================================================
* Date:           Sun Dec 11 17:47:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.460 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|       59|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_89_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln66_fu_83_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  23|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_counter_1  |   9|          2|    4|          8|
    |counter_fu_44               |   9|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  36|          8|   10|         20|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |counter_cast_reg_115     |  4|   0|   64|         60|
    |counter_fu_44            |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_66_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_66_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_66_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_66_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_66_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_66_1|  return value|
|input_r_address0  |  out|    3|   ap_memory|                         input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|                         input_r|         array|
|input_r_q0        |   in|    8|   ap_memory|                         input_r|         array|
|vla1_address0     |  out|    3|   ap_memory|                            vla1|         array|
|vla1_ce0          |  out|    1|   ap_memory|                            vla1|         array|
|vla1_we0          |  out|    1|   ap_memory|                            vla1|         array|
|vla1_d0           |  out|    8|   ap_memory|                            vla1|         array|
+------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 5 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %input_r, i64 666, i64 207, i64 1"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %counter"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%counter_1 = load i4 %counter" [../../Code/radix/radix.c:69]   --->   Operation 10 'load' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%icmp_ln66 = icmp_eq  i4 %counter_1, i4 8" [../../Code/radix/radix.c:66]   --->   Operation 12 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.80ns)   --->   "%add_ln69 = add i4 %counter_1, i4 1" [../../Code/radix/radix.c:69]   --->   Operation 14 'add' 'add_ln69' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %while.body.split, void %while.end.exitStub" [../../Code/radix/radix.c:66]   --->   Operation 15 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_cast = zext i4 %counter_1" [../../Code/radix/radix.c:69]   --->   Operation 16 'zext' 'counter_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 0, i64 %counter_cast" [../../Code/radix/radix.c:67]   --->   Operation 17 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%temp_value = load i3 %input_r_addr" [../../Code/radix/radix.c:67]   --->   Operation 18 'load' 'temp_value' <Predicate = (!icmp_ln66)> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln66 = store i4 %add_ln69, i4 %counter" [../../Code/radix/radix.c:66]   --->   Operation 19 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../../Code/radix/radix.c:64]   --->   Operation 20 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.73ns)   --->   "%temp_value = load i3 %input_r_addr" [../../Code/radix/radix.c:67]   --->   Operation 21 'load' 'temp_value' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%vla1_addr = getelementptr i8 %vla1, i64 0, i64 %counter_cast" [../../Code/radix/radix.c:68]   --->   Operation 22 'getelementptr' 'vla1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.73ns)   --->   "%store_ln68 = store i8 %temp_value, i3 %vla1_addr" [../../Code/radix/radix.c:68]   --->   Operation 23 'store' 'store_ln68' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln66 = br void %while.body" [../../Code/radix/radix.c:66]   --->   Operation 24 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ vla1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
counter           (alloca           ) [ 010]
specmemcore_ln0   (specmemcore      ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
counter_1         (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln66         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln69          (add              ) [ 000]
br_ln66           (br               ) [ 000]
counter_cast      (zext             ) [ 011]
input_r_addr      (getelementptr    ) [ 011]
store_ln66        (store            ) [ 000]
specloopname_ln64 (specloopname     ) [ 000]
temp_value        (load             ) [ 000]
vla1_addr         (getelementptr    ) [ 000]
store_ln68        (store            ) [ 000]
br_ln66           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vla1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="counter_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="input_r_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_value/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="vla1_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="1"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla1_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln68_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln0_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="counter_1_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln66_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="4" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="add_ln69_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="counter_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="counter_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln66_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="105" class="1005" name="counter_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="115" class="1005" name="counter_cast_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="counter_cast "/>
</bind>
</comp>

<comp id="120" class="1005" name="input_r_addr_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="1"/>
<pin id="122" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="38" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="38" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="55" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="80" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="80" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="104"><net_src comp="89" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="44" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="118"><net_src comp="95" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="123"><net_src comp="48" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: vla1 | {2 }
 - Input state : 
	Port: radix_Pipeline_VITIS_LOOP_66_1 : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		counter_1 : 1
		icmp_ln66 : 2
		add_ln69 : 2
		br_ln66 : 3
		counter_cast : 2
		input_r_addr : 3
		temp_value : 4
		store_ln66 : 3
	State 2
		store_ln68 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln69_fu_89   |    0    |    12   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln66_fu_83  |    0    |    9    |
|----------|--------------------|---------|---------|
|   zext   | counter_cast_fu_95 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    21   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|counter_cast_reg_115|   64   |
|   counter_reg_105  |    4   |
|input_r_addr_reg_120|    3   |
+--------------------+--------+
|        Total       |   71   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   71   |   30   |
+-----------+--------+--------+--------+
