INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week5/statediagram_1/SM1/SM1.srcs/sources_1/new/SM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week5/statediagram_1/SM1/SM1.srcs/sim_1/new/SM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SM1_tb
