// Seed: 693261610
module module_0;
  assign module_2.id_12 = 0;
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wire id_4,
    output wand id_5,
    input tri1 id_6,
    input wor id_7,
    output tri0 id_8,
    input supply0 id_9,
    input uwire id_10,
    input wire id_11,
    output tri1 id_12,
    input wand id_13,
    input tri id_14
);
  wand id_16;
  module_0 modCall_1 ();
  wire id_17;
  assign id_12 = 1'b0 ==? (id_9 < id_16);
endmodule
