// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        kernel_data_V_1_0,
        kernel_data_V_1_1,
        kernel_data_V_1_2,
        kernel_data_V_1_3,
        kernel_data_V_1_4,
        kernel_data_V_1_5,
        kernel_data_V_1_6,
        kernel_data_V_1_7,
        kernel_data_V_1_8,
        kernel_data_V_1_9,
        kernel_data_V_1_10,
        kernel_data_V_1_11,
        kernel_data_V_1_12,
        kernel_data_V_1_13,
        kernel_data_V_1_14,
        kernel_data_V_1_15,
        kernel_data_V_1_16,
        kernel_data_V_1_17,
        kernel_data_V_1_18,
        kernel_data_V_1_19,
        kernel_data_V_1_20,
        kernel_data_V_1_21,
        kernel_data_V_1_22,
        kernel_data_V_1_23,
        kernel_data_V_1_24,
        kernel_data_V_1_25,
        kernel_data_V_1_26,
        kernel_data_V_1_27,
        kernel_data_V_1_28,
        kernel_data_V_1_29,
        kernel_data_V_1_30,
        kernel_data_V_1_31,
        kernel_data_V_1_32,
        kernel_data_V_1_33,
        kernel_data_V_1_34,
        kernel_data_V_1_35,
        kernel_data_V_1_36,
        kernel_data_V_1_37,
        kernel_data_V_1_38,
        kernel_data_V_1_39,
        kernel_data_V_1_40,
        kernel_data_V_1_41,
        kernel_data_V_1_42,
        kernel_data_V_1_43,
        kernel_data_V_1_44,
        kernel_data_V_1_45,
        kernel_data_V_1_46,
        kernel_data_V_1_47,
        kernel_data_V_1_48,
        kernel_data_V_1_49,
        kernel_data_V_1_50,
        kernel_data_V_1_51,
        kernel_data_V_1_52,
        kernel_data_V_1_53,
        kernel_data_V_1_54,
        kernel_data_V_1_55,
        kernel_data_V_1_56,
        kernel_data_V_1_57,
        kernel_data_V_1_58,
        kernel_data_V_1_59,
        kernel_data_V_1_60,
        kernel_data_V_1_61,
        kernel_data_V_1_62,
        kernel_data_V_1_63,
        kernel_data_V_1_64,
        kernel_data_V_1_65,
        kernel_data_V_1_66,
        kernel_data_V_1_67,
        kernel_data_V_1_68,
        kernel_data_V_1_69,
        kernel_data_V_1_70,
        kernel_data_V_1_71,
        kernel_data_V_1_72,
        kernel_data_V_1_73,
        kernel_data_V_1_74,
        kernel_data_V_1_75,
        kernel_data_V_1_76,
        kernel_data_V_1_77,
        kernel_data_V_1_78,
        kernel_data_V_1_79,
        kernel_data_V_1_80,
        kernel_data_V_1_81,
        kernel_data_V_1_82,
        kernel_data_V_1_83,
        kernel_data_V_1_84,
        kernel_data_V_1_85,
        kernel_data_V_1_86,
        kernel_data_V_1_87,
        kernel_data_V_1_88,
        kernel_data_V_1_89,
        kernel_data_V_1_90,
        kernel_data_V_1_91,
        kernel_data_V_1_92,
        kernel_data_V_1_93,
        kernel_data_V_1_94,
        kernel_data_V_1_95,
        kernel_data_V_1_96,
        kernel_data_V_1_97,
        kernel_data_V_1_98,
        kernel_data_V_1_99,
        kernel_data_V_1_100,
        kernel_data_V_1_101,
        kernel_data_V_1_102,
        kernel_data_V_1_103,
        kernel_data_V_1_104,
        kernel_data_V_1_105,
        kernel_data_V_1_106,
        kernel_data_V_1_107,
        kernel_data_V_1_108,
        kernel_data_V_1_109,
        kernel_data_V_1_110,
        kernel_data_V_1_111,
        kernel_data_V_1_112,
        kernel_data_V_1_113,
        kernel_data_V_1_114,
        kernel_data_V_1_115,
        kernel_data_V_1_116,
        kernel_data_V_1_117,
        kernel_data_V_1_118,
        kernel_data_V_1_119,
        kernel_data_V_1_120,
        kernel_data_V_1_121,
        kernel_data_V_1_122,
        kernel_data_V_1_123,
        kernel_data_V_1_124,
        kernel_data_V_1_125,
        kernel_data_V_1_126,
        kernel_data_V_1_127,
        kernel_data_V_1_128,
        kernel_data_V_1_129,
        kernel_data_V_1_130,
        kernel_data_V_1_131,
        kernel_data_V_1_132,
        kernel_data_V_1_133,
        kernel_data_V_1_134,
        kernel_data_V_1_135,
        kernel_data_V_1_136,
        kernel_data_V_1_137,
        kernel_data_V_1_138,
        kernel_data_V_1_139,
        kernel_data_V_1_140,
        kernel_data_V_1_141,
        kernel_data_V_1_142,
        kernel_data_V_1_143,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] kernel_data_V_1_0;
input  [15:0] kernel_data_V_1_1;
input  [15:0] kernel_data_V_1_2;
input  [15:0] kernel_data_V_1_3;
input  [15:0] kernel_data_V_1_4;
input  [15:0] kernel_data_V_1_5;
input  [15:0] kernel_data_V_1_6;
input  [15:0] kernel_data_V_1_7;
input  [15:0] kernel_data_V_1_8;
input  [15:0] kernel_data_V_1_9;
input  [15:0] kernel_data_V_1_10;
input  [15:0] kernel_data_V_1_11;
input  [15:0] kernel_data_V_1_12;
input  [15:0] kernel_data_V_1_13;
input  [15:0] kernel_data_V_1_14;
input  [15:0] kernel_data_V_1_15;
input  [15:0] kernel_data_V_1_16;
input  [15:0] kernel_data_V_1_17;
input  [15:0] kernel_data_V_1_18;
input  [15:0] kernel_data_V_1_19;
input  [15:0] kernel_data_V_1_20;
input  [15:0] kernel_data_V_1_21;
input  [15:0] kernel_data_V_1_22;
input  [15:0] kernel_data_V_1_23;
input  [15:0] kernel_data_V_1_24;
input  [15:0] kernel_data_V_1_25;
input  [15:0] kernel_data_V_1_26;
input  [15:0] kernel_data_V_1_27;
input  [15:0] kernel_data_V_1_28;
input  [15:0] kernel_data_V_1_29;
input  [15:0] kernel_data_V_1_30;
input  [15:0] kernel_data_V_1_31;
input  [15:0] kernel_data_V_1_32;
input  [15:0] kernel_data_V_1_33;
input  [15:0] kernel_data_V_1_34;
input  [15:0] kernel_data_V_1_35;
input  [15:0] kernel_data_V_1_36;
input  [15:0] kernel_data_V_1_37;
input  [15:0] kernel_data_V_1_38;
input  [15:0] kernel_data_V_1_39;
input  [15:0] kernel_data_V_1_40;
input  [15:0] kernel_data_V_1_41;
input  [15:0] kernel_data_V_1_42;
input  [15:0] kernel_data_V_1_43;
input  [15:0] kernel_data_V_1_44;
input  [15:0] kernel_data_V_1_45;
input  [15:0] kernel_data_V_1_46;
input  [15:0] kernel_data_V_1_47;
input  [15:0] kernel_data_V_1_48;
input  [15:0] kernel_data_V_1_49;
input  [15:0] kernel_data_V_1_50;
input  [15:0] kernel_data_V_1_51;
input  [15:0] kernel_data_V_1_52;
input  [15:0] kernel_data_V_1_53;
input  [15:0] kernel_data_V_1_54;
input  [15:0] kernel_data_V_1_55;
input  [15:0] kernel_data_V_1_56;
input  [15:0] kernel_data_V_1_57;
input  [15:0] kernel_data_V_1_58;
input  [15:0] kernel_data_V_1_59;
input  [15:0] kernel_data_V_1_60;
input  [15:0] kernel_data_V_1_61;
input  [15:0] kernel_data_V_1_62;
input  [15:0] kernel_data_V_1_63;
input  [15:0] kernel_data_V_1_64;
input  [15:0] kernel_data_V_1_65;
input  [15:0] kernel_data_V_1_66;
input  [15:0] kernel_data_V_1_67;
input  [15:0] kernel_data_V_1_68;
input  [15:0] kernel_data_V_1_69;
input  [15:0] kernel_data_V_1_70;
input  [15:0] kernel_data_V_1_71;
input  [15:0] kernel_data_V_1_72;
input  [15:0] kernel_data_V_1_73;
input  [15:0] kernel_data_V_1_74;
input  [15:0] kernel_data_V_1_75;
input  [15:0] kernel_data_V_1_76;
input  [15:0] kernel_data_V_1_77;
input  [15:0] kernel_data_V_1_78;
input  [15:0] kernel_data_V_1_79;
input  [15:0] kernel_data_V_1_80;
input  [15:0] kernel_data_V_1_81;
input  [15:0] kernel_data_V_1_82;
input  [15:0] kernel_data_V_1_83;
input  [15:0] kernel_data_V_1_84;
input  [15:0] kernel_data_V_1_85;
input  [15:0] kernel_data_V_1_86;
input  [15:0] kernel_data_V_1_87;
input  [15:0] kernel_data_V_1_88;
input  [15:0] kernel_data_V_1_89;
input  [15:0] kernel_data_V_1_90;
input  [15:0] kernel_data_V_1_91;
input  [15:0] kernel_data_V_1_92;
input  [15:0] kernel_data_V_1_93;
input  [15:0] kernel_data_V_1_94;
input  [15:0] kernel_data_V_1_95;
input  [15:0] kernel_data_V_1_96;
input  [15:0] kernel_data_V_1_97;
input  [15:0] kernel_data_V_1_98;
input  [15:0] kernel_data_V_1_99;
input  [15:0] kernel_data_V_1_100;
input  [15:0] kernel_data_V_1_101;
input  [15:0] kernel_data_V_1_102;
input  [15:0] kernel_data_V_1_103;
input  [15:0] kernel_data_V_1_104;
input  [15:0] kernel_data_V_1_105;
input  [15:0] kernel_data_V_1_106;
input  [15:0] kernel_data_V_1_107;
input  [15:0] kernel_data_V_1_108;
input  [15:0] kernel_data_V_1_109;
input  [15:0] kernel_data_V_1_110;
input  [15:0] kernel_data_V_1_111;
input  [15:0] kernel_data_V_1_112;
input  [15:0] kernel_data_V_1_113;
input  [15:0] kernel_data_V_1_114;
input  [15:0] kernel_data_V_1_115;
input  [15:0] kernel_data_V_1_116;
input  [15:0] kernel_data_V_1_117;
input  [15:0] kernel_data_V_1_118;
input  [15:0] kernel_data_V_1_119;
input  [15:0] kernel_data_V_1_120;
input  [15:0] kernel_data_V_1_121;
input  [15:0] kernel_data_V_1_122;
input  [15:0] kernel_data_V_1_123;
input  [15:0] kernel_data_V_1_124;
input  [15:0] kernel_data_V_1_125;
input  [15:0] kernel_data_V_1_126;
input  [15:0] kernel_data_V_1_127;
input  [15:0] kernel_data_V_1_128;
input  [15:0] kernel_data_V_1_129;
input  [15:0] kernel_data_V_1_130;
input  [15:0] kernel_data_V_1_131;
input  [15:0] kernel_data_V_1_132;
input  [15:0] kernel_data_V_1_133;
input  [15:0] kernel_data_V_1_134;
input  [15:0] kernel_data_V_1_135;
input  [15:0] kernel_data_V_1_136;
input  [15:0] kernel_data_V_1_137;
input  [15:0] kernel_data_V_1_138;
input  [15:0] kernel_data_V_1_139;
input  [15:0] kernel_data_V_1_140;
input  [15:0] kernel_data_V_1_141;
input  [15:0] kernel_data_V_1_142;
input  [15:0] kernel_data_V_1_143;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln135_fu_1191_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] outidx2_address0;
reg    outidx2_ce0;
wire   [2:0] outidx2_q0;
wire   [10:0] w10_V_address0;
reg    w10_V_ce0;
wire   [11:0] w10_V_q0;
reg   [31:0] in_index_0_i42_reg_402;
reg   [10:0] w_index41_reg_417;
reg   [15:0] res_0_V_write_assign40_reg_447;
reg   [15:0] res_1_V_write_assign38_reg_462;
reg   [15:0] res_2_V_write_assign36_reg_477;
reg   [15:0] res_3_V_write_assign34_reg_492;
reg   [15:0] res_4_V_write_assign32_reg_507;
reg   [15:0] res_5_V_write_assign30_reg_522;
reg   [15:0] res_6_V_write_assign28_reg_537;
reg   [15:0] res_7_V_write_assign26_reg_552;
reg   [15:0] acc_0_V_024_reg_567;
reg   [15:0] acc_1_V_023_reg_582;
reg   [15:0] acc_2_V_022_reg_597;
reg   [15:0] acc_3_V_021_reg_612;
reg   [15:0] acc_4_V_020_reg_627;
reg   [15:0] acc_5_V_019_reg_642;
reg   [15:0] acc_6_V_018_reg_657;
reg   [15:0] acc_7_V_017_reg_672;
wire   [10:0] w_index_fu_1173_p2;
reg   [10:0] w_index_reg_2187;
wire   [31:0] in_index_fu_1179_p2;
reg   [31:0] in_index_reg_2192;
wire   [0:0] icmp_ln154_fu_1185_p2;
reg   [0:0] icmp_ln154_reg_2197;
reg   [0:0] icmp_ln135_reg_2202;
reg   [0:0] icmp_ln135_reg_2202_pp0_iter1_reg;
reg   [0:0] icmp_ln135_reg_2202_pp0_iter2_reg;
reg   [0:0] icmp_ln135_reg_2202_pp0_iter3_reg;
reg   [0:0] icmp_ln135_reg_2202_pp0_iter4_reg;
reg   [0:0] icmp_ln135_reg_2202_pp0_iter5_reg;
reg   [2:0] out_index_reg_2206;
reg   [2:0] out_index_reg_2206_pp0_iter2_reg;
reg   [2:0] out_index_reg_2206_pp0_iter3_reg;
reg   [2:0] out_index_reg_2206_pp0_iter4_reg;
reg   [2:0] out_index_reg_2206_pp0_iter5_reg;
wire   [15:0] tmp_fu_1777_p146;
reg  signed [15:0] tmp_reg_2211;
reg  signed [11:0] w10_V_load_reg_2216;
wire   [31:0] select_ln154_fu_2071_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [25:0] grp_fu_2171_p2;
reg  signed [25:0] r_V_reg_2236;
wire   [15:0] acc_0_V_fu_2113_p2;
reg   [15:0] acc_0_V_reg_2241;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] ap_phi_mux_in_index_0_i42_phi_fu_406_p6;
wire    ap_block_pp0_stage0;
reg   [10:0] ap_phi_mux_w_index41_phi_fu_421_p6;
reg   [15:0] ap_phi_mux_res_0_V_write_assign40_phi_fu_451_p6;
reg   [15:0] ap_phi_mux_p_0_01_i_phi_fu_1141_p16;
reg   [15:0] ap_phi_mux_res_1_V_write_assign38_phi_fu_466_p6;
reg   [15:0] ap_phi_mux_p_0_13_i_phi_fu_1111_p16;
reg   [15:0] ap_phi_mux_res_2_V_write_assign36_phi_fu_481_p6;
reg   [15:0] ap_phi_mux_p_0_25_i_phi_fu_1081_p16;
reg   [15:0] ap_phi_mux_res_3_V_write_assign34_phi_fu_496_p6;
reg   [15:0] ap_phi_mux_p_0_37_i_phi_fu_1051_p16;
reg   [15:0] ap_phi_mux_res_4_V_write_assign32_phi_fu_511_p6;
reg   [15:0] ap_phi_mux_p_0_49_i_phi_fu_1021_p16;
reg   [15:0] ap_phi_mux_res_5_V_write_assign30_phi_fu_526_p6;
reg   [15:0] ap_phi_mux_p_0_511_i_phi_fu_991_p16;
reg   [15:0] ap_phi_mux_res_6_V_write_assign28_phi_fu_541_p6;
reg   [15:0] ap_phi_mux_p_0_613_i_phi_fu_961_p16;
reg   [15:0] ap_phi_mux_res_7_V_write_assign26_phi_fu_556_p6;
reg   [15:0] ap_phi_mux_p_0_715_i_phi_fu_931_p16;
reg   [15:0] ap_phi_mux_acc_0_V_024_phi_fu_571_p6;
reg   [15:0] ap_phi_mux_acc_0_V_1_phi_fu_901_p16;
reg   [15:0] ap_phi_mux_acc_1_V_023_phi_fu_586_p6;
reg   [15:0] ap_phi_mux_acc_1_V_1_phi_fu_871_p16;
reg   [15:0] ap_phi_mux_acc_2_V_022_phi_fu_601_p6;
reg   [15:0] ap_phi_mux_acc_2_V_1_phi_fu_841_p16;
reg   [15:0] ap_phi_mux_acc_3_V_021_phi_fu_616_p6;
reg   [15:0] ap_phi_mux_acc_3_V_1_phi_fu_811_p16;
reg   [15:0] ap_phi_mux_acc_4_V_020_phi_fu_631_p6;
reg   [15:0] ap_phi_mux_acc_4_V_1_phi_fu_781_p16;
reg   [15:0] ap_phi_mux_acc_5_V_019_phi_fu_646_p6;
reg   [15:0] ap_phi_mux_acc_5_V_1_phi_fu_751_p16;
reg   [15:0] ap_phi_mux_acc_6_V_018_phi_fu_661_p6;
reg   [15:0] ap_phi_mux_acc_6_V_1_phi_fu_721_p16;
reg   [15:0] ap_phi_mux_acc_7_V_017_phi_fu_676_p6;
reg   [15:0] ap_phi_mux_acc_7_V_1_phi_fu_691_p16;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_7_V_1_reg_687;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_7_V_1_reg_687;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_7_V_1_reg_687;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_7_V_1_reg_687;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_7_V_1_reg_687;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_7_V_1_reg_687;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_7_V_1_reg_687;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_6_V_1_reg_717;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_6_V_1_reg_717;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_6_V_1_reg_717;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_6_V_1_reg_717;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_6_V_1_reg_717;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_6_V_1_reg_717;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_6_V_1_reg_717;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_5_V_1_reg_747;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_5_V_1_reg_747;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_5_V_1_reg_747;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_5_V_1_reg_747;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_5_V_1_reg_747;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_5_V_1_reg_747;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_5_V_1_reg_747;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_4_V_1_reg_777;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_4_V_1_reg_777;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_4_V_1_reg_777;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_4_V_1_reg_777;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_4_V_1_reg_777;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_4_V_1_reg_777;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_4_V_1_reg_777;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_3_V_1_reg_807;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_3_V_1_reg_807;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_3_V_1_reg_807;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_3_V_1_reg_807;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_3_V_1_reg_807;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_3_V_1_reg_807;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_3_V_1_reg_807;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_2_V_1_reg_837;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_2_V_1_reg_837;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_2_V_1_reg_837;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_2_V_1_reg_837;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_2_V_1_reg_837;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_2_V_1_reg_837;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_2_V_1_reg_837;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_1_V_1_reg_867;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_1_V_1_reg_867;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_1_V_1_reg_867;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_1_V_1_reg_867;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_1_V_1_reg_867;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_1_V_1_reg_867;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_1_V_1_reg_867;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_0_V_1_reg_897;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_0_V_1_reg_897;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_0_V_1_reg_897;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_715_i_reg_927;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_715_i_reg_927;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_715_i_reg_927;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_715_i_reg_927;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_715_i_reg_927;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_715_i_reg_927;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_715_i_reg_927;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_613_i_reg_957;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_613_i_reg_957;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_613_i_reg_957;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_613_i_reg_957;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_613_i_reg_957;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_613_i_reg_957;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_613_i_reg_957;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_511_i_reg_987;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_511_i_reg_987;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_511_i_reg_987;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_511_i_reg_987;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_511_i_reg_987;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_511_i_reg_987;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_511_i_reg_987;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_49_i_reg_1017;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_49_i_reg_1017;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_49_i_reg_1017;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_49_i_reg_1017;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_49_i_reg_1017;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_49_i_reg_1017;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_49_i_reg_1017;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_37_i_reg_1047;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_37_i_reg_1047;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_37_i_reg_1047;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_37_i_reg_1047;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_37_i_reg_1047;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_37_i_reg_1047;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_37_i_reg_1047;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_25_i_reg_1077;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_25_i_reg_1077;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_25_i_reg_1077;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_25_i_reg_1077;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_25_i_reg_1077;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_25_i_reg_1077;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_25_i_reg_1077;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_13_i_reg_1107;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_13_i_reg_1107;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_13_i_reg_1107;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_13_i_reg_1107;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_13_i_reg_1107;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_13_i_reg_1107;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_13_i_reg_1107;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_01_i_reg_1137;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_01_i_reg_1137;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_01_i_reg_1137;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_01_i_reg_1137;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_01_i_reg_1137;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_01_i_reg_1137;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_01_i_reg_1137;
wire   [63:0] zext_ln139_fu_1167_p1;
wire   [7:0] tmp_fu_1777_p145;
wire   [15:0] tmp_s_fu_2092_p10;
wire   [15:0] trunc_ln3_fu_2083_p4;
reg    grp_fu_2171_ce;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_342;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
end

dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2 #(
    .DataWidth( 3 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
outidx2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx2_address0),
    .ce0(outidx2_ce0),
    .q0(outidx2_q0)
);

dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V #(
    .DataWidth( 12 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
w10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w10_V_address0),
    .ce0(w10_V_ce0),
    .q0(w10_V_q0)
);

myproject_axi_mux_1448_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 16 ),
    .din65_WIDTH( 16 ),
    .din66_WIDTH( 16 ),
    .din67_WIDTH( 16 ),
    .din68_WIDTH( 16 ),
    .din69_WIDTH( 16 ),
    .din70_WIDTH( 16 ),
    .din71_WIDTH( 16 ),
    .din72_WIDTH( 16 ),
    .din73_WIDTH( 16 ),
    .din74_WIDTH( 16 ),
    .din75_WIDTH( 16 ),
    .din76_WIDTH( 16 ),
    .din77_WIDTH( 16 ),
    .din78_WIDTH( 16 ),
    .din79_WIDTH( 16 ),
    .din80_WIDTH( 16 ),
    .din81_WIDTH( 16 ),
    .din82_WIDTH( 16 ),
    .din83_WIDTH( 16 ),
    .din84_WIDTH( 16 ),
    .din85_WIDTH( 16 ),
    .din86_WIDTH( 16 ),
    .din87_WIDTH( 16 ),
    .din88_WIDTH( 16 ),
    .din89_WIDTH( 16 ),
    .din90_WIDTH( 16 ),
    .din91_WIDTH( 16 ),
    .din92_WIDTH( 16 ),
    .din93_WIDTH( 16 ),
    .din94_WIDTH( 16 ),
    .din95_WIDTH( 16 ),
    .din96_WIDTH( 16 ),
    .din97_WIDTH( 16 ),
    .din98_WIDTH( 16 ),
    .din99_WIDTH( 16 ),
    .din100_WIDTH( 16 ),
    .din101_WIDTH( 16 ),
    .din102_WIDTH( 16 ),
    .din103_WIDTH( 16 ),
    .din104_WIDTH( 16 ),
    .din105_WIDTH( 16 ),
    .din106_WIDTH( 16 ),
    .din107_WIDTH( 16 ),
    .din108_WIDTH( 16 ),
    .din109_WIDTH( 16 ),
    .din110_WIDTH( 16 ),
    .din111_WIDTH( 16 ),
    .din112_WIDTH( 16 ),
    .din113_WIDTH( 16 ),
    .din114_WIDTH( 16 ),
    .din115_WIDTH( 16 ),
    .din116_WIDTH( 16 ),
    .din117_WIDTH( 16 ),
    .din118_WIDTH( 16 ),
    .din119_WIDTH( 16 ),
    .din120_WIDTH( 16 ),
    .din121_WIDTH( 16 ),
    .din122_WIDTH( 16 ),
    .din123_WIDTH( 16 ),
    .din124_WIDTH( 16 ),
    .din125_WIDTH( 16 ),
    .din126_WIDTH( 16 ),
    .din127_WIDTH( 16 ),
    .din128_WIDTH( 16 ),
    .din129_WIDTH( 16 ),
    .din130_WIDTH( 16 ),
    .din131_WIDTH( 16 ),
    .din132_WIDTH( 16 ),
    .din133_WIDTH( 16 ),
    .din134_WIDTH( 16 ),
    .din135_WIDTH( 16 ),
    .din136_WIDTH( 16 ),
    .din137_WIDTH( 16 ),
    .din138_WIDTH( 16 ),
    .din139_WIDTH( 16 ),
    .din140_WIDTH( 16 ),
    .din141_WIDTH( 16 ),
    .din142_WIDTH( 16 ),
    .din143_WIDTH( 16 ),
    .din144_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
myproject_axi_mux_1448_16_1_1_U665(
    .din0(kernel_data_V_1_0),
    .din1(kernel_data_V_1_1),
    .din2(kernel_data_V_1_2),
    .din3(kernel_data_V_1_3),
    .din4(kernel_data_V_1_4),
    .din5(kernel_data_V_1_5),
    .din6(kernel_data_V_1_6),
    .din7(kernel_data_V_1_7),
    .din8(kernel_data_V_1_8),
    .din9(kernel_data_V_1_9),
    .din10(kernel_data_V_1_10),
    .din11(kernel_data_V_1_11),
    .din12(kernel_data_V_1_12),
    .din13(kernel_data_V_1_13),
    .din14(kernel_data_V_1_14),
    .din15(kernel_data_V_1_15),
    .din16(kernel_data_V_1_16),
    .din17(kernel_data_V_1_17),
    .din18(kernel_data_V_1_18),
    .din19(kernel_data_V_1_19),
    .din20(kernel_data_V_1_20),
    .din21(kernel_data_V_1_21),
    .din22(kernel_data_V_1_22),
    .din23(kernel_data_V_1_23),
    .din24(kernel_data_V_1_24),
    .din25(kernel_data_V_1_25),
    .din26(kernel_data_V_1_26),
    .din27(kernel_data_V_1_27),
    .din28(kernel_data_V_1_28),
    .din29(kernel_data_V_1_29),
    .din30(kernel_data_V_1_30),
    .din31(kernel_data_V_1_31),
    .din32(kernel_data_V_1_32),
    .din33(kernel_data_V_1_33),
    .din34(kernel_data_V_1_34),
    .din35(kernel_data_V_1_35),
    .din36(kernel_data_V_1_36),
    .din37(kernel_data_V_1_37),
    .din38(kernel_data_V_1_38),
    .din39(kernel_data_V_1_39),
    .din40(kernel_data_V_1_40),
    .din41(kernel_data_V_1_41),
    .din42(kernel_data_V_1_42),
    .din43(kernel_data_V_1_43),
    .din44(kernel_data_V_1_44),
    .din45(kernel_data_V_1_45),
    .din46(kernel_data_V_1_46),
    .din47(kernel_data_V_1_47),
    .din48(kernel_data_V_1_48),
    .din49(kernel_data_V_1_49),
    .din50(kernel_data_V_1_50),
    .din51(kernel_data_V_1_51),
    .din52(kernel_data_V_1_52),
    .din53(kernel_data_V_1_53),
    .din54(kernel_data_V_1_54),
    .din55(kernel_data_V_1_55),
    .din56(kernel_data_V_1_56),
    .din57(kernel_data_V_1_57),
    .din58(kernel_data_V_1_58),
    .din59(kernel_data_V_1_59),
    .din60(kernel_data_V_1_60),
    .din61(kernel_data_V_1_61),
    .din62(kernel_data_V_1_62),
    .din63(kernel_data_V_1_63),
    .din64(kernel_data_V_1_64),
    .din65(kernel_data_V_1_65),
    .din66(kernel_data_V_1_66),
    .din67(kernel_data_V_1_67),
    .din68(kernel_data_V_1_68),
    .din69(kernel_data_V_1_69),
    .din70(kernel_data_V_1_70),
    .din71(kernel_data_V_1_71),
    .din72(kernel_data_V_1_72),
    .din73(kernel_data_V_1_73),
    .din74(kernel_data_V_1_74),
    .din75(kernel_data_V_1_75),
    .din76(kernel_data_V_1_76),
    .din77(kernel_data_V_1_77),
    .din78(kernel_data_V_1_78),
    .din79(kernel_data_V_1_79),
    .din80(kernel_data_V_1_80),
    .din81(kernel_data_V_1_81),
    .din82(kernel_data_V_1_82),
    .din83(kernel_data_V_1_83),
    .din84(kernel_data_V_1_84),
    .din85(kernel_data_V_1_85),
    .din86(kernel_data_V_1_86),
    .din87(kernel_data_V_1_87),
    .din88(kernel_data_V_1_88),
    .din89(kernel_data_V_1_89),
    .din90(kernel_data_V_1_90),
    .din91(kernel_data_V_1_91),
    .din92(kernel_data_V_1_92),
    .din93(kernel_data_V_1_93),
    .din94(kernel_data_V_1_94),
    .din95(kernel_data_V_1_95),
    .din96(kernel_data_V_1_96),
    .din97(kernel_data_V_1_97),
    .din98(kernel_data_V_1_98),
    .din99(kernel_data_V_1_99),
    .din100(kernel_data_V_1_100),
    .din101(kernel_data_V_1_101),
    .din102(kernel_data_V_1_102),
    .din103(kernel_data_V_1_103),
    .din104(kernel_data_V_1_104),
    .din105(kernel_data_V_1_105),
    .din106(kernel_data_V_1_106),
    .din107(kernel_data_V_1_107),
    .din108(kernel_data_V_1_108),
    .din109(kernel_data_V_1_109),
    .din110(kernel_data_V_1_110),
    .din111(kernel_data_V_1_111),
    .din112(kernel_data_V_1_112),
    .din113(kernel_data_V_1_113),
    .din114(kernel_data_V_1_114),
    .din115(kernel_data_V_1_115),
    .din116(kernel_data_V_1_116),
    .din117(kernel_data_V_1_117),
    .din118(kernel_data_V_1_118),
    .din119(kernel_data_V_1_119),
    .din120(kernel_data_V_1_120),
    .din121(kernel_data_V_1_121),
    .din122(kernel_data_V_1_122),
    .din123(kernel_data_V_1_123),
    .din124(kernel_data_V_1_124),
    .din125(kernel_data_V_1_125),
    .din126(kernel_data_V_1_126),
    .din127(kernel_data_V_1_127),
    .din128(kernel_data_V_1_128),
    .din129(kernel_data_V_1_129),
    .din130(kernel_data_V_1_130),
    .din131(kernel_data_V_1_131),
    .din132(kernel_data_V_1_132),
    .din133(kernel_data_V_1_133),
    .din134(kernel_data_V_1_134),
    .din135(kernel_data_V_1_135),
    .din136(kernel_data_V_1_136),
    .din137(kernel_data_V_1_137),
    .din138(kernel_data_V_1_138),
    .din139(kernel_data_V_1_139),
    .din140(kernel_data_V_1_140),
    .din141(kernel_data_V_1_141),
    .din142(kernel_data_V_1_142),
    .din143(kernel_data_V_1_143),
    .din144(tmp_fu_1777_p145),
    .dout(tmp_fu_1777_p146)
);

myproject_axi_mux_83_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
myproject_axi_mux_83_16_1_1_U666(
    .din0(ap_phi_mux_acc_0_V_024_phi_fu_571_p6),
    .din1(ap_phi_mux_acc_1_V_023_phi_fu_586_p6),
    .din2(ap_phi_mux_acc_2_V_022_phi_fu_601_p6),
    .din3(ap_phi_mux_acc_3_V_021_phi_fu_616_p6),
    .din4(ap_phi_mux_acc_4_V_020_phi_fu_631_p6),
    .din5(ap_phi_mux_acc_5_V_019_phi_fu_646_p6),
    .din6(ap_phi_mux_acc_6_V_018_phi_fu_661_p6),
    .din7(ap_phi_mux_acc_7_V_017_phi_fu_676_p6),
    .din8(out_index_reg_2206_pp0_iter4_reg),
    .dout(tmp_s_fu_2092_p10)
);

myproject_axi_mul_mul_12s_16s_26_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_axi_mul_mul_12s_16s_26_3_1_U667(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w10_V_load_reg_2216),
    .din1(tmp_reg_2211),
    .ce(grp_fu_2171_ce),
    .dout(grp_fu_2171_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_0_preg <= ap_phi_mux_p_0_01_i_phi_fu_1141_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_1_preg <= ap_phi_mux_p_0_13_i_phi_fu_1111_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_2_preg <= ap_phi_mux_p_0_25_i_phi_fu_1081_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_3_preg <= ap_phi_mux_p_0_37_i_phi_fu_1051_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_4_preg <= ap_phi_mux_p_0_49_i_phi_fu_1021_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_5_preg <= ap_phi_mux_p_0_511_i_phi_fu_991_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_6_preg <= ap_phi_mux_p_0_613_i_phi_fu_961_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_7_preg <= ap_phi_mux_p_0_715_i_phi_fu_931_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_0_V_024_reg_567 <= ap_phi_mux_acc_0_V_1_phi_fu_901_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_0_V_024_reg_567 <= 16'd144;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_1_V_023_reg_582 <= ap_phi_mux_acc_1_V_1_phi_fu_871_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1_V_023_reg_582 <= 16'd65;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_2_V_022_reg_597 <= ap_phi_mux_acc_2_V_1_phi_fu_841_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2_V_022_reg_597 <= 16'd44;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_3_V_021_reg_612 <= ap_phi_mux_acc_3_V_1_phi_fu_811_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_3_V_021_reg_612 <= 16'd165;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_4_V_020_reg_627 <= ap_phi_mux_acc_4_V_1_phi_fu_781_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_4_V_020_reg_627 <= 16'd97;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_5_V_019_reg_642 <= ap_phi_mux_acc_5_V_1_phi_fu_751_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_5_V_019_reg_642 <= 16'd143;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_6_V_018_reg_657 <= ap_phi_mux_acc_6_V_1_phi_fu_721_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_6_V_018_reg_657 <= 16'd287;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_7_V_017_reg_672 <= ap_phi_mux_acc_7_V_1_phi_fu_691_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_7_V_017_reg_672 <= 16'd87;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_acc_0_V_1_reg_897 <= ap_phi_mux_acc_0_V_024_phi_fu_571_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_0_V_1_reg_897 <= ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_1_V_1_reg_867 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_acc_1_V_1_reg_867 <= ap_phi_mux_acc_1_V_023_phi_fu_586_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_1_V_1_reg_867 <= ap_phi_reg_pp0_iter5_acc_1_V_1_reg_867;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_2_V_1_reg_837 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_acc_2_V_1_reg_837 <= ap_phi_mux_acc_2_V_022_phi_fu_601_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_2_V_1_reg_837 <= ap_phi_reg_pp0_iter5_acc_2_V_1_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_3_V_1_reg_807 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_acc_3_V_1_reg_807 <= ap_phi_mux_acc_3_V_021_phi_fu_616_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_3_V_1_reg_807 <= ap_phi_reg_pp0_iter5_acc_3_V_1_reg_807;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_4_V_1_reg_777 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_acc_4_V_1_reg_777 <= ap_phi_mux_acc_4_V_020_phi_fu_631_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_4_V_1_reg_777 <= ap_phi_reg_pp0_iter5_acc_4_V_1_reg_777;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_5_V_1_reg_747 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_acc_5_V_1_reg_747 <= ap_phi_mux_acc_5_V_019_phi_fu_646_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_5_V_1_reg_747 <= ap_phi_reg_pp0_iter5_acc_5_V_1_reg_747;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_6_V_1_reg_717 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_acc_6_V_1_reg_717 <= ap_phi_mux_acc_6_V_018_phi_fu_661_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_6_V_1_reg_717 <= ap_phi_reg_pp0_iter5_acc_6_V_1_reg_717;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_acc_7_V_1_reg_687 <= ap_phi_mux_acc_7_V_017_phi_fu_676_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_7_V_1_reg_687 <= acc_0_V_fu_2113_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_7_V_1_reg_687 <= ap_phi_reg_pp0_iter5_acc_7_V_1_reg_687;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_p_0_01_i_reg_1137 <= ap_phi_mux_res_0_V_write_assign40_phi_fu_451_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_01_i_reg_1137 <= ap_phi_reg_pp0_iter5_p_0_01_i_reg_1137;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_13_i_reg_1107 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_p_0_13_i_reg_1107 <= ap_phi_mux_res_1_V_write_assign38_phi_fu_466_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_13_i_reg_1107 <= ap_phi_reg_pp0_iter5_p_0_13_i_reg_1107;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_25_i_reg_1077 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_p_0_25_i_reg_1077 <= ap_phi_mux_res_2_V_write_assign36_phi_fu_481_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_25_i_reg_1077 <= ap_phi_reg_pp0_iter5_p_0_25_i_reg_1077;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_37_i_reg_1047 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_p_0_37_i_reg_1047 <= ap_phi_mux_res_3_V_write_assign34_phi_fu_496_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_37_i_reg_1047 <= ap_phi_reg_pp0_iter5_p_0_37_i_reg_1047;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_49_i_reg_1017 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_p_0_49_i_reg_1017 <= ap_phi_mux_res_4_V_write_assign32_phi_fu_511_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_49_i_reg_1017 <= ap_phi_reg_pp0_iter5_p_0_49_i_reg_1017;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_511_i_reg_987 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_p_0_511_i_reg_987 <= ap_phi_mux_res_5_V_write_assign30_phi_fu_526_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_511_i_reg_987 <= ap_phi_reg_pp0_iter5_p_0_511_i_reg_987;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_613_i_reg_957 <= acc_0_V_fu_2113_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_p_0_613_i_reg_957 <= ap_phi_mux_res_6_V_write_assign28_phi_fu_541_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_613_i_reg_957 <= ap_phi_reg_pp0_iter5_p_0_613_i_reg_957;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_p_0_715_i_reg_927 <= ap_phi_mux_res_7_V_write_assign26_phi_fu_556_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (out_index_reg_2206_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_715_i_reg_927 <= acc_0_V_fu_2113_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_715_i_reg_927 <= ap_phi_reg_pp0_iter5_p_0_715_i_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_0_i42_reg_402 <= select_ln154_fu_2071_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i42_reg_402 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_0_V_write_assign40_reg_447 <= ap_phi_mux_p_0_01_i_phi_fu_1141_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign40_reg_447 <= 16'd144;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_1_V_write_assign38_reg_462 <= ap_phi_mux_p_0_13_i_phi_fu_1111_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign38_reg_462 <= 16'd65;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_2_V_write_assign36_reg_477 <= ap_phi_mux_p_0_25_i_phi_fu_1081_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign36_reg_477 <= 16'd44;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_3_V_write_assign34_reg_492 <= ap_phi_mux_p_0_37_i_phi_fu_1051_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign34_reg_492 <= 16'd165;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_4_V_write_assign32_reg_507 <= ap_phi_mux_p_0_49_i_phi_fu_1021_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign32_reg_507 <= 16'd97;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_5_V_write_assign30_reg_522 <= ap_phi_mux_p_0_511_i_phi_fu_991_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_5_V_write_assign30_reg_522 <= 16'd143;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_6_V_write_assign28_reg_537 <= ap_phi_mux_p_0_613_i_phi_fu_961_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_6_V_write_assign28_reg_537 <= 16'd287;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_7_V_write_assign26_reg_552 <= ap_phi_mux_p_0_715_i_phi_fu_931_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_7_V_write_assign26_reg_552 <= 16'd87;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index41_reg_417 <= w_index_reg_2187;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index41_reg_417 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_0_V_reg_2241 <= acc_0_V_fu_2113_p2;
        icmp_ln135_reg_2202_pp0_iter2_reg <= icmp_ln135_reg_2202_pp0_iter1_reg;
        icmp_ln135_reg_2202_pp0_iter3_reg <= icmp_ln135_reg_2202_pp0_iter2_reg;
        icmp_ln135_reg_2202_pp0_iter4_reg <= icmp_ln135_reg_2202_pp0_iter3_reg;
        icmp_ln135_reg_2202_pp0_iter5_reg <= icmp_ln135_reg_2202_pp0_iter4_reg;
        out_index_reg_2206_pp0_iter2_reg <= out_index_reg_2206;
        out_index_reg_2206_pp0_iter3_reg <= out_index_reg_2206_pp0_iter2_reg;
        out_index_reg_2206_pp0_iter4_reg <= out_index_reg_2206_pp0_iter3_reg;
        out_index_reg_2206_pp0_iter5_reg <= out_index_reg_2206_pp0_iter4_reg;
        r_V_reg_2236 <= grp_fu_2171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_acc_0_V_1_reg_897 <= ap_phi_reg_pp0_iter0_acc_0_V_1_reg_897;
        ap_phi_reg_pp0_iter1_acc_1_V_1_reg_867 <= ap_phi_reg_pp0_iter0_acc_1_V_1_reg_867;
        ap_phi_reg_pp0_iter1_acc_2_V_1_reg_837 <= ap_phi_reg_pp0_iter0_acc_2_V_1_reg_837;
        ap_phi_reg_pp0_iter1_acc_3_V_1_reg_807 <= ap_phi_reg_pp0_iter0_acc_3_V_1_reg_807;
        ap_phi_reg_pp0_iter1_acc_4_V_1_reg_777 <= ap_phi_reg_pp0_iter0_acc_4_V_1_reg_777;
        ap_phi_reg_pp0_iter1_acc_5_V_1_reg_747 <= ap_phi_reg_pp0_iter0_acc_5_V_1_reg_747;
        ap_phi_reg_pp0_iter1_acc_6_V_1_reg_717 <= ap_phi_reg_pp0_iter0_acc_6_V_1_reg_717;
        ap_phi_reg_pp0_iter1_acc_7_V_1_reg_687 <= ap_phi_reg_pp0_iter0_acc_7_V_1_reg_687;
        ap_phi_reg_pp0_iter1_p_0_01_i_reg_1137 <= ap_phi_reg_pp0_iter0_p_0_01_i_reg_1137;
        ap_phi_reg_pp0_iter1_p_0_13_i_reg_1107 <= ap_phi_reg_pp0_iter0_p_0_13_i_reg_1107;
        ap_phi_reg_pp0_iter1_p_0_25_i_reg_1077 <= ap_phi_reg_pp0_iter0_p_0_25_i_reg_1077;
        ap_phi_reg_pp0_iter1_p_0_37_i_reg_1047 <= ap_phi_reg_pp0_iter0_p_0_37_i_reg_1047;
        ap_phi_reg_pp0_iter1_p_0_49_i_reg_1017 <= ap_phi_reg_pp0_iter0_p_0_49_i_reg_1017;
        ap_phi_reg_pp0_iter1_p_0_511_i_reg_987 <= ap_phi_reg_pp0_iter0_p_0_511_i_reg_987;
        ap_phi_reg_pp0_iter1_p_0_613_i_reg_957 <= ap_phi_reg_pp0_iter0_p_0_613_i_reg_957;
        ap_phi_reg_pp0_iter1_p_0_715_i_reg_927 <= ap_phi_reg_pp0_iter0_p_0_715_i_reg_927;
        w_index_reg_2187 <= w_index_fu_1173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897 <= ap_phi_reg_pp0_iter1_acc_0_V_1_reg_897;
        ap_phi_reg_pp0_iter2_acc_1_V_1_reg_867 <= ap_phi_reg_pp0_iter1_acc_1_V_1_reg_867;
        ap_phi_reg_pp0_iter2_acc_2_V_1_reg_837 <= ap_phi_reg_pp0_iter1_acc_2_V_1_reg_837;
        ap_phi_reg_pp0_iter2_acc_3_V_1_reg_807 <= ap_phi_reg_pp0_iter1_acc_3_V_1_reg_807;
        ap_phi_reg_pp0_iter2_acc_4_V_1_reg_777 <= ap_phi_reg_pp0_iter1_acc_4_V_1_reg_777;
        ap_phi_reg_pp0_iter2_acc_5_V_1_reg_747 <= ap_phi_reg_pp0_iter1_acc_5_V_1_reg_747;
        ap_phi_reg_pp0_iter2_acc_6_V_1_reg_717 <= ap_phi_reg_pp0_iter1_acc_6_V_1_reg_717;
        ap_phi_reg_pp0_iter2_acc_7_V_1_reg_687 <= ap_phi_reg_pp0_iter1_acc_7_V_1_reg_687;
        ap_phi_reg_pp0_iter2_p_0_01_i_reg_1137 <= ap_phi_reg_pp0_iter1_p_0_01_i_reg_1137;
        ap_phi_reg_pp0_iter2_p_0_13_i_reg_1107 <= ap_phi_reg_pp0_iter1_p_0_13_i_reg_1107;
        ap_phi_reg_pp0_iter2_p_0_25_i_reg_1077 <= ap_phi_reg_pp0_iter1_p_0_25_i_reg_1077;
        ap_phi_reg_pp0_iter2_p_0_37_i_reg_1047 <= ap_phi_reg_pp0_iter1_p_0_37_i_reg_1047;
        ap_phi_reg_pp0_iter2_p_0_49_i_reg_1017 <= ap_phi_reg_pp0_iter1_p_0_49_i_reg_1017;
        ap_phi_reg_pp0_iter2_p_0_511_i_reg_987 <= ap_phi_reg_pp0_iter1_p_0_511_i_reg_987;
        ap_phi_reg_pp0_iter2_p_0_613_i_reg_957 <= ap_phi_reg_pp0_iter1_p_0_613_i_reg_957;
        ap_phi_reg_pp0_iter2_p_0_715_i_reg_927 <= ap_phi_reg_pp0_iter1_p_0_715_i_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897 <= ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897;
        ap_phi_reg_pp0_iter3_acc_1_V_1_reg_867 <= ap_phi_reg_pp0_iter2_acc_1_V_1_reg_867;
        ap_phi_reg_pp0_iter3_acc_2_V_1_reg_837 <= ap_phi_reg_pp0_iter2_acc_2_V_1_reg_837;
        ap_phi_reg_pp0_iter3_acc_3_V_1_reg_807 <= ap_phi_reg_pp0_iter2_acc_3_V_1_reg_807;
        ap_phi_reg_pp0_iter3_acc_4_V_1_reg_777 <= ap_phi_reg_pp0_iter2_acc_4_V_1_reg_777;
        ap_phi_reg_pp0_iter3_acc_5_V_1_reg_747 <= ap_phi_reg_pp0_iter2_acc_5_V_1_reg_747;
        ap_phi_reg_pp0_iter3_acc_6_V_1_reg_717 <= ap_phi_reg_pp0_iter2_acc_6_V_1_reg_717;
        ap_phi_reg_pp0_iter3_acc_7_V_1_reg_687 <= ap_phi_reg_pp0_iter2_acc_7_V_1_reg_687;
        ap_phi_reg_pp0_iter3_p_0_01_i_reg_1137 <= ap_phi_reg_pp0_iter2_p_0_01_i_reg_1137;
        ap_phi_reg_pp0_iter3_p_0_13_i_reg_1107 <= ap_phi_reg_pp0_iter2_p_0_13_i_reg_1107;
        ap_phi_reg_pp0_iter3_p_0_25_i_reg_1077 <= ap_phi_reg_pp0_iter2_p_0_25_i_reg_1077;
        ap_phi_reg_pp0_iter3_p_0_37_i_reg_1047 <= ap_phi_reg_pp0_iter2_p_0_37_i_reg_1047;
        ap_phi_reg_pp0_iter3_p_0_49_i_reg_1017 <= ap_phi_reg_pp0_iter2_p_0_49_i_reg_1017;
        ap_phi_reg_pp0_iter3_p_0_511_i_reg_987 <= ap_phi_reg_pp0_iter2_p_0_511_i_reg_987;
        ap_phi_reg_pp0_iter3_p_0_613_i_reg_957 <= ap_phi_reg_pp0_iter2_p_0_613_i_reg_957;
        ap_phi_reg_pp0_iter3_p_0_715_i_reg_927 <= ap_phi_reg_pp0_iter2_p_0_715_i_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897 <= ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897;
        ap_phi_reg_pp0_iter4_acc_1_V_1_reg_867 <= ap_phi_reg_pp0_iter3_acc_1_V_1_reg_867;
        ap_phi_reg_pp0_iter4_acc_2_V_1_reg_837 <= ap_phi_reg_pp0_iter3_acc_2_V_1_reg_837;
        ap_phi_reg_pp0_iter4_acc_3_V_1_reg_807 <= ap_phi_reg_pp0_iter3_acc_3_V_1_reg_807;
        ap_phi_reg_pp0_iter4_acc_4_V_1_reg_777 <= ap_phi_reg_pp0_iter3_acc_4_V_1_reg_777;
        ap_phi_reg_pp0_iter4_acc_5_V_1_reg_747 <= ap_phi_reg_pp0_iter3_acc_5_V_1_reg_747;
        ap_phi_reg_pp0_iter4_acc_6_V_1_reg_717 <= ap_phi_reg_pp0_iter3_acc_6_V_1_reg_717;
        ap_phi_reg_pp0_iter4_acc_7_V_1_reg_687 <= ap_phi_reg_pp0_iter3_acc_7_V_1_reg_687;
        ap_phi_reg_pp0_iter4_p_0_01_i_reg_1137 <= ap_phi_reg_pp0_iter3_p_0_01_i_reg_1137;
        ap_phi_reg_pp0_iter4_p_0_13_i_reg_1107 <= ap_phi_reg_pp0_iter3_p_0_13_i_reg_1107;
        ap_phi_reg_pp0_iter4_p_0_25_i_reg_1077 <= ap_phi_reg_pp0_iter3_p_0_25_i_reg_1077;
        ap_phi_reg_pp0_iter4_p_0_37_i_reg_1047 <= ap_phi_reg_pp0_iter3_p_0_37_i_reg_1047;
        ap_phi_reg_pp0_iter4_p_0_49_i_reg_1017 <= ap_phi_reg_pp0_iter3_p_0_49_i_reg_1017;
        ap_phi_reg_pp0_iter4_p_0_511_i_reg_987 <= ap_phi_reg_pp0_iter3_p_0_511_i_reg_987;
        ap_phi_reg_pp0_iter4_p_0_613_i_reg_957 <= ap_phi_reg_pp0_iter3_p_0_613_i_reg_957;
        ap_phi_reg_pp0_iter4_p_0_715_i_reg_927 <= ap_phi_reg_pp0_iter3_p_0_715_i_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897 <= ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897;
        ap_phi_reg_pp0_iter5_acc_1_V_1_reg_867 <= ap_phi_reg_pp0_iter4_acc_1_V_1_reg_867;
        ap_phi_reg_pp0_iter5_acc_2_V_1_reg_837 <= ap_phi_reg_pp0_iter4_acc_2_V_1_reg_837;
        ap_phi_reg_pp0_iter5_acc_3_V_1_reg_807 <= ap_phi_reg_pp0_iter4_acc_3_V_1_reg_807;
        ap_phi_reg_pp0_iter5_acc_4_V_1_reg_777 <= ap_phi_reg_pp0_iter4_acc_4_V_1_reg_777;
        ap_phi_reg_pp0_iter5_acc_5_V_1_reg_747 <= ap_phi_reg_pp0_iter4_acc_5_V_1_reg_747;
        ap_phi_reg_pp0_iter5_acc_6_V_1_reg_717 <= ap_phi_reg_pp0_iter4_acc_6_V_1_reg_717;
        ap_phi_reg_pp0_iter5_acc_7_V_1_reg_687 <= ap_phi_reg_pp0_iter4_acc_7_V_1_reg_687;
        ap_phi_reg_pp0_iter5_p_0_01_i_reg_1137 <= ap_phi_reg_pp0_iter4_p_0_01_i_reg_1137;
        ap_phi_reg_pp0_iter5_p_0_13_i_reg_1107 <= ap_phi_reg_pp0_iter4_p_0_13_i_reg_1107;
        ap_phi_reg_pp0_iter5_p_0_25_i_reg_1077 <= ap_phi_reg_pp0_iter4_p_0_25_i_reg_1077;
        ap_phi_reg_pp0_iter5_p_0_37_i_reg_1047 <= ap_phi_reg_pp0_iter4_p_0_37_i_reg_1047;
        ap_phi_reg_pp0_iter5_p_0_49_i_reg_1017 <= ap_phi_reg_pp0_iter4_p_0_49_i_reg_1017;
        ap_phi_reg_pp0_iter5_p_0_511_i_reg_987 <= ap_phi_reg_pp0_iter4_p_0_511_i_reg_987;
        ap_phi_reg_pp0_iter5_p_0_613_i_reg_957 <= ap_phi_reg_pp0_iter4_p_0_613_i_reg_957;
        ap_phi_reg_pp0_iter5_p_0_715_i_reg_927 <= ap_phi_reg_pp0_iter4_p_0_715_i_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln135_reg_2202 <= icmp_ln135_fu_1191_p2;
        icmp_ln135_reg_2202_pp0_iter1_reg <= icmp_ln135_reg_2202;
        icmp_ln154_reg_2197 <= icmp_ln154_fu_1185_p2;
        in_index_reg_2192 <= in_index_fu_1179_p2;
        out_index_reg_2206 <= outidx2_q0;
        tmp_reg_2211 <= tmp_fu_1777_p146;
        w10_V_load_reg_2216 <= w10_V_q0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_0_V_024_phi_fu_571_p6 = 16'd144;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_0_V_024_phi_fu_571_p6 = ap_phi_mux_acc_0_V_1_phi_fu_901_p16;
        end else begin
            ap_phi_mux_acc_0_V_024_phi_fu_571_p6 = acc_0_V_024_reg_567;
        end
    end else begin
        ap_phi_mux_acc_0_V_024_phi_fu_571_p6 = acc_0_V_024_reg_567;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_0_V_1_phi_fu_901_p16 = acc_0_V_reg_2241;
    end else begin
        ap_phi_mux_acc_0_V_1_phi_fu_901_p16 = ap_phi_reg_pp0_iter6_acc_0_V_1_reg_897;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_1_V_023_phi_fu_586_p6 = 16'd65;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_1_V_023_phi_fu_586_p6 = ap_phi_mux_acc_1_V_1_phi_fu_871_p16;
        end else begin
            ap_phi_mux_acc_1_V_023_phi_fu_586_p6 = acc_1_V_023_reg_582;
        end
    end else begin
        ap_phi_mux_acc_1_V_023_phi_fu_586_p6 = acc_1_V_023_reg_582;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_1_V_1_phi_fu_871_p16 = acc_1_V_023_reg_582;
    end else begin
        ap_phi_mux_acc_1_V_1_phi_fu_871_p16 = ap_phi_reg_pp0_iter6_acc_1_V_1_reg_867;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_2_V_022_phi_fu_601_p6 = 16'd44;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_2_V_022_phi_fu_601_p6 = ap_phi_mux_acc_2_V_1_phi_fu_841_p16;
        end else begin
            ap_phi_mux_acc_2_V_022_phi_fu_601_p6 = acc_2_V_022_reg_597;
        end
    end else begin
        ap_phi_mux_acc_2_V_022_phi_fu_601_p6 = acc_2_V_022_reg_597;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_2_V_1_phi_fu_841_p16 = acc_2_V_022_reg_597;
    end else begin
        ap_phi_mux_acc_2_V_1_phi_fu_841_p16 = ap_phi_reg_pp0_iter6_acc_2_V_1_reg_837;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_3_V_021_phi_fu_616_p6 = 16'd165;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_3_V_021_phi_fu_616_p6 = ap_phi_mux_acc_3_V_1_phi_fu_811_p16;
        end else begin
            ap_phi_mux_acc_3_V_021_phi_fu_616_p6 = acc_3_V_021_reg_612;
        end
    end else begin
        ap_phi_mux_acc_3_V_021_phi_fu_616_p6 = acc_3_V_021_reg_612;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_3_V_1_phi_fu_811_p16 = acc_3_V_021_reg_612;
    end else begin
        ap_phi_mux_acc_3_V_1_phi_fu_811_p16 = ap_phi_reg_pp0_iter6_acc_3_V_1_reg_807;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_4_V_020_phi_fu_631_p6 = 16'd97;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_4_V_020_phi_fu_631_p6 = ap_phi_mux_acc_4_V_1_phi_fu_781_p16;
        end else begin
            ap_phi_mux_acc_4_V_020_phi_fu_631_p6 = acc_4_V_020_reg_627;
        end
    end else begin
        ap_phi_mux_acc_4_V_020_phi_fu_631_p6 = acc_4_V_020_reg_627;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_4_V_1_phi_fu_781_p16 = acc_4_V_020_reg_627;
    end else begin
        ap_phi_mux_acc_4_V_1_phi_fu_781_p16 = ap_phi_reg_pp0_iter6_acc_4_V_1_reg_777;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_5_V_019_phi_fu_646_p6 = 16'd143;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_5_V_019_phi_fu_646_p6 = ap_phi_mux_acc_5_V_1_phi_fu_751_p16;
        end else begin
            ap_phi_mux_acc_5_V_019_phi_fu_646_p6 = acc_5_V_019_reg_642;
        end
    end else begin
        ap_phi_mux_acc_5_V_019_phi_fu_646_p6 = acc_5_V_019_reg_642;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_5_V_1_phi_fu_751_p16 = acc_5_V_019_reg_642;
    end else begin
        ap_phi_mux_acc_5_V_1_phi_fu_751_p16 = ap_phi_reg_pp0_iter6_acc_5_V_1_reg_747;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_6_V_018_phi_fu_661_p6 = 16'd287;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_6_V_018_phi_fu_661_p6 = ap_phi_mux_acc_6_V_1_phi_fu_721_p16;
        end else begin
            ap_phi_mux_acc_6_V_018_phi_fu_661_p6 = acc_6_V_018_reg_657;
        end
    end else begin
        ap_phi_mux_acc_6_V_018_phi_fu_661_p6 = acc_6_V_018_reg_657;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_6_V_1_phi_fu_721_p16 = acc_6_V_018_reg_657;
    end else begin
        ap_phi_mux_acc_6_V_1_phi_fu_721_p16 = ap_phi_reg_pp0_iter6_acc_6_V_1_reg_717;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_7_V_017_phi_fu_676_p6 = 16'd87;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_7_V_017_phi_fu_676_p6 = ap_phi_mux_acc_7_V_1_phi_fu_691_p16;
        end else begin
            ap_phi_mux_acc_7_V_017_phi_fu_676_p6 = acc_7_V_017_reg_672;
        end
    end else begin
        ap_phi_mux_acc_7_V_017_phi_fu_676_p6 = acc_7_V_017_reg_672;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_7_V_1_phi_fu_691_p16 = acc_7_V_017_reg_672;
    end else begin
        ap_phi_mux_acc_7_V_1_phi_fu_691_p16 = ap_phi_reg_pp0_iter6_acc_7_V_1_reg_687;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_342)) begin
        if ((icmp_ln135_reg_2202 == 1'd1)) begin
            ap_phi_mux_in_index_0_i42_phi_fu_406_p6 = 32'd0;
        end else if ((icmp_ln135_reg_2202 == 1'd0)) begin
            ap_phi_mux_in_index_0_i42_phi_fu_406_p6 = select_ln154_fu_2071_p3;
        end else begin
            ap_phi_mux_in_index_0_i42_phi_fu_406_p6 = in_index_0_i42_reg_402;
        end
    end else begin
        ap_phi_mux_in_index_0_i42_phi_fu_406_p6 = in_index_0_i42_reg_402;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_01_i_phi_fu_1141_p16 = acc_0_V_reg_2241;
    end else begin
        ap_phi_mux_p_0_01_i_phi_fu_1141_p16 = ap_phi_reg_pp0_iter6_p_0_01_i_reg_1137;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_13_i_phi_fu_1111_p16 = res_1_V_write_assign38_reg_462;
    end else begin
        ap_phi_mux_p_0_13_i_phi_fu_1111_p16 = ap_phi_reg_pp0_iter6_p_0_13_i_reg_1107;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_25_i_phi_fu_1081_p16 = res_2_V_write_assign36_reg_477;
    end else begin
        ap_phi_mux_p_0_25_i_phi_fu_1081_p16 = ap_phi_reg_pp0_iter6_p_0_25_i_reg_1077;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_37_i_phi_fu_1051_p16 = res_3_V_write_assign34_reg_492;
    end else begin
        ap_phi_mux_p_0_37_i_phi_fu_1051_p16 = ap_phi_reg_pp0_iter6_p_0_37_i_reg_1047;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_49_i_phi_fu_1021_p16 = res_4_V_write_assign32_reg_507;
    end else begin
        ap_phi_mux_p_0_49_i_phi_fu_1021_p16 = ap_phi_reg_pp0_iter6_p_0_49_i_reg_1017;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_511_i_phi_fu_991_p16 = res_5_V_write_assign30_reg_522;
    end else begin
        ap_phi_mux_p_0_511_i_phi_fu_991_p16 = ap_phi_reg_pp0_iter6_p_0_511_i_reg_987;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_613_i_phi_fu_961_p16 = res_6_V_write_assign28_reg_537;
    end else begin
        ap_phi_mux_p_0_613_i_phi_fu_961_p16 = ap_phi_reg_pp0_iter6_p_0_613_i_reg_957;
    end
end

always @ (*) begin
    if ((out_index_reg_2206_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_715_i_phi_fu_931_p16 = res_7_V_write_assign26_reg_552;
    end else begin
        ap_phi_mux_p_0_715_i_phi_fu_931_p16 = ap_phi_reg_pp0_iter6_p_0_715_i_reg_927;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_0_V_write_assign40_phi_fu_451_p6 = 16'd144;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_0_V_write_assign40_phi_fu_451_p6 = ap_phi_mux_p_0_01_i_phi_fu_1141_p16;
        end else begin
            ap_phi_mux_res_0_V_write_assign40_phi_fu_451_p6 = res_0_V_write_assign40_reg_447;
        end
    end else begin
        ap_phi_mux_res_0_V_write_assign40_phi_fu_451_p6 = res_0_V_write_assign40_reg_447;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_1_V_write_assign38_phi_fu_466_p6 = 16'd65;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_1_V_write_assign38_phi_fu_466_p6 = ap_phi_mux_p_0_13_i_phi_fu_1111_p16;
        end else begin
            ap_phi_mux_res_1_V_write_assign38_phi_fu_466_p6 = res_1_V_write_assign38_reg_462;
        end
    end else begin
        ap_phi_mux_res_1_V_write_assign38_phi_fu_466_p6 = res_1_V_write_assign38_reg_462;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_2_V_write_assign36_phi_fu_481_p6 = 16'd44;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_2_V_write_assign36_phi_fu_481_p6 = ap_phi_mux_p_0_25_i_phi_fu_1081_p16;
        end else begin
            ap_phi_mux_res_2_V_write_assign36_phi_fu_481_p6 = res_2_V_write_assign36_reg_477;
        end
    end else begin
        ap_phi_mux_res_2_V_write_assign36_phi_fu_481_p6 = res_2_V_write_assign36_reg_477;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_3_V_write_assign34_phi_fu_496_p6 = 16'd165;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_3_V_write_assign34_phi_fu_496_p6 = ap_phi_mux_p_0_37_i_phi_fu_1051_p16;
        end else begin
            ap_phi_mux_res_3_V_write_assign34_phi_fu_496_p6 = res_3_V_write_assign34_reg_492;
        end
    end else begin
        ap_phi_mux_res_3_V_write_assign34_phi_fu_496_p6 = res_3_V_write_assign34_reg_492;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_4_V_write_assign32_phi_fu_511_p6 = 16'd97;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_4_V_write_assign32_phi_fu_511_p6 = ap_phi_mux_p_0_49_i_phi_fu_1021_p16;
        end else begin
            ap_phi_mux_res_4_V_write_assign32_phi_fu_511_p6 = res_4_V_write_assign32_reg_507;
        end
    end else begin
        ap_phi_mux_res_4_V_write_assign32_phi_fu_511_p6 = res_4_V_write_assign32_reg_507;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_5_V_write_assign30_phi_fu_526_p6 = 16'd143;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_5_V_write_assign30_phi_fu_526_p6 = ap_phi_mux_p_0_511_i_phi_fu_991_p16;
        end else begin
            ap_phi_mux_res_5_V_write_assign30_phi_fu_526_p6 = res_5_V_write_assign30_reg_522;
        end
    end else begin
        ap_phi_mux_res_5_V_write_assign30_phi_fu_526_p6 = res_5_V_write_assign30_reg_522;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_6_V_write_assign28_phi_fu_541_p6 = 16'd287;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_6_V_write_assign28_phi_fu_541_p6 = ap_phi_mux_p_0_613_i_phi_fu_961_p16;
        end else begin
            ap_phi_mux_res_6_V_write_assign28_phi_fu_541_p6 = res_6_V_write_assign28_reg_537;
        end
    end else begin
        ap_phi_mux_res_6_V_write_assign28_phi_fu_541_p6 = res_6_V_write_assign28_reg_537;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_7_V_write_assign26_phi_fu_556_p6 = 16'd87;
        end else if ((icmp_ln135_reg_2202_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_7_V_write_assign26_phi_fu_556_p6 = ap_phi_mux_p_0_715_i_phi_fu_931_p16;
        end else begin
            ap_phi_mux_res_7_V_write_assign26_phi_fu_556_p6 = res_7_V_write_assign26_reg_552;
        end
    end else begin
        ap_phi_mux_res_7_V_write_assign26_phi_fu_556_p6 = res_7_V_write_assign26_reg_552;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_342)) begin
        if ((icmp_ln135_reg_2202 == 1'd1)) begin
            ap_phi_mux_w_index41_phi_fu_421_p6 = 11'd0;
        end else if ((icmp_ln135_reg_2202 == 1'd0)) begin
            ap_phi_mux_w_index41_phi_fu_421_p6 = w_index_reg_2187;
        end else begin
            ap_phi_mux_w_index41_phi_fu_421_p6 = w_index41_reg_417;
        end
    end else begin
        ap_phi_mux_w_index41_phi_fu_421_p6 = w_index41_reg_417;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_fu_1191_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_0 = ap_phi_mux_p_0_01_i_phi_fu_1141_p16;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_1 = ap_phi_mux_p_0_13_i_phi_fu_1111_p16;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_2 = ap_phi_mux_p_0_25_i_phi_fu_1081_p16;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_3 = ap_phi_mux_p_0_37_i_phi_fu_1051_p16;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_4 = ap_phi_mux_p_0_49_i_phi_fu_1021_p16;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_5 = ap_phi_mux_p_0_511_i_phi_fu_991_p16;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_6 = ap_phi_mux_p_0_613_i_phi_fu_961_p16;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_2202_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_7 = ap_phi_mux_p_0_715_i_phi_fu_931_p16;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2171_ce = 1'b1;
    end else begin
        grp_fu_2171_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx2_ce0 = 1'b1;
    end else begin
        outidx2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w10_V_ce0 = 1'b1;
    end else begin
        w10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_2113_p2 = (tmp_s_fu_2092_p10 + trunc_ln3_fu_2083_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_342 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_acc_0_V_1_reg_897 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_1_V_1_reg_867 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_2_V_1_reg_837 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_3_V_1_reg_807 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_4_V_1_reg_777 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_5_V_1_reg_747 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_6_V_1_reg_717 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_7_V_1_reg_687 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_01_i_reg_1137 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_13_i_reg_1107 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_25_i_reg_1077 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_37_i_reg_1047 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_49_i_reg_1017 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_511_i_reg_987 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_613_i_reg_957 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_715_i_reg_927 = 'bx;

assign icmp_ln135_fu_1191_p2 = ((ap_phi_mux_w_index41_phi_fu_421_p6 == 11'd1151) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_1185_p2 = (($signed(in_index_fu_1179_p2) > $signed(32'd143)) ? 1'b1 : 1'b0);

assign in_index_fu_1179_p2 = (ap_phi_mux_in_index_0_i42_phi_fu_406_p6 + 32'd1);

assign outidx2_address0 = zext_ln139_fu_1167_p1;

assign select_ln154_fu_2071_p3 = ((icmp_ln154_reg_2197[0:0] === 1'b1) ? 32'd0 : in_index_reg_2192);

assign tmp_fu_1777_p145 = in_index_0_i42_reg_402[7:0];

assign trunc_ln3_fu_2083_p4 = {{r_V_reg_2236[25:10]}};

assign w10_V_address0 = zext_ln139_fu_1167_p1;

assign w_index_fu_1173_p2 = (11'd1 + ap_phi_mux_w_index41_phi_fu_421_p6);

assign zext_ln139_fu_1167_p1 = ap_phi_mux_w_index41_phi_fu_421_p6;

endmodule //dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1
