<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     2282, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    41542, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    20849, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    20314, user inline pragmas are applied</column>
            <column name="">(4) simplification,    19874, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2743307 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    45560, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    45562, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    45956, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    45940, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    45948, loop and instruction simplification</column>
            <column name="">(2) parallelization,    45936, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    45936, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    45936, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    45974, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    46150, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:263" col2="2282" col3="19874" col4="45940" col5="45936" col6="46150">
                    <row id="10" col0="load_temp2" col1="code_generated.cpp:12" col2="335" col3="99" col4="4023" col5="4022" col6="4056"/>
                    <row id="4" col0="load_B" col1="code_generated.cpp:37" col2="335" col3="99" col4="2066" col5="2065" col6="2099"/>
                    <row id="9" col0="load_A" col1="code_generated.cpp:62" col2="183" col3="59" col4="199" col5="198" col6="216"/>
                    <row id="3" col0="load_C" col1="code_generated.cpp:79" col2="335" col3="99" col4="2066" col5="2065" col6="2099"/>
                    <row id="5" col0="task0" col1="code_generated.cpp:157" col2="57" col3="1930" col4="2886" col5="2886" col6="2890"/>
                    <row id="12" col0="task1" col1="code_generated.cpp:184" col2="106" col3="9148" col4="10892" col5="10892" col6="10899">
                        <row id="2" col0="compute_operation_task1" col1="code_generated.cpp:176" col2="8" col3="4800" col3_disp="4,800 (960 calls)" col4="4800" col4_disp="4,800 (960 calls)" col5="4800" col5_disp="4,800 (960 calls)" col6="4800" col6_disp="4,800 (960 calls)"/>
                    </row>
                    <row id="6" col0="task2" col1="code_generated.cpp:210" col2="83" col3="2177" col4="7105" col5="7105" col6="7112"/>
                    <row id="7" col0="task3" col1="code_generated.cpp:237" col2="107" col3="6020" col4="7538" col5="7538" col6="7545">
                        <row id="1" col0="compute_operation_task3" col1="code_generated.cpp:229" col2="9" col3="3840" col3_disp="3,840 (480 calls)" col4="3840" col4_disp="3,840 (480 calls)" col5="3840" col5_disp="3,840 (480 calls)" col6="3840" col6_disp="3,840 (480 calls)"/>
                    </row>
                    <row id="8" col0="store_temp2" col1="code_generated.cpp:104" col2="335" col3="99" col4="2120" col5="2120" col6="2151"/>
                    <row id="11" col0="store_C" col1="code_generated.cpp:130" col2="335" col3="99" col4="1128" col5="1128" col6="1159"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

