
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -15.37

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.17

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.17

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u3.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u3.d[4]$_DFF_P_/CK (DFF_X1)
     1    2.54    0.01    0.06    0.06 ^ u0.u3.d[4]$_DFF_P_/QN (DFF_X1)
                                         _00414_ (net)
                  0.01    0.00    0.06 ^ _15881_/A (XNOR2_X1)
     2    4.03    0.01    0.02    0.08 v _15881_/ZN (XNOR2_X1)
                                         _06729_ (net)
                  0.01    0.00    0.08 v _15989_/B1 (AOI21_X1)
     1    1.26    0.01    0.02    0.11 ^ _15989_/ZN (AOI21_X1)
                                         _00347_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][4]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][4]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa02_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa02_sr[1]$_DFF_P_/CK (DFF_X1)
     6   24.05    0.05    0.13    0.13 ^ sa02_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa02_sr[1] (net)
                  0.05    0.00    0.14 ^ _22539_/A (XNOR2_X2)
     4   13.48    0.04    0.06    0.20 ^ _22539_/ZN (XNOR2_X2)
                                         _13167_ (net)
                  0.04    0.00    0.20 ^ _22540_/A (XNOR2_X2)
     1    5.17    0.02    0.05    0.25 ^ _22540_/ZN (XNOR2_X2)
                                         _13168_ (net)
                  0.02    0.00    0.25 ^ _22542_/B (XNOR2_X2)
     2    5.53    0.02    0.04    0.29 ^ _22542_/ZN (XNOR2_X2)
                                         _13170_ (net)
                  0.02    0.00    0.29 ^ _22543_/S (MUX2_X1)
     3   18.85    0.03    0.09    0.38 v _22543_/Z (MUX2_X1)
                                         _13171_ (net)
                  0.03    0.00    0.38 v _22547_/A2 (NOR2_X4)
     5   21.40    0.03    0.05    0.43 ^ _22547_/ZN (NOR2_X4)
                                         _13175_ (net)
                  0.03    0.00    0.44 ^ _22661_/A (BUF_X8)
     6   29.60    0.01    0.03    0.47 ^ _22661_/Z (BUF_X8)
                                         _13284_ (net)
                  0.01    0.00    0.47 ^ _22765_/A (BUF_X16)
     5   36.60    0.01    0.02    0.49 ^ _22765_/Z (BUF_X16)
                                         _13388_ (net)
                  0.01    0.00    0.49 ^ _22853_/A (BUF_X32)
    16   48.42    0.01    0.02    0.51 ^ _22853_/Z (BUF_X32)
                                         _14987_ (net)
                  0.01    0.00    0.52 ^ _29684_/B (HA_X1)
     1    3.55    0.03    0.05    0.57 ^ _29684_/S (HA_X1)
                                         _14989_ (net)
                  0.03    0.00    0.57 ^ _22682_/A (BUF_X4)
     8   34.90    0.02    0.04    0.61 ^ _22682_/Z (BUF_X4)
                                         _13305_ (net)
                  0.02    0.00    0.61 ^ _22709_/A (INV_X4)
     9   19.98    0.01    0.02    0.63 v _22709_/ZN (INV_X4)
                                         _13332_ (net)
                  0.01    0.00    0.63 v _23190_/A (MUX2_X1)
     1    1.23    0.01    0.06    0.69 v _23190_/Z (MUX2_X1)
                                         _13805_ (net)
                  0.01    0.00    0.69 v _23191_/B (MUX2_X1)
     1    1.26    0.01    0.06    0.74 v _23191_/Z (MUX2_X1)
                                         _13806_ (net)
                  0.01    0.00    0.74 v _23193_/A (MUX2_X1)
     1    3.03    0.01    0.06    0.80 v _23193_/Z (MUX2_X1)
                                         _13808_ (net)
                  0.01    0.00    0.80 v _23200_/B1 (AOI222_X2)
     1    3.95    0.05    0.08    0.88 ^ _23200_/ZN (AOI222_X2)
                                         _13815_ (net)
                  0.05    0.00    0.88 ^ _23213_/A1 (NAND3_X1)
     1    8.16    0.03    0.05    0.94 v _23213_/ZN (NAND3_X1)
                                         _00087_ (net)
                  0.03    0.00    0.94 v sa11_sr[7]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa11_sr[7]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa02_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa02_sr[1]$_DFF_P_/CK (DFF_X1)
     6   24.05    0.05    0.13    0.13 ^ sa02_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa02_sr[1] (net)
                  0.05    0.00    0.14 ^ _22539_/A (XNOR2_X2)
     4   13.48    0.04    0.06    0.20 ^ _22539_/ZN (XNOR2_X2)
                                         _13167_ (net)
                  0.04    0.00    0.20 ^ _22540_/A (XNOR2_X2)
     1    5.17    0.02    0.05    0.25 ^ _22540_/ZN (XNOR2_X2)
                                         _13168_ (net)
                  0.02    0.00    0.25 ^ _22542_/B (XNOR2_X2)
     2    5.53    0.02    0.04    0.29 ^ _22542_/ZN (XNOR2_X2)
                                         _13170_ (net)
                  0.02    0.00    0.29 ^ _22543_/S (MUX2_X1)
     3   18.85    0.03    0.09    0.38 v _22543_/Z (MUX2_X1)
                                         _13171_ (net)
                  0.03    0.00    0.38 v _22547_/A2 (NOR2_X4)
     5   21.40    0.03    0.05    0.43 ^ _22547_/ZN (NOR2_X4)
                                         _13175_ (net)
                  0.03    0.00    0.44 ^ _22661_/A (BUF_X8)
     6   29.60    0.01    0.03    0.47 ^ _22661_/Z (BUF_X8)
                                         _13284_ (net)
                  0.01    0.00    0.47 ^ _22765_/A (BUF_X16)
     5   36.60    0.01    0.02    0.49 ^ _22765_/Z (BUF_X16)
                                         _13388_ (net)
                  0.01    0.00    0.49 ^ _22853_/A (BUF_X32)
    16   48.42    0.01    0.02    0.51 ^ _22853_/Z (BUF_X32)
                                         _14987_ (net)
                  0.01    0.00    0.52 ^ _29684_/B (HA_X1)
     1    3.55    0.03    0.05    0.57 ^ _29684_/S (HA_X1)
                                         _14989_ (net)
                  0.03    0.00    0.57 ^ _22682_/A (BUF_X4)
     8   34.90    0.02    0.04    0.61 ^ _22682_/Z (BUF_X4)
                                         _13305_ (net)
                  0.02    0.00    0.61 ^ _22709_/A (INV_X4)
     9   19.98    0.01    0.02    0.63 v _22709_/ZN (INV_X4)
                                         _13332_ (net)
                  0.01    0.00    0.63 v _23190_/A (MUX2_X1)
     1    1.23    0.01    0.06    0.69 v _23190_/Z (MUX2_X1)
                                         _13805_ (net)
                  0.01    0.00    0.69 v _23191_/B (MUX2_X1)
     1    1.26    0.01    0.06    0.74 v _23191_/Z (MUX2_X1)
                                         _13806_ (net)
                  0.01    0.00    0.74 v _23193_/A (MUX2_X1)
     1    3.03    0.01    0.06    0.80 v _23193_/Z (MUX2_X1)
                                         _13808_ (net)
                  0.01    0.00    0.80 v _23200_/B1 (AOI222_X2)
     1    3.95    0.05    0.08    0.88 ^ _23200_/ZN (AOI222_X2)
                                         _13815_ (net)
                  0.05    0.00    0.88 ^ _23213_/A1 (NAND3_X1)
     1    8.16    0.03    0.05    0.94 v _23213_/ZN (NAND3_X1)
                                         _00087_ (net)
                  0.03    0.00    0.94 v sa11_sr[7]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa11_sr[7]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_28807_/ZN                             16.02   17.97   -1.95 (VIOLATED)
_17290_/ZN                             10.47   12.40   -1.93 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05874023586511612

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2959

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.9485620260238647

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1216

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa02_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa02_sr[1]$_DFF_P_/CK (DFF_X1)
   0.13    0.13 ^ sa02_sr[1]$_DFF_P_/Q (DFF_X1)
   0.06    0.20 ^ _22539_/ZN (XNOR2_X2)
   0.05    0.25 ^ _22540_/ZN (XNOR2_X2)
   0.04    0.29 ^ _22542_/ZN (XNOR2_X2)
   0.09    0.38 v _22543_/Z (MUX2_X1)
   0.06    0.43 ^ _22547_/ZN (NOR2_X4)
   0.03    0.47 ^ _22661_/Z (BUF_X8)
   0.02    0.49 ^ _22765_/Z (BUF_X16)
   0.02    0.51 ^ _22853_/Z (BUF_X32)
   0.06    0.57 ^ _29684_/S (HA_X1)
   0.04    0.61 ^ _22682_/Z (BUF_X4)
   0.02    0.63 v _22709_/ZN (INV_X4)
   0.06    0.69 v _23190_/Z (MUX2_X1)
   0.06    0.74 v _23191_/Z (MUX2_X1)
   0.06    0.80 v _23193_/Z (MUX2_X1)
   0.08    0.88 ^ _23200_/ZN (AOI222_X2)
   0.05    0.94 v _23213_/ZN (NAND3_X1)
   0.00    0.94 v sa11_sr[7]$_DFF_P_/D (DFF_X1)
           0.94   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa11_sr[7]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.94   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u3.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u3.d[4]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u3.d[4]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15881_/ZN (XNOR2_X1)
   0.02    0.11 ^ _15989_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][4]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][4]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9368

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1659

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.709223

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.24e-03   1.36e-03   4.44e-05   1.06e-02   3.0%
Combinational          1.67e-01   1.78e-01   5.07e-04   3.45e-01  97.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.79e-01   5.51e-04   3.56e-01 100.0%
                          49.5%      50.3%       0.2%
