xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../var/local/xilinx-local/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../FPGA_SDR_project.srcs/sources_1/ip/ila_1/hdl/verilog"
xpm_fifo.sv,systemverilog,xil_defaultlib,../../../../../../../../../var/local/xilinx-local/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../FPGA_SDR_project.srcs/sources_1/ip/ila_1/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../var/local/xilinx-local/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../FPGA_SDR_project.srcs/sources_1/ip/ila_1/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../var/local/xilinx-local/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../FPGA_SDR_project.srcs/sources_1/ip/ila_1/hdl/verilog"
ila_1.v,verilog,xil_defaultlib,../../../../FPGA_SDR_project.srcs/sources_1/ip/ila_1/sim/ila_1.v,incdir="../../../../FPGA_SDR_project.srcs/sources_1/ip/ila_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
