(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h34):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire [(4'h9):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire0;
  wire signed [(3'h5):(1'h0)] wire11;
  wire signed [(4'hb):(1'h0)] wire10;
  wire signed [(3'h5):(1'h0)] wire9;
  wire signed [(3'h7):(1'h0)] wire8;
  wire [(2'h2):(1'h0)] wire7;
  wire signed [(3'h4):(1'h0)] wire6;
  wire signed [(4'h8):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire1[(4'h9):(4'h8)];
  assign wire5 = ({{(+wire2)}} * ($signed((wire3 ? wire3 : wire1)) ?
                     wire2 : wire3));
  assign wire6 = $signed(($signed($signed(wire1)) & (&(^~wire5))));
  assign wire7 = $unsigned((^~$signed((wire5 ? wire0 : wire2))));
  assign wire8 = ((({(8'hae)} ? $unsigned(wire1) : wire2[(3'h7):(1'h1)]) ?
                     $unsigned((wire0 - wire1)) : wire6) * wire1[(4'h9):(2'h2)]);
  assign wire9 = wire8;
  assign wire10 = (8'ha4);
  assign wire11 = $unsigned((8'h9c));
endmodule