// Seed: 3649045546
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    output tri id_4,
    input wand id_5,
    output supply0 id_6,
    output wire id_7,
    output wor id_8,
    input wor id_9
);
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd53,
    parameter id_4  = 32'd75
) (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    input tri1 id_3,
    input supply0 _id_4,
    input wire id_5,
    output tri id_6
    , id_13,
    input tri id_7,
    input wor id_8,
    output supply0 id_9,
    output uwire _id_10,
    output supply0 id_11
);
  logic [1  ==  -1 : -1] id_14[1 'b0 : id_4  &  id_10];
  assign id_6 = -1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_9,
      id_5,
      id_6,
      id_5,
      id_9,
      id_9,
      id_1,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
