
---------- Begin Simulation Statistics ----------
final_tick                               490061690000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212102                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721792                       # Number of bytes of host memory used
host_op_rate                                   212110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   471.47                       # Real time elapsed on the host
host_tick_rate                             1039431598                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.490062                       # Number of seconds simulated
sim_ticks                                490061690000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.633108                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596888                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599086                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               864                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599396                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             345                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              183                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601188                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     533                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               9.801234                       # CPI: cycles per instruction
system.cpu.discardedOps                          2302                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49409281                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36900317                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094086                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       848562197                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.102028                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        980123380                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       131561183                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5820743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11773526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5947785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          967                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11900631                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            968                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1443                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5820305                       # Transaction distribution
system.membus.trans_dist::CleanEvict              438                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5951340                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5951340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1443                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17726309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17726309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188369408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188369408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5952783                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5952783    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5952783                       # Request fanout histogram
system.membus.respLayer1.occupancy        13485360500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17594031000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11767589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          292                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5951341                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5951340                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          248                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17850669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17853477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190381952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190406752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5821711                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93124880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11774558                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000084                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009192                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11773566     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    991      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11774558                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8924103500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5951588998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1258499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::total                       60                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data                   8                       # number of overall hits
system.l2.overall_hits::total                      60                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1206                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5951581                       # number of demand (read+write) misses
system.l2.demand_misses::total                5952787                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1206                       # number of overall misses
system.l2.overall_misses::.cpu.data           5951581                       # number of overall misses
system.l2.overall_misses::total               5952787                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     90302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 445345328000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     445435630500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     90302500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 445345328000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    445435630500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5951589                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5952847                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5951589                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5952847                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.958665                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999990                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.958665                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999990                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74877.694859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74828.071398                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74828.081452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74877.694859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74828.071398                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74828.081452                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5820305                       # number of writebacks
system.l2.writebacks::total                   5820305                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5951579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5952784                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5951579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5952784                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     78187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 385829414000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 385907601000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     78187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 385829414000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 385907601000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999989                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64885.477178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64828.075709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64828.087329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64885.477178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64828.075709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64828.087329                       # average overall mshr miss latency
system.l2.replacements                        5821711                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5947284                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5947284                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5947284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5947284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          284                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         5951341                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5951341                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 445325828000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  445325828000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5951341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5951341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74827.812421                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74827.812421                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5951341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5951341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 385812428000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 385812428000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64827.814101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64827.814101                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     90302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     90302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.958665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.958665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74877.694859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74877.694859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1205                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1205                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     78187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64885.477178                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64885.477178                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19500000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19500000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.967742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        81250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        81250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16986000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16986000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.959677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.959677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71369.747899                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71369.747899                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 129666.591550                       # Cycle average of tags in use
system.l2.tags.total_refs                    11900604                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5952783                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999166                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        24.304575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     129642.286975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989278                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3       109259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9675                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 101157647                       # Number of tag accesses
system.l2.tags.data_accesses                101157647                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          19280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95225248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95244528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93124880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93124880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5951578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5952783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5820305                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5820305                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             39342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194312777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             194352119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        39342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            39342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190026852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190026852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190026852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            39342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194312777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            384378971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5951578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001490022500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        90942                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        90942                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17757007                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1367922                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5952783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5820305                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5952783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5820305                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4365204                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            372077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            371818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            371899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            371991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            372331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            372262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            372232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            372283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            372434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            372252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           372155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           371776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           371870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           371760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           371778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           371865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90884                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  31625191250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29763915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143239872500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5312.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24062.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5519621                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1351813                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               5952783                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4              5820305                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5952487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  90943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  90943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  90943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       536426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    883.816966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   801.270177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.713244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7855      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19996      3.73%      5.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17162      3.20%      8.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12417      2.31%     10.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37919      7.07%     17.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18075      3.37%     21.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12410      2.31%     23.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24694      4.60%     28.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       385898     71.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       536426                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        90942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.456621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.012212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    408.570323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        90940    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         90942                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        90942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.011487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            90939    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         90942                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              380978112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93124992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95244528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93124880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       777.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    194.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  490061670000                       # Total gap between requests
system.mem_ctrls.avgGap                      41625.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95225248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23281248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 39341.985699800367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 194312777.234229445457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 47506770.015015862882                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5951578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5820305                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28955500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 143210917000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11795258573250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24029.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24062.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2026570.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1914498180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1017576120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21247854600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796881840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38684826960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     112390962390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      93538668000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       272591268090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.238681                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 239655506500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16364140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 234042043500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1915590600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1018160550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21255016020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3798625320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38684826960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112423737960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      93511067520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       272607024930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.270834                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 239582668500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16364140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 234114881500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    490061690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16672499                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16672499                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16672499                       # number of overall hits
system.cpu.icache.overall_hits::total        16672499                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1258                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1258                       # number of overall misses
system.cpu.icache.overall_misses::total          1258                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     94008000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94008000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94008000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94008000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16673757                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16673757                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16673757                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16673757                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74728.139905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74728.139905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74728.139905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74728.139905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1258                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     92750000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     92750000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     92750000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     92750000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73728.139905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73728.139905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73728.139905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73728.139905                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16672499                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16672499                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1258                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94008000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94008000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16673757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16673757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74728.139905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74728.139905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     92750000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     92750000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73728.139905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73728.139905                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           965.893710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16673757                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13254.178855                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   965.893710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.471628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.471628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          966                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          966                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.471680                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33348772                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33348772                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36903865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36903865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36903889                       # number of overall hits
system.cpu.dcache.overall_hits::total        36903889                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11902817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11902817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11902845                       # number of overall misses
system.cpu.dcache.overall_misses::total      11902845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 888580340000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 888580340000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 888580340000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 888580340000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806682                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806682                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806734                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806734                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243877                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243877                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74652.944761                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74652.944761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74652.769149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74652.769149                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5947284                       # number of writebacks
system.cpu.dcache.writebacks::total           5947284                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5951259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5951259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5951259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5951259                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5951558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5951558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5951586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5951586                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 454270352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 454270352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 454272576000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 454272576000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121942                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121942                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76327.972020                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76327.972020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76327.986523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76327.986523                       # average overall mshr miss latency
system.cpu.dcache.replacements                5947492                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710797                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710797                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81413.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81413.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80705.069124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80705.069124                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1193068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1193068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     11902592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11902592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 888562022000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 888562022000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.908896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.908896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74652.816966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74652.816966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5951251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5951251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5951341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5951341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 454252839500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 454252839500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.454451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.454451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76327.812421                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76327.812421                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.538462                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.538462                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2223500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2223500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.538462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79410.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79410.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       233500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       233500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       230500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       230500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4093.908297                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42855502                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5951588                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.200684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4093.908297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1092                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2879                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103565112                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103565112                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 490061690000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
