// Seed: 195565714
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    output wor id_9,
    output supply0 id_10,
    input wire id_11,
    input wor id_12,
    input supply0 id_13,
    input supply1 id_14,
    output tri id_15,
    input supply1 id_16
);
  logic id_18, id_19;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    output wire  id_2,
    input  wire  id_3,
    input  tri   id_4
    , id_11,
    input  tri0  id_5
    , id_12,
    input  tri   id_6,
    input  uwire id_7,
    output wand  id_8,
    input  tri   id_9
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_1,
      id_9,
      id_7,
      id_9,
      id_2,
      id_8,
      id_2,
      id_1,
      id_6,
      id_5,
      id_5,
      id_0,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
