<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="vdec/vpe/pvpe.xml" />
<import file="vdec/vpe/mpeg_fifo.xml" />

<domain name="NV_MMIO" bare="true" prefix="chipset">

<group name="pmpeg">
	<bitset name="pmpeg_intr" inline="true">
		<bitfield pos="0" name="SYNC"/>
		<bitfield pos="4" name="UNK4" variants="G80-"/>
		<bitfield pos="8" name="FETCH_DONE"/> <!-- GET == PUT -->
		<bitfield pos="16" name="ERROR"/>
		<bitfield pos="20" name="UNK20" variants="NV44-"/>
		<bitfield pos="24" name="FIFO_ERR" variants="NV31-"/>
	</bitset>
	<reg32 offset="0x000" name="INTR" type="pmpeg_intr"/>
	<reg32 offset="0x040" name="INTR_EN" type="pmpeg_intr"/>
	<reg32 offset="0x090" name="UNK090" variants="NV41-"/> <!-- 0/1/0 on NV41, 0/3/0 on G80 -->
	<reg32 offset="0x100" name="STATUS">
		<bitfield pos="0" name="UNK0"/>
		<bitfield pos="4" name="UNK4"/> <!-- fetch -->
		<bitfield pos="5" name="UNK5"/> <!-- 5, 6, 7/1 command - awaiting data? -->
		<bitfield pos="9" name="UNK9"/> <!-- 8, 9 command -->
		<bitfield pos="13" name="UNK13"/> <!-- 7/1, 8. 9, c, d command - awaiting data? -->
		<bitfield pos="14" name="UNK14"/> <!-- fetch -->
		<bitfield pos="15" name="UNK15"/> <!-- fetch -->
		<bitfield pos="24" name="UNK24"/> <!-- fetch -->
		<bitfield pos="25" name="UNK25"/> <!-- fetch -->
		<bitfield pos="26" name="UNK26"/> <!-- fetch -->
		<bitfield pos="29" name="UNK29"/> <!-- 7, a, b, f command -->
		<bitfield pos="30" name="UNK30"/> <!-- 7 command -->

	</reg32>
	<reg32 offset="0x104" name="MODE">
		<bitfield pos="0" name="IDCT_ENABLE"/>
		<bitfield pos="4" name="IQ_ENABLE" variants="NV17:NV31"/>
		<bitfield pos="8" name="UNK8"/> <!-- RO 1 -->
		<bitfield pos="12" name="UNK12" variants="NV17:NV31"/> <!-- RO 1 -->
		<bitfield pos="31" name="UNK31" variants="NV40-"/> <!-- RO 1 -->
	</reg32>
	<reg32 offset="0x110" name="ERROR_STATUS">
		<bitfield pos="0" name="INVALID_MMIO_ADDR"/> <!-- write to nonexistent or RO MMIO address -->
		<bitfield pos="1" name="INVALID_MMIO_VALUE"/> <!-- invalid value written to MMIO -->
		<bitfield pos="4" name="INVALID_CMD"/>
		<bitfield pos="5" name="INVALID_SIZE"/>
		<bitfield pos="6" name="INVALID_INTRA_DC_MULT"/> <!-- INTRA_DC_MULT set to 0 -->
		<bitfield pos="7" name="INVALID_QUANT_SCALE"/> <!-- QUANT_SCALE not 1-112 nor 128 -->
		<bitfield pos="8" name="INVALID_INTRA_DC_WEIGHT"/> <!-- tried to set IQ weight for DC intra coords to something other than 8 -->
		<bitfield pos="9" name="INVALID_IQ_WEIGHT"/> <!-- tried to set 0 IQ weight -->
		<bitfield pos="10" name="INVALID_DATA_UNK10"/> <!-- 71000001 -->
		<bitfield pos="11" name="INVALID_MB_COORD_X"/> <!-- X not aligned to 16 -->
		<bitfield pos="12" name="INVALID_MB_COORD_Y"/> <!-- Y not aligned to 8 [luma] or 4 [chroma] -->
		<bitfield pos="13" name="INVALID_SEQUENCE_MB"/> <!-- cmd 8/9 not immediately followed by cmd a, or cmd a out of blue -->
		<bitfield pos="14" name="INVALID_SEQUENCE_MV"/> <!-- cmd c/d not immediately followed by cmd e, or cmd e out of blue -->
		<bitfield pos="15" name="INVALID_DATA_SEEK" variants="NV31-"/> <!-- DATA_SEEK used in NV17 mode -->
		<bitfield pos="16" name="DATA_TOO_SHORT" variants="NV40-"/> <!-- tried to read data past DATA_SIZE -->
		<bitfield pos="17" name="DATA_SIZE_MISMATCH" variants="NV40-"/> <!-- final data pos != DATA_SIZE -->
		<bitfield pos="24" name="CMD_FAULT" variants="NV31-"/>
		<bitfield pos="25" name="DATA_FAULT" variants="NV31-"/>
		<bitfield pos="26" name="IMAGE_FAULT" variants="NV31-"/>
		<bitfield pos="27" name="QUERY_FAULT" variants="G84-"/>
	</reg32>
	<reg32 offset="0x114" name="ERROR_CMD"/>
	<reg32 offset="0x118" name="ERROR_MMIO_ADDR"/>
	<reg32 offset="0x11c" name="ERROR_MEM_ADDR" variants="NV31-"/> <!-- XXX variants? -->
	<reg32 offset="0x120" name="COMPAT_MODE" variants="NV31-"> <!-- 17/ffff/0 -->
		<!-- seems every non-0x17 value is the new mode -->
		<value value="0x17" name="NV17"/>
	</reg32>
	<reg32 offset="0x130" name="FIFO_ERR" variants="NV31-">
		<bitfield pos="0" name="CLEAR"/>
		<bitfield pos="4" name="ILLEGAL_MTHD"/>
		<bitfield pos="5" name="ILLEGAL_VALUE"/>
		<bitfield pos="12" name="PIO_OVERFLOW"/>
		<bitfield pos="13" name="ILLEGAL_EXEC"/>
	</reg32>
	<reg32 offset="0x134" name="FIFO_ERR_MTHD" variants="NV31-"/>
	<reg32 offset="0x138" name="FIFO_ERR_DATA" variants="NV31-"/>
	<reg32 offset="0x140" name="UNK240" variants="G80-"/> <!-- 20800/3ffff/0 -->
	<reg32 offset="0x150" name="FIFO_FREE" access="r" variants="NV31:NV40"/>
	<reg32 offset="0x154" name="FIFO_BUSY" access="r" variants="NV31:NV40"/>
	<reg32 offset="0x150" name="PIO_MTHD" variants="NV40-"/>
	<reg32 offset="0x154" name="PIO_DATA" variants="NV40-"/>
	<reg32 offset="0x158" name="PIO_CONTROL" variants="NV40-">
		<bitfield pos="0" name="TRIGGER"/>
		<bitfield pos="8" name="IDLE"/>
	</reg32>
	<reg32 offset="0x200" name="CONFIG"> <!-- 10000/ffffffff on pre-NV31, 30200/ffffffff on NV31+, ... -->
		<!-- variants tested on: NV17, NV31, NV40, NV42, NV44, G80, G200 -->
		<bitfield pos="0" name="FIFO_MODE" variants="NV31-">
			<value value="0" name="PIO"/>
			<value value="1" name="PFIFO"/>
		</bitfield>
		<bitfield pos="6" name="UNK6" variants="NV44-"/>
		<bitfield pos="7" name="UNK7" variants="NV44-"/>
		<bitfield pos="8" name="ERROR_CHECK"/>
		<bitfield pos="9" name="FIFO_ERR_CHECK" variants="NV31-"/>
		<bitfield pos="10" name="CMD_FAULT_CHECK" variants="NV31-"/>
		<bitfield pos="11" name="DATA_FAULT_CHECK" variants="NV31-"/>
		<bitfield pos="12" name="IMAGE_FAULT_CHECK" variants="NV31-"/>
		<bitfield pos="13" name="QUERY_FAULT_CHECK" variants="G84-"/>
		<bitfield pos="14" name="UNK14" variants="G80-"/>
		<bitfield pos="15" name="DATA_SIZE_CHECK" variants="NV40-"/> <!-- enables DATA_TOO_SHORT and DATA_SIZE_MISMATCH error checking -->
		<bitfield pos="16" name="CMD_TARGET" variants="NV17:NV40">
			<value value="0" name="VRAM"/>
			<value value="1" name="AGP"/> <!-- or PCI? -->
		</bitfield>
		<bitfield pos="17" name="DATA_TARGET" variants="NV31:NV40">
			<value value="0" name="VRAM"/>
			<value value="1" name="AGP"/> <!-- or PCI? -->
		</bitfield>
		<bitfield low="16" high="17" name="CMD_TARGET" variants="NV40:G80"/>
		<bitfield low="18" high="19" name="DATA_TARGET" variants="NV40:G80"/>
		<!-- NOTE: the ENDIAN bits simply byteswap 32-bit words. This works
		     for CMD, but not for DATA in non-IDCT mode, is totally pointless
		     for IMAGE, and doesn't properly swap the QUERY timestamp -->
		<bitfield pos="20" name="CMD_ENDIAN">
			<value value="0" name="LITTLE"/>
			<value value="1" name="BIG"/>
		</bitfield>
		<bitfield pos="21" name="DATA_ENDIAN" variants="NV31-">
			<value value="0" name="LITTLE"/>
			<value value="1" name="BIG"/>
		</bitfield>
		<bitfield pos="22" name="UNK22" variants="NV44-"/>
		<bitfield pos="23" name="UNK23" variants="NV44-"/>
		<bitfield pos="24" name="IMAGE_ENDIAN" variants="NV44-">
			<value value="0" name="LITTLE"/>
			<value value="1" name="BIG"/>
		</bitfield>
		<bitfield pos="25" name="UNK25" variants="NV44:G80"/>
		<bitfield pos="25" name="QUERY_ENDIAN" variants="G84-">
			<value value="0" name="LITTLE"/>
			<value value="1" name="BIG"/>
		</bitfield>
		<bitfield pos="26" name="UNK26" variants="NV44:G80"/>
	</reg32>
	<reg32 offset="0x208" name="INSTANCE" variants="NV31-"/> <!-- ffffffff -->
	<reg32 offset="0x210" name="UNK310"/> <!-- 1f/1f/0 -->
	<reg32 offset="0x214" name="UNK314"/> <!-- 0/ffff/0 -->
	<reg32 offset="0x218" name="CHANNEL_CUR" variants="NV44-"/>
	<reg32 offset="0x21c" name="CHANNEL_NEXT" variants="NV44-"/>
	<reg32 offset="0x220" name="CMD_OFFSET"/> <!-- ffffffc0 on pre-NV31, fffffffc NV31+ -->
	<reg32 offset="0x224" name="CMD_LIMIT"/> <!-- ffffffc0 on pre-NV31, fffffffc NV31+ -->
	<reg32 offset="0x228" name="CMD_PUT"/> <!-- ffffffc0 on pre-NV31, fffffffc NV31+ -->
	<reg32 offset="0x22c" name="ENABLE"/> <!-- 0/1/0 -->
	<reg32 offset="0x230" name="CMD_GET"/> <!-- RO -->
	<reg32 offset="0x234" name="CMD_BASE" variants="NV31:G80"/> <!-- fffffffc -->
	<reg32 offset="0x240" name="SEQUENCE"/> <!-- RO -->
	<reg32 offset="0x250" name="CRYPT_HOST">
		<bitfield low="0" high="15" name="HOST_KEY"/>
		<bitfield low="16" high="23" name="HOST_HASH"/> <!-- over HOST_KEY and HOST_SEL -->
		<bitfield low="24" high="26" name="HOST_SEL"/> <!-- provides 3 bits of tkey index; MPEG will provide the remaining one -->
		<!-- 27-31 unused -->
	</reg32>
	<reg32 offset="0x254" name="CRYPT_MPEG" access="r">
		<bitfield low="0" high="15" name="MPEG_KEY"/>
		<bitfield low="16" high="23" name="TKEY_ID"/> <!-- identifies the tkey selected by MPEG -->
		<bitfield low="24" high="31" name="SESS_HASH"/> <!-- over HOST_KEY and MPEG_KEY -->
	</reg32>
	<reg32 offset="0x260" name="DATA_BASE" variants="NV31:G80"/>
	<reg32 offset="0x264" name="DATA_LIMIT" variants="NV31:G80"/>
	<reg32 offset="0x268" name="DATA_OFFSET" variants="NV31-"/>
	<reg32 offset="0x26c" name="DATA_SIZE" variants="NV31-"/>
	<reg32 offset="0x270" name="IMAGE_BASE" variants="NV31:G80"/>
	<reg32 offset="0x274" name="IMAGE_LIMIT" variants="NV31:G80"/>
	<reg32 offset="0x278" name="PITCH" variants="NV31-">
		<bitfield low="5" high="11" name="PITCH" shr="5"/>
		<bitfield pos="16" name="UN16"/>
	</reg32>
	<reg32 offset="0x27c" name="SIZE" variants="NV31-">
		<bitfield low="0" high="10" name="W"/>
		<bitfield low="16" high="26" name="H"/>
	</reg32>
	<reg32 offset="0x288" name="FORMAT"> <!-- mthd 310; RO on G80+ -->
		<bitfield pos="0" name="DATA_FORMAT">
			<value value="0" name="S16"/>
			<value value="1" name="S8"/>
		</bitfield>
		<bitfield pos="8" name="UNK8"/>
		<bitfield pos="24" name="UNK24" variants="G80-"/>
	</reg32>
	<reg32 offset="0x290" name="DMA_QUERY" variants="G84-">
		<bitfield low="0" high="15" name="INST"/>
		<bitfield pos="31" name="VALID"/>
	</reg32>
	<reg32 offset="0x294" name="QUERY_ADDRESS" variants="G84-"/>
	<reg32 offset="0x298" name="QUERY_COUNTER" variants="G84-" access="r"/>
	<reg32 offset="0x300" name="UNK400"/> <!-- ff -->
	<reg32 offset="0x310" name="UNK410"/> <!-- ffffffff -->
	<reg32 offset="0x320" name="DMA_CMD" variants="G80-">
		<bitfield low="0" high="15" name="INST"/>
		<bitfield pos="31" name="VALID"/>
	</reg32>
	<reg32 offset="0x324" name="DMA_DATA" variants="G80-">
		<bitfield low="0" high="15" name="INST"/>
		<bitfield pos="31" name="VALID"/>
	</reg32>
	<reg32 offset="0x328" name="DMA_IMAGE" variants="G80-">
		<bitfield low="0" high="15" name="INST"/>
		<bitfield pos="30" name="UNK30"/>
		<bitfield pos="31" name="VALID"/>
	</reg32>
	<reg32 offset="0x350" name="IMAGE_Y_OFFSET" stride="8" length="8" variants="NV31-"/>
	<reg32 offset="0x354" name="IMAGE_C_OFFSET" stride="8" length="8" variants="NV31-"/>
</group>

<array name="PMPEG" offset="0xb000" stride="0x1000" length="1" variants="NV17:NV20 NV30:NV40">
	<stripe offset="0x100">
		<use-group name="pmpeg"/>
	</stripe>
	<array offset="0xc00" stride="0x400" length="1" name="PIO" variants="NV31:NV40">
		<reg32 offset="0x0000" name="OBJECT"/>
		<reg32 offset="0x0010" name="FREE" access="r"/>
		<reg32 offset="0x0014" name="BUSY" access="r"/>
		<use-group name="mpeg"/>
	</array>
</array>

<array name="PMPEG" offset="0xb100" stride="0x400" length="1" variants="NV40:G98 G200">
	<use-group name="pmpeg"/>
</array>

</domain>

<!-- XXX: pre G80 -->
<domain name="G80_MPEGCTX" varset="chipset">
	<reg32 offset="0x00" name="SIZE"/>
	<reg32 offset="0x04" name="MODE"/>
	<reg32 offset="0x08" name="FORMAT"/>
	<reg32 offset="0x0c" name="PITCH"/>
	<reg32 offset="0x10" name="IMAGE_C_OFFSET" length="8"/> <!-- in reverse order! -->
	<reg32 offset="0x30" name="IMAGE_Y_OFFSET" length="8"/> <!-- in reverse order! -->
	<reg32 offset="0x50" name="DMA_IMAGE"/>
	<reg32 offset="0x54" name="DATA_SIZE"/>
	<reg32 offset="0x58" name="DATA_OFFSET"/>
	<reg32 offset="0x5c" name="DMA_DATA"/>
	<reg32 offset="0x60" name="CMD_PUT"/>
	<reg32 offset="0x64" name="CMD_OFFSET"/>
	<reg32 offset="0x68" name="CMD_LIMIT"/>
	<reg32 offset="0x6c" name="DMA_CMD"/>
	<reg32 offset="0x70" name="CONFIG"/>
	<reg32 offset="0x74" name="SEQUENCE"/>
	<reg32 offset="0x78" name="INSTANCE"/>
	<reg32 offset="0x7c" name="UNK364"/> <!-- XXX mangled horribly -->
	<reg32 offset="0x80" name="QUERY_COUNTER" variants="G84-"/>
	<reg32 offset="0x84" name="QUERY_OFFSET" variants="G84-"/>
	<reg32 offset="0x88" name="DMA_QUERY" variants="G84-"/>
	<reg32 offset="0x100" name="FIFO_DATA" stride="8" length="32"/>
	<reg32 offset="0x104" name="FIFO_CMD" stride="8" length="32">
		<bitfield low="0" high="10" name="MTHD" shr="2"/>
		<bitfield pos="31" name="VALID"/>
	</reg32>
</domain>

</database>
