Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct 27 14:06:40 2021
| Host         : DELL-TACO-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopTopLevel_timing_summary_routed.rpt -pb TopTopLevel_timing_summary_routed.pb -rpx TopTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopTopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2154 register/latch pins with no clock driven by root clock pin: CD/ClkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9455 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.749        0.000                      0                   47        0.202        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.749        0.000                      0                   47        0.202        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.966ns (22.883%)  route 3.256ns (77.117%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.160     9.325    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.124     9.449 r  CD/DivCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.449    CD/DivCnt_0[2]
    SLICE_X55Y95         FDRE                                         r  CD/DivCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.927    CD/Clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  CD/DivCnt_reg[2]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031    15.198    CD/DivCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/ClkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.966ns (22.894%)  route 3.254ns (77.106%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.158     9.323    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.124     9.447 r  CD/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     9.447    CD/ClkOut_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  CD/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.927    CD/Clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  CD/ClkOut_reg/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.029    15.196    CD/ClkOut_reg
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.994ns (23.391%)  route 3.256ns (76.609%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.160     9.325    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.152     9.477 r  CD/DivCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.477    CD/DivCnt_0[3]
    SLICE_X55Y95         FDRE                                         r  CD/DivCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.927    CD/Clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  CD/DivCnt_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.075    15.242    CD/DivCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.994ns (23.402%)  route 3.254ns (76.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.158     9.323    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.152     9.475 r  CD/DivCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.475    CD/DivCnt_0[1]
    SLICE_X55Y95         FDRE                                         r  CD/DivCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.927    CD/Clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  CD/DivCnt_reg[1]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.075    15.242    CD/DivCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.966ns (23.650%)  route 3.119ns (76.350%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.023     9.188    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y100        LUT3 (Prop_lut3_I1_O)        0.124     9.312 r  CD/DivCnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.312    CD/DivCnt_0[16]
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.489    14.911    CD/Clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[16]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.029    15.085    CD/DivCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.966ns (23.656%)  route 3.118ns (76.344%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.022     9.187    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y100        LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  CD/DivCnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.311    CD/DivCnt_0[17]
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.489    14.911    CD/Clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[17]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.031    15.087    CD/DivCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.994ns (24.170%)  route 3.119ns (75.830%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.023     9.188    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y100        LUT3 (Prop_lut3_I1_O)        0.152     9.340 r  CD/DivCnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.340    CD/DivCnt_0[23]
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.489    14.911    CD/Clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[23]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.075    15.131    CD/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.994ns (24.176%)  route 3.118ns (75.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.022     9.187    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y100        LUT3 (Prop_lut3_I1_O)        0.152     9.339 r  CD/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.339    CD/DivCnt_0[22]
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.489    14.911    CD/Clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[22]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.075    15.131    CD/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.966ns (24.212%)  route 3.024ns (75.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.928     9.093    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I1_O)        0.124     9.217 r  CD/DivCnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.217    CD/DivCnt_0[10]
    SLICE_X55Y97         FDRE                                         r  CD/DivCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.505    14.928    CD/Clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  CD/DivCnt_reg[10]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.029    15.197    CD/DivCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.966ns (24.321%)  route 3.006ns (75.679%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.228    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           1.099     6.746    CD/DivCnt[5]
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.045 r  CD/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.996     8.041    CD/DivCnt[25]_i_7_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.165 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.910     9.076    CD/DivCnt[25]_i_2_n_0
    SLICE_X55Y99         LUT3 (Prop_lut3_I1_O)        0.124     9.200 r  CD/DivCnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.200    CD/DivCnt_0[13]
    SLICE_X55Y99         FDRE                                         r  CD/DivCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.505    14.928    CD/Clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CD/DivCnt_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)        0.029    15.197    CD/DivCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CD/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.189ns (32.910%)  route 0.385ns (67.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.564     1.483    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CD/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.385     2.010    CD/DivCnt[0]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.048     2.058 r  CD/DivCnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.058    CD/DivCnt_0[23]
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.994    CD/Clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.107     1.855    CD/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CD/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.558%)  route 0.385ns (67.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.564     1.483    CD/Clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CD/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CD/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.385     2.010    CD/DivCnt[0]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.055 r  CD/DivCnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.055    CD/DivCnt_0[16]
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.994    CD/Clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CD/DivCnt_reg[16]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.091     1.839    CD/DivCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    TDD/Clk
    SLICE_X31Y125        FDRE                                         r  TDD/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  TDD/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    TDD/cnt_reg_n_0_[11]
    SLICE_X31Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  TDD/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    TDD/cnt_reg[8]_i_1_n_4
    SLICE_X31Y125        FDRE                                         r  TDD/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.820     1.985    TDD/Clk
    SLICE_X31Y125        FDRE                                         r  TDD/cnt_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.105     1.576    TDD/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    TDD/Clk
    SLICE_X31Y124        FDRE                                         r  TDD/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  TDD/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    TDD/cnt_reg_n_0_[7]
    SLICE_X31Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  TDD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    TDD/cnt_reg[4]_i_1_n_4
    SLICE_X31Y124        FDRE                                         r  TDD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.820     1.985    TDD/Clk
    SLICE_X31Y124        FDRE                                         r  TDD/cnt_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X31Y124        FDRE (Hold_fdre_C_D)         0.105     1.576    TDD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.553     1.472    TDD/Clk
    SLICE_X31Y126        FDRE                                         r  TDD/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  TDD/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.722    TDD/cnt_reg_n_0_[15]
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  TDD/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    TDD/cnt_reg[12]_i_1_n_4
    SLICE_X31Y126        FDRE                                         r  TDD/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.986    TDD/Clk
    SLICE_X31Y126        FDRE                                         r  TDD/cnt_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.105     1.577    TDD/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.553     1.472    TDD/Clk
    SLICE_X31Y123        FDRE                                         r  TDD/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  TDD/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    TDD/cnt_reg_n_0_[3]
    SLICE_X31Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  TDD/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    TDD/cnt_reg[0]_i_1_n_4
    SLICE_X31Y123        FDRE                                         r  TDD/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.986    TDD/Clk
    SLICE_X31Y123        FDRE                                         r  TDD/cnt_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X31Y123        FDRE (Hold_fdre_C_D)         0.105     1.577    TDD/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    TDD/Clk
    SLICE_X31Y124        FDRE                                         r  TDD/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  TDD/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    TDD/cnt_reg_n_0_[4]
    SLICE_X31Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  TDD/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    TDD/cnt_reg[4]_i_1_n_7
    SLICE_X31Y124        FDRE                                         r  TDD/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.820     1.985    TDD/Clk
    SLICE_X31Y124        FDRE                                         r  TDD/cnt_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X31Y124        FDRE (Hold_fdre_C_D)         0.105     1.576    TDD/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    TDD/Clk
    SLICE_X31Y125        FDRE                                         r  TDD/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  TDD/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.718    TDD/cnt_reg_n_0_[8]
    SLICE_X31Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  TDD/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    TDD/cnt_reg[8]_i_1_n_7
    SLICE_X31Y125        FDRE                                         r  TDD/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.820     1.985    TDD/Clk
    SLICE_X31Y125        FDRE                                         r  TDD/cnt_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.105     1.576    TDD/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.553     1.472    TDD/Clk
    SLICE_X31Y126        FDRE                                         r  TDD/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  TDD/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.719    TDD/cnt_reg_n_0_[12]
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  TDD/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    TDD/cnt_reg[12]_i_1_n_7
    SLICE_X31Y126        FDRE                                         r  TDD/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.986    TDD/Clk
    SLICE_X31Y126        FDRE                                         r  TDD/cnt_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.105     1.577    TDD/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    TDD/Clk
    SLICE_X31Y127        FDRE                                         r  TDD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  TDD/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.721    TDD/cnt_reg_n_0_[16]
    SLICE_X31Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  TDD/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    TDD/cnt_reg[16]_i_1_n_7
    SLICE_X31Y127        FDRE                                         r  TDD/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.988    TDD/Clk
    SLICE_X31Y127        FDRE                                         r  TDD/cnt_reg[16]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.105     1.579    TDD/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y95    CD/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96    CD/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97    CD/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97    CD/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97    CD/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y99    CD/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y98    CD/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y98    CD/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y100   CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    CD/ClkOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    CD/DivCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   CD/DivCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    CD/DivCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   CD/DivCnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   CD/DivCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    CD/DivCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    CD/DivCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    CD/DivCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    CD/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    CD/ClkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    CD/DivCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    CD/DivCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    CD/DivCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    CD/DivCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    CD/DivCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y99    CD/DivCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y98    CD/DivCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y98    CD/DivCnt_reg[15]/C



