Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 21 00:38:22 2023
| Host         : PC-ALESSANDRO running 64-bit major release  (build 9200)
| Command      : report_utilization -file tb_wrapper_utilization_placed.rpt -pb tb_wrapper_utilization_placed.pb
| Design       : tb_wrapper
| Device       : xcku025-ffva1156-1-c
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 6377 |     0 |          0 |    145440 |  4.38 |
|   LUT as Logic             | 5733 |     0 |          0 |    145440 |  3.94 |
|   LUT as Memory            |  644 |     0 |          0 |     67680 |  0.95 |
|     LUT as Distributed RAM |  436 |     0 |            |           |       |
|     LUT as Shift Register  |  208 |     0 |            |           |       |
| CLB Registers              | 7156 |     0 |          0 |    290880 |  2.46 |
|   Register as Flip Flop    | 7155 |     0 |          0 |    290880 |  2.46 |
|   Register as Latch        |    0 |     0 |          0 |    290880 |  0.00 |
|   Register as AND/OR       |    1 |     0 |          0 |    290880 | <0.01 |
| CARRY8                     |  128 |     0 |          0 |     18180 |  0.70 |
| F7 Muxes                   |  120 |     0 |          0 |     72720 |  0.17 |
| F8 Muxes                   |    0 |     0 |          0 |     36360 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     18180 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 110   |          Yes |           - |        Reset |
| 362   |          Yes |         Set |            - |
| 6677  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1374 |     0 |          0 |     18180 |  7.56 |
|   CLBL                                     | 1079 |     0 |            |           |       |
|   CLBM                                     |  295 |     0 |            |           |       |
| LUT as Logic                               | 5733 |     0 |          0 |    145440 |  3.94 |
|   using O5 output only                     |  274 |       |            |           |       |
|   using O6 output only                     | 3848 |       |            |           |       |
|   using O5 and O6                          | 1611 |       |            |           |       |
| LUT as Memory                              |  644 |     0 |          0 |     67680 |  0.95 |
|   LUT as Distributed RAM                   |  436 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |  432 |       |            |           |       |
|   LUT as Shift Register                    |  208 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   98 |       |            |           |       |
|     using O5 and O6                        |  110 |       |            |           |       |
| CLB Registers                              | 7156 |     0 |          0 |    290880 |  2.46 |
|   Register driven from within the CLB      | 4560 |       |            |           |       |
|   Register driven from outside the CLB     | 2596 |       |            |           |       |
|     LUT in front of the register is unused | 1927 |       |            |           |       |
|     LUT in front of the register is used   |  669 |       |            |           |       |
| Unique Control Sets                        |  505 |       |          0 |     36360 |  1.39 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   33 |     0 |          0 |       360 |  9.17 |
|   RAMB36/FIFO*    |   31 |     0 |          0 |       360 |  8.61 |
|     RAMB36E2 only |   31 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |       720 |  0.56 |
|     RAMB18E2 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |      1152 |  0.26 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    4 |     4 |          0 |       312 |  1.28 |
| HPIOB            |    0 |     0 |          0 |       208 |  0.00 |
| HRIO             |    4 |     4 |          0 |       104 |  3.85 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |          0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1872 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        48 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        24 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       288 |  1.39 |
|   BUFGCE             |    2 |     0 |          0 |       144 |  1.39 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        24 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    1 |     0 |          0 |        48 |  2.08 |
| PLLE3_ADV            |    0 |     0 |          0 |        12 |  0.00 |
| MMCME3_ADV           |    1 |     0 |          0 |         6 | 16.67 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        12 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 6677 |            Register |
| LUT6       | 1930 |                 CLB |
| LUT3       | 1782 |                 CLB |
| LUT5       | 1436 |                 CLB |
| LUT4       | 1236 |                 CLB |
| RAMD32     |  752 |                 CLB |
| LUT2       |  670 |                 CLB |
| FDSE       |  362 |            Register |
| SRL16E     |  303 |                 CLB |
| LUT1       |  290 |                 CLB |
| CARRY8     |  128 |                 CLB |
| MUXF7      |  120 |                 CLB |
| RAMS32     |  116 |                 CLB |
| FDCE       |  110 |            Register |
| RAMB36E2   |   31 |            BLOCKRAM |
| SRLC16E    |   14 |                 CLB |
| FDPE       |    6 |            Register |
| RAMB18E2   |    4 |            BLOCKRAM |
| INBUF      |    3 |                 I/O |
| IBUFCTRL   |    3 |              Others |
| DSP48E2    |    3 |          Arithmetic |
| BUFGCE     |    2 |               Clock |
| SRLC32E    |    1 |                 CLB |
| OBUF       |    1 |                 I/O |
| MMCME3_ADV |    1 |               Clock |
| BUFGCTRL   |    1 |               Clock |
| BSCANE2    |    1 |       Configuration |
| AND2B1L    |    1 |              Others |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| tb_xbar_5                  |    1 |
| tb_xbar_4                  |    1 |
| tb_xbar_3                  |    1 |
| tb_rst_clk_wiz_100M_0      |    1 |
| tb_microblaze_0_axi_intc_0 |    1 |
| tb_microblaze_0_0          |    1 |
| tb_mdm_1_0                 |    1 |
| tb_lmb_bram_0              |    1 |
| tb_ilmb_v10_0              |    1 |
| tb_ilmb_bram_if_cntlr_0    |    1 |
| tb_dlmb_v10_0              |    1 |
| tb_dlmb_bram_if_cntlr_0    |    1 |
| tb_clk_wiz_0               |    1 |
| tb_blk_mem_gen_0_0         |    1 |
| tb_axi_uartlite_0_0        |    1 |
| tb_axi_timer_0_0           |    1 |
| tb_axi_smc_0               |    1 |
| tb_axi_bram_ctrl_0_0       |    1 |
| tb_SimpleTxMCDMA_0_0       |    1 |
| tb_SimpleRxMCDMA_0_0       |    1 |
+----------------------------+------+


