/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [2:0] _06_;
  reg [17:0] _07_;
  wire [4:0] _08_;
  wire [8:0] _09_;
  wire [10:0] _10_;
  wire [59:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [4:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [6:0] celloutsig_0_72z;
  wire [24:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_61z = celloutsig_0_10z ? celloutsig_0_32z : celloutsig_0_0z[34];
  assign celloutsig_1_5z = celloutsig_1_1z ? celloutsig_1_2z[0] : celloutsig_1_1z;
  assign celloutsig_0_15z = celloutsig_0_2z ? celloutsig_0_13z : in_data[78];
  assign celloutsig_0_6z = ~(celloutsig_0_4z[0] & celloutsig_0_5z);
  assign celloutsig_1_14z = ~(celloutsig_1_0z & celloutsig_1_3z);
  assign celloutsig_0_11z = ~(celloutsig_0_9z & celloutsig_0_6z);
  assign celloutsig_0_24z = ~(celloutsig_0_6z & celloutsig_0_13z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z[1] | celloutsig_0_0z[57]) & celloutsig_0_0z[16]);
  assign celloutsig_0_71z = ~((celloutsig_0_64z[4] | _02_) & _03_);
  assign celloutsig_1_0z = ~((in_data[126] | in_data[126]) & in_data[116]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_0z) & celloutsig_1_4z);
  assign celloutsig_0_12z = ~((celloutsig_0_9z | celloutsig_0_11z) & celloutsig_0_0z[11]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[47] | celloutsig_0_1z[0]) & celloutsig_0_1z[1]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_5z) & (celloutsig_1_1z | celloutsig_1_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_3z | celloutsig_1_1z) & (in_data[169] | celloutsig_1_5z));
  assign celloutsig_0_9z = ~((celloutsig_0_4z[4] | celloutsig_0_4z[2]) & (celloutsig_0_5z | celloutsig_0_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_1z[1] | celloutsig_0_10z) & (in_data[51] | celloutsig_0_14z[2]));
  assign celloutsig_0_20z = ~((celloutsig_0_8z[14] | celloutsig_0_4z[0]) & (celloutsig_0_17z | celloutsig_0_3z));
  assign celloutsig_0_18z = _05_ | ~(celloutsig_0_12z);
  assign celloutsig_0_23z = celloutsig_0_22z | ~(celloutsig_0_18z);
  assign celloutsig_0_26z = celloutsig_0_14z[5] | ~(celloutsig_0_1z[2]);
  assign celloutsig_1_9z = celloutsig_1_7z ^ celloutsig_1_5z;
  assign celloutsig_1_11z = celloutsig_1_5z ^ celloutsig_1_1z;
  assign celloutsig_1_16z = celloutsig_1_7z ^ celloutsig_1_2z[4];
  assign celloutsig_0_13z = celloutsig_0_8z[0] ^ celloutsig_0_8z[24];
  reg [2:0] _37_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _37_ <= 3'h0;
    else _37_ <= celloutsig_0_0z[12:10];
  assign { _06_[2], _00_, _03_ } = _37_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 18'h00000;
    else _07_ <= { celloutsig_0_8z[24:8], celloutsig_0_10z };
  reg [4:0] _39_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _39_ <= 5'h00;
    else _39_ <= celloutsig_0_4z;
  assign { _08_[4:3], _04_, _08_[1:0] } = _39_;
  reg [8:0] _40_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _40_ <= 9'h000;
    else _40_ <= { _07_[14:7], celloutsig_0_23z };
  assign { _09_[8:2], _02_, _09_[0] } = _40_;
  reg [10:0] _41_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _41_ <= 11'h000;
    else _41_ <= { celloutsig_0_1z[0], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign { _10_[10:6], _05_, _01_, _10_[3:0] } = _41_;
  assign celloutsig_0_33z = in_data[28:25] & celloutsig_0_25z[6:3];
  assign celloutsig_0_8z = celloutsig_0_0z[27:3] & { in_data[95:81], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[29:27] / { 1'h1, in_data[22:21] };
  assign celloutsig_0_38z = { _06_[2], _00_, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_20z } == { celloutsig_0_25z[3:0], celloutsig_0_24z };
  assign celloutsig_1_10z = { in_data[150:132], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z } == { in_data[179:171], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_10z = celloutsig_0_8z[8:4] == celloutsig_0_4z;
  assign celloutsig_1_1z = in_data[109:104] || { in_data[171:167], celloutsig_1_0z };
  assign celloutsig_0_30z = celloutsig_0_16z[1] ? { in_data[19:13], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z } : { _10_[10:6], _05_, _01_, _10_[3:1], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[151] ? in_data[157:152] : in_data[123:118];
  assign celloutsig_1_12z = celloutsig_1_0z ? { 1'h1, celloutsig_1_10z, celloutsig_1_4z } : celloutsig_1_6z[4:2];
  assign celloutsig_0_44z = ~^ { celloutsig_0_16z[2:1], celloutsig_0_33z, celloutsig_0_1z };
  assign celloutsig_1_3z = ~^ { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_11z } << { celloutsig_1_13z[3:2], celloutsig_1_14z, celloutsig_1_8z };
  assign celloutsig_0_14z = celloutsig_0_0z[27:20] << { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_4z[3:0], celloutsig_0_10z } << { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_64z = { _08_[4:3], _04_, _08_[1:0] } >>> celloutsig_0_8z[6:2];
  assign celloutsig_1_6z = { celloutsig_1_2z[4:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z } >>> { in_data[112:106], celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_12z } >>> { in_data[190:187], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[80:21] - in_data[92:33];
  assign celloutsig_0_4z = celloutsig_0_0z[48:44] - { celloutsig_0_1z[1:0], celloutsig_0_1z };
  assign celloutsig_0_72z = { celloutsig_0_61z, celloutsig_0_44z, _08_[4:3], _04_, _08_[1:0] } - { _07_[15], celloutsig_0_4z, celloutsig_0_38z };
  assign celloutsig_0_25z = { celloutsig_0_0z[39:34], celloutsig_0_11z, celloutsig_0_9z } - celloutsig_0_0z[45:38];
  assign celloutsig_0_32z = ~((celloutsig_0_15z & celloutsig_0_2z) | (celloutsig_0_20z & celloutsig_0_30z[9]));
  assign celloutsig_0_5z = ~((celloutsig_0_0z[47] & celloutsig_0_2z) | (celloutsig_0_3z & celloutsig_0_0z[47]));
  assign celloutsig_0_22z = ~((celloutsig_0_5z & celloutsig_0_9z) | (in_data[67] & celloutsig_0_13z));
  assign _06_[1:0] = { _00_, _03_ };
  assign _08_[2] = _04_;
  assign _09_[1] = _02_;
  assign _10_[5:4] = { _05_, _01_ };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
