$date
	Tue Jan 05 00:42:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 64 ! out [63:0] $end
$var reg 32 " inst [31:0] $end
$scope module im_g $end
$var wire 32 # inst [31:0] $end
$var wire 64 $ out [63:0] $end
$var reg 64 % temp [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
bx !
$end
#1
b1111111111111111111111111111111111111111111111111111101000110000 !
b1111111111111111111111111111111111111111111111111111101000110000 $
b1111111111111111111111111111111111111111111111111111101000110000 %
b11000111101000001011000001100011 "
b11000111101000001011000001100011 #
#2
b10110100000 !
b10110100000 $
b10110100000 %
b110101101000001011000011100011 "
b110101101000001011000011100011 #
#3
b1101011010 !
b1101011010 $
b1101011010 %
b110101101000001011011000000011 "
b110101101000001011011000000011 #
#4
b1111111111111111111111111111111111111111111111111111101101011010 !
b1111111111111111111111111111111111111111111111111111101101011010 $
b1111111111111111111111111111111111111111111111111111101101011010 %
b10110101101000001011011110000011 "
b10110101101000001011011110000011 #
