From 7b9f19cdc447f44f5f04e2cb64cc6d2956946600 Mon Sep 17 00:00:00 2001
From: Clif Liu <clif.liu@lumotive.com>
Date: Wed, 15 Feb 2023 10:07:17 -0700
Subject: [PATCH 10/10] Add additional pins to GPIO hog

---
 arch/arm/dts/fsl-imx8qm-mek.dts | 14 ++++++++++++++
 1 file changed, 14 insertions(+)

diff --git a/arch/arm/dts/fsl-imx8qm-mek.dts b/arch/arm/dts/fsl-imx8qm-mek.dts
index cc59a44ea4..cd4150b660 100644
--- a/arch/arm/dts/fsl-imx8qm-mek.dts
+++ b/arch/arm/dts/fsl-imx8qm-mek.dts
@@ -72,6 +72,20 @@
 				SC_P_QSPI1A_SS1_B_LSIO_GPIO4_IO20		  0x06000021
 				SC_P_QSPI1A_DATA2_LSIO_GPIO4_IO24		  0x06000021
 				SC_P_QSPI1A_DATA3_LSIO_GPIO4_IO23		  0x06000021
+				SC_P_QSPI1A_DATA0_LSIO_GPIO4_IO26		  0x06000021
+				SC_P_SPI3_CS1_LSIO_GPIO2_IO21		  0x06000021
+				SC_P_SPI2_SCK_LSIO_GPIO3_IO07		  0x06000021
+				SC_P_SPI2_SDO_LSIO_GPIO3_IO08		  0x06000021
+				SC_P_SPI2_CS1_LSIO_GPIO3_IO11		  0x06000021
+				SC_P_MIPI_DSI0_GPIO0_00_LSIO_GPIO1_IO18		  0x06000021
+				SC_P_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO19		  0x06000021
+				SC_P_MIPI_DSI1_I2C0_SCL_LSIO_GPIO1_IO20		  0x06000021
+				SC_P_MIPI_DSI1_I2C0_SDA_LSIO_GPIO1_IO21		  0x06000021
+				SC_P_USDHC2_CMD_LSIO_GPIO5_IO25		  0x06000021
+				SC_P_USDHC2_DATA0_LSIO_GPIO5_IO26		  0x06000021
+				SC_P_USDHC2_DATA1_LSIO_GPIO5_IO27		  0x06000021
+				SC_P_USDHC2_DATA2_LSIO_GPIO5_IO28		  0x06000021
+				SC_P_USDHC2_DATA3_LSIO_GPIO5_IO29		  0x06000021
 			>;
 		};
 
-- 
2.25.1

