// Seed: 990576871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output uwire id_2,
    output tri0 id_3
);
  id_5(
      .id_0(id_3), .id_1(1), .id_2(1), .id_3(1'b0 - id_1)
  );
  tri id_6;
  genvar id_7;
  wire id_8;
  assign id_8 = 1;
  generate
    for (id_9 = ~id_6; 1; id_9 = 1) begin : id_10
      assign id_1 = id_9;
    end
  endgenerate
  module_0(
      id_8, id_6, id_6, id_8
  );
endmodule
