// Seed: 207897819
module module_0 (
    input wire id_0,
    output wire id_1,
    output tri0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wand id_6,
    output uwire id_7,
    output wire id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    output supply1 id_13,
    output wand id_14,
    input wor id_15,
    input wor id_16,
    output uwire id_17,
    input wire id_18,
    output tri0 id_19,
    id_26,
    input wor id_20,
    input supply1 id_21,
    output wire id_22,
    id_27,
    input wor id_23,
    output supply0 id_24
);
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    id_34,
    input tri0 id_6,
    input uwire id_7,
    output logic id_8,
    input supply1 id_9,
    output wire id_10,
    input tri1 id_11,
    output uwire id_12,
    input supply1 id_13,
    input wor id_14,
    input logic id_15,
    input tri id_16,
    input wor id_17,
    input tri1 id_18,
    input wand id_19,
    input uwire id_20,
    input tri1 id_21,
    input supply1 id_22,
    input wand id_23,
    output wor id_24,
    input supply0 id_25,
    input wand id_26,
    output wor id_27,
    input tri id_28,
    input uwire id_29,
    input supply0 id_30,
    input supply0 id_31,
    output supply1 id_32
);
  always_ff id_8 <= id_15;
  wire id_35;
  assign id_0 = 1'b0;
  wire id_36;
  module_0 modCall_1 (
      id_22,
      id_12,
      id_0,
      id_12,
      id_20,
      id_32,
      id_12,
      id_12,
      id_24,
      id_21,
      id_16,
      id_6,
      id_22,
      id_27,
      id_0,
      id_30,
      id_29,
      id_10,
      id_22,
      id_24,
      id_13,
      id_6,
      id_27,
      id_6,
      id_27
  );
  assign modCall_1.type_16 = 0;
  wire id_37;
endmodule
