# CODTECH-Task2

**Name** : ANANTHA PADMANABAN C S

**Company** : CODTECH IT SOLUTIONS

**ID** : CT4VLSI2589

**Domain** : VLSI(Very Large Scale Integration)

**Duration** : 20 june 2024 - 20 july 2024

**Mentor** : NEELA SANTHOSH KUMAR


OVERVIEW OF THE PROJECT

PROJECT : FINITE STATE MACHINE (FSM) DESIGN

OBJECTIVE

  To simulate and verify FSM using verilog code and check its functionality with the help of waveforms


TOOLS USED

**MODELSIM** : Software used to simulate Verilog code

**GOOGLE** : To gather resources and data for simultion


**WAVEFORM OBTAINED**

<img width="960" alt="FSM" src="https://github.com/user-attachments/assets/0eb9c706-498c-4bce-bc07-ace1a1034913">


