 
****************************************
Report : area
Design : system_top_dft
Version: K-2015.06
Date   : Mon Aug 26 17:40:49 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          871
Number of nets:                          3229
Number of cells:                         2333
Number of combinational cells:           1924
Number of sequential cells:               365
Number of macros/black boxes:               0
Number of buf/inv:                        840
Number of references:                      27

Combinational area:              17430.457281
Buf/Inv area:                     5959.985513
Noncombinational area:           10427.915531
Macro/Black Box area:                0.000000
Net Interconnect area:          800244.005951

Total cell area:                 27858.372813
Total area:                     828102.378763

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------
system_top_dft                    27858.3728    100.0    123.5535      0.0000  0.0000  system_top_dft
M0                                   12.9437      0.0     12.9437      0.0000  0.0000  mux2X1_0
M1                                   11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
M2                                   11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
M3                                   15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_4
M4                                   15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_3
M5                                   15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_2
M6                                   15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_1
U0                                 1906.2540      6.8   1101.3912    804.8628  0.0000  SYS_CTRL_data_width8_addr4_out_width16_test_1
U1                                 5189.2471     18.6   2624.0410   2565.2060  0.0000  Register_File_addr4_width8_test_1
U10                                1197.8806      4.3    708.3734    382.4275  0.0000  Clock_Divider_test_0
U10/add_40                          107.0797      0.4    107.0797      0.0000  0.0000  Clock_Divider_0_DW01_inc_0
U11                                1121.3951      4.0    684.8394    329.4760  0.0000  Clock_Divider_test_1
U11/add_40                          107.0797      0.4    107.0797      0.0000  0.0000  Clock_Divider_1_DW01_inc_0
U12                                  57.6583      0.2     57.6583      0.0000  0.0000  clk_div_mux
U2                                 6292.9917     22.6   1697.9781    560.1092  0.0000  ALU_data_width8_out_width16_test_1
U2/add_21                           231.8099      0.8    231.8099      0.0000  0.0000  ALU_data_width8_out_width16_DW01_add_0
U2/div_30                          1423.8070      5.1   1423.8070      0.0000  0.0000  ALU_data_width8_out_width16_DW_div_uns_0
U2/mult_27                         2115.7066      7.6   1908.6074      0.0000  0.0000  ALU_data_width8_out_width16_DW02_mult_0
U2/mult_27/FS_1                     207.0992      0.7    207.0992      0.0000  0.0000  ALU_data_width8_out_width16_DW01_add_1
U2/sub_24                           263.5808      0.9    263.5808      0.0000  0.0000  ALU_data_width8_out_width16_DW01_sub_0
U3                                   40.0078      0.1      0.0000     40.0078  0.0000  CLK_GATE
U4                                 4233.7666     15.2     20.0039      0.0000  0.0000  UART_width8_test_1
U4/dut0                            1348.4982      4.8     64.7185     34.1243  0.0000  UART_TX_width8_test_1
U4/dut0/F                           283.5847      1.0    137.6739    145.9108  0.0000  fsm_test_1
U4/dut0/P                           132.9671      0.5     98.8428     34.1243  0.0000  parity_calc_data_width8_test_1
U4/dut0/S                           833.1036      3.0    381.2508    451.8528  0.0000  serializer_data_width8_test_1
U4/dut1                            2865.2645     10.3     77.6622      0.0000  0.0000  UART_RX_width8_test_1
U4/dut1/D0                          354.1867      1.3    234.1633    120.0234  0.0000  data_sampling_test_1
U4/dut1/D1                          735.4375      2.6    287.1148    448.3227  0.0000  deserializer_test_1
U4/dut1/E                           871.9347      3.1    547.1655    324.7692  0.0000  edge_bit_counter_test_1
U4/dut1/F                           556.5791      2.0    435.3790    121.2001  0.0000  FSM_test_1
U4/dut1/P                           144.7341      0.5    110.6098     34.1243  0.0000  PARITY_CHECK_test_1
U4/dut1/S0                           63.5418      0.2     30.5942     32.9476  0.0000  STRT_CHECK_test_1
U4/dut1/S1                           61.1884      0.2     18.8272     42.3612  0.0000  STOP_CHECK_test_1
U5                                  117.6700      0.4     18.8272     98.8428  0.0000  RST_SYNC_NUM_STAGES2_test_0
U6                                  117.6700      0.4     18.8272     98.8428  0.0000  RST_SYNC_NUM_STAGES2_test_1
U7                                   81.1923      0.3     15.2971     65.8952  0.0000  Pulse_Gen_test_1
U8                                 6569.5162     23.6    105.9030      0.0000  0.0000  FIFO_DATA_WIDTH8_test_1
U8/D0                               370.6605      1.3     64.7185    305.9420  0.0000  DATA_SYNC_test_0
U8/D1                               328.2993      1.2     64.7185    263.5808  0.0000  DATA_SYNC_test_1
U8/U0                              4643.2583     16.7   2534.6118   2108.6465  0.0000  FIFO_MEM_DATA_WIDTH8_test_1
U8/U1                               545.9888      2.0    268.2876    277.7012  0.0000  FIFO_WR_test_1
U8/U2                               575.4063      2.1    289.4682    285.9381  0.0000  FIFO_RD_test_1
du                                  711.9035      2.6    261.2274    450.6761  0.0000  data_synchronizer_data_width8_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------
Total                                                  17430.4573  10427.9155  0.0000

1
