	component SoC is
		port (
			clk_clk                  : in std_logic := 'X'; -- clk
			clk_clk_in_reset_reset_n : in std_logic := 'X'  -- reset_n
		);
	end component SoC;

