#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xad2940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xad2ad0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xac42d0 .functor NOT 1, L_0xb2dc50, C4<0>, C4<0>, C4<0>;
L_0xb2da30 .functor XOR 2, L_0xb2d8d0, L_0xb2d990, C4<00>, C4<00>;
L_0xb2db40 .functor XOR 2, L_0xb2da30, L_0xb2daa0, C4<00>, C4<00>;
v0xb25ce0_0 .net *"_ivl_10", 1 0, L_0xb2daa0;  1 drivers
v0xb25de0_0 .net *"_ivl_12", 1 0, L_0xb2db40;  1 drivers
v0xb25ec0_0 .net *"_ivl_2", 1 0, L_0xb29000;  1 drivers
v0xb25f80_0 .net *"_ivl_4", 1 0, L_0xb2d8d0;  1 drivers
v0xb26060_0 .net *"_ivl_6", 1 0, L_0xb2d990;  1 drivers
v0xb26190_0 .net *"_ivl_8", 1 0, L_0xb2da30;  1 drivers
v0xb26270_0 .net "a", 0 0, v0xb20d20_0;  1 drivers
v0xb26310_0 .net "b", 0 0, v0xb20dc0_0;  1 drivers
v0xb263b0_0 .net "c", 0 0, v0xb20e60_0;  1 drivers
v0xb26450_0 .var "clk", 0 0;
v0xb264f0_0 .net "d", 0 0, v0xb20fa0_0;  1 drivers
v0xb26590_0 .net "out_pos_dut", 0 0, L_0xb2d560;  1 drivers
v0xb26630_0 .net "out_pos_ref", 0 0, L_0xb27b60;  1 drivers
v0xb266d0_0 .net "out_sop_dut", 0 0, L_0xb2a5b0;  1 drivers
v0xb26770_0 .net "out_sop_ref", 0 0, L_0xafb4d0;  1 drivers
v0xb26810_0 .var/2u "stats1", 223 0;
v0xb268b0_0 .var/2u "strobe", 0 0;
v0xb26950_0 .net "tb_match", 0 0, L_0xb2dc50;  1 drivers
v0xb26a20_0 .net "tb_mismatch", 0 0, L_0xac42d0;  1 drivers
v0xb26ac0_0 .net "wavedrom_enable", 0 0, v0xb21270_0;  1 drivers
v0xb26b90_0 .net "wavedrom_title", 511 0, v0xb21310_0;  1 drivers
L_0xb29000 .concat [ 1 1 0 0], L_0xb27b60, L_0xafb4d0;
L_0xb2d8d0 .concat [ 1 1 0 0], L_0xb27b60, L_0xafb4d0;
L_0xb2d990 .concat [ 1 1 0 0], L_0xb2d560, L_0xb2a5b0;
L_0xb2daa0 .concat [ 1 1 0 0], L_0xb27b60, L_0xafb4d0;
L_0xb2dc50 .cmp/eeq 2, L_0xb29000, L_0xb2db40;
S_0xad2c60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xad2ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xac46b0 .functor AND 1, v0xb20e60_0, v0xb20fa0_0, C4<1>, C4<1>;
L_0xac4a90 .functor NOT 1, v0xb20d20_0, C4<0>, C4<0>, C4<0>;
L_0xac4e70 .functor NOT 1, v0xb20dc0_0, C4<0>, C4<0>, C4<0>;
L_0xac50f0 .functor AND 1, L_0xac4a90, L_0xac4e70, C4<1>, C4<1>;
L_0xadd5e0 .functor AND 1, L_0xac50f0, v0xb20e60_0, C4<1>, C4<1>;
L_0xafb4d0 .functor OR 1, L_0xac46b0, L_0xadd5e0, C4<0>, C4<0>;
L_0xb26fe0 .functor NOT 1, v0xb20dc0_0, C4<0>, C4<0>, C4<0>;
L_0xb27050 .functor OR 1, L_0xb26fe0, v0xb20fa0_0, C4<0>, C4<0>;
L_0xb27160 .functor AND 1, v0xb20e60_0, L_0xb27050, C4<1>, C4<1>;
L_0xb27220 .functor NOT 1, v0xb20d20_0, C4<0>, C4<0>, C4<0>;
L_0xb272f0 .functor OR 1, L_0xb27220, v0xb20dc0_0, C4<0>, C4<0>;
L_0xb27360 .functor AND 1, L_0xb27160, L_0xb272f0, C4<1>, C4<1>;
L_0xb274e0 .functor NOT 1, v0xb20dc0_0, C4<0>, C4<0>, C4<0>;
L_0xb27550 .functor OR 1, L_0xb274e0, v0xb20fa0_0, C4<0>, C4<0>;
L_0xb27470 .functor AND 1, v0xb20e60_0, L_0xb27550, C4<1>, C4<1>;
L_0xb276e0 .functor NOT 1, v0xb20d20_0, C4<0>, C4<0>, C4<0>;
L_0xb277e0 .functor OR 1, L_0xb276e0, v0xb20fa0_0, C4<0>, C4<0>;
L_0xb278a0 .functor AND 1, L_0xb27470, L_0xb277e0, C4<1>, C4<1>;
L_0xb27a50 .functor XNOR 1, L_0xb27360, L_0xb278a0, C4<0>, C4<0>;
v0xac3c00_0 .net *"_ivl_0", 0 0, L_0xac46b0;  1 drivers
v0xac4000_0 .net *"_ivl_12", 0 0, L_0xb26fe0;  1 drivers
v0xac43e0_0 .net *"_ivl_14", 0 0, L_0xb27050;  1 drivers
v0xac47c0_0 .net *"_ivl_16", 0 0, L_0xb27160;  1 drivers
v0xac4ba0_0 .net *"_ivl_18", 0 0, L_0xb27220;  1 drivers
v0xac4f80_0 .net *"_ivl_2", 0 0, L_0xac4a90;  1 drivers
v0xac5200_0 .net *"_ivl_20", 0 0, L_0xb272f0;  1 drivers
v0xb1f290_0 .net *"_ivl_24", 0 0, L_0xb274e0;  1 drivers
v0xb1f370_0 .net *"_ivl_26", 0 0, L_0xb27550;  1 drivers
v0xb1f450_0 .net *"_ivl_28", 0 0, L_0xb27470;  1 drivers
v0xb1f530_0 .net *"_ivl_30", 0 0, L_0xb276e0;  1 drivers
v0xb1f610_0 .net *"_ivl_32", 0 0, L_0xb277e0;  1 drivers
v0xb1f6f0_0 .net *"_ivl_36", 0 0, L_0xb27a50;  1 drivers
L_0x7fab95557018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb1f7b0_0 .net *"_ivl_38", 0 0, L_0x7fab95557018;  1 drivers
v0xb1f890_0 .net *"_ivl_4", 0 0, L_0xac4e70;  1 drivers
v0xb1f970_0 .net *"_ivl_6", 0 0, L_0xac50f0;  1 drivers
v0xb1fa50_0 .net *"_ivl_8", 0 0, L_0xadd5e0;  1 drivers
v0xb1fb30_0 .net "a", 0 0, v0xb20d20_0;  alias, 1 drivers
v0xb1fbf0_0 .net "b", 0 0, v0xb20dc0_0;  alias, 1 drivers
v0xb1fcb0_0 .net "c", 0 0, v0xb20e60_0;  alias, 1 drivers
v0xb1fd70_0 .net "d", 0 0, v0xb20fa0_0;  alias, 1 drivers
v0xb1fe30_0 .net "out_pos", 0 0, L_0xb27b60;  alias, 1 drivers
v0xb1fef0_0 .net "out_sop", 0 0, L_0xafb4d0;  alias, 1 drivers
v0xb1ffb0_0 .net "pos0", 0 0, L_0xb27360;  1 drivers
v0xb20070_0 .net "pos1", 0 0, L_0xb278a0;  1 drivers
L_0xb27b60 .functor MUXZ 1, L_0x7fab95557018, L_0xb27360, L_0xb27a50, C4<>;
S_0xb201f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xad2ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb20d20_0 .var "a", 0 0;
v0xb20dc0_0 .var "b", 0 0;
v0xb20e60_0 .var "c", 0 0;
v0xb20f00_0 .net "clk", 0 0, v0xb26450_0;  1 drivers
v0xb20fa0_0 .var "d", 0 0;
v0xb21090_0 .var/2u "fail", 0 0;
v0xb21130_0 .var/2u "fail1", 0 0;
v0xb211d0_0 .net "tb_match", 0 0, L_0xb2dc50;  alias, 1 drivers
v0xb21270_0 .var "wavedrom_enable", 0 0;
v0xb21310_0 .var "wavedrom_title", 511 0;
E_0xad12b0/0 .event negedge, v0xb20f00_0;
E_0xad12b0/1 .event posedge, v0xb20f00_0;
E_0xad12b0 .event/or E_0xad12b0/0, E_0xad12b0/1;
S_0xb20520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb201f0;
 .timescale -12 -12;
v0xb20760_0 .var/2s "i", 31 0;
E_0xad1150 .event posedge, v0xb20f00_0;
S_0xb20860 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb201f0;
 .timescale -12 -12;
v0xb20a60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb20b40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb201f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb214f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xad2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb27d10 .functor NOT 1, v0xb20dc0_0, C4<0>, C4<0>, C4<0>;
L_0xb27eb0 .functor AND 1, v0xb20d20_0, L_0xb27d10, C4<1>, C4<1>;
L_0xb27f90 .functor NOT 1, v0xb20e60_0, C4<0>, C4<0>, C4<0>;
L_0xb28110 .functor AND 1, L_0xb27eb0, L_0xb27f90, C4<1>, C4<1>;
L_0xb28250 .functor NOT 1, v0xb20fa0_0, C4<0>, C4<0>, C4<0>;
L_0xb283d0 .functor AND 1, L_0xb28110, L_0xb28250, C4<1>, C4<1>;
L_0xb28520 .functor NOT 1, v0xb20d20_0, C4<0>, C4<0>, C4<0>;
L_0xb286a0 .functor AND 1, L_0xb28520, v0xb20dc0_0, C4<1>, C4<1>;
L_0xb287b0 .functor NOT 1, v0xb20e60_0, C4<0>, C4<0>, C4<0>;
L_0xb28820 .functor AND 1, L_0xb286a0, L_0xb287b0, C4<1>, C4<1>;
L_0xb28990 .functor NOT 1, v0xb20fa0_0, C4<0>, C4<0>, C4<0>;
L_0xb28a00 .functor AND 1, L_0xb28820, L_0xb28990, C4<1>, C4<1>;
L_0xb28b30 .functor OR 1, L_0xb283d0, L_0xb28a00, C4<0>, C4<0>;
L_0xb28c40 .functor NOT 1, v0xb20d20_0, C4<0>, C4<0>, C4<0>;
L_0xb28ac0 .functor NOT 1, v0xb20dc0_0, C4<0>, C4<0>, C4<0>;
L_0xb28d30 .functor AND 1, L_0xb28c40, L_0xb28ac0, C4<1>, C4<1>;
L_0xb28ed0 .functor AND 1, L_0xb28d30, v0xb20e60_0, C4<1>, C4<1>;
L_0xb28f90 .functor NOT 1, v0xb20fa0_0, C4<0>, C4<0>, C4<0>;
L_0xb290a0 .functor AND 1, L_0xb28ed0, L_0xb28f90, C4<1>, C4<1>;
L_0xb291b0 .functor OR 1, L_0xb28b30, L_0xb290a0, C4<0>, C4<0>;
L_0xb29370 .functor NOT 1, v0xb20d20_0, C4<0>, C4<0>, C4<0>;
L_0xb293e0 .functor NOT 1, v0xb20dc0_0, C4<0>, C4<0>, C4<0>;
L_0xb29510 .functor AND 1, L_0xb29370, L_0xb293e0, C4<1>, C4<1>;
L_0xb29620 .functor NOT 1, v0xb20e60_0, C4<0>, C4<0>, C4<0>;
L_0xb29760 .functor AND 1, L_0xb29510, L_0xb29620, C4<1>, C4<1>;
L_0xb29870 .functor AND 1, L_0xb29760, v0xb20fa0_0, C4<1>, C4<1>;
L_0xb29a10 .functor OR 1, L_0xb291b0, L_0xb29870, C4<0>, C4<0>;
L_0xb29b20 .functor NOT 1, v0xb20d20_0, C4<0>, C4<0>, C4<0>;
L_0xb29c80 .functor NOT 1, v0xb20dc0_0, C4<0>, C4<0>, C4<0>;
L_0xb29cf0 .functor AND 1, L_0xb29b20, L_0xb29c80, C4<1>, C4<1>;
L_0xb29f00 .functor NOT 1, v0xb20e60_0, C4<0>, C4<0>, C4<0>;
L_0xb29f70 .functor AND 1, L_0xb29cf0, L_0xb29f00, C4<1>, C4<1>;
L_0xb2a190 .functor NOT 1, v0xb20fa0_0, C4<0>, C4<0>, C4<0>;
L_0xb2a200 .functor AND 1, L_0xb29f70, L_0xb2a190, C4<1>, C4<1>;
L_0xb2a430 .functor OR 1, L_0xb29a10, L_0xb2a200, C4<0>, C4<0>;
L_0xb2a540 .functor AND 1, v0xb20d20_0, v0xb20dc0_0, C4<1>, C4<1>;
L_0xb2a6e0 .functor AND 1, L_0xb2a540, v0xb20e60_0, C4<1>, C4<1>;
L_0xb2a7a0 .functor AND 1, L_0xb2a6e0, v0xb20fa0_0, C4<1>, C4<1>;
L_0xb2a5b0 .functor OR 1, L_0xb2a430, L_0xb2a7a0, C4<0>, C4<0>;
L_0xb2a9f0 .functor NOT 1, v0xb20d20_0, C4<0>, C4<0>, C4<0>;
L_0xb2abb0 .functor NOT 1, v0xb20dc0_0, C4<0>, C4<0>, C4<0>;
L_0xb2ac20 .functor OR 1, L_0xb2a9f0, L_0xb2abb0, C4<0>, C4<0>;
L_0xb2ae90 .functor NOT 1, v0xb20e60_0, C4<0>, C4<0>, C4<0>;
L_0xb2af00 .functor OR 1, L_0xb2ac20, L_0xb2ae90, C4<0>, C4<0>;
L_0xb2b180 .functor NOT 1, v0xb20fa0_0, C4<0>, C4<0>, C4<0>;
L_0xb2b1f0 .functor OR 1, L_0xb2af00, L_0xb2b180, C4<0>, C4<0>;
L_0xb2b480 .functor NOT 1, v0xb20dc0_0, C4<0>, C4<0>, C4<0>;
L_0xb2b4f0 .functor OR 1, v0xb20d20_0, L_0xb2b480, C4<0>, C4<0>;
L_0xb2b740 .functor NOT 1, v0xb20e60_0, C4<0>, C4<0>, C4<0>;
L_0xb2b7b0 .functor OR 1, L_0xb2b4f0, L_0xb2b740, C4<0>, C4<0>;
L_0xb2ba60 .functor NOT 1, v0xb20fa0_0, C4<0>, C4<0>, C4<0>;
L_0xb2bad0 .functor OR 1, L_0xb2b7b0, L_0xb2ba60, C4<0>, C4<0>;
L_0xb2bd90 .functor AND 1, L_0xb2b1f0, L_0xb2bad0, C4<1>, C4<1>;
L_0xb2bea0 .functor OR 1, v0xb20d20_0, v0xb20dc0_0, C4<0>, C4<0>;
L_0xb2c0d0 .functor NOT 1, v0xb20e60_0, C4<0>, C4<0>, C4<0>;
L_0xb2c350 .functor OR 1, L_0xb2bea0, L_0xb2c0d0, C4<0>, C4<0>;
L_0xb2c630 .functor NOT 1, v0xb20fa0_0, C4<0>, C4<0>, C4<0>;
L_0xb2c8b0 .functor OR 1, L_0xb2c350, L_0xb2c630, C4<0>, C4<0>;
L_0xb2cba0 .functor AND 1, L_0xb2bd90, L_0xb2c8b0, C4<1>, C4<1>;
L_0xb2ccb0 .functor OR 1, v0xb20d20_0, v0xb20dc0_0, C4<0>, C4<0>;
L_0xb2d120 .functor OR 1, L_0xb2ccb0, v0xb20e60_0, C4<0>, C4<0>;
L_0xb2d1e0 .functor NOT 1, v0xb20fa0_0, C4<0>, C4<0>, C4<0>;
L_0xb2d450 .functor OR 1, L_0xb2d120, L_0xb2d1e0, C4<0>, C4<0>;
L_0xb2d560 .functor AND 1, L_0xb2cba0, L_0xb2d450, C4<1>, C4<1>;
v0xb216b0_0 .net *"_ivl_0", 0 0, L_0xb27d10;  1 drivers
v0xb21790_0 .net *"_ivl_10", 0 0, L_0xb283d0;  1 drivers
v0xb21870_0 .net *"_ivl_100", 0 0, L_0xb2ba60;  1 drivers
v0xb21960_0 .net *"_ivl_102", 0 0, L_0xb2bad0;  1 drivers
v0xb21a40_0 .net *"_ivl_104", 0 0, L_0xb2bd90;  1 drivers
v0xb21b70_0 .net *"_ivl_106", 0 0, L_0xb2bea0;  1 drivers
v0xb21c50_0 .net *"_ivl_108", 0 0, L_0xb2c0d0;  1 drivers
v0xb21d30_0 .net *"_ivl_110", 0 0, L_0xb2c350;  1 drivers
v0xb21e10_0 .net *"_ivl_112", 0 0, L_0xb2c630;  1 drivers
v0xb21f80_0 .net *"_ivl_114", 0 0, L_0xb2c8b0;  1 drivers
v0xb22060_0 .net *"_ivl_116", 0 0, L_0xb2cba0;  1 drivers
v0xb22140_0 .net *"_ivl_118", 0 0, L_0xb2ccb0;  1 drivers
v0xb22220_0 .net *"_ivl_12", 0 0, L_0xb28520;  1 drivers
v0xb22300_0 .net *"_ivl_120", 0 0, L_0xb2d120;  1 drivers
v0xb223e0_0 .net *"_ivl_122", 0 0, L_0xb2d1e0;  1 drivers
v0xb224c0_0 .net *"_ivl_124", 0 0, L_0xb2d450;  1 drivers
v0xb225a0_0 .net *"_ivl_14", 0 0, L_0xb286a0;  1 drivers
v0xb22790_0 .net *"_ivl_16", 0 0, L_0xb287b0;  1 drivers
v0xb22870_0 .net *"_ivl_18", 0 0, L_0xb28820;  1 drivers
v0xb22950_0 .net *"_ivl_2", 0 0, L_0xb27eb0;  1 drivers
v0xb22a30_0 .net *"_ivl_20", 0 0, L_0xb28990;  1 drivers
v0xb22b10_0 .net *"_ivl_22", 0 0, L_0xb28a00;  1 drivers
v0xb22bf0_0 .net *"_ivl_24", 0 0, L_0xb28b30;  1 drivers
v0xb22cd0_0 .net *"_ivl_26", 0 0, L_0xb28c40;  1 drivers
v0xb22db0_0 .net *"_ivl_28", 0 0, L_0xb28ac0;  1 drivers
v0xb22e90_0 .net *"_ivl_30", 0 0, L_0xb28d30;  1 drivers
v0xb22f70_0 .net *"_ivl_32", 0 0, L_0xb28ed0;  1 drivers
v0xb23050_0 .net *"_ivl_34", 0 0, L_0xb28f90;  1 drivers
v0xb23130_0 .net *"_ivl_36", 0 0, L_0xb290a0;  1 drivers
v0xb23210_0 .net *"_ivl_38", 0 0, L_0xb291b0;  1 drivers
v0xb232f0_0 .net *"_ivl_4", 0 0, L_0xb27f90;  1 drivers
v0xb233d0_0 .net *"_ivl_40", 0 0, L_0xb29370;  1 drivers
v0xb234b0_0 .net *"_ivl_42", 0 0, L_0xb293e0;  1 drivers
v0xb237a0_0 .net *"_ivl_44", 0 0, L_0xb29510;  1 drivers
v0xb23880_0 .net *"_ivl_46", 0 0, L_0xb29620;  1 drivers
v0xb23960_0 .net *"_ivl_48", 0 0, L_0xb29760;  1 drivers
v0xb23a40_0 .net *"_ivl_50", 0 0, L_0xb29870;  1 drivers
v0xb23b20_0 .net *"_ivl_52", 0 0, L_0xb29a10;  1 drivers
v0xb23c00_0 .net *"_ivl_54", 0 0, L_0xb29b20;  1 drivers
v0xb23ce0_0 .net *"_ivl_56", 0 0, L_0xb29c80;  1 drivers
v0xb23dc0_0 .net *"_ivl_58", 0 0, L_0xb29cf0;  1 drivers
v0xb23ea0_0 .net *"_ivl_6", 0 0, L_0xb28110;  1 drivers
v0xb23f80_0 .net *"_ivl_60", 0 0, L_0xb29f00;  1 drivers
v0xb24060_0 .net *"_ivl_62", 0 0, L_0xb29f70;  1 drivers
v0xb24140_0 .net *"_ivl_64", 0 0, L_0xb2a190;  1 drivers
v0xb24220_0 .net *"_ivl_66", 0 0, L_0xb2a200;  1 drivers
v0xb24300_0 .net *"_ivl_68", 0 0, L_0xb2a430;  1 drivers
v0xb243e0_0 .net *"_ivl_70", 0 0, L_0xb2a540;  1 drivers
v0xb244c0_0 .net *"_ivl_72", 0 0, L_0xb2a6e0;  1 drivers
v0xb245a0_0 .net *"_ivl_74", 0 0, L_0xb2a7a0;  1 drivers
v0xb24680_0 .net *"_ivl_78", 0 0, L_0xb2a9f0;  1 drivers
v0xb24760_0 .net *"_ivl_8", 0 0, L_0xb28250;  1 drivers
v0xb24840_0 .net *"_ivl_80", 0 0, L_0xb2abb0;  1 drivers
v0xb24920_0 .net *"_ivl_82", 0 0, L_0xb2ac20;  1 drivers
v0xb24a00_0 .net *"_ivl_84", 0 0, L_0xb2ae90;  1 drivers
v0xb24ae0_0 .net *"_ivl_86", 0 0, L_0xb2af00;  1 drivers
v0xb24bc0_0 .net *"_ivl_88", 0 0, L_0xb2b180;  1 drivers
v0xb24ca0_0 .net *"_ivl_90", 0 0, L_0xb2b1f0;  1 drivers
v0xb24d80_0 .net *"_ivl_92", 0 0, L_0xb2b480;  1 drivers
v0xb24e60_0 .net *"_ivl_94", 0 0, L_0xb2b4f0;  1 drivers
v0xb24f40_0 .net *"_ivl_96", 0 0, L_0xb2b740;  1 drivers
v0xb25020_0 .net *"_ivl_98", 0 0, L_0xb2b7b0;  1 drivers
v0xb25100_0 .net "a", 0 0, v0xb20d20_0;  alias, 1 drivers
v0xb251a0_0 .net "b", 0 0, v0xb20dc0_0;  alias, 1 drivers
v0xb25290_0 .net "c", 0 0, v0xb20e60_0;  alias, 1 drivers
v0xb25790_0 .net "d", 0 0, v0xb20fa0_0;  alias, 1 drivers
v0xb25880_0 .net "out_pos", 0 0, L_0xb2d560;  alias, 1 drivers
v0xb25940_0 .net "out_sop", 0 0, L_0xb2a5b0;  alias, 1 drivers
S_0xb25ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xad2ad0;
 .timescale -12 -12;
E_0xab99f0 .event anyedge, v0xb268b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb268b0_0;
    %nor/r;
    %assign/vec4 v0xb268b0_0, 0;
    %wait E_0xab99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb201f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb21090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb21130_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb201f0;
T_4 ;
    %wait E_0xad12b0;
    %load/vec4 v0xb211d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb21090_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb201f0;
T_5 ;
    %wait E_0xad1150;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %wait E_0xad1150;
    %load/vec4 v0xb21090_0;
    %store/vec4 v0xb21130_0, 0, 1;
    %fork t_1, S_0xb20520;
    %jmp t_0;
    .scope S_0xb20520;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb20760_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb20760_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xad1150;
    %load/vec4 v0xb20760_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb20760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb20760_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb201f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xad12b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb20fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb20dc0_0, 0;
    %assign/vec4 v0xb20d20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb21090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb21130_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xad2ad0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb26450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb268b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xad2ad0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb26450_0;
    %inv;
    %store/vec4 v0xb26450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xad2ad0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb20f00_0, v0xb26a20_0, v0xb26270_0, v0xb26310_0, v0xb263b0_0, v0xb264f0_0, v0xb26770_0, v0xb266d0_0, v0xb26630_0, v0xb26590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xad2ad0;
T_9 ;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb26810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xad2ad0;
T_10 ;
    %wait E_0xad12b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb26810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb26810_0, 4, 32;
    %load/vec4 v0xb26950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb26810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb26810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb26810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb26770_0;
    %load/vec4 v0xb26770_0;
    %load/vec4 v0xb266d0_0;
    %xor;
    %load/vec4 v0xb26770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb26810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb26810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb26630_0;
    %load/vec4 v0xb26630_0;
    %load/vec4 v0xb26590_0;
    %xor;
    %load/vec4 v0xb26630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb26810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb26810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb26810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter4/response2/top_module.sv";
