# AHB2APB_Bridge_design
AHB2APB bridge design is implemented in Verilog HDL  for single read transfer, single write transfer and burst write transfer and all  these designs are verified by modelsim
