<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4821" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4821{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4821{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4821{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4821{left:190px;bottom:943px;letter-spacing:-0.2px;}
#t5_4821{left:528px;bottom:943px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6_4821{left:528px;bottom:921px;letter-spacing:-0.12px;}
#t7_4821{left:528px;bottom:904px;letter-spacing:-0.11px;}
#t8_4821{left:528px;bottom:883px;letter-spacing:-0.11px;}
#t9_4821{left:528px;bottom:866px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_4821{left:190px;bottom:842px;letter-spacing:-0.19px;}
#tb_4821{left:528px;bottom:842px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_4821{left:528px;bottom:820px;letter-spacing:-0.11px;}
#td_4821{left:528px;bottom:804px;letter-spacing:-0.11px;}
#te_4821{left:528px;bottom:782px;letter-spacing:-0.11px;}
#tf_4821{left:528px;bottom:765px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_4821{left:190px;bottom:741px;letter-spacing:-0.14px;}
#th_4821{left:528px;bottom:741px;letter-spacing:-0.12px;}
#ti_4821{left:190px;bottom:716px;letter-spacing:-0.21px;}
#tj_4821{left:528px;bottom:716px;letter-spacing:-0.12px;}
#tk_4821{left:528px;bottom:695px;letter-spacing:-0.11px;}
#tl_4821{left:528px;bottom:678px;letter-spacing:-0.11px;}
#tm_4821{left:528px;bottom:657px;letter-spacing:-0.11px;}
#tn_4821{left:528px;bottom:640px;letter-spacing:-0.11px;word-spacing:0.01px;}
#to_4821{left:190px;bottom:616px;letter-spacing:-0.19px;}
#tp_4821{left:528px;bottom:616px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_4821{left:528px;bottom:594px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tr_4821{left:528px;bottom:577px;letter-spacing:-0.11px;}
#ts_4821{left:528px;bottom:556px;letter-spacing:-0.11px;}
#tt_4821{left:528px;bottom:539px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tu_4821{left:190px;bottom:515px;letter-spacing:-0.18px;}
#tv_4821{left:528px;bottom:515px;letter-spacing:-0.12px;}
#tw_4821{left:528px;bottom:493px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tx_4821{left:528px;bottom:477px;letter-spacing:-0.11px;}
#ty_4821{left:528px;bottom:455px;letter-spacing:-0.11px;}
#tz_4821{left:528px;bottom:438px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_4821{left:190px;bottom:414px;letter-spacing:-0.19px;}
#t11_4821{left:528px;bottom:414px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4821{left:528px;bottom:393px;letter-spacing:-0.11px;}
#t13_4821{left:528px;bottom:376px;letter-spacing:-0.11px;}
#t14_4821{left:528px;bottom:354px;letter-spacing:-0.11px;}
#t15_4821{left:528px;bottom:338px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_4821{left:190px;bottom:313px;letter-spacing:-0.2px;}
#t17_4821{left:528px;bottom:313px;letter-spacing:-0.13px;}
#t18_4821{left:190px;bottom:289px;letter-spacing:-0.17px;}
#t19_4821{left:528px;bottom:289px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1a_4821{left:528px;bottom:267px;letter-spacing:-0.11px;}
#t1b_4821{left:528px;bottom:250px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_4821{left:528px;bottom:234px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_4821{left:528px;bottom:212px;letter-spacing:-0.11px;}
#t1e_4821{left:528px;bottom:195px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_4821{left:91px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1g_4821{left:177px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1h_4821{left:125px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1i_4821{left:91px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1j_4821{left:215px;bottom:1031px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1k_4821{left:101px;bottom:1008px;letter-spacing:-0.12px;}
#t1l_4821{left:102px;bottom:991px;letter-spacing:-0.14px;}
#t1m_4821{left:225px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1n_4821{left:456px;bottom:991px;letter-spacing:-0.15px;}
#t1o_4821{left:642px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1p_4821{left:88px;bottom:967px;letter-spacing:-0.17px;}
#t1q_4821{left:144px;bottom:967px;letter-spacing:-0.16px;}

.s1_4821{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4821{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4821{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4821{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4821{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4821" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4821Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4821" style="-webkit-user-select: none;"><object width="935" height="1210" data="4821/4821.svg" type="image/svg+xml" id="pdf4821" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4821" class="t s1_4821">Vol. 4 </span><span id="t2_4821" class="t s1_4821">2-299 </span>
<span id="t3_4821" class="t s2_4821">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4821" class="t s3_4821">16 </span><span id="t5_4821" class="t s3_4821">PROCHOT Log </span>
<span id="t6_4821" class="t s3_4821">When set, indicates that the PROCHOT Status bit has </span>
<span id="t7_4821" class="t s3_4821">asserted since the log bit was last cleared. </span>
<span id="t8_4821" class="t s3_4821">This log bit will remain set until cleared by software </span>
<span id="t9_4821" class="t s3_4821">writing 0. </span>
<span id="ta_4821" class="t s3_4821">17 </span><span id="tb_4821" class="t s3_4821">Thermal Log </span>
<span id="tc_4821" class="t s3_4821">When set, indicates that the Thermal Status bit has </span>
<span id="td_4821" class="t s3_4821">asserted since the log bit was last cleared. </span>
<span id="te_4821" class="t s3_4821">This log bit will remain set until cleared by software </span>
<span id="tf_4821" class="t s3_4821">writing 0. </span>
<span id="tg_4821" class="t s3_4821">20:18 </span><span id="th_4821" class="t s3_4821">Reserved. </span>
<span id="ti_4821" class="t s3_4821">21 </span><span id="tj_4821" class="t s3_4821">Running Average Thermal Limit Log </span>
<span id="tk_4821" class="t s3_4821">When set, indicates that the RATL Status bit has </span>
<span id="tl_4821" class="t s3_4821">asserted since the log bit was last cleared. </span>
<span id="tm_4821" class="t s3_4821">This log bit will remain set until cleared by software </span>
<span id="tn_4821" class="t s3_4821">writing 0. </span>
<span id="to_4821" class="t s3_4821">22 </span><span id="tp_4821" class="t s3_4821">VR Therm Alert Log </span>
<span id="tq_4821" class="t s3_4821">When set, indicates that the VR Therm Alert Status bit </span>
<span id="tr_4821" class="t s3_4821">has asserted since the log bit was last cleared. </span>
<span id="ts_4821" class="t s3_4821">This log bit will remain set until cleared by software </span>
<span id="tt_4821" class="t s3_4821">writing 0. </span>
<span id="tu_4821" class="t s3_4821">23 </span><span id="tv_4821" class="t s3_4821">VR Thermal Design Current Log </span>
<span id="tw_4821" class="t s3_4821">When set, indicates that the VR Therm Alert Status bit </span>
<span id="tx_4821" class="t s3_4821">has asserted since the log bit was last cleared. </span>
<span id="ty_4821" class="t s3_4821">This log bit will remain set until cleared by software </span>
<span id="tz_4821" class="t s3_4821">writing 0. </span>
<span id="t10_4821" class="t s3_4821">24 </span><span id="t11_4821" class="t s3_4821">Other Log </span>
<span id="t12_4821" class="t s3_4821">When set, indicates that the OTHER Status bit has </span>
<span id="t13_4821" class="t s3_4821">asserted since the log bit was last cleared. </span>
<span id="t14_4821" class="t s3_4821">This log bit will remain set until cleared by software </span>
<span id="t15_4821" class="t s3_4821">writing 0. </span>
<span id="t16_4821" class="t s3_4821">25 </span><span id="t17_4821" class="t s3_4821">Reserved </span>
<span id="t18_4821" class="t s3_4821">26 </span><span id="t19_4821" class="t s3_4821">Package/Platform-Level PL1 Power Limiting Log </span>
<span id="t1a_4821" class="t s3_4821">When set, indicates that the Package/Platform Level </span>
<span id="t1b_4821" class="t s3_4821">PL1 Power Limiting Status bit has asserted since the </span>
<span id="t1c_4821" class="t s3_4821">log bit was last cleared. </span>
<span id="t1d_4821" class="t s3_4821">This log bit will remain set until cleared by software </span>
<span id="t1e_4821" class="t s3_4821">writing 0. </span>
<span id="t1f_4821" class="t s4_4821">Table 2-39. </span><span id="t1g_4821" class="t s4_4821">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t1h_4821" class="t s4_4821">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t1i_4821" class="t s4_4821">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t1j_4821" class="t s4_4821">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t1k_4821" class="t s5_4821">Register </span>
<span id="t1l_4821" class="t s5_4821">Address </span><span id="t1m_4821" class="t s5_4821">Register Name / Bit Fields </span><span id="t1n_4821" class="t s5_4821">Scope </span><span id="t1o_4821" class="t s5_4821">Bit Description </span>
<span id="t1p_4821" class="t s5_4821">Hex </span><span id="t1q_4821" class="t s5_4821">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
