$date
	Fri Jun 24 11:21:53 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TestBench $end
$var wire 64 ! data [63:0] $end
$var wire 1 " fifo_empty $end
$var wire 1 # fifo_full $end
$var wire 64 $ q [63:0] $end
$var wire 1 % read_clock $end
$var wire 1 & read_enable $end
$var wire 1 ' reset $end
$var wire 1 ( write_clock $end
$var wire 1 ) write_enable $end
$scope module fifo1 $end
$var wire 3 * almost_empty [2:0] $end
$var wire 3 + almost_full [2:0] $end
$var wire 64 , data [63:0] $end
$var wire 1 % read_clock $end
$var wire 1 & read_enable $end
$var wire 1 ' reset $end
$var wire 64 - test [63:0] $end
$var wire 64 . test1 [63:0] $end
$var wire 1 ( write_clock $end
$var wire 1 ) write_enable $end
$var reg 1 / fifo_empty $end
$var reg 1 0 fifo_full $end
$var reg 64 1 q [63:0] $end
$var reg 1 2 read_enable_d $end
$var reg 3 3 read_pointer [2:0] $end
$var reg 1 4 write_enable_d $end
$var reg 3 5 write_pointer [2:0] $end
$upscope $end
$scope module gen_fifo $end
$var wire 64 6 data [63:0] $end
$var wire 1 % read_clock $end
$var wire 1 & read_enable $end
$var wire 1 ' reset $end
$var wire 1 ( write_clock $end
$var wire 1 ) write_enable $end
$scope module rcg $end
$var reg 1 7 clock $end
$upscope $end
$scope module wcg $end
$var reg 1 8 clock $end
$upscope $end
$scope module resg $end
$var reg 1 9 reset $end
$upscope $end
$scope module datg $end
$var reg 64 : data [63:0] $end
$upscope $end
$scope module weng $end
$var reg 1 ; we $end
$upscope $end
$scope module reng $end
$var reg 1 < re $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0<
0;
b0 :
09
08
07
b0 6
bx 5
x4
bx 3
02
bx 1
x0
x/
bz .
bz -
b0 ,
bx +
bx *
0)
0(
0'
0&
0%
bx $
x#
x"
b0 !
$end
#40000
04
18
1(
17
1%
b1 :
b1 !
b1 ,
b1 6
#50000
b111 *
b111 +
b0 1
b0 $
1/
1"
00
0#
b0 5
b0 3
19
1'
#60000
08
0(
07
0%
#80000
18
1(
17
1%
b10 :
b10 !
b10 ,
b10 6
#100000
08
0(
07
0%
09
0'
#120000
18
1(
17
1%
b11 :
b11 !
b11 ,
b11 6
#140000
08
0(
07
0%
#160000
18
1(
17
1%
b100 :
b100 !
b100 ,
b100 6
#180000
08
0(
07
0%
#200000
18
1(
17
1%
b101 :
b101 !
b101 ,
b101 6
#220000
08
0(
07
0%
#240000
18
1(
17
1%
b110 :
b110 !
b110 ,
b110 6
#260000
08
0(
07
0%
#280000
18
1(
17
1%
b111 :
b111 !
b111 ,
b111 6
#300000
08
0(
07
0%
#320000
14
b0 *
b110 +
b1000 .
0/
0"
b1 5
18
1(
17
1%
b1000 :
b1000 !
b1000 ,
b1000 6
1;
1)
#340000
08
0(
07
0%
#360000
b1 *
b101 +
b10 5
18
1(
17
1%
b1001 :
b1001 !
b1001 ,
b1001 6
#380000
08
0(
07
0%
#400000
04
b10 *
b100 +
b11 5
18
1(
17
1%
b1010 :
b1010 !
b1010 ,
b1010 6
0;
0)
#420000
08
0(
07
0%
#440000
18
1(
17
1%
b1011 :
b1011 !
b1011 ,
b1011 6
#460000
08
0(
07
0%
#480000
12
b1 *
b101 +
b1000 1
b1000 $
b1 3
18
1(
17
1%
b1100 :
b1100 !
b1100 ,
b1100 6
1<
1&
#500000
08
0(
07
0%
#520000
b0 *
b110 +
bx 1
bx $
b10 3
18
1(
17
1%
b1101 :
b1101 !
b1101 ,
b1101 6
#540000
08
0(
07
0%
#560000
b111 *
b111 +
b11 3
18
1(
17
1%
b1110 :
b1110 !
b1110 ,
b1110 6
#580000
08
0(
07
0%
#600000
b110 *
b0 +
b100 3
18
1(
17
1%
b1111 :
b1111 !
b1111 ,
b1111 6
#620000
08
0(
07
0%
#640000
b101 *
b1 +
b101 3
18
1(
17
1%
b10000 :
b10000 !
b10000 ,
b10000 6
#660000
08
0(
07
0%
#680000
b100 *
b10 +
b110 3
18
1(
17
1%
b10001 :
b10001 !
b10001 ,
b10001 6
#700000
08
0(
07
0%
#720000
14
b100 5
b111 3
18
1(
17
1%
b10010 :
b10010 !
b10010 ,
b10010 6
1;
1)
#740000
08
0(
07
0%
#760000
b101 5
b0 3
18
1(
17
1%
b10011 :
b10011 !
b10011 ,
b10011 6
#780000
08
0(
07
0%
#800000
04
b110 5
b1000 1
b1000 $
b1 3
18
1(
17
1%
b10100 :
b10100 !
b10100 ,
b10100 6
0;
0)
#820000
08
0(
07
0%
#840000
b11 *
b11 +
bx 1
bx $
b10 3
18
1(
17
1%
b10101 :
b10101 !
b10101 ,
b10101 6
#860000
08
0(
07
0%
#880000
b10 *
b100 +
b11 3
18
1(
17
1%
b10110 :
b10110 !
b10110 ,
b10110 6
#900000
08
0(
07
0%
#920000
b1 *
b101 +
b10010 1
b10010 $
b100 3
18
1(
17
1%
b10111 :
b10111 !
b10111 ,
b10111 6
#940000
08
0(
07
0%
#960000
b0 *
b110 +
bx 1
bx $
b101 3
18
1(
17
1%
b11000 :
b11000 !
b11000 ,
b11000 6
#980000
02
08
0(
07
0%
0<
0&
#1000000
18
1(
17
1%
b11001 :
b11001 !
b11001 ,
b11001 6
#1020000
08
0(
07
0%
#1040000
18
1(
17
1%
b11010 :
b11010 !
b11010 ,
b11010 6
#1060000
08
0(
07
0%
#1080000
18
1(
17
1%
b11011 :
b11011 !
b11011 ,
b11011 6
#1100000
08
0(
07
0%
