INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Apr 13 19:44:48 2016
# Process ID: 13031
# Log file: /home/srihari/Hardware_securiy/Ips/vivado.log
# Journal file: /home/srihari/Hardware_securiy/Ips/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 5723.492 ; gain = 81.898 ; free physical = 3137 ; free virtual = 13231
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.srcs/sim_1/new/tb.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/srihari/Hardware_securiy/Bram_controller/bram_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_control
WARNING: [VRFC 10-611] empty port in module declaration [/home/srihari/Hardware_securiy/Bram_controller/bram_control.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto 302d54861eca4e7cbf0cebc824bf22bd --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_control(DW=32,AW=32,BRAM_DE...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:32 . Memory (MB): peak = 5742.984 ; gain = 13.008 ; free physical = 2919 ; free virtual = 13006
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir {/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_control..."
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:33 . Memory (MB): peak = 5742.984 ; gain = 17.492 ; free physical = 2919 ; free virtual = 13006
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.srcs/sim_1/new/tb.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/srihari/Hardware_securiy/Bram_controller/bram_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_control
WARNING: [VRFC 10-611] empty port in module declaration [/home/srihari/Hardware_securiy/Bram_controller/bram_control.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto 302d54861eca4e7cbf0cebc824bf22bd --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_control(DW=32,AW=32,BRAM_DE...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 5742.984 ; gain = 0.000 ; free physical = 3217 ; free virtual = 13289
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir {/home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_control..."
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 5742.984 ; gain = 0.000 ; free physical = 3227 ; free virtual = 13300
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 19:49:06 2016...
