////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.28xd
//  \   \         Application: netgen
//  /   /         Filename: hw_vf_bram_synthesis.v
// /___/   /\     Timestamp: Thu Dec 06 11:08:52 2012
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim hw_vf_bram.ngc hw_vf_bram_synthesis.v 
// Device	: xc7z020-1-clg484
// Input file	: hw_vf_bram.ngc
// Output file	: D:\Dropbox\Dropbox\Workspace\zynq_vf\pcores\hw_vf_bram_v1_00_a\devl\projnav\netgen\synthesis\hw_vf_bram_synthesis.v
// # of Modules	: 1
// Design Name	: hw_vf_bram
// Xilinx        : d:\Xilinx\14.2\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module hw_vf_bram (
  S_AXI_ACLK, S_AXI_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY, S_AXI_ARVALID, S_AXI_RREADY, S_AXI_AWLOCK, S_AXI_WLAST, S_AXI_ARLOCK, 
S_AXI_ARREADY, S_AXI_RVALID, S_AXI_WREADY, S_AXI_BVALID, S_AXI_AWREADY, S_AXI_RLAST, S_AXI_AWADDR, S_AXI_WDATA, S_AXI_WSTRB, S_AXI_ARADDR, S_AXI_AWID
, S_AXI_AWLEN, S_AXI_AWSIZE, S_AXI_AWBURST, S_AXI_AWCACHE, S_AXI_AWPROT, S_AXI_ARID, S_AXI_ARLEN, S_AXI_ARSIZE, S_AXI_ARBURST, S_AXI_ARCACHE, 
S_AXI_ARPROT, S_AXI_RDATA, S_AXI_RRESP, S_AXI_BRESP, S_AXI_BID, S_AXI_RID
);
  input S_AXI_ACLK;
  input S_AXI_ARESETN;
  input S_AXI_AWVALID;
  input S_AXI_WVALID;
  input S_AXI_BREADY;
  input S_AXI_ARVALID;
  input S_AXI_RREADY;
  input S_AXI_AWLOCK;
  input S_AXI_WLAST;
  input S_AXI_ARLOCK;
  output S_AXI_ARREADY;
  output S_AXI_RVALID;
  output S_AXI_WREADY;
  output S_AXI_BVALID;
  output S_AXI_AWREADY;
  output S_AXI_RLAST;
  input [31 : 0] S_AXI_AWADDR;
  input [31 : 0] S_AXI_WDATA;
  input [3 : 0] S_AXI_WSTRB;
  input [31 : 0] S_AXI_ARADDR;
  input [3 : 0] S_AXI_AWID;
  input [7 : 0] S_AXI_AWLEN;
  input [2 : 0] S_AXI_AWSIZE;
  input [1 : 0] S_AXI_AWBURST;
  input [3 : 0] S_AXI_AWCACHE;
  input [2 : 0] S_AXI_AWPROT;
  input [3 : 0] S_AXI_ARID;
  input [7 : 0] S_AXI_ARLEN;
  input [2 : 0] S_AXI_ARSIZE;
  input [1 : 0] S_AXI_ARBURST;
  input [3 : 0] S_AXI_ARCACHE;
  input [2 : 0] S_AXI_ARPROT;
  output [31 : 0] S_AXI_RDATA;
  output [1 : 0] S_AXI_RRESP;
  output [1 : 0] S_AXI_BRESP;
  output [3 : 0] S_AXI_BID;
  output [3 : 0] S_AXI_RID;
  wire S_AXI_AWID_3_IBUF_0;
  wire S_AXI_AWID_2_IBUF_1;
  wire S_AXI_AWID_1_IBUF_2;
  wire S_AXI_AWID_0_IBUF_3;
  wire S_AXI_AWLEN_7_IBUF_4;
  wire S_AXI_AWLEN_6_IBUF_5;
  wire S_AXI_AWLEN_5_IBUF_6;
  wire S_AXI_AWLEN_4_IBUF_7;
  wire S_AXI_AWLEN_3_IBUF_8;
  wire S_AXI_AWLEN_2_IBUF_9;
  wire S_AXI_AWLEN_1_IBUF_10;
  wire S_AXI_AWLEN_0_IBUF_11;
  wire S_AXI_ARID_3_IBUF_12;
  wire S_AXI_ARID_2_IBUF_13;
  wire S_AXI_ARID_1_IBUF_14;
  wire S_AXI_ARID_0_IBUF_15;
  wire S_AXI_ARLEN_7_IBUF_16;
  wire S_AXI_ARLEN_6_IBUF_17;
  wire S_AXI_ARLEN_5_IBUF_18;
  wire S_AXI_ARLEN_4_IBUF_19;
  wire S_AXI_ARLEN_3_IBUF_20;
  wire S_AXI_ARLEN_2_IBUF_21;
  wire S_AXI_ARLEN_1_IBUF_22;
  wire S_AXI_ARLEN_0_IBUF_23;
  wire S_AXI_ACLK_BUFGP_24;
  wire S_AXI_ARESETN_IBUF_25;
  wire S_AXI_AWVALID_IBUF_26;
  wire S_AXI_WVALID_IBUF_27;
  wire S_AXI_BREADY_IBUF_28;
  wire S_AXI_ARVALID_IBUF_29;
  wire S_AXI_RREADY_IBUF_30;
  wire S_AXI_RDATA_0_OBUF_40;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_reg_41 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWREADY_42 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wready_cmb ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/bvalid_reg_44 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARREADY_45 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_46 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_47 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_reg_48 ;
  wire user_IP2Bus_AddrAck;
  wire user_IP2Bus_RdAck;
  wire N0;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ;
  wire \AXI_SLAVE_BURST_I/ORed_CE ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/last_data_reg_58 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_cmb_int ;
  wire \AXI_SLAVE_BURST_I/wr_cycle_cmb ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_61 ;
  wire \AXI_SLAVE_BURST_I/store_addr_info ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ;
  wire \AXI_SLAVE_BURST_I/Enable_CS ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWVALID_rw_flag_reg_AND_24_o1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In4 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_6_mand1_72 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_5_mand1_75 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_4_mand1_78 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_3_mand1_81 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_2_mand1_84 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_1_mand1_87 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand1_90 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<7>1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<6>1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<5>1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<4>1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<3>1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<2>1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<1>1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<0>1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In41_122 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In3_123 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0475_inv ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_ORed_CE_OR_79_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/awready_cmb ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/second_last_data_ored_out_AND_47_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cntr_ld_en ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/arready_cmb ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_rw_flag_reg_OR_73_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt[7]_reduce_or_76_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/bvalid_cmb ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_cmb_int_145 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_Rd_data_sm_ps_IDLE_AND_50_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_ld ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_16_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_4_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_153 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_single_reg_163 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_WAIT_WR_DATA ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_166 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_reg_175 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_cycle_reg_176 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_178 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWLEN[7]_reduce_or_3_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/_n0036_inv ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<1> ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<2> ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<3> ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/_n0036_inv ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<1> ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<2> ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<3> ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count7 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count6 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count5 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count4 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count3 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count2 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In_219 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count[7]_reduce_or_9_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_cmb ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_cmb ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_232 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_233 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0067_inv ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/MEM_DECODE_GEN[0].temp_avalid ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_clear_int ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_clear_int ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/Bus2IP_Resetn_Rst_CS_OR_137_o ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_reg_1_240 ;
  wire \USER_LOGIC_I/mem_read_ack_dly2_241 ;
  wire \USER_LOGIC_I/mem_read_ack_dly1_242 ;
  wire N2;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int11 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In1_245 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In1_246 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In3_247 ;
  wire N4;
  wire N6;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int2 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int21_251 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup11 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In1_254 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In2_255 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_Enable_CS21 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int2 ;
  wire N8;
  wire N10;
  wire N12;
  wire N14;
  wire N16;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In2_263 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In3_264 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rvalid_cmb1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb1 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb11_267 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb12 ;
  wire N18;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv2 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0067_inv2 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_rstpot_353 ;
  wire N20;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/last_data_reg_rstpot_355 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_single_reg_rstpot_356 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_rstpot_357 ;
  wire N25;
  wire N26;
  wire N30;
  wire N34;
  wire N36;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_reg_rstpot_363 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_rstpot_364 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_rstpot_365 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_rstpot_366 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_rstpot_367 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_rstpot_368 ;
  wire N38;
  wire N40;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP_1_rstpot_371 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_rstpot_372 ;
  wire N57;
  wire N58;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out_0_rstpot_375 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out_0_rstpot_376 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_rstpot_377 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_rstpot_378 ;
  wire N60;
  wire N61;
  wire N63;
  wire N64;
  wire N66;
  wire N67;
  wire N75;
  wire N77;
  wire N81;
  wire N82;
  wire N84;
  wire N87;
  wire N89;
  wire N90;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_out_i_0_rstpot_393 ;
  wire N92;
  wire N93;
  wire N94;
  wire N96;
  wire N100;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_0_rstpot_399 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_0_rstpot_400 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_1_rstpot_401 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_2_rstpot_402 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_3_rstpot_403 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_4_rstpot_404 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_5_rstpot_405 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_1_rstpot_406 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_6_rstpot_407 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_2_rstpot_408 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7_rstpot_409 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_3_rstpot_410 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_1_411 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_4_rstpot_412 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_5_rstpot_413 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_6_rstpot_414 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_2_415 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_1_416 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_1_417 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_1_418 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_2_419 ;
  wire \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_store_addr_info_int11_420 ;
  wire N102;
  wire N103;
  wire [3 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID ;
  wire [1 : 1] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP ;
  wire [3 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID ;
  wire [0 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_out_i ;
  wire [7 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut ;
  wire [6 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy ;
  wire [7 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut ;
  wire [6 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy ;
  wire [7 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result ;
  wire [7 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt ;
  wire [7 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt ;
  wire [3 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out ;
  wire [2 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out ;
  wire [7 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut ;
  wire [6 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy ;
  wire [7 : 0] \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count ;
  VCC   XST_VCC (
    .P(N0)
  );
  GND   XST_GND (
    .G(S_AXI_RDATA_0_OBUF_40)
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_xor<7>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [6]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [7]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [7])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_xor<6>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [5]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [6]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [6])
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy<6>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [5]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_6_mand1_72 ),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [6]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [6])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_xor<5>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [4]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [5]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [5])
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy<5>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [4]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_5_mand1_75 ),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [5]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [5])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_xor<4>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [3]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [4]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [4])
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy<4>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [3]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_4_mand1_78 ),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [4]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [4])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_xor<3>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [2]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [3]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [3])
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy<3>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [2]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_3_mand1_81 ),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [3]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [3])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_xor<2>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [1]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [2]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [2])
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy<2>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [1]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_2_mand1_84 ),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [2]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [2])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_xor<1>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [0]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [1]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [1])
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy<1>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [0]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_1_mand1_87 ),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [1]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [1])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_xor<0>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand ),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [0]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [0])
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy<0>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand ),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand1_90 ),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [0]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_cy [0])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_xor<7>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [6]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [7]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<7>1 )
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_xor<6>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [5]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [6]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<6>1 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy<6>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [5]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [6]),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [6]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [6])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_xor<5>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [4]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [5]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<5>1 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy<5>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [4]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [5]),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [5]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [5])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_xor<4>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [3]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [4]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<4>1 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy<4>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [3]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [4]),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [4]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [4])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_xor<3>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [2]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [3]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<3>1 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy<3>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [2]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [3]),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [3]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [3])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_xor<2>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [1]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [2]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<2>1 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy<2>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [1]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [2]),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [2]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [2])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_xor<1>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [0]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [1]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<1>1 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy<1>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [0]),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [1]),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [1]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [1])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_xor<0>  (
    .CI(S_AXI_RDATA_0_OBUF_40),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [0]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<0>1 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy<0>  (
    .CI(S_AXI_RDATA_0_OBUF_40),
    .DI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [0]),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [0]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_cy [0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_WAIT_WR_DATA ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_7  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<7>1 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 )
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_cmb_int ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_reg_175 )
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_cycle_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/wr_cycle_cmb ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_cycle_reg_176 )
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/bvalid_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0475_inv ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/bvalid_cmb ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/bvalid_reg_44 )
  );
  FDS   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 )
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_reg_48 )
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWREADY  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/awready_cmb ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWREADY_42 )
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARREADY  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/arready_cmb ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARREADY_45 )
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID_3  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/arready_cmb ),
    .D(S_AXI_ARID_3_IBUF_12),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID [3])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID_2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/arready_cmb ),
    .D(S_AXI_ARID_2_IBUF_13),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID [2])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/arready_cmb ),
    .D(S_AXI_ARID_1_IBUF_14),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID [1])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID_0  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/arready_cmb ),
    .D(S_AXI_ARID_0_IBUF_15),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID [0])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID_3  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/awready_cmb ),
    .D(S_AXI_AWID_3_IBUF_0),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID [3])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID_2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/awready_cmb ),
    .D(S_AXI_AWID_2_IBUF_1),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID [2])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/awready_cmb ),
    .D(S_AXI_AWID_1_IBUF_2),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID [1])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID_0  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/awready_cmb ),
    .D(S_AXI_AWID_0_IBUF_3),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID [0])
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(N0),
    .R(S_AXI_ARESETN_IBUF_25),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 )
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_Rd_data_sm_ps_IDLE_AND_50_o ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_rw_flag_reg_OR_73_o ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/ORed_CE ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_178 )
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out_3  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/_n0036_inv ),
    .D
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<3> )
,
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int )
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out_2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/_n0036_inv ),
    .D
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<2> )
,
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [2])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/_n0036_inv ),
    .D
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<1> )
,
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [1])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out_3  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/_n0036_inv ),
    .D
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<3> )
,
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [3])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out_2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/_n0036_inv ),
    .D
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<2> )
,
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [2])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/_n0036_inv ),
    .D
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<1> )
,
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [1])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count_7  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count7 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [7])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count_6  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count6 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [6])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count_5  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count5 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [5])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count_4  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count4 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [4])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count_3  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count3 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [3])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count_2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count2 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [2])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count1 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [1])
  );
  FDRE   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count_0  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [0])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_xor<7>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [6]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [7]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count7 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut<7>  (
    .I0(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [7]),
    .I2(S_AXI_ARLEN_7_IBUF_16),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [7])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_xor<6>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [5]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [6]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count6 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy<6>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [5]),
    .DI(N0),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [6]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut<6>  (
    .I0(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [6]),
    .I2(S_AXI_ARLEN_6_IBUF_17),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [6])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_xor<5>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [4]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [5]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count5 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy<5>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [4]),
    .DI(N0),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [5]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut<5>  (
    .I0(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [5]),
    .I2(S_AXI_ARLEN_5_IBUF_18),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [5])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_xor<4>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [3]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [4]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count4 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy<4>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [3]),
    .DI(N0),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [4]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut<4>  (
    .I0(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [4]),
    .I2(S_AXI_ARLEN_4_IBUF_19),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [4])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_xor<3>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [2]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [3]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count3 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy<3>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [2]),
    .DI(N0),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [3]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut<3>  (
    .I0(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [3]),
    .I2(S_AXI_ARLEN_3_IBUF_20),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [3])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_xor<2>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [1]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [2]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count2 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy<2>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [1]),
    .DI(N0),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [2]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut<2>  (
    .I0(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [2]),
    .I2(S_AXI_ARLEN_2_IBUF_21),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [2])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_xor<1>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [0]),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [1]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count1 )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy<1>  (
    .CI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [0]),
    .DI(N0),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [1]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut<1>  (
    .I0(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [1]),
    .I2(S_AXI_ARLEN_1_IBUF_22),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [1])
  );
  XORCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_xor<0>  (
    .CI(\AXI_SLAVE_BURST_I/store_addr_info ),
    .LI(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [0]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count )
  );
  MUXCY   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy<0>  (
    .CI(\AXI_SLAVE_BURST_I/store_addr_info ),
    .DI(N0),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [0]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut<0>  (
    .I0(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [0]),
    .I2(S_AXI_ARLEN_0_IBUF_23),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mcount_rd_data_count_lut [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_reg_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .CE(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 ),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/MEM_DECODE_GEN[0].temp_avalid ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_reg_1_240 )
  );
  FDR   \USER_LOGIC_I/mem_read_ack_dly2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\USER_LOGIC_I/mem_read_ack_dly2_241 )
  );
  FDR   \USER_LOGIC_I/mem_read_ack_dly1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\USER_LOGIC_I/mem_read_ack_dly1_242 )
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_awready_cmb11  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In4 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I3(S_AXI_AWVALID_IBUF_26),
    .I4(S_AXI_ARVALID_IBUF_29),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/awready_cmb )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWVALID_rw_flag_reg_AND_24_o11  (
    .I0(S_AXI_AWVALID_IBUF_26),
    .I1(S_AXI_WVALID_IBUF_27),
    .I2(S_AXI_ARVALID_IBUF_29),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWVALID_rw_flag_reg_AND_24_o1 )
  );
  LUT4 #(
    .INIT ( 16'h4C00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_16_o1  (
    .I0(S_AXI_AWVALID_IBUF_26),
    .I1(S_AXI_ARVALID_IBUF_29),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_16_o )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_4_o1  (
    .I0(S_AXI_ARVALID_IBUF_29),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .I2(S_AXI_AWVALID_IBUF_26),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_4_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o )
  );
  LUT6 #(
    .INIT ( 64'h44440444EEEEFEEE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_bvalid_cmb11  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I5(S_AXI_BREADY_IBUF_28),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/bvalid_cmb )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In41  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_1_416 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_1_418 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In4 )
  );
  LUT4 #(
    .INIT ( 16'hAE80 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0475_inv1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0475_inv )
  );
  LUT5 #(
    .INIT ( 32'hFAF0F8F0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_out_i [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt[7]_reduce_or_76_o ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In31  (
    .I0(S_AXI_WVALID_IBUF_27),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/last_data_reg_58 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_1_417 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In3_123 )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_rw_flag_reg_OR_73_o1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .I1(S_AXI_ARVALID_IBUF_29),
    .I2(S_AXI_AWVALID_IBUF_26),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_rw_flag_reg_OR_73_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_Rd_data_sm_ps_IDLE_AND_50_o1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_Rd_data_sm_ps_IDLE_AND_50_o )
  );
  LUT5 #(
    .INIT ( 32'h00000180 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<3>1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [2]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [1]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [0]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_153 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cntr_ld_en ),
    .O
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<3> )

  );
  LUT4 #(
    .INIT ( 16'h0096 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<1>1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [1]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [0]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_153 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cntr_ld_en ),
    .O
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<1> )

  );
  LUT5 #(
    .INIT ( 32'hFFFFA96A ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<2>1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [2]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [1]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [0]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_153 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cntr_ld_en ),
    .O
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<2> )

  );
  LUT5 #(
    .INIT ( 32'h00000180 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<3>1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [2]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [1]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [0]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_166 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_ld ),
    .O
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<3> )

  );
  LUT4 #(
    .INIT ( 16'hFF96 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<1>1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [1]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [0]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_166 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_ld ),
    .O
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<1> )

  );
  LUT5 #(
    .INIT ( 32'hFFFFA96A ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<2>1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [2]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [1]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [0]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_166 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_ld ),
    .O
(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out[3]_INFERRED_GEN.load_in_x[3]_mux_6_OUT<2> )

  );
  LUT4 #(
    .INIT ( 16'hE0EE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rresp_cmb11  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_233 ),
    .I3(\AXI_SLAVE_BURST_I/wr_cycle_cmb ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_cmb )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_47 ),
    .I1(S_AXI_RREADY_IBUF_30),
    .I2(\AXI_SLAVE_BURST_I/store_addr_info ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/_n0127_inv )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/Mmux_ored_ce_int11  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/ORed_CE )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \USER_LOGIC_I/mem_read_ack1  (
    .I0(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I1(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .O(user_IP2Bus_RdAck)
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wready_cmb1_SW0  (
    .I0(S_AXI_AWVALID_IBUF_26),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(S_AXI_ARVALID_IBUF_29),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'h1133105511331044 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wready_cmb1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I5(N2),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wready_cmb )
  );
  LUT6 #(
    .INIT ( 64'h0F0F0F0F0F0C0F04 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In1  (
    .I0(S_AXI_ARVALID_IBUF_29),
    .I1(S_AXI_AWVALID_IBUF_26),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_1_411 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_2_419 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In1_245 )
  );
  LUT4 #(
    .INIT ( 16'h00C4 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In1  (
    .I0(S_AXI_ARVALID_IBUF_29),
    .I1(S_AXI_AWVALID_IBUF_26),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In1_246 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF5FD5FFFF0A80 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In4  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In41_122 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In3_123 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In3_247 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFD ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In41_SW0  (
    .I0(S_AXI_WVALID_IBUF_27),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [7]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [4]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [6]),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [5]),
    .O(N4)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In41  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [0]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [3]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [2]),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [1]),
    .I5(N4),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In41_122 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/second_last_data_ored_out_AND_47_o<0>_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [4]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [7]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [6]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [5]),
    .O(N6)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/second_last_data_ored_out_AND_47_o<0>  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [0]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [3]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [2]),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [1]),
    .I5(N6),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/second_last_data_ored_out_AND_47_o )
  );
  LUT4 #(
    .INIT ( 16'h1101 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int21  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int2 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFFFFFFFFFF0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup12  (
    .I0(S_AXI_RREADY_IBUF_30),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_46 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup13  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_2_415 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup11 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA3000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup14  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_reg_48 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_16_o ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup11 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup1 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup )
  );
  LUT5 #(
    .INIT ( 32'hBAAA3000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup113  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_reg_48 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_16_o ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup11 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup1 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int )
  );
  LUT6 #(
    .INIT ( 64'hFF553FFF00000000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In1  (
    .I0(S_AXI_BREADY_IBUF_28),
    .I1(S_AXI_RREADY_IBUF_30),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_46 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_1_416 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_1_418 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In1_254 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF4CFFFFFF00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In2  (
    .I0(S_AXI_AWVALID_IBUF_26),
    .I1(S_AXI_ARVALID_IBUF_29),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In3_123 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In1_254 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In4 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In2_255 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8880 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In3  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In41_122 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In2_255 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_Enable_CS23  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_Enable_CS21 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(\AXI_SLAVE_BURST_I/Enable_CS )
  );
  LUT6 #(
    .INIT ( 64'h4CCC4CCC44CCCCCC ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int21  (
    .I0(S_AXI_BREADY_IBUF_28),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_cycle_reg_176 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88B80000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int23  (
    .I0(S_AXI_WVALID_IBUF_27),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWVALID_rw_flag_reg_AND_24_o1 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_4_o ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_rnw_cmb_dup11 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int2 ),
    .O(\AXI_SLAVE_BURST_I/wr_cycle_cmb )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/out7_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [7]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [6]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [5]),
    .O(N8)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/out7  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [3]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [2]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [1]),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [4]),
    .I5(N8),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt[7]_reduce_or_76_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/out5_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [5]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [6]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [7]),
    .O(N10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/out5  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [1]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [2]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [3]),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [4]),
    .I5(N10),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_cmb_int_SW0  (
    .I0(S_AXI_ARLEN_2_IBUF_21),
    .I1(S_AXI_ARLEN_1_IBUF_22),
    .I2(S_AXI_ARLEN_0_IBUF_23),
    .O(N12)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_cmb_int  (
    .I0(S_AXI_ARLEN_7_IBUF_16),
    .I1(S_AXI_ARLEN_6_IBUF_17),
    .I2(S_AXI_ARLEN_5_IBUF_18),
    .I3(S_AXI_ARLEN_4_IBUF_19),
    .I4(S_AXI_ARLEN_3_IBUF_20),
    .I5(N12),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_cmb_int_145 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/out_SW0  (
    .I0(S_AXI_AWLEN_2_IBUF_9),
    .I1(S_AXI_AWLEN_1_IBUF_10),
    .I2(S_AXI_AWLEN_0_IBUF_11),
    .O(N14)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/out  (
    .I0(S_AXI_AWLEN_7_IBUF_4),
    .I1(S_AXI_AWLEN_6_IBUF_5),
    .I2(S_AXI_AWLEN_5_IBUF_6),
    .I3(S_AXI_AWLEN_4_IBUF_7),
    .I4(S_AXI_AWLEN_3_IBUF_8),
    .I5(N14),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWLEN[7]_reduce_or_3_o )
  );
  LUT6 #(
    .INIT ( 64'hB3B3B3B3B3B3B300 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In_SW0  (
    .I0(S_AXI_RREADY_IBUF_30),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [0]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_47 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I4(user_IP2Bus_RdAck),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(N16)
  );
  LUT3 #(
    .INIT ( 8'hB3 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In1  (
    .I0(S_AXI_RREADY_IBUF_30),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [0]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_47 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb11_267 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In2  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I1(S_AXI_RREADY_IBUF_30),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_232 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In2_263 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rvalid_cmb11  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rvalid_cmb1 )
  );
  LUT6 #(
    .INIT ( 64'hF7F4F7F7F714F714 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rvalid_cmb12  (
    .I0(S_AXI_RREADY_IBUF_30),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_232 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_233 ),
    .I3(user_IP2Bus_RdAck),
    .I4(\AXI_SLAVE_BURST_I/wr_cycle_cmb ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rvalid_cmb1 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_cmb )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb11  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_232 ),
    .I1(S_AXI_RREADY_IBUF_30),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_233 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb1 )
  );
  LUT6 #(
    .INIT ( 64'h0000F0000202F202 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb13  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_61 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_232 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_233 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb11_267 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count[7]_reduce_or_9_o ),
    .I5(\AXI_SLAVE_BURST_I/wr_cycle_cmb ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb12 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/out_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [5]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [4]),
    .O(N18)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/out  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [2]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [1]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [7]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [6]),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [3]),
    .I5(N18),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count[7]_reduce_or_9_o )
  );
  LUT6 #(
    .INIT ( 64'h888800000000D800 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv21  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I1(S_AXI_WVALID_IBUF_27),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWVALID_rw_flag_reg_AND_24_o1 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv2 )
  );
  LUT5 #(
    .INIT ( 32'h33B322A2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0067_inv21  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(S_AXI_RREADY_IBUF_30),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_46 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_16_o ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0067_inv2 )
  );
  IBUF   S_AXI_AWID_3_IBUF (
    .I(S_AXI_AWID[3]),
    .O(S_AXI_AWID_3_IBUF_0)
  );
  IBUF   S_AXI_AWID_2_IBUF (
    .I(S_AXI_AWID[2]),
    .O(S_AXI_AWID_2_IBUF_1)
  );
  IBUF   S_AXI_AWID_1_IBUF (
    .I(S_AXI_AWID[1]),
    .O(S_AXI_AWID_1_IBUF_2)
  );
  IBUF   S_AXI_AWID_0_IBUF (
    .I(S_AXI_AWID[0]),
    .O(S_AXI_AWID_0_IBUF_3)
  );
  IBUF   S_AXI_AWLEN_7_IBUF (
    .I(S_AXI_AWLEN[7]),
    .O(S_AXI_AWLEN_7_IBUF_4)
  );
  IBUF   S_AXI_AWLEN_6_IBUF (
    .I(S_AXI_AWLEN[6]),
    .O(S_AXI_AWLEN_6_IBUF_5)
  );
  IBUF   S_AXI_AWLEN_5_IBUF (
    .I(S_AXI_AWLEN[5]),
    .O(S_AXI_AWLEN_5_IBUF_6)
  );
  IBUF   S_AXI_AWLEN_4_IBUF (
    .I(S_AXI_AWLEN[4]),
    .O(S_AXI_AWLEN_4_IBUF_7)
  );
  IBUF   S_AXI_AWLEN_3_IBUF (
    .I(S_AXI_AWLEN[3]),
    .O(S_AXI_AWLEN_3_IBUF_8)
  );
  IBUF   S_AXI_AWLEN_2_IBUF (
    .I(S_AXI_AWLEN[2]),
    .O(S_AXI_AWLEN_2_IBUF_9)
  );
  IBUF   S_AXI_AWLEN_1_IBUF (
    .I(S_AXI_AWLEN[1]),
    .O(S_AXI_AWLEN_1_IBUF_10)
  );
  IBUF   S_AXI_AWLEN_0_IBUF (
    .I(S_AXI_AWLEN[0]),
    .O(S_AXI_AWLEN_0_IBUF_11)
  );
  IBUF   S_AXI_ARID_3_IBUF (
    .I(S_AXI_ARID[3]),
    .O(S_AXI_ARID_3_IBUF_12)
  );
  IBUF   S_AXI_ARID_2_IBUF (
    .I(S_AXI_ARID[2]),
    .O(S_AXI_ARID_2_IBUF_13)
  );
  IBUF   S_AXI_ARID_1_IBUF (
    .I(S_AXI_ARID[1]),
    .O(S_AXI_ARID_1_IBUF_14)
  );
  IBUF   S_AXI_ARID_0_IBUF (
    .I(S_AXI_ARID[0]),
    .O(S_AXI_ARID_0_IBUF_15)
  );
  IBUF   S_AXI_ARLEN_7_IBUF (
    .I(S_AXI_ARLEN[7]),
    .O(S_AXI_ARLEN_7_IBUF_16)
  );
  IBUF   S_AXI_ARLEN_6_IBUF (
    .I(S_AXI_ARLEN[6]),
    .O(S_AXI_ARLEN_6_IBUF_17)
  );
  IBUF   S_AXI_ARLEN_5_IBUF (
    .I(S_AXI_ARLEN[5]),
    .O(S_AXI_ARLEN_5_IBUF_18)
  );
  IBUF   S_AXI_ARLEN_4_IBUF (
    .I(S_AXI_ARLEN[4]),
    .O(S_AXI_ARLEN_4_IBUF_19)
  );
  IBUF   S_AXI_ARLEN_3_IBUF (
    .I(S_AXI_ARLEN[3]),
    .O(S_AXI_ARLEN_3_IBUF_20)
  );
  IBUF   S_AXI_ARLEN_2_IBUF (
    .I(S_AXI_ARLEN[2]),
    .O(S_AXI_ARLEN_2_IBUF_21)
  );
  IBUF   S_AXI_ARLEN_1_IBUF (
    .I(S_AXI_ARLEN[1]),
    .O(S_AXI_ARLEN_1_IBUF_22)
  );
  IBUF   S_AXI_ARLEN_0_IBUF (
    .I(S_AXI_ARLEN[0]),
    .O(S_AXI_ARLEN_0_IBUF_23)
  );
  IBUF   S_AXI_ARESETN_IBUF (
    .I(S_AXI_ARESETN),
    .O(S_AXI_ARESETN_IBUF_25)
  );
  IBUF   S_AXI_AWVALID_IBUF (
    .I(S_AXI_AWVALID),
    .O(S_AXI_AWVALID_IBUF_26)
  );
  IBUF   S_AXI_WVALID_IBUF (
    .I(S_AXI_WVALID),
    .O(S_AXI_WVALID_IBUF_27)
  );
  IBUF   S_AXI_BREADY_IBUF (
    .I(S_AXI_BREADY),
    .O(S_AXI_BREADY_IBUF_28)
  );
  IBUF   S_AXI_ARVALID_IBUF (
    .I(S_AXI_ARVALID),
    .O(S_AXI_ARVALID_IBUF_29)
  );
  IBUF   S_AXI_RREADY_IBUF (
    .I(S_AXI_RREADY),
    .O(S_AXI_RREADY_IBUF_30)
  );
  OBUF   S_AXI_RDATA_31_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[31])
  );
  OBUF   S_AXI_RDATA_30_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[30])
  );
  OBUF   S_AXI_RDATA_29_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[29])
  );
  OBUF   S_AXI_RDATA_28_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[28])
  );
  OBUF   S_AXI_RDATA_27_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[27])
  );
  OBUF   S_AXI_RDATA_26_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[26])
  );
  OBUF   S_AXI_RDATA_25_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[25])
  );
  OBUF   S_AXI_RDATA_24_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[24])
  );
  OBUF   S_AXI_RDATA_23_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[23])
  );
  OBUF   S_AXI_RDATA_22_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[22])
  );
  OBUF   S_AXI_RDATA_21_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[21])
  );
  OBUF   S_AXI_RDATA_20_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[20])
  );
  OBUF   S_AXI_RDATA_19_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[19])
  );
  OBUF   S_AXI_RDATA_18_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[18])
  );
  OBUF   S_AXI_RDATA_17_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[17])
  );
  OBUF   S_AXI_RDATA_16_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[16])
  );
  OBUF   S_AXI_RDATA_15_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[15])
  );
  OBUF   S_AXI_RDATA_14_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[14])
  );
  OBUF   S_AXI_RDATA_13_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[13])
  );
  OBUF   S_AXI_RDATA_12_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[12])
  );
  OBUF   S_AXI_RDATA_11_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[11])
  );
  OBUF   S_AXI_RDATA_10_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[10])
  );
  OBUF   S_AXI_RDATA_9_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[9])
  );
  OBUF   S_AXI_RDATA_8_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[8])
  );
  OBUF   S_AXI_RDATA_7_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[7])
  );
  OBUF   S_AXI_RDATA_6_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[6])
  );
  OBUF   S_AXI_RDATA_5_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[5])
  );
  OBUF   S_AXI_RDATA_4_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[4])
  );
  OBUF   S_AXI_RDATA_3_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[3])
  );
  OBUF   S_AXI_RDATA_2_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[2])
  );
  OBUF   S_AXI_RDATA_1_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[1])
  );
  OBUF   S_AXI_RDATA_0_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RDATA[0])
  );
  OBUF   S_AXI_RRESP_1_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_reg_41 ),
    .O(S_AXI_RRESP[1])
  );
  OBUF   S_AXI_RRESP_0_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_RRESP[0])
  );
  OBUF   S_AXI_BRESP_1_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP [1]),
    .O(S_AXI_BRESP[1])
  );
  OBUF   S_AXI_BRESP_0_OBUF (
    .I(S_AXI_RDATA_0_OBUF_40),
    .O(S_AXI_BRESP[0])
  );
  OBUF   S_AXI_BID_3_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID [3]),
    .O(S_AXI_BID[3])
  );
  OBUF   S_AXI_BID_2_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID [2]),
    .O(S_AXI_BID[2])
  );
  OBUF   S_AXI_BID_1_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID [1]),
    .O(S_AXI_BID[1])
  );
  OBUF   S_AXI_BID_0_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BID [0]),
    .O(S_AXI_BID[0])
  );
  OBUF   S_AXI_RID_3_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID [3]),
    .O(S_AXI_RID[3])
  );
  OBUF   S_AXI_RID_2_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID [2]),
    .O(S_AXI_RID[2])
  );
  OBUF   S_AXI_RID_1_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID [1]),
    .O(S_AXI_RID[1])
  );
  OBUF   S_AXI_RID_0_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_RID [0]),
    .O(S_AXI_RID[0])
  );
  OBUF   S_AXI_ARREADY_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARREADY_45 ),
    .O(S_AXI_ARREADY)
  );
  OBUF   S_AXI_RVALID_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_47 ),
    .O(S_AXI_RVALID)
  );
  OBUF   S_AXI_WREADY_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wready_cmb ),
    .O(S_AXI_WREADY)
  );
  OBUF   S_AXI_BVALID_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/bvalid_reg_44 ),
    .O(S_AXI_BVALID)
  );
  OBUF   S_AXI_AWREADY_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWREADY_42 ),
    .O(S_AXI_AWREADY)
  );
  OBUF   S_AXI_RLAST_OBUF (
    .I(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_46 ),
    .O(S_AXI_RLAST)
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_rstpot_353 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_166 )
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int13_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(N20)
  );
  LUT6 #(
    .INIT ( 64'hBBAABB00AAAAA800 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int23  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_reg_175 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(N20),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int2 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int21_251 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int11 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_cmb_int )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/last_data_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/last_data_reg_rstpot_355 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/last_data_reg_58 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_single_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_single_reg_rstpot_356 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_single_reg_163 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_rstpot_357 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_61 )
  );
  LUT6 #(
    .INIT ( 64'h00FF00FF0F0F0E1F ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int12  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I1(user_IP2Bus_RdAck),
    .I2(N26),
    .I3(N25),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt[7]_reduce_or_76_o ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int11 )
  );
  LUT6 #(
    .INIT ( 64'h0000000003000200 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_166 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(N30),
    .I3(\AXI_SLAVE_BURST_I/ORed_CE ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_ORed_CE_OR_79_o ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_rstpot_353 )
  );
  LUT5 #(
    .INIT ( 32'h88C00000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_cmb_int_145 ),
    .I1(S_AXI_ARESETN_IBUF_25),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_61 ),
    .I3(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_rstpot_357 )
  );
  LUT5 #(
    .INIT ( 32'h0000A2AA ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [3]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I2(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I3(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int )
  );
  LUT6 #(
    .INIT ( 64'hC0D1C0C0CCDDCCCC ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_232 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_233 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count[7]_reduce_or_9_o ),
    .I3(\AXI_SLAVE_BURST_I/wr_cycle_cmb ),
    .I4(N34),
    .I5(N16),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In_219 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/out_SW1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [7]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [6]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [3]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [2]),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_count [1]),
    .O(N36)
  );
  LUT6 #(
    .INIT ( 64'h0000505033007350 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In3  (
    .I0(N18),
    .I1(user_IP2Bus_RdAck),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb11_267 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In2_263 ),
    .I4(N36),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In3_264 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_reg_rstpot_363 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_reg_41 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_rstpot_364 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_47 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_rstpot_365 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_46 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_rstpot_366 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_rstpot_367 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_233 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_rstpot_368 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_232 )
  );
  LUT3 #(
    .INIT ( 8'h57 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_rstpot  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In_219 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_rstpot_366 )
  );
  LUT6 #(
    .INIT ( 64'hA5AA0F00C3CC0F00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut<2>1  (
    .I0(S_AXI_ARLEN_2_IBUF_21),
    .I1(S_AXI_AWLEN_2_IBUF_9),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [2]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand ),
    .I4(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hA5AA0F00C3CC0F00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut<3>1  (
    .I0(S_AXI_ARLEN_3_IBUF_20),
    .I1(S_AXI_AWLEN_3_IBUF_8),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [3]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand ),
    .I4(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hA5AA0F00C3CC0F00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut<4>1  (
    .I0(S_AXI_ARLEN_4_IBUF_19),
    .I1(S_AXI_AWLEN_4_IBUF_7),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [4]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand ),
    .I4(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [4])
  );
  LUT6 #(
    .INIT ( 64'hA5AA0F00C3CC0F00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut<5>1  (
    .I0(S_AXI_ARLEN_5_IBUF_18),
    .I1(S_AXI_AWLEN_5_IBUF_6),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [5]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand ),
    .I4(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [5])
  );
  LUT6 #(
    .INIT ( 64'hA5AA0F00C3CC0F00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut<6>1  (
    .I0(S_AXI_ARLEN_6_IBUF_17),
    .I1(S_AXI_AWLEN_6_IBUF_5),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [6]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand ),
    .I4(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_rstpot  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In_219 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_rstpot_367 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_rstpot  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_rstpot_368 )
  );
  LUT6 #(
    .INIT ( 64'h00C044C000000000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_single_reg_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWLEN[7]_reduce_or_3_o ),
    .I1(S_AXI_ARESETN_IBUF_25),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_single_reg_163 ),
    .I3(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_single_reg_rstpot_356 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_rstpot  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_cmb ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In_219 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rvalid_reg_rstpot_364 )
  );
  LUT6 #(
    .INIT ( 64'h0302030003000300 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0067_inv22  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0067_inv2 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_Enable_CS21 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0067_inv )
  );
  LUT6 #(
    .INIT ( 64'hF4F4F4F704040407 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In4  (
    .I0(S_AXI_RREADY_IBUF_30),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_232 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_233 ),
    .I3(\AXI_SLAVE_BURST_I/wr_cycle_cmb ),
    .I4(N38),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In3_264 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_Enable_CS21_SW0  (
    .I0(S_AXI_RREADY_IBUF_30),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_46 ),
    .O(N40)
  );
  LUT6 #(
    .INIT ( 64'h55541110DDDC9998 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_Enable_CS22  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_4_o ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWVALID_rw_flag_reg_AND_24_o1 ),
    .I4(S_AXI_WVALID_IBUF_27),
    .I5(N40),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_Enable_CS21 )
  );
  LUT4 #(
    .INIT ( 16'hFFF4 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out1  (
    .I0(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I1(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \USER_LOGIC_I/IP2Bus_AddrAck1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I1(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I2(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .O(user_IP2Bus_AddrAck)
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP_1_rstpot_371 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP [1])
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_rstpot_372 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_153 )
  );
  LUT5 #(
    .INIT ( 32'h8AB30003 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o1_SW0  (
    .I0(S_AXI_BREADY_IBUF_28),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(N57)
  );
  LUT5 #(
    .INIT ( 32'hBBA30003 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o1_SW1  (
    .I0(S_AXI_BREADY_IBUF_28),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(N58)
  );
  LUT5 #(
    .INIT ( 32'h0F0F0E1F ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int22  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(N58),
    .I3(N57),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_axi_cycle_cmb_int21_251 )
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out_0  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out_0_rstpot_375 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [0])
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out_0  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out_0_rstpot_376 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/active_high_rst_177 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [0])
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_rstpot_377 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_clear_int ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 )
  );
  FDR   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_rstpot_378 ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_clear_int ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 )
  );
  LUT4 #(
    .INIT ( 16'hA200 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/last_data_reg_rstpot  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt[7]_reduce_or_76_o ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/second_last_data_ored_out_AND_47_o ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/axi_cycle_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/last_data_reg_rstpot_355 )
  );
  LUT5 #(
    .INIT ( 32'hFF44FF50 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cntr_ld_en1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_178 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cntr_ld_en )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_store_addr_info_int11  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_1_417 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_1_418 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_2_419 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(\AXI_SLAVE_BURST_I/store_addr_info )
  );
  LUT6 #(
    .INIT ( 64'h51555155AEAA5155 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/len_cmb<0>1_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In4 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_store_addr_info_int11_420 ),
    .O(N60)
  );
  LUT6 #(
    .INIT ( 64'hAEAAAEAAAEAA5155 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/len_cmb<0>1_SW1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In4 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_store_addr_info_int11_420 ),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'h0F0FCCAA3355F0F0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut<0>  (
    .I0(S_AXI_AWLEN_0_IBUF_11),
    .I1(S_AXI_ARLEN_0_IBUF_23),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .I4(N60),
    .I5(N61),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hAEAA515551555155 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/len_cmb<1>1_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [1]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In4 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(N63)
  );
  LUT6 #(
    .INIT ( 64'h3CFF5AFF3C005A00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut<1>  (
    .I0(S_AXI_AWLEN_1_IBUF_10),
    .I1(S_AXI_ARLEN_1_IBUF_22),
    .I2(N64),
    .I3(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .I5(N63),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [1])
  );
  LUT5 #(
    .INIT ( 32'h1011DCDD ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ORed_CE_addr_timeout_int_AND_58_o1_SW8  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I3(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(N66)
  );
  LUT6 #(
    .INIT ( 64'h000000AFCCCC40EF ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ORed_CE_addr_timeout_int_AND_58_o1_SW9  (
    .I0(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I2(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(N67)
  );
  LUT4 #(
    .INIT ( 16'hA599 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut<4>  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [4]),
    .I1(N66),
    .I2(N67),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [4])
  );
  LUT4 #(
    .INIT ( 16'hA599 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut<5>  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [5]),
    .I1(N66),
    .I2(N67),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [5])
  );
  LUT4 #(
    .INIT ( 16'hA599 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut<6>  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [6]),
    .I1(N66),
    .I2(N67),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [6])
  );
  LUT6 #(
    .INIT ( 64'hEEAAAAAAF0F0F0F0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_reg_1_240 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .I4(\AXI_SLAVE_BURST_I/Enable_CS ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0067_inv ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_rstpot_377 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_rstpot_372 )
  );
  LUT5 #(
    .INIT ( 32'h0000AAFE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP_1_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP [1]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP_1_rstpot_371 )
  );
  LUT6 #(
    .INIT ( 64'hAAEEAAAAF0F0F0F0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_reg_1_240 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .I4(\AXI_SLAVE_BURST_I/Enable_CS ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_rstpot_378 )
  );
  LUT4 #(
    .INIT ( 16'h55DF ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut<0>_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I1(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I2(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .O(N75)
  );
  LUT6 #(
    .INIT ( 64'h55AA5AA555AA9966 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut<0>  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(N75),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFBFFFA5559555A ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out_0_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_178 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_153 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I4(\AXI_SLAVE_BURST_I/ORed_CE ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cntr_ld_en ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/INFERRED_GEN.icount_out_0_rstpot_375 )
  );
  LUT6 #(
    .INIT ( 64'h0002000055565555 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out_0_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_166 ),
    .I2(user_IP2Bus_AddrAck),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I4(\AXI_SLAVE_BURST_I/ORed_CE ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_ld ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out_0_rstpot_376 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB0B0FFFFBB00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_ORed_CE_OR_79_o1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/INFERRED_GEN.icount_out [3]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_178 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_ORed_CE_OR_79_o )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555551 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/len_cmb<1>1_SW1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [1]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(N64)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFD ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_011  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand )
  );
  LUT3 #(
    .INIT ( 8'hB9 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_ARESETN_rd_data_sm_ns_IDLE_OR_124_o1_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1_233 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2_232 ),
    .I2(S_AXI_RREADY_IBUF_30),
    .O(N77)
  );
  LUT6 #(
    .INIT ( 64'hA808A808A8080000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_reg_rstpot  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_reg_41 ),
    .I2(N77),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_cmb ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In_219 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rresp_reg_rstpot_363 )
  );
  LUT6 #(
    .INIT ( 64'hA888A888A8880000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_rstpot  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb1 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Mmux_rlast_cmb12 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In_219 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rlast_reg_rstpot_365 )
  );
  LUT4 #(
    .INIT ( 16'hFF8F ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv22_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I2(S_AXI_WVALID_IBUF_27),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .O(N81)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv22_SW1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(N82)
  );
  LUT6 #(
    .INIT ( 64'h5F0A5F0A5F1B5F0A ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv23  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I1(N82),
    .I2(N81),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv2 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_Enable_CS21 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/_n0070_inv )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_clear_int1_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(N84)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o1_SW2  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_1_411 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_2_419 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(N87)
  );
  LUT6 #(
    .INIT ( 64'h5500555555005554 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1-In1  (
    .I0(S_AXI_WVALID_IBUF_27),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I4(N87),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_WAIT_WR_DATA )
  );
  LUT6 #(
    .INIT ( 64'hDDDDCCCF00000000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In3_SW0  (
    .I0(S_AXI_BREADY_IBUF_28),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_2_419 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(N89)
  );
  LUT4 #(
    .INIT ( 16'hDC00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In3_SW1  (
    .I0(S_AXI_BREADY_IBUF_28),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_1_416 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(N90)
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFFFA8A8 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In3  (
    .I0(S_AXI_WVALID_IBUF_27),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In1_245 ),
    .I3(N90),
    .I4(N89),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_out_i_0  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_out_i_0_rstpot_393 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_out_i [0])
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/Bus2IP_Resetn_Rst_CS_OR_137_o2_SW0  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(N92)
  );
  LUT5 #(
    .INIT ( 32'hFF55FD55 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/Bus2IP_Resetn_Rst_CS_OR_137_o2_SW1  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(N93)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/Bus2IP_Resetn_Rst_CS_OR_137_o2_SW2  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(N94)
  );
  LUT6 #(
    .INIT ( 64'hF6D4F7C4B290B380 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/Bus2IP_Resetn_Rst_CS_OR_137_o2  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(N94),
    .I3(N92),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o ),
    .I5(N93),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/Bus2IP_Resetn_Rst_CS_OR_137_o )
  );
  LUT5 #(
    .INIT ( 32'h55555510 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In21_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_61 ),
    .I1(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I2(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(N34)
  );
  LUT5 #(
    .INIT ( 32'h555555DF ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In21_SW1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rd_single_reg_61 ),
    .I1(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I2(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(N38)
  );
  LUT4 #(
    .INIT ( 16'hFFF4 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o1  (
    .I0(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I1(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o )
  );
  LUT5 #(
    .INIT ( 32'h0000FCAA ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_out_i_0_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_out_i [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_reg_1_240 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 ),
    .I3(\AXI_SLAVE_BURST_I/Enable_CS ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/Bus2IP_Resetn_Rst_CS_OR_137_o ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/cs_out_i_0_rstpot_393 )
  );
  LUT6 #(
    .INIT ( 64'h0000000002225777 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_addr_sm_ns_IDLE1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In41_122 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In3_247 ),
    .I5(N96),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE )
  );
  LUT6 #(
    .INIT ( 64'h55AA5AAA55AA99AA ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut<1>  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [1]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(N75),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h55AA5AAA55AA99AA ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut<2>  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [2]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(N75),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h55AA5AAA55AA99AA ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut<3>  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [3]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I2(N75),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFDCDCFFFFDDCC ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/_n0036_inv1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_ce_d1_178 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.dpto_cnt_en_153 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.DPTO_COUNTER_I/_n0036_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFBBFFFFFFAF ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/_n0036_inv1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_166 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I3(user_IP2Bus_AddrAck),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.APTO_COUNTER_I/_n0036_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF80 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_addr_sm_ns_IDLE1_SW0  (
    .I0(S_AXI_WVALID_IBUF_27),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/last_data_reg_58 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In2_255 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_WAIT_WR_DATA ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In ),
    .O(N96)
  );
  LUT6 #(
    .INIT ( 64'hA5AA0F00C3CC0F00 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut<7>1  (
    .I0(S_AXI_ARLEN_7_IBUF_16),
    .I1(S_AXI_AWLEN_7_IBUF_4),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [7]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand ),
    .I4(\AXI_SLAVE_BURST_I/store_addr_info ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_dup ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_burst_data_cnt_lut [7])
  );
  LUT6 #(
    .INIT ( 64'h66666CCC666666C6 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut<7>  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ored_out ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [7]),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .I3(N75),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Maccum_DPHASE_TOUT_GEN.pend_dack_cnt_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h888888A8 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/MEM_DECODE_GEN[0].temp_avalid1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ps_IDLE_int_57 ),
    .I1(S_AXI_AWVALID_IBUF_26),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_Enable_CS21 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/MEM_DECODE_GEN[0].temp_avalid )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF73FFFFFFFF ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_ld1  (
    .I0(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .I2(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rnw_cmb_int ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_ld )
  );
  LUT5 #(
    .INIT ( 32'h8888888D ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o1_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I2(S_AXI_AWVALID_IBUF_26),
    .I3(S_AXI_ARVALID_IBUF_29),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(N25)
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o1_SW1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I1(S_AXI_AWVALID_IBUF_26),
    .I2(S_AXI_ARVALID_IBUF_29),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(N26)
  );
  LUT5 #(
    .INIT ( 32'hEAEA2022 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_clear_int2_SW0  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I3(S_AXI_WVALID_IBUF_27),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(N100)
  );
  LUT6 #(
    .INIT ( 64'hAAABAAA8FFFFFFFF ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_clear_int2  (
    .I0(N100),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_1_53 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I4(N84),
    .I5(S_AXI_ARESETN_IBUF_25),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_clear_int )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_0_mand1_90 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_1_mand1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [1]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_1_mand1_87 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_2_mand1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [2]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_2_mand1_84 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_3_mand1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [3]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_3_mand1_81 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_4_mand1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [4]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_4_mand1_78 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_5_mand1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [5]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_5_mand1_75 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_6_mand1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [6]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Eqn_6_mand1_72 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/ADDR_TOUT_GEN.apto_cnt_en_rstpot_SW0  (
    .I0(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I1(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_1_54 ),
    .O(N30)
  );
  LUT6 #(
    .INIT ( 64'h5557555555555555 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_clear_int1  (
    .I0(S_AXI_ARESETN_IBUF_25),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_115 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_117 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_clear_int )
  );
  LUT6 #(
    .INIT ( 64'h0000400040004000 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_arready_cmb11  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .I1(S_AXI_ARVALID_IBUF_29),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In4 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/rw_flag_reg_154 ),
    .I5(S_AXI_AWVALID_IBUF_26),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/arready_cmb )
  );
  LUT4 #(
    .INIT ( 16'h00E2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_0_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [0]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [0]),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_0_rstpot_399 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_0  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_0_rstpot_399 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_0_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<0>1 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_0_rstpot_400 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_0  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_0_rstpot_400 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [0])
  );
  LUT4 #(
    .INIT ( 16'h0E02 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_1_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [1]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [1]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_1_rstpot_401 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_1_rstpot_401 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [1])
  );
  LUT4 #(
    .INIT ( 16'h0E02 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_2_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [2]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [2]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_2_rstpot_402 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_2_rstpot_402 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [2])
  );
  LUT4 #(
    .INIT ( 16'h0E02 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_3_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [3]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [3]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_3_rstpot_403 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_3  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_3_rstpot_403 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [3])
  );
  LUT4 #(
    .INIT ( 16'h0E02 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_4_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [4]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [4]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_4_rstpot_404 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_4  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_4_rstpot_404 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [4])
  );
  LUT4 #(
    .INIT ( 16'h0E02 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_5_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [5]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [5]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_5_rstpot_405 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_5  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_5_rstpot_405 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_1_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<1>1 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_1_rstpot_406 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_1_rstpot_406 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [1])
  );
  LUT4 #(
    .INIT ( 16'h0E02 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_6_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [6]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [6]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_6_rstpot_407 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_6  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_6_rstpot_407 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [6])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_2_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<2>1 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_2_rstpot_408 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_2_rstpot_408 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [2])
  );
  LUT4 #(
    .INIT ( 16'h0E02 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [7]),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/_n0478_inv ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result [7]),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7_rstpot_409 )
  );
  FD   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7_rstpot_409 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_3_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<3>1 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_3_rstpot_410 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_3  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_3_rstpot_410 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_1_411 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_4_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<4>1 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_4_rstpot_412 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_4  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_4_rstpot_412 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_5_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<5>1 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_5_rstpot_413 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_5  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_5_rstpot_413 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_6_rstpot  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Result<6>1 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_6_rstpot_414 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_6  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt_6_rstpot_414 ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/DPHASE_TOUT_GEN.pend_dack_cnt [6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2-In ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_2_415 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_1_416 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_WAIT_WR_DATA ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_1_417 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_1  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3-In ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_1_418 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_2  (
    .C(S_AXI_ACLK_BUFGP_24),
    .D(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In ),
    .R(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv ),
    .Q(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_2_419 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_store_addr_info_int11_1  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE_56 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd1_1_417 ),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd3_1_418 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_2_419 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_store_addr_info_int11_420 )
  );
  BUFGP   S_AXI_ACLK_BUFGP (
    .I(S_AXI_ACLK),
    .O(S_AXI_ACLK_BUFGP_24)
  );
  INV   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv1_INV_0  (
    .I(S_AXI_ARESETN_IBUF_25),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARESETN_inv )
  );
  MUXF7   \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In3  (
    .I0(N102),
    .I1(N103),
    .S(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd2_116 ),
    .O(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In3_247 )
  );
  LUT6 #(
    .INIT ( 64'hB3A2B3A2B3A2F7A2 ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In3_F  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I1(S_AXI_WVALID_IBUF_27),
    .I2(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wr_single_reg_163 ),
    .I3(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In1_246 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWLEN[7]_reduce_or_3_o ),
    .I5(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_ARVALID_rw_flag_reg_AND_16_o ),
    .O(N102)
  );
  LUT6 #(
    .INIT ( 64'h55554544FFFFEFEE ))
  \AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In3_G  (
    .I0(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4_118 ),
    .I1(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/data_timeout_int ),
    .I2(\USER_LOGIC_I/mem_read_ack_dly2_241 ),
    .I3(\USER_LOGIC_I/mem_read_ack_dly1_242 ),
    .I4(\AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int ),
    .I5(S_AXI_RREADY_IBUF_30),
    .O(N103)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

