Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 22 11:07:28 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 3          |
| TIMING-18 | Warning  | Missing input or output delay | 6          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin nolabel_line14/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin nolabel_line14/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin nolabel_line14/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on RGB0[0] relative to clock(s) mclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on RGB0[1] relative to clock(s) mclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on RGB0[2] relative to clock(s) mclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on RGB1[0] relative to clock(s) mclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on RGB1[1] relative to clock(s) mclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on RGB1[2] relative to clock(s) mclk
Related violations: <none>


