
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013220                       # Number of seconds simulated
sim_ticks                                 13220438000                       # Number of ticks simulated
final_tick                                13220438000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120729                       # Simulator instruction rate (inst/s)
host_op_rate                                   242469                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              123139098                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449128                       # Number of bytes of host memory used
host_seconds                                   107.36                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          99200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       40389504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40488704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        99200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1582528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1582528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          631086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              632636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24727                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24727                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7503534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3055080626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3062584159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7503534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7503534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      119703144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119703144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      119703144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7503534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3055080626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3182287304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    611537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002042600500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1241983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6076                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      632637                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25766                       # Number of write requests accepted
system.mem_ctrls.readBursts                    632637                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39235456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1253312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  412352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40488768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1649024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  19583                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19300                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             89817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            98576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              167                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13220436000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                632637                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  196078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  154768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   82905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    847.018608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   716.859272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.150692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2125      4.54%      4.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2727      5.83%     10.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1568      3.35%     13.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1449      3.10%     16.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1569      3.35%     20.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1572      3.36%     23.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1670      3.57%     27.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1600      3.42%     30.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32527     69.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46807                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1571.912821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    224.093910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1772.438653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           217     55.64%     55.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.51%     56.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.26%     56.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.26%     56.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.26%     56.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.51%     57.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           10      2.56%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            7      1.79%     61.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           24      6.15%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           14      3.59%     71.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           75     19.23%     90.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           28      7.18%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            8      2.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.520513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.498129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.877212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              288     73.85%     73.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.26%     74.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              101     25.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           390                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     39138368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       412352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7343780.894400019199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2960444124.468493461609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31190494.596321243793                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1551                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       631086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25766                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61530250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18735672000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 327759607000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39671.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29687.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12720624.35                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   7302439750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18797202250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3065270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11911.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30661.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2967.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3062.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   566998                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5681                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20079.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 80310720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 42674775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               819943320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26282700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1031980560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1388463000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26040960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4358770050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       155392800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         37963140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7967936175                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            602.698350                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          10107643500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     12259000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     436540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    144119000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    404513250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2663995500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9559011250                       # Time in different power states
system.mem_ctrls_1.actEnergy                253969800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                134957790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3557255100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7349760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1031365920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3529723860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             21012000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2371108230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        30039360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         38058300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10974840120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            830.141945                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5425331750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7915500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     436280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    147072500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     78223250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7350910750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5200036000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  588521                       # Number of BP lookups
system.cpu.branchPred.condPredicted            588521                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18045                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               355416                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91585                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                379                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          355416                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             323611                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            31805                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1740                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     7343251                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499946                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           696                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1238844                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           578                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     13220438000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         26440877                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1293106                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13409026                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      588521                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             415196                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25040707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36948                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  327                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3653                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          771                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1238377                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3312                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           26357086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.024368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.537508                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22223624     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   124598      0.47%     84.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   334086      1.27%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   229556      0.87%     86.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   165686      0.63%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   286658      1.09%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   148790      0.56%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   223552      0.85%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2620536      9.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             26357086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.022258                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.507132                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   977370                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21844892                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2129093                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1387257                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18474                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26553834                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18474                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1513108                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                15130341                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8806                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2859457                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6826900                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26465103                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6140                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3024239                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4041979                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 182455                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29197616                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55507715                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19199307                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27132112                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   515925                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                164                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            125                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8186232                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5078464                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              504917                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            212535                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            53596                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26372096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 270                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  28393425                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4090                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          340474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       565676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            206                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      26357086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.077260                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.990584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18391482     69.78%     69.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1315741      4.99%     74.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1883627      7.15%     81.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              995002      3.78%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1474062      5.59%     91.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              756154      2.87%     94.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              650927      2.47%     96.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              377884      1.43%     98.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              512207      1.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26357086                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   27269      3.50%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 16318      2.10%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     29      0.00%      5.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                106002     13.62%     19.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     19.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            155473     19.98%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            29056      3.73%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1259      0.16%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   566      0.07%     43.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            442233     56.82%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               66      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15822      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8897551     31.34%     31.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40081      0.14%     31.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1939      0.01%     31.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4283174     15.09%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  658      0.00%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81473      0.29%     46.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1625      0.01%     46.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960973     10.43%     57.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                712      0.00%     57.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310002      8.14%     65.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30009      0.11%     65.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.33%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               852172      3.00%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350000      1.23%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6336323     22.32%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150847      0.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               28393425                       # Type of FU issued
system.cpu.iq.rate                           1.073846                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      778288                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027411                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39057664                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6711308                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6308983                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            44868650                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20001664                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19891294                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6345749                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                22810142                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429109                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        85346                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10343                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10012                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       2138937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18474                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                11647875                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1336063                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26372366                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             17552                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5078464                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               504917                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                167                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 259876                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                897883                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            138                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12682                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7394                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20076                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              28353762                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7162396                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             39663                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7662332                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   547131                       # Number of branches executed
system.cpu.iew.exec_stores                     499936                       # Number of stores executed
system.cpu.iew.exec_rate                     1.072346                       # Inst execution rate
system.cpu.iew.wb_sent                       26204123                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26200277                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16234812                       # num instructions producing a value
system.cpu.iew.wb_consumers                  26310336                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.990900                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.617051                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          341668                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18359                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     26299988                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.989806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.390148                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21268203     80.87%     80.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       586473      2.23%     83.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1057511      4.02%     87.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       275360      1.05%     88.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       272611      1.04%     89.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       337273      1.28%     90.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        77734      0.30%     90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       137481      0.52%     91.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2287342      8.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     26299988                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2287342                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     50386205                       # The number of ROB reads
system.cpu.rob.rob_writes                    52804690                       # The number of ROB writes
system.cpu.timesIdled                             868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.039931                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.039931                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.490213                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.490213                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 23016274                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5446020                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27113769                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19739954                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2286720                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3689917                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8742454                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.955897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4578887                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            630958                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.257039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.955897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11084224                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11084224                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3462318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3462318                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       486943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         486943                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      3949261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3949261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3949261                       # number of overall hits
system.cpu.dcache.overall_hits::total         3949261                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1269673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1269673                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         7635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7635                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1277308                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1277308                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1277308                       # number of overall misses
system.cpu.dcache.overall_misses::total       1277308                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  68163780000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68163780000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    284160175                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    284160175                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  68447940175                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68447940175                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  68447940175                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68447940175                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4731991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4731991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5226569                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5226569                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5226569                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5226569                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.268317                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.268317                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015437                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.244387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.244387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.244387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.244387                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53686.090828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53686.090828                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37218.097577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37218.097577                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53587.654798                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53587.654798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53587.654798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53587.654798                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     12074702                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          493                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            316465                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.154937                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    54.777778                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24727                       # number of writebacks
system.cpu.dcache.writebacks::total             24727                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       643451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       643451                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2771                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2771                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       646222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       646222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       646222                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       646222                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       626222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       626222                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4864                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       631086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       631086                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       631086                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38406793000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38406793000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    208291108                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    208291108                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38615084108                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38615084108                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38615084108                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38615084108                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.132338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.132338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.120746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.120746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.120746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.120746                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61330.954518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61330.954518                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42823.007401                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42823.007401                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61188.307312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61188.307312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61188.307312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61188.307312                       # average overall mshr miss latency
system.cpu.dcache.replacements                 630958                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.059477                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              382258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            367.909528                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.059477                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2478305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2478305                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1236214                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1236214                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1236214                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1236214                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1236214                       # number of overall hits
system.cpu.icache.overall_hits::total         1236214                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2163                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2163                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2163                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2163                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2163                       # number of overall misses
system.cpu.icache.overall_misses::total          2163                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    141758000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141758000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    141758000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141758000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    141758000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141758000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1238377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1238377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1238377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1238377                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1238377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1238377                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001747                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001747                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001747                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001747                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001747                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001747                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65537.679149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65537.679149                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65537.679149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65537.679149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65537.679149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65537.679149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1559                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.950000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1039                       # number of writebacks
system.cpu.icache.writebacks::total              1039                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          611                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          611                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          611                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          611                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          611                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          611                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1552                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1552                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1552                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1552                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1552                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1552                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111391500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111391500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111391500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111391500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111391500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111391500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001253                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71772.873711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71772.873711                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71772.873711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71772.873711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71772.873711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71772.873711                       # average overall mshr miss latency
system.cpu.icache.replacements                   1039                       # number of replacements
system.membus.snoop_filter.tot_requests       1264635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       631998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13220438000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             627772                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24727                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1039                       # Transaction distribution
system.membus.trans_dist::CleanEvict           606231                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4865                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4865                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1552                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        626221                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1893130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1893130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1897271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       165696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     41972032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     41972032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42137728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            632638                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004533                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  632625    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              632638                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1486607000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8244499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3286111245                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             24.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
