--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.970 ns
From           : altera_internal_jtag~TMSUTAP
To             : sld_hub:sld_hub_inst|irf_reg[2][7]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.551 ns
From           : dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9
To             : pwm_out2
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 3.056 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.465 ns
From           : altera_internal_jtag~TDIUTAP
To             : dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Worst-case Minimum Pulse Width Requirement (Low)
Slack          : -1.067 ns
Required Time  : 3.067 ns
Actual Time    : 2.000 ns
From           : pll:u0|altpll:altpll_component|_clk0
To             : comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0
From Clock     : --
To Clock       : --
Failed Paths   : 92

Type           : Worst-case Minimum Pulse Width Requirement (High)
Slack          : -1.067 ns
Required Time  : 3.067 ns
Actual Time    : 2.000 ns
From           : pll:u0|altpll:altpll_component|_clk0
To             : comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0
From Clock     : --
To Clock       : --
Failed Paths   : 92

Type           : Clock Setup: 'clk'
Slack          : -3.292 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg9
To             : sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]
From Clock     : pll:u0|altpll:altpll_component|_clk0
To Clock       : clk
Failed Paths   : 60

Type           : Clock Setup: 'pll:u0|altpll:altpll_component|_clk0'
Slack          : N/A
Required Time  : 250.00 MHz ( period = 4.000 ns )
Actual Time    : Restricted to 163.03 MHz ( period = 6.134 ns )
From           : dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|altsyncram_eh92:altsyncram1|ram_block3a6~porta_address_reg9
To             : comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ram_block3a0~porta_datain_reg1
From Clock     : pll:u0|altpll:altpll_component|_clk0
To Clock       : pll:u0|altpll:altpll_component|_clk0
Failed Paths   : 201

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 54.39 MHz ( period = 18.386 ns )
From           : sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]
To             : sld_hub:sld_hub_inst|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'pll:u0|altpll:altpll_component|_clk0'
Slack          : 0.499 ns
Required Time  : 250.00 MHz ( period = 4.000 ns )
Actual Time    : N/A
From           : dds:u1|register_32bus:u10|data_32out[1]
To             : dds:u1|register_32bus:u10|data_32out[1]
From Clock     : pll:u0|altpll:altpll_component|_clk0
To Clock       : pll:u0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : 0.499 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
To             : sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Other violations (see messages)
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 446

--------------------------------------------------------------------------------------

