/*
 * rcc.h
 *
 *  Created on: Jul 8, 2023
 *      Author: moham
 */

#ifndef RCC_H_
#define RCC_H_

#include "rd.h"
#include "bits.h"

typedef enum
{

	RCC_AHB_PRE_1,		RCC_AHB_PRE_2,		RCC_AHB_PRE_4,
	RCC_AHB_PRE_8,		RCC_AHB_PRE_16,		RCC_AHB_PRE_64,
	RCC_AHB_PRE_128,	RCC_AHB_PRE_256,	RCC_AHB_PRE_512

}rcc_ahb_pre_t;

typedef enum
{

	RCC_APB1_PRE_1,		RCC_APB1_PRE_2,		RCC_APB1_PRE_4,
	RCC_APB1_PRE_8,		RCC_APB1_PRE_16

}rcc_apb1_pre_t;

typedef enum
{

	RCC_APB2_PRE_1,		RCC_APB2_PRE_2,		RCC_APB2_PRE_4,
	RCC_APB2_PRE_8,		RCC_APB2_PRE_16

}rcc_apb2_pre_t;

typedef enum
{

	RCC_GPIOA,			RCC_GPIOB,			RCC_GPIOC,
	RCC_GPIOD,			RCC_GPIOE,		 	RCC_GPIOF,
	RCC_GPIOG,			RCC_GPIOH,			RCC_CRC = 12,
	RCC_BKP_SRAM = 18, 	RCC_DMA1 = 21,		RCC_DMA2,
	RCC_OTGHS = 26, 	RCC_OTGHS_ULPI

}rcc_ahb1_peripherals;

typedef enum
{

	RCC_DCMI,		RCC_OTGFS = 7

}rcc_ahb2_peripherals;

typedef enum
{

	RCC_FMC,		RCC_QSPI

}rcc_ahb3_peripherals;

typedef enum
{

	RCC_TIM2,			RCC_TIM3,			RCC_TIM4,
	RCC_TIM5,			RCC_TIM6,			RCC_TIM7,
	RCC_TIM12,			RCC_TIM13,			RCC_TIM14,
	RCC_WWDG = 11, 		RCC_SPI2 = 14,		RCC_SPI3,
	RCC_SPDIFRX,		RCC_USART2,			RCC_USART3,
	RCC_UART4,			RCC_UART5,			RCC_I2C1,
	RCC_I2C2,			RCC_I2C3,			RCC_FMPI2C1,
	RCC_CAN1,			RCC_CAN2,			RCC_CEC,
	RCC_PWR,			RCC_DAC

}rcc_apb1_peripherals;

typedef enum
{

	RCC_TIM1,			RCC_TIM8,			RCC_USART1 = 4,
	RCC_USART6,			RCC_ADC1 = 8,		RCC_ADC2,
	RCC_ADC3,			RCC_SDIO,			RCC_SPI1,
	RCC_SPI4, 			RCC_SYSCFG,			RCC_TIM9 = 16,
	RCC_TIM10,		 	RCC_TIM11,			RCC_SAI1 = 22,
	RCC_SAI2

}rcc_apb2_peripherals;



void rcc_sys_init_hsi (rcc_ahb_pre_t AHB_PRE, rcc_apb1_pre_t APB1_PRE, rcc_apb2_pre_t APB2_PRE);
void rcc_sys_init_hse (rcc_ahb_pre_t AHB_PRE, rcc_apb1_pre_t APB1_PRE, rcc_apb2_pre_t APB2_PRE);
void rcc_sys_init_pllp_42MHz_all(void);
void rcc_sys_init_pllr_32MHz_all(void);
void rcc_ahb1_clk_enable(rcc_ahb1_peripherals peripheral);
void rcc_ahb2_clk_enable(rcc_ahb2_peripherals peripheral);
void rcc_ahb3_clk_enable(rcc_ahb3_peripherals peripheral);
void rcc_apb1_clk_enable(rcc_apb1_peripherals peripheral);
void rcc_apb2_clk_enable(rcc_apb2_peripherals peripheral);


#endif /* RCC_H_ */
