Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Aug 20 17:32:59 2025
| Host         : Omega running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nextvideo_timing_summary_routed.rpt -pb nextvideo_timing_summary_routed.pb -rpx nextvideo_timing_summary_routed.rpx -warn_on_violation
| Design       : nextvideo
| Device       : 7a15t-csg325
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   417         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1254)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (815)
5. checking no_input_delay (14)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1254)
---------------------------
 There are 346 register/latch pins with no clock driven by root clock pin: CS (HIGH)

 There are 346 register/latch pins with no clock driven by root clock pin: E (HIGH)

 There are 346 register/latch pins with no clock driven by root clock pin: RnW (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: vclk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frametiming/colCount/cheatCount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frametiming/colCount/cheatCount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frametiming/colCount/cheatCount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frametiming/colCount/cheatCount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frametiming/colCount/cheatCount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frametiming/colCount/cheatCount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frametiming/colCount/cheatCount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frametiming/colCount/cheatCount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frametiming/colCount/cheatCount_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: frametiming/loadCount/count_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: frametiming/loadCount/count_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (815)
--------------------------------------------------
 There are 815 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  852          inf        0.000                      0                  852           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
gclk   {0.000 0.500}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           852 Endpoints
Min Delay           852 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.530ns  (logic 5.830ns (35.271%)  route 10.699ns (64.729%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=1 LUT6=6 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    B9                   IBUF (Prop_ibuf_I_O)         1.382     1.382 r  CS_IBUF_inst/O
                         net (fo=19, routed)          2.316     3.698    register4and5/palettereg6/CS_IBUF
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.097     3.795 r  register4and5/palettereg6/data[7]_i_3/O
                         net (fo=3, routed)           0.786     4.581    register4and5/index/selected_register[5]
    SLICE_X10Y58         LUT6 (Prop_lut6_I3_O)        0.097     4.678 f  register4and5/index/data[7]_i_2/O
                         net (fo=8, routed)           0.651     5.328    register4and5/index/data[7]_i_2_n_0
    SLICE_X11Y58         LUT4 (Prop_lut4_I1_O)        0.097     5.425 r  register4and5/index/data[7]_i_1__6/O
                         net (fo=24, routed)          2.666     8.092    register4and5/index/data_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_lut6_I1_O)        0.097     8.189 r  register4and5/index/data_IOBUF[2]_inst_i_19/O
                         net (fo=1, routed)           0.317     8.505    register4and5/index/data_IOBUF[2]_inst_i_19_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.097     8.602 r  register4and5/index/data_IOBUF[2]_inst_i_15/O
                         net (fo=1, routed)           0.587     9.189    register4and5/index/data_IOBUF[2]_inst_i_15_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I4_O)        0.097     9.286 r  register4and5/index/data_IOBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.820    10.106    register6/data[2]
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.097    10.203 r  register6/data_IOBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.462    10.665    register15/data_reg[2]_2
    SLICE_X1Y63          LUT6 (Prop_lut6_I3_O)        0.097    10.762 r  register15/data_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.095    12.857    data_IOBUF[2]_inst/I
    C9                   OBUFT (Prop_obuft_I_O)       3.672    16.530 r  data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.530    data[2]
    C9                                                                r  data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.110ns  (logic 5.974ns (37.084%)  route 10.136ns (62.916%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    B9                   IBUF (Prop_ibuf_I_O)         1.382     1.382 r  CS_IBUF_inst/O
                         net (fo=19, routed)          2.316     3.698    register4and5/palettereg6/CS_IBUF
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.097     3.795 r  register4and5/palettereg6/data[7]_i_3/O
                         net (fo=3, routed)           1.097     4.892    register4and5/index/selected_register[5]
    SLICE_X10Y58         LUT6 (Prop_lut6_I4_O)        0.097     4.989 f  register4and5/index/data[7]_i_2__1/O
                         net (fo=8, routed)           0.569     5.557    register4and5/index/data[7]_i_2__1_n_0
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.105     5.662 r  register4and5/index/data[7]_i_1__34/O
                         net (fo=24, routed)          1.749     7.411    register4and5/index/data_reg[2]_8
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.247     7.658 r  register4and5/index/data_IOBUF[4]_inst_i_26/O
                         net (fo=1, routed)           0.624     8.282    register4and5/index/data_IOBUF[4]_inst_i_26_n_0
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.097     8.379 r  register4and5/index/data_IOBUF[4]_inst_i_16/O
                         net (fo=1, routed)           0.613     8.991    register4and5/index/data_IOBUF[4]_inst_i_16_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.097     9.088 r  register4and5/index/data_IOBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.639     9.727    register6/data[4]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.097     9.824 r  register6/data_IOBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.774    10.598    register15/data_reg[4]_2
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.097    10.695 r  register15/data_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.757    12.452    data_IOBUF[4]_inst/I
    C11                  OBUFT (Prop_obuft_I_O)       3.658    16.110 r  data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.110    data[4]
    C11                                                               r  data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.793ns  (logic 5.822ns (36.867%)  route 9.971ns (63.133%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=1 LUT6=6 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    B9                   IBUF (Prop_ibuf_I_O)         1.382     1.382 r  CS_IBUF_inst/O
                         net (fo=19, routed)          2.316     3.698    register4and5/palettereg6/CS_IBUF
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.097     3.795 r  register4and5/palettereg6/data[7]_i_3/O
                         net (fo=3, routed)           0.793     4.588    register4and5/index/selected_register[5]
    SLICE_X10Y58         LUT6 (Prop_lut6_I4_O)        0.097     4.685 f  register4and5/index/data[7]_i_2__0/O
                         net (fo=8, routed)           0.838     5.523    register4and5/index/data[7]_i_2__0_n_0
    SLICE_X12Y55         LUT4 (Prop_lut4_I0_O)        0.097     5.620 r  register4and5/index/data[7]_i_1__28/O
                         net (fo=24, routed)          1.408     7.028    register4and5/index/data_reg[2]_4
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.097     7.125 r  register4and5/index/data_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.728     7.853    register4and5/index/data_IOBUF[5]_inst_i_22_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.097     7.950 r  register4and5/index/data_IOBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.816     8.766    register4and5/index/data_IOBUF[5]_inst_i_15_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.097     8.863 r  register4and5/index/data_IOBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.708     9.571    register6/data[5]
    SLICE_X4Y62          LUT6 (Prop_lut6_I2_O)        0.097     9.668 r  register6/data_IOBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.539    10.207    register15/data_reg[5]_2
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.097    10.304 r  register15/data_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.825    12.129    data_IOBUF[5]_inst/I
    B12                  OBUFT (Prop_obuft_I_O)       3.664    15.793 r  data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.793    data[5]
    B12                                                               r  data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.762ns  (logic 5.802ns (36.812%)  route 9.960ns (63.188%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    B9                   IBUF (Prop_ibuf_I_O)         1.382     1.382 r  CS_IBUF_inst/O
                         net (fo=19, routed)          2.316     3.698    register4and5/palettereg6/CS_IBUF
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.097     3.795 r  register4and5/palettereg6/data[7]_i_3/O
                         net (fo=3, routed)           0.786     4.581    register4and5/index/selected_register[5]
    SLICE_X10Y58         LUT6 (Prop_lut6_I3_O)        0.097     4.678 f  register4and5/index/data[7]_i_2/O
                         net (fo=8, routed)           0.651     5.328    register4and5/index/data[7]_i_2_n_0
    SLICE_X11Y58         LUT4 (Prop_lut4_I1_O)        0.097     5.425 r  register4and5/index/data[7]_i_1__6/O
                         net (fo=24, routed)          1.814     7.239    register4and5/index/data_reg[0]_1
    SLICE_X10Y56         LUT6 (Prop_lut6_I0_O)        0.097     7.336 r  register4and5/index/data_IOBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.319     7.655    register4and5/index/data_IOBUF[0]_inst_i_25_n_0
    SLICE_X8Y56          LUT5 (Prop_lut5_I2_O)        0.097     7.752 r  register4and5/index/data_IOBUF[0]_inst_i_17/O
                         net (fo=1, routed)           0.589     8.341    register4and5/index/data_IOBUF[0]_inst_i_17_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.097     8.438 r  register4and5/index/data_IOBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.804     9.242    register6/data[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I2_O)        0.097     9.339 r  register6/data_IOBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.932    10.272    register15/data_reg[0]_2
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.097    10.369 r  register15/data_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.749    12.118    data_IOBUF[0]_inst/I
    A9                   OBUFT (Prop_obuft_I_O)       3.644    15.762 r  data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.762    data[0]
    A9                                                                r  data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.722ns  (logic 5.973ns (37.990%)  route 9.749ns (62.010%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    B9                   IBUF (Prop_ibuf_I_O)         1.382     1.382 r  CS_IBUF_inst/O
                         net (fo=19, routed)          2.316     3.698    register4and5/palettereg6/CS_IBUF
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.097     3.795 r  register4and5/palettereg6/data[7]_i_3/O
                         net (fo=3, routed)           0.793     4.588    register4and5/index/selected_register[5]
    SLICE_X10Y58         LUT6 (Prop_lut6_I4_O)        0.097     4.685 f  register4and5/index/data[7]_i_2__0/O
                         net (fo=8, routed)           0.648     5.333    register4and5/index/data[7]_i_2__0_n_0
    SLICE_X13Y55         LUT4 (Prop_lut4_I2_O)        0.113     5.446 r  register4and5/index/data[7]_i_1__15/O
                         net (fo=24, routed)          1.516     6.962    register4and5/index/data_reg[0]_7
    SLICE_X13Y58         LUT6 (Prop_lut6_I4_O)        0.247     7.209 r  register4and5/index/data_IOBUF[1]_inst_i_25/O
                         net (fo=1, routed)           0.647     7.856    register4and5/index/data_IOBUF[1]_inst_i_25_n_0
    SLICE_X12Y58         LUT5 (Prop_lut5_I2_O)        0.097     7.953 r  register4and5/index/data_IOBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.583     8.535    register4and5/index/data_IOBUF[1]_inst_i_17_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.632 r  register4and5/index/data_IOBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.554     9.187    register6/data[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.097     9.284 r  register6/data_IOBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.831    10.115    register15/data_reg[1]_2
    SLICE_X2Y63          LUT6 (Prop_lut6_I3_O)        0.097    10.212 r  register15/data_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.861    12.073    data_IOBUF[1]_inst/I
    A10                  OBUFT (Prop_obuft_I_O)       3.648    15.722 r  data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.722    data[1]
    A10                                                               r  data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.494ns  (logic 5.804ns (37.462%)  route 9.690ns (62.538%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=1 LUT6=6 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    B9                   IBUF (Prop_ibuf_I_O)         1.382     1.382 r  CS_IBUF_inst/O
                         net (fo=19, routed)          2.316     3.698    register4and5/palettereg6/CS_IBUF
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.097     3.795 r  register4and5/palettereg6/data[7]_i_3/O
                         net (fo=3, routed)           0.786     4.581    register4and5/index/selected_register[5]
    SLICE_X10Y58         LUT6 (Prop_lut6_I3_O)        0.097     4.678 f  register4and5/index/data[7]_i_2/O
                         net (fo=8, routed)           0.651     5.328    register4and5/index/data[7]_i_2_n_0
    SLICE_X11Y58         LUT4 (Prop_lut4_I1_O)        0.097     5.425 r  register4and5/index/data[7]_i_1__6/O
                         net (fo=24, routed)          1.815     7.240    register4and5/index/data_reg[0]_1
    SLICE_X13Y56         LUT6 (Prop_lut6_I1_O)        0.097     7.337 r  register4and5/index/data_IOBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.096     7.433    register4and5/index/data_IOBUF[3]_inst_i_19_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I2_O)        0.097     7.530 r  register4and5/index/data_IOBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.536     8.066    register4and5/index/data_IOBUF[3]_inst_i_15_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I4_O)        0.097     8.163 r  register4and5/index/data_IOBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.914     9.077    register6/data[3]
    SLICE_X2Y58          LUT6 (Prop_lut6_I2_O)        0.097     9.174 r  register6/data_IOBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.749     9.923    register15/data_reg[3]_2
    SLICE_X2Y63          LUT6 (Prop_lut6_I3_O)        0.097    10.020 r  register15/data_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.827    11.848    data_IOBUF[3]_inst/I
    D11                  OBUFT (Prop_obuft_I_O)       3.646    15.494 r  data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.494    data[3]
    D11                                                               r  data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.350ns  (logic 5.824ns (37.941%)  route 9.526ns (62.059%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    B9                   IBUF (Prop_ibuf_I_O)         1.382     1.382 r  CS_IBUF_inst/O
                         net (fo=19, routed)          2.316     3.698    register4and5/palettereg6/CS_IBUF
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.097     3.795 r  register4and5/palettereg6/data[7]_i_3/O
                         net (fo=3, routed)           1.097     4.892    register4and5/index/selected_register[5]
    SLICE_X10Y58         LUT6 (Prop_lut6_I4_O)        0.097     4.989 f  register4and5/index/data[7]_i_2__1/O
                         net (fo=8, routed)           0.567     5.555    register4and5/index/data[7]_i_2__1_n_0
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.097     5.652 r  register4and5/index/data[7]_i_1__16/O
                         net (fo=24, routed)          1.781     7.433    register4and5/index/data_reg[0]_8
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.097     7.530 r  register4and5/index/data_IOBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.293     7.823    register4and5/index/data_IOBUF[7]_inst_i_28_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.097     7.920 r  register4and5/index/data_IOBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.328     8.248    register4and5/index/data_IOBUF[7]_inst_i_18_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I5_O)        0.097     8.345 r  register4and5/index/data_IOBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.645     8.989    register6/data[7]
    SLICE_X4Y62          LUT6 (Prop_lut6_I2_O)        0.097     9.086 r  register6/data_IOBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.711     9.797    register15/data_reg[7]_2
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.097     9.894 r  register15/data_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.790    11.684    data_IOBUF[7]_inst/I
    A13                  OBUFT (Prop_obuft_I_O)       3.666    15.350 r  data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.350    data[7]
    A13                                                               r  data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.774ns  (logic 5.763ns (39.008%)  route 9.011ns (60.992%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=1 LUT6=6 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    B9                   IBUF (Prop_ibuf_I_O)         1.382     1.382 r  CS_IBUF_inst/O
                         net (fo=19, routed)          2.316     3.698    register4and5/palettereg6/CS_IBUF
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.097     3.795 r  register4and5/palettereg6/data[7]_i_3/O
                         net (fo=3, routed)           0.786     4.581    register4and5/index/selected_register[5]
    SLICE_X10Y58         LUT6 (Prop_lut6_I3_O)        0.097     4.678 f  register4and5/index/data[7]_i_2/O
                         net (fo=8, routed)           0.651     5.328    register4and5/index/data[7]_i_2_n_0
    SLICE_X11Y58         LUT4 (Prop_lut4_I1_O)        0.097     5.425 r  register4and5/index/data[7]_i_1__6/O
                         net (fo=24, routed)          1.724     7.150    register4and5/index/data_reg[0]_1
    SLICE_X7Y56          LUT6 (Prop_lut6_I1_O)        0.097     7.247 r  register4and5/index/data_IOBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.584     7.831    register4and5/index/data_IOBUF[6]_inst_i_19_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.097     7.928 r  register4and5/index/data_IOBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.587     8.514    register4and5/index/data_IOBUF[6]_inst_i_15_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.097     8.611 r  register4and5/index/data_IOBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.584     9.195    register6/data[6]
    SLICE_X1Y58          LUT6 (Prop_lut6_I2_O)        0.097     9.292 r  register6/data_IOBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.444     9.737    register15/data_reg[6]_2
    SLICE_X1Y59          LUT6 (Prop_lut6_I3_O)        0.097     9.834 r  register15/data_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.335    11.169    data_IOBUF[6]_inst/I
    F14                  OBUFT (Prop_obuft_I_O)       3.605    14.774 r  data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.774    data[6]
    F14                                                               r  data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vclk
                            (input port)
  Destination:            rgbout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.140ns  (logic 5.238ns (37.040%)  route 8.903ns (62.960%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  vclk (IN)
                         net (fo=0)                   0.000     0.000    vclk
    C12                  IBUF (Prop_ibuf_I_O)         1.379     1.379 f  vclk_IBUF_inst/O
                         net (fo=13, routed)          1.981     3.361    frametiming/colCount/vclk_IBUF
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.097     3.458 r  frametiming/colCount/NHS_OBUF_inst_i_3/O
                         net (fo=16, routed)          2.132     5.590    frametiming/colCount/NHS_OBUF_inst_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.097     5.687 f  frametiming/colCount/rgbout_OBUF[11]_inst_i_2/O
                         net (fo=12, routed)          1.359     7.046    frametiming/colCount/rgbout_OBUF[11]_inst_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.097     7.143 r  frametiming/colCount/rgbout_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.430    10.573    rgbout_OBUF[9]
    R7                   OBUF (Prop_obuf_I_O)         3.567    14.140 r  rgbout_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.140    rgbout[9]
    R7                                                                r  rgbout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vclk
                            (input port)
  Destination:            rgbout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.960ns  (logic 5.255ns (37.642%)  route 8.705ns (62.358%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    vclk
    C12                  IBUF (Prop_ibuf_I_O)         1.379     1.379 r  vclk_IBUF_inst/O
                         net (fo=13, routed)          1.981     3.361    frametiming/colCount/vclk_IBUF
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.097     3.458 f  frametiming/colCount/NHS_OBUF_inst_i_3/O
                         net (fo=16, routed)          2.132     5.590    frametiming/colCount/NHS_OBUF_inst_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.097     5.687 r  frametiming/colCount/rgbout_OBUF[11]_inst_i_2/O
                         net (fo=12, routed)          1.218     6.905    frametiming/colCount/rgbout_OBUF[11]_inst_i_2_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I2_O)        0.097     7.002 r  frametiming/colCount/rgbout_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.373    10.376    rgbout_OBUF[11]
    V7                   OBUF (Prop_obuf_I_O)         3.585    13.960 r  rgbout_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.960    rgbout[11]
    V7                                                                r  rgbout[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register3/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zeroram/background_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.146ns (55.599%)  route 0.117ns (44.401%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE                         0.000     0.000 r  register3/data_reg[0]/C
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  register3/data_reg[0]/Q
                         net (fo=2, routed)           0.117     0.263    zeroram/foreground_reg[3]_0[0]
    SLICE_X8Y60          FDRE                                         r  zeroram/background_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register1/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zeroram/data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.146ns (54.260%)  route 0.123ns (45.740%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  register1/data_reg[2]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  register1/data_reg[2]/Q
                         net (fo=2, routed)           0.123     0.269    zeroram/D[10]
    SLICE_X0Y55          FDRE                                         r  zeroram/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register3/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zeroram/foreground_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.146ns (53.617%)  route 0.126ns (46.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE                         0.000     0.000 r  register3/data_reg[6]/C
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  register3/data_reg[6]/Q
                         net (fo=2, routed)           0.126     0.272    zeroram/foreground_reg[3]_0[6]
    SLICE_X5Y57          FDRE                                         r  zeroram/foreground_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register1/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zeroram/data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.167ns (60.604%)  route 0.109ns (39.396%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE                         0.000     0.000 r  register1/data_reg[0]/C
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  register1/data_reg[0]/Q
                         net (fo=2, routed)           0.109     0.276    zeroram/D[8]
    SLICE_X1Y55          FDRE                                         r  zeroram/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register1/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zeroram/data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.146ns (49.300%)  route 0.150ns (50.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  register1/data_reg[6]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  register1/data_reg[6]/Q
                         net (fo=2, routed)           0.150     0.296    zeroram/D[14]
    SLICE_X1Y55          FDRE                                         r  zeroram/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register2/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zeroram/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.146ns (47.893%)  route 0.159ns (52.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  register2/data_reg[4]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  register2/data_reg[4]/Q
                         net (fo=2, routed)           0.159     0.305    zeroram/D[4]
    SLICE_X2Y55          FDRE                                         r  zeroram/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register3/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zeroram/foreground_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.146ns (47.199%)  route 0.163ns (52.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE                         0.000     0.000 r  register3/data_reg[4]/C
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  register3/data_reg[4]/Q
                         net (fo=2, routed)           0.163     0.309    zeroram/foreground_reg[3]_0[4]
    SLICE_X6Y58          FDRE                                         r  zeroram/foreground_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register1/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zeroram/data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.146ns (46.845%)  route 0.166ns (53.155%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  register1/data_reg[4]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  register1/data_reg[4]/Q
                         net (fo=2, routed)           0.166     0.312    zeroram/D[12]
    SLICE_X2Y55          FDRE                                         r  zeroram/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register2/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zeroram/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.146ns (45.988%)  route 0.171ns (54.012%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  register2/data_reg[2]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  register2/data_reg[2]/Q
                         net (fo=2, routed)           0.171     0.317    zeroram/D[2]
    SLICE_X1Y55          FDRE                                         r  zeroram/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frametiming/colCount/cheatCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frametiming/colCount/cheatCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.212ns (65.366%)  route 0.112ns (34.634%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  frametiming/colCount/cheatCount_reg[0]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  frametiming/colCount/cheatCount_reg[0]/Q
                         net (fo=17, routed)          0.112     0.279    frametiming/colCount/Q[0]
    SLICE_X7Y64          LUT4 (Prop_lut4_I1_O)        0.045     0.324 r  frametiming/colCount/cheatCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.324    frametiming/colCount/p_0_in[3]
    SLICE_X7Y64          FDRE                                         r  frametiming/colCount/cheatCount_reg[3]/D
  -------------------------------------------------------------------    -------------------





