\hypertarget{_a_d_c___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+A\+D\+C\+\_\+\+P\+DD.h File Reference}
\label{_a_d_c___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+A\+D\+C\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+A\+D\+C\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for A\+D\+C\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a819926d52980c22991cf4dc782a5d12b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D0}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aabb3843c5ad6eae4cd4128c03adee2b9}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D1}~0x1U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ae31868e64d5a44183408e45d1dd4db2f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D2}~0x2U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a6c4f811a3e83971008dd417e48102d1f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D3}~0x3U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a3536df0b26a0e0cc2aa35d20737745d8}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D4}~0x4U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_af87786663cd4577c34eca01323f0111b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D5}~0x5U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a1a4a88651457ba88742001cbad41c807}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D6}~0x6U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a913ef482850452dd5e8c9223a1afc475}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D7}~0x7U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a49f3a8d9b8234f060c34ea772fe9e405}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D8}~0x8U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_abf6853b3f2f430879f9b385e8f717e70}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D9}~0x9U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7a9f99e20b88f2409b713ffca31fcc0b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D10}~0x\+AU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a63660f3511341d7f08388410aaef64a6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D11}~0x\+BU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ae8c0effe01fd29ef497da7a975c81eeb}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D12}~0x\+CU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a0c48b7ae6239a162da4690f9c206cc6f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D13}~0x\+DU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a0cddd379f9f70c39869d84a3c149cc11}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D14}~0x\+EU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7b3d0dca2472a1b4ed07507f46ab03c6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D15}~0x\+FU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab30e511ff3071b6363d656121f833575}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D16}~0x10U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ae2c22c0c65e9f416469bbe320e63487b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D17}~0x11U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ac9b7a644a688dc95669403027e607417}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D18}~0x12U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a46ebfc9be3cee04c8ba72fdd71b15bff}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D19}~0x13U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a8e405a9e80f61501ca52f7f9fef2cc85}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D20}~0x14U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7bdd00746de4efbe71ed3c112f346974}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D21}~0x15U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a96be4bd1aaa7dd61f201f224f814beee}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D22}~0x16U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a80a4986461cd4b3997dc5c2ae9d7bf74}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D23}~0x17U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a9c319ca935ca308c1fbefa5e9a7bf1ac}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D24}~0x18U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab9c9bbfafb605320a73f3da48a7a505f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D25}~0x19U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_adccc83770d5643200064f865feb91443}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D26}~0x1\+AU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a86fb8e1929a0e16d6cb5925899a09097}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D27}~0x1\+BU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ad71fc2c2df334a5c9156c707b7c415ae}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D28}~0x1\+CU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aed9f3d30529a0cdf6de78c61612d13e3}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D29}~0x1\+DU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a6a8a3b2c5845945a5da3296ff1bb2f3f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D30}~0x1\+EU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a1e24316bb11b5ef2523c420f3077ea7c}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P0\+\_\+\+D\+A\+D\+M0}~0x20U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a137a2885113aa6b5f715c8a00bfc83f9}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P1\+\_\+\+D\+A\+D\+M1}~0x21U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a54b00962e4019c095a5da06b1157b1f3}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P2\+\_\+\+D\+A\+D\+M2}~0x22U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a8ab38853943577179b199bdca5d37e48}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P3\+\_\+\+D\+A\+D\+M3}~0x23U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a9e1ba8aea651a32881c94939cbaaa6f9}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~0x1\+FU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a4b1cc655436d752da4aeb9d5706b9ef7}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+B\+A\+N\+D\+G\+AP}~0x3\+BU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a8d07d01668a012c2523bb795ea5ea4f0}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+V\+R\+E\+F\+SH}~0x3\+DU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a3d4bfb465a18fa4bb4df39f6e0e5091a}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+T\+E\+M\+P\+\_\+\+S\+E\+N\+S\+OR}~0x1\+AU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ac2e700b241ecf10d2157833119525313}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+B\+A\+N\+D\+G\+AP}~0x1\+BU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aba3b0a44aeec3c0c9645714d13a5ea2d}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SH}~0x1\+DU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7e58b4c029718f1799ce36926670c9fb}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SL}~0x1\+EU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a2500cb87b818bef7041aed359a1ab9a8}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+W\+\_\+\+T\+R\+I\+G\+G\+ER}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7c82c3af8b9943134806586d60ee66c8}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+W\+\_\+\+T\+R\+I\+G\+G\+ER}~0x40U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a3a20803d3ae8ee307159946b8dd30c10}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a8ed07cacdbd1e927ccc3c6136bbd6008}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+E\+S\+S\+\_\+\+T\+H\+AN}~0x20U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab9bd100254737ae1a36d68162a65ffea}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+G\+R\+E\+A\+T\+E\+R\+\_\+\+T\+H\+A\+N\+\_\+\+O\+R\+\_\+\+E\+Q\+U\+AL}~0x30U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a31f7f78bf9bbe115d49d75874979c091}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+N\+O\+T\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE}~0x28U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aa0c9922e5f5526815598a881bcddaf37}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE}~0x38U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a55e9ed0213ca3159cdfbae47c0fae48e}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ad6d31fa50b948871360f2838f6470be2}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2}~0x1U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a54d56f3f656cf12b70ae86fa1c5251ae}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+C\+L\+O\+CK}~0x2U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a480db8147a4fcf5bd13c9b4d6521eb50}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+U\+S\+\_\+\+C\+L\+O\+CK}~0x3U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab3e70fb995b179368987c492394c2588}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+8\+\_\+\+B\+I\+TS}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a5d0fe84474c5b19ddc432ec13ff2cebc}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+12\+\_\+\+B\+I\+TS}~0x4U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aab59c9c75fb50bed1f0a020f0a199437}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+10\+\_\+\+B\+I\+TS}~0x8U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ad552d7c58305c9d89d68930eea344138}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+16\+\_\+\+B\+I\+TS}~0x\+CU
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7b82c7a4cede158048d8e8326b1a062d}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a1680f4cb86571492cef42cc9983f97d6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2}~0x20U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a10163ceee8fc79df28aa4e04f5c0b7d4}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4}~0x40U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a0ec2dc38a6c3e91ddddf8e8287deda1c}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8}~0x60U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a566b3378cfc4097506b8dfded1338398}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+20\+\_\+\+C\+L\+O\+C\+KS}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aa08fecfa24ec14834dfdddd63116523f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+12\+\_\+\+C\+L\+O\+C\+KS}~0x1U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a8ab4c3bccb17b7436b02cda5f66fc720}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS}~0x2U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ae183b399632a9df1f7866b650aeb01f3}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+2\+\_\+\+C\+L\+O\+C\+KS}~0x3U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab59fa69a7a8fdd266c31210375c906b2}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+24\+\_\+\+C\+L\+O\+C\+KS}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a58cef39858569fd50f955cbce9708260}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+16\+\_\+\+C\+L\+O\+C\+KS}~0x1U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab497dc0836104a99b614ee44d5e326ca}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+10\+\_\+\+C\+L\+O\+C\+KS}~0x2U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_acbe634cea4f4f06bcb38854e05810181}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS}~0x3U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab33f239719092c3195181847a4f0d77b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+4\+\_\+\+C\+L\+O\+C\+KS}~0x4U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a4855e032254a7e8e71ba052400849073}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+A}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_abc2fa752bcd77e151bcb63e2d351fc98}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+B}~0x10U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a1c6e27325b877165017b0a9a990cb478}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+D\+E\+F\+A\+U\+LT}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a301809235cd0d2f55d5e87e7bb97960c}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+A\+L\+T\+E\+R\+N\+A\+TE}~0x1U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a0f7b2e483b09e5073fd0fa7db586e696}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+ON}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a59bccb2fdd2686cba025911f903dbf57}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+NS}~0x8U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ae580d9c94803c0442413b3a7f792020c}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+V\+E\+R\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ac8a22c22b6606873340bf60b28f98622}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}~0x4U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a42dd46d84d3d6c1f991098c949113e03}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}~0x5U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ae214b9b603f9580416b8a892d3e7af80}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}~0x6U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a927153ad33b4d36f5d64bd6637a4ae54}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}~0x7U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a486380562e4320cb68558efa44e148a4}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+R\+EF}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_addf19e616ce0ddd1d87d976fa1624c9e}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+A\+N\+A\+L\+OG}~0x1U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a5e47c3870c5f2489b491a719cb2fa463}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a9624a9364b86dbec731d76ba6b5b0fb6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+OW}~0x80U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ac9ebf8bdf8e6da2d208819d637659ff6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+1}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a1ed910002f25473d1df4fc0af29d5cfb}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+2}~0x20U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a9b51f9f84319028f0b4d7f57a2e31053}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+4}~0x40U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aa208a138c1ad710d02f2803685309fab}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+8}~0x60U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a47ccb22e74a04c6fc3ad4c38c21a33e3}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+8}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a6aaeb20cfdd08095fb65eba3c4c07424}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+10}~0x4U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aaaa2b579ad59bd81fb93dc4ef2f47105}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+12}~0x8U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a65edd250bebe2f5a0d3c207d8cc8aa95}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+LK}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a72e0effa7a9cf05bed04a1a5dd198862}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}~0x1U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a83ae7ce9631dccd1e9fd55d4932296c2}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+\_\+\+C\+LK}~0x2U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a34c8af21e2906e292a2a01c1ac250ab9}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+C\+LK}~0x3U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a5e47c3870c5f2489b491a719cb2fa463}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ad536aa86a7e613df473371c7d10c205d}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+AN}~0x40U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_acf7bf5f96bbe023b91dbc0e9d2cf0b12}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+OR}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a91512eea2a4b2368e9135c996cf799a6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+ND}~0x20U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab7a741c768ae547e7b566f0ac8408db3}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+E\+M\+P\+TY}~0x8U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a203f0dd518d8e08f997c2239d80e4df4}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+T\+\_\+\+E\+M\+P\+TY}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a4b13ecebf63293251d001814f428af2a}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+F\+U\+LL}~0x4U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aa894e7bad2d1194ee6a59c17a899c505}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+A\+ND}~0U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aa011d1af75d9505fe5418c99d25c1983}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+IC}~0x1U
\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aec8900d2fd991387a9b7170b403ed0cc}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Set channel. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ad4f784ae9dbfcfd1efb8a02d2d7ce3b4}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Conversion\+Complete\+Interrupt}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Enable conversion complete interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a51a3caf88404db3c573411f9cff808db}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Conversion\+Complete\+Interrupt}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Disable conversion complete interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a6a1f86c04bf08ee3060b56e6471b71a9}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Complete\+Flag}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns conversion complete flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a95b75bf4d0f43ec974cf031bc58f6764}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control1\+Reg}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Status and control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a5522408dc4aab70c255e5ae1e5f903e9}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control1\+Reg}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns the content of the Status and control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a5977d1cf8d6a649ece657db7bbe9f4f3}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Input\+Clock}(Peripheral\+Base,  Input)
\begin{DoxyCompactList}\small\item\em Selects input clock. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aea392b7f3239d2c8b93158bff4daf162}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Resolution}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Selects A\+DC resolution mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aa341eb2b368c89fc4e9f2e01224509f7}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Long\+Sample\+Time}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables long sample time. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_af886cd3dc30e96f892145780800edc90}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Clock\+Division}(Peripheral\+Base,  Divide)
\begin{DoxyCompactList}\small\item\em Selects A\+DC clock division. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aab2597e60a366cdc9cf3f0c309d018b7}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables low power mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a2c4c8cc33174f651bedd77041144ca2b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Configuration 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a0e806588c428d85b7e8d10cd99f9c550}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Configuration 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a25c5db1d43656e8f23200af84349ca6f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Long\+Sample\+Time}(Peripheral\+Base,  Time)
\begin{DoxyCompactList}\small\item\em Selects sample time effective if long sample time is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a9ea3ccaabb9f08d6c8a88e3acd647828}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Time}(Peripheral\+Base,  Time)
\begin{DoxyCompactList}\small\item\em Selects sample time effective if long sample time is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_af60dcdb4cdcc2b7cf71b170a8d479c76}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Speed\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables high speed mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a5ec4b78215d55e5e478d30e50a2afc17}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Clock\+Output}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables asynchronous clock output. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a40fb73ef61f5d8a1702e0ffa68717d65}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Set}(Peripheral\+Base,  Set)
\begin{DoxyCompactList}\small\item\em Selects between alternate sets of A\+DC channels. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a9e2e97083bdf31c2ec7c019aaf14323f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Configuration 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_af8b1d1d9bda0a1faab06d71719edc2f7}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Configuration 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7d7035798ebc048144f419d478d9ddee}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Active\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns conversion active flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a091399343cb1e4e8e910663e4ebf400a}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value1\+Raw}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets compare value 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7cf7b830bbfaa82240430ab524b62f0b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value1\+Raw}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns compare value 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a516b7cd60a6b3479145a9df3944745ee}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value2\+Raw}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets compare value 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a5333ba6129245c3b47c2c4a122a9ae02}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value2\+Raw}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns compare value 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab5d8978f028c5d92a8ca8d784bf6e294}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Conversion\+Trigger\+Type}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets conversion trigger type. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a805bda9c42f93437d7a5c7d8b972a705}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Trigger\+Type}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns conversion trigger type. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ac8cd79987f259609908d5d3958a13f2b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Function}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets compare type. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a9d64a767f7d8f87c71b134a8680115f6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em D\+MA enable request. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a21fbe4d35ff59d514a9f80de01d1b73e}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Voltage\+Reference}(Peripheral\+Base,  Reference)
\begin{DoxyCompactList}\small\item\em Selects the voltage reference source used for conversion. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_abb4b7bc46a9b17252993593dcdfde034}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Status and control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a0a4bfb861d4f9ba58d08325b6278f0de}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Status and control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a92c1617d2322ebd264d535675756beb6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Start\+Calibration}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Starts calibration. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a264d999247713cf1060e6cc7a096f519}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Active\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns calibration active flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a0d09d703b6fd89f1a60ce05e628cc39a}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Failed\+Status\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns calibration failed status flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab8c0318da18d6c40e580a2315740d42c}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Continuous\+Mode}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets one conversion or continuous mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a306d5e7b0234113ac65d6249a0e1f949}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns one conversion or continuous mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a715c4e65b503ca2848249a3a4f97c230}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Average\+Function}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets average function. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a2780fea5af772bfb3149c642b98eadf3}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control3\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Status and control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a62c5d62fd716ae353925a6e8af5bec31}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control3\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Status and control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a14d69b43d11f62a8a74e91f3548a51ff}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Result\+Value\+Raw}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns raw data from result register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a043ef96d1df2c5adbae6716b1d82498b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Result\+Reg}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns the content of the Data result register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ad1a9bac082277ee3476638010b73c12d}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Offset\+Correction\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets offset error correction value in 2\textquotesingle{}s complement and left justified format. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ae2fb527a98b3128a880a056096bfd1df}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Offset\+Correction\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns offset error correction value in 2\textquotesingle{}s complement and left justified format. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ade6207e3b70de2eff91cf560cc684fc7}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Offset\+Correction\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Offset correction register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a263d197cd3a72a1f4d0ee13f3811b793}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Offset\+Correction\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Offset correction register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a8c6df7b6b9572eb54f15e850d22a78a9}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Plus\+Gain\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets plus-\/side gain value. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a13d97e09827a9b62f456d082d2a80017}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Gain\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Plus-\/side gain register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a48ac7ed78ccf0ca2bc730e8e994239a1}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Gain\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Plus-\/side gain register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_adf80c0e5d648c833aafca51b8818213a}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Minus\+Gain\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets minus-\/side gain value. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_abb7a43f07388afc901277664f87b6b3d}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Gain\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Minus-\/side gain register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a3f1ae3ac22a051b533f22947ee801a8f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Gain\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Minus-\/side gain register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a0105e0b2542c99d52d3ec9028211c9eb}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus0\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns plus-\/side general calibration value 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab7c9a3c52094f64742a82daf24121f80}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration0\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Plus-\/side calibration 0 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a91085efa0df3bb55d05044a5016790c7}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration0\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Plus-\/side calibration 0 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a53fb1b38ecbbe3dc46b9179c27ac1ef0}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus1\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns plus-\/side general calibration value 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ac5914a5dc676944d76ebc51e0c23db83}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Plus-\/side calibration 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a82bc0a8c1bec73b0a5052bcdb7addd30}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Plus-\/side calibration 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ae166ecab123eb1a833818b9c9571c805}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus2\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns plus-\/side general calibration value 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aa2f7260219cef191b6a336e31834b0e7}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Plus-\/side calibration 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ade89d0e23e09af979127cddc8213f8dd}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Plus-\/side calibration 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a599330134bea443f059b6291ffc1effb}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus3\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns plus-\/side general calibration value 3. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_af6061e1b2418e8607e9410e5bb2cae5a}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration3\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Plus-\/side calibration 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a9536840bb4727f2a0e113aeed2d872ef}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration3\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Plus-\/side calibration 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a24b26e78644dbefe1d7711dcf20421f9}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus4\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns plus-\/side general calibration value 4. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a3ea3f82b136dc093579c54611fbf6d0a}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration4\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Plus-\/side calibration 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab4ad9547792c990db265c7ac857abd9d}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration4\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Plus-\/side calibration 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a739a89cd404755d160724d5b7e4158bf}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+S\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns plus-\/side general calibration value S. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_afdb413ac8077a276d8c538bb8b4f7e5e}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+S\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Plus-\/side calibration S register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ac8b15d5c18565531d6b49bde90899896}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+S\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Plus-\/side calibration S register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a168e07567e1f42886d783b11f2743f42}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+D\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns plus-\/side general calibration value D. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aa682480ae4fdacc38dd6b4c1ba028218}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+D\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Plus-\/side calibration D register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a5418b86314573e93405cd5ba190b07c1}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+D\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Plus-\/side calibration D register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7fd4056c68da794fe068443c812d7ed5}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus0\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns minus-\/side general calibration value 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a774767b7c311e61c3ab8291c4a849b08}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration0\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Minus-\/side calibration 0 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ad2b123a5dcb72baf27096ca37ac332ec}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration0\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Minus-\/side calibration 0 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a42a38f4b6244722ad82ad39e156121e6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus1\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns minus-\/side general calibration value 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aee8a36c24aa27608016779cc8ae424c8}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Minus-\/side calibration 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7b71f23b703ed6b2df261311fd311867}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Minus-\/side calibration 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab1c2aaecf570a84897d5e963cf30759c}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus2\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns minus-\/side general calibration value 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a30ed1ae7e16f4e7d9c81c4579f072eb8}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Minus-\/side calibration 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ad16b8122d191e9333c2533ed7ffa8a2f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Minus-\/side calibration 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a92fad907afec34c18725a2958380f042}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus3\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns minus-\/side general calibration value 3. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7961efa2d620ed229ba20e2cbbaea9b0}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration3\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Minus-\/side calibration 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a7254b5e9a258a9e9d73dc858c860a9f1}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration3\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Minus-\/side calibration 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab73ca1a4a69966cdea8db1b40d8a66f8}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus4\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns minus-\/side general calibration value 4. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab9c8162e5470ed943499621d25f66bb9}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration4\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Minus-\/side calibration 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a3bf17ec0a9aa6006a83ffab7f0a7414a}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration4\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Minus-\/side calibration 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a06a5e49c5ffeeedab71fd8395514efd1}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+S\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns minus-\/side general calibration value S. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a00429724078b8048312b0f34e3d7540c}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+S\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Minus-\/side calibration S register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a09dc68d1f2fa3c10c8c773c30519b519}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+S\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Minus-\/side calibration S register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a9a575fb49a1fd7268294b2812ff3c9a0}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+D\+Calibration\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns minus-\/side general calibration value D. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a6c794121eb8530106bba54076d29bbe0}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+D\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Minus-\/side calibration D register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a6d38fb1765164f9be32d60d186a12bdd}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+D\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Minus-\/side calibration D register. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ae91257b0bc31f2c36edf434056db5958}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Voltage\+Reference}(Peripheral\+Base,  Ref\+Sel)
\begin{DoxyCompactList}\small\item\em Sets the voltage reference source used for conversions. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a582de3ee4703be24c6174180090d9d5e}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Voltage\+Reference}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the voltage reference source used for conversions. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_adb36775c2115c70fce9fd5d0d3208aad}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Sample\+Time}(Peripheral\+Base,  Sample\+Time)
\begin{DoxyCompactList}\small\item\em Sets sample time. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab878d1231f3fc84f4bc4ac464177b03b}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Sample\+Time}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns short/long sample time. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ac06b778d840be82cdfecd2aba0f11c20}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Power\+Mode}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets the power mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a228c08e5a3effc4bbe09931b70c4b376}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Power\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the power mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_af7e2d18e99b1c1032f0b2396fcf89881}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Divider}(Peripheral\+Base,  Div\+Val)
\begin{DoxyCompactList}\small\item\em Sets divider. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a843ba4d229f8184152dcd1c5df9d70dc}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Divider}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns divider. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a4746520bb946f33d1e5ebf5424dc13ff}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Resolution}(Peripheral\+Base,  Resolution)
\begin{DoxyCompactList}\small\item\em Sets resolution of the conversions. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ab25dee19da356d24e28e2218c90915e6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Resolution}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns resolution of the conversions. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a63b7f9ef79fb7e480e09fc8f195cd33f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Sets clock source. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a8d38da0f575080b6ee465b87a7e6567f}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Source}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns clock source. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a56b3dc69591a27be3ca5c24cdaf2dc70}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Scan\+Mode}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets normal or scan mode for F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aaa98c7216e9275a09bbb0d8e9819693d}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Scan\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns normal or scan mode for F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a607ba2ac383783553618d8a5281caae5}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Compare\+Mode}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets logic mode of the compared result inside F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_aad5d9a0b0fd6b8a3f8d5dbf247fd10f5}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Compare\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns logic mode of the compared result inside F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a72b24bfdef7d5acd55022d7283b8d8a6}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Depth}(Peripheral\+Base,  Depth)
\begin{DoxyCompactList}\small\item\em Selects between F\+I\+FO disabled and F\+I\+FO level. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_ad48f0043263b5ce05c94597ee2deb744}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Depth}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns depth of the F\+I\+FO. Value equal to one means that F\+I\+FO is disabled and just one channel can be measured. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a762cd11aa32ec5176f8daacb5f7df165}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+State}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns state of the F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_afcd77511c02f11f3330b8f56b8173076}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Multiple\+Conversions}(Peripheral\+Base,  Enable)
\begin{DoxyCompactList}\small\item\em Enable/disable HW trigger multiple conversions in F\+I\+FO mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a42de4d6c46f1f43c8b934c4fc63694bd}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking}(Peripheral\+Base,  Enable)
\begin{DoxyCompactList}\small\item\em Enable/disable HW trigger masking in F\+I\+FO mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a4cfd8f86be817d053725b41437c3af80}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets mode of the HW trigger masking in F\+I\+FO mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_a_d_c___p_d_d_8h_a0299c53ad5ed17e62d42c09a5579fa1d}{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns mode of the HW trigger masking in F\+I\+FO mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ae214b9b603f9580416b8a892d3e7af80}\label{_a_d_c___p_d_d_8h_ae214b9b603f9580416b8a892d3e7af80}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}{ADC\_PDD\_16\_SAMPLES\_AVERAGED}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED~0x6U}

Average function with 16 samples \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a927153ad33b4d36f5d64bd6637a4ae54}\label{_a_d_c___p_d_d_8h_a927153ad33b4d36f5d64bd6637a4ae54}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}{ADC\_PDD\_32\_SAMPLES\_AVERAGED}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED~0x7U}

Average function with 32 samples \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ac8a22c22b6606873340bf60b28f98622}\label{_a_d_c___p_d_d_8h_ac8a22c22b6606873340bf60b28f98622}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}{ADC\_PDD\_4\_SAMPLES\_AVERAGED}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED~0x4U}

Average function with 4 samples \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a42dd46d84d3d6c1f991098c949113e03}\label{_a_d_c___p_d_d_8h_a42dd46d84d3d6c1f991098c949113e03}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED}{ADC\_PDD\_8\_SAMPLES\_AVERAGED}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+S\+A\+M\+P\+L\+E\+S\+\_\+\+A\+V\+E\+R\+A\+G\+ED~0x5U}

Average function with 8 samples \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a83ae7ce9631dccd1e9fd55d4932296c2}\label{_a_d_c___p_d_d_8h_a83ae7ce9631dccd1e9fd55d4932296c2}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+\_\+\+C\+LK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+\_\+\+C\+LK}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+\_\+\+C\+LK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+\_\+\+C\+LK}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+\_\+\+C\+LK}{ADC\_PDD\_ALT\_CLK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+\_\+\+C\+LK~0x2U}

Alternate clock selected as clock source. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a54d56f3f656cf12b70ae86fa1c5251ae}\label{_a_d_c___p_d_d_8h_a54d56f3f656cf12b70ae86fa1c5251ae}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+C\+L\+O\+CK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+C\+L\+O\+CK}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+C\+L\+O\+CK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+C\+L\+O\+CK}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+C\+L\+O\+CK}{ADC\_PDD\_ALTERNATE\_CLOCK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+C\+L\+O\+CK~0x2U}

Alternate clock as clock input \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a91512eea2a4b2368e9135c996cf799a6}\label{_a_d_c___p_d_d_8h_a91512eea2a4b2368e9135c996cf799a6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+ND@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+ND}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+ND@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+ND}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+ND}{ADC\_PDD\_AND}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+ND~0x20U}

Selects logic and between the compare trigger inside the F\+I\+FO. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a34c8af21e2906e292a2a01c1ac250ab9}\label{_a_d_c___p_d_d_8h_a34c8af21e2906e292a2a01c1ac250ab9}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+C\+LK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+C\+LK}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+C\+LK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+C\+LK}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+C\+LK}{ADC\_PDD\_ASYNC\_CLK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+C\+LK~0x3U}

Asynchro clock selected as clock source. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a480db8147a4fcf5bd13c9b4d6521eb50}\label{_a_d_c___p_d_d_8h_a480db8147a4fcf5bd13c9b4d6521eb50}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+U\+S\+\_\+\+C\+L\+O\+CK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+U\+S\+\_\+\+C\+L\+O\+CK}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+U\+S\+\_\+\+C\+L\+O\+CK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+U\+S\+\_\+\+C\+L\+O\+CK}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+U\+S\+\_\+\+C\+L\+O\+CK}{ADC\_PDD\_ASYNCHRONOUS\_CLOCK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+U\+S\+\_\+\+C\+L\+O\+CK~0x3U}

Asynchronous clock as clock input \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aa011d1af75d9505fe5418c99d25c1983}\label{_a_d_c___p_d_d_8h_aa011d1af75d9505fe5418c99d25c1983}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+IC@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+IC}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+IC@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+IC}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+IC}{ADC\_PDD\_AUTOMATIC}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+IC~0x1U}

Selects automatic mode\+: Hardware trigger masked automatically when data F\+I\+FO is not empty. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ae580d9c94803c0442413b3a7f792020c}\label{_a_d_c___p_d_d_8h_ae580d9c94803c0442413b3a7f792020c}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+V\+E\+R\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+V\+E\+R\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+V\+E\+R\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+V\+E\+R\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+V\+E\+R\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{ADC\_PDD\_AVERAGE\_DISABLED}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+A\+V\+E\+R\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED~0U}

Average function disabled \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a55e9ed0213ca3159cdfbae47c0fae48e}\label{_a_d_c___p_d_d_8h_a55e9ed0213ca3159cdfbae47c0fae48e}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}{ADC\_PDD\_BUS\_CLOCK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK~0U}

Bus clock as clock input \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ad6d31fa50b948871360f2838f6470be2}\label{_a_d_c___p_d_d_8h_ad6d31fa50b948871360f2838f6470be2}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2}{ADC\_PDD\_BUS\_CLOCK\_DIV\_2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2~0x1U}

Bus clock divided 2 as clock input \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a4855e032254a7e8e71ba052400849073}\label{_a_d_c___p_d_d_8h_a4855e032254a7e8e71ba052400849073}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+A@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+A}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+A@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+A}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+A}{ADC\_PDD\_CHANNEL\_SET\_A}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+A~0U}

A\+Dxxa channel set \mbox{\Hypertarget{_a_d_c___p_d_d_8h_abc2fa752bcd77e151bcb63e2d351fc98}\label{_a_d_c___p_d_d_8h_abc2fa752bcd77e151bcb63e2d351fc98}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+B@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+B}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+B@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+B}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+B}{ADC\_PDD\_CHANNEL\_SET\_B}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+E\+T\+\_\+B~0x10U}

A\+Dxxb channel set \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a3a20803d3ae8ee307159946b8dd30c10}\label{_a_d_c___p_d_d_8h_a3a20803d3ae8ee307159946b8dd30c10}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{ADC\_PDD\_COMPARE\_DISABLED}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED~0U}

Compare function disabled \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a59bccb2fdd2686cba025911f903dbf57}\label{_a_d_c___p_d_d_8h_a59bccb2fdd2686cba025911f903dbf57}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+NS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+NS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+NS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+NS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+NS}{ADC\_PDD\_CONTINUOUS\_CONVERSIONS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+NS~0x8U}

Continuous conversion mode \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a4b1cc655436d752da4aeb9d5706b9ef7}\label{_a_d_c___p_d_d_8h_a4b1cc655436d752da4aeb9d5706b9ef7}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+B\+A\+N\+D\+G\+AP@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+B\+A\+N\+D\+G\+AP}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+B\+A\+N\+D\+G\+AP@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+B\+A\+N\+D\+G\+AP}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+B\+A\+N\+D\+G\+AP}{ADC\_PDD\_DIFFERENTIAL\_BANDGAP}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+B\+A\+N\+D\+G\+AP~0x3\+BU}

Differential mode, positive and negative bandgap. This constant is deprecated. It will not be supported in the future. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a1e24316bb11b5ef2523c420f3077ea7c}\label{_a_d_c___p_d_d_8h_a1e24316bb11b5ef2523c420f3077ea7c}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P0\+\_\+\+D\+A\+D\+M0@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P0\+\_\+\+D\+A\+D\+M0}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P0\+\_\+\+D\+A\+D\+M0@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P0\+\_\+\+D\+A\+D\+M0}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P0\+\_\+\+D\+A\+D\+M0}{ADC\_PDD\_DIFFERENTIAL\_DADP0\_DADM0}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P0\+\_\+\+D\+A\+D\+M0~0x20U}

Differential mode, positive and negative channel 0 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a137a2885113aa6b5f715c8a00bfc83f9}\label{_a_d_c___p_d_d_8h_a137a2885113aa6b5f715c8a00bfc83f9}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P1\+\_\+\+D\+A\+D\+M1@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P1\+\_\+\+D\+A\+D\+M1}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P1\+\_\+\+D\+A\+D\+M1@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P1\+\_\+\+D\+A\+D\+M1}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P1\+\_\+\+D\+A\+D\+M1}{ADC\_PDD\_DIFFERENTIAL\_DADP1\_DADM1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P1\+\_\+\+D\+A\+D\+M1~0x21U}

Differential mode, positive and negative channel 1 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a54b00962e4019c095a5da06b1157b1f3}\label{_a_d_c___p_d_d_8h_a54b00962e4019c095a5da06b1157b1f3}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P2\+\_\+\+D\+A\+D\+M2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P2\+\_\+\+D\+A\+D\+M2}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P2\+\_\+\+D\+A\+D\+M2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P2\+\_\+\+D\+A\+D\+M2}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P2\+\_\+\+D\+A\+D\+M2}{ADC\_PDD\_DIFFERENTIAL\_DADP2\_DADM2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P2\+\_\+\+D\+A\+D\+M2~0x22U}

Differential mode, positive and negative channel 2 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a8ab38853943577179b199bdca5d37e48}\label{_a_d_c___p_d_d_8h_a8ab38853943577179b199bdca5d37e48}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P3\+\_\+\+D\+A\+D\+M3@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P3\+\_\+\+D\+A\+D\+M3}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P3\+\_\+\+D\+A\+D\+M3@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P3\+\_\+\+D\+A\+D\+M3}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P3\+\_\+\+D\+A\+D\+M3}{ADC\_PDD\_DIFFERENTIAL\_DADP3\_DADM3}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+D\+A\+D\+P3\+\_\+\+D\+A\+D\+M3~0x23U}

Differential mode, positive and negative channel 3 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a8d07d01668a012c2523bb795ea5ea4f0}\label{_a_d_c___p_d_d_8h_a8d07d01668a012c2523bb795ea5ea4f0}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+V\+R\+E\+F\+SH@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+V\+R\+E\+F\+SH}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+V\+R\+E\+F\+SH@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+V\+R\+E\+F\+SH}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+V\+R\+E\+F\+SH}{ADC\_PDD\_DIFFERENTIAL\_VREFSH}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+F\+F\+E\+R\+E\+N\+T\+I\+A\+L\+\_\+\+V\+R\+E\+F\+SH~0x3\+DU}

Differential mode, positive and negative V\+R\+E\+FS. This constant is deprecated. It will not be supported in the future. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a51a3caf88404db3c573411f9cff808db}\label{_a_d_c___p_d_d_8h_a51a3caf88404db3c573411f9cff808db}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Conversion\+Complete\+Interrupt@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Conversion\+Complete\+Interrupt}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Conversion\+Complete\+Interrupt@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Conversion\+Complete\+Interrupt}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Conversion\+Complete\+Interrupt}{ADC\_PDD\_DisableConversionCompleteInterrupt}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Conversion\+Complete\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_SC1\_REG(PeripheralBase,(Index)) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___a_d_c___register___masks_gaa698d898e077003de10a42184de8f124}{ADC\_SC1\_AIEN\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Disable conversion complete interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+C1\mbox{[}Index\mbox{]}, A\+D\+C\+\_\+\+S\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a51a3caf88404db3c573411f9cff808db}{ADC\_PDD\_DisableConversionCompleteInterrupt}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ac9ebf8bdf8e6da2d208819d637659ff6}\label{_a_d_c___p_d_d_8h_ac9ebf8bdf8e6da2d208819d637659ff6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+1@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+1}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+1@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+1}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+1}{ADC\_PDD\_DIV\_1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+1~0U}

Input clock divided by 1. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a1ed910002f25473d1df4fc0af29d5cfb}\label{_a_d_c___p_d_d_8h_a1ed910002f25473d1df4fc0af29d5cfb}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+2}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+2}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+2}{ADC\_PDD\_DIV\_2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+2~0x20U}

Input clock divided by 2. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a9b51f9f84319028f0b4d7f57a2e31053}\label{_a_d_c___p_d_d_8h_a9b51f9f84319028f0b4d7f57a2e31053}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+4@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+4}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+4@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+4}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+4}{ADC\_PDD\_DIV\_4}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+4~0x40U}

Input clock divided by 4. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aa208a138c1ad710d02f2803685309fab}\label{_a_d_c___p_d_d_8h_aa208a138c1ad710d02f2803685309fab}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+8@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+8}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+8@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+8}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+8}{ADC\_PDD\_DIV\_8}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+\_\+8~0x60U}

Input clock divided by 8. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7b82c7a4cede158048d8e8326b1a062d}\label{_a_d_c___p_d_d_8h_a7b82c7a4cede158048d8e8326b1a062d}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1}{ADC\_PDD\_DIVIDE\_1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1~0U}

The divide ration is 1 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a1680f4cb86571492cef42cc9983f97d6}\label{_a_d_c___p_d_d_8h_a1680f4cb86571492cef42cc9983f97d6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2}{ADC\_PDD\_DIVIDE\_2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2~0x20U}

The divide ration is 2 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a10163ceee8fc79df28aa4e04f5c0b7d4}\label{_a_d_c___p_d_d_8h_a10163ceee8fc79df28aa4e04f5c0b7d4}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4}{ADC\_PDD\_DIVIDE\_4}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4~0x40U}

The divide ration is 4 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a0ec2dc38a6c3e91ddddf8e8287deda1c}\label{_a_d_c___p_d_d_8h_a0ec2dc38a6c3e91ddddf8e8287deda1c}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8}{ADC\_PDD\_DIVIDE\_8}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8~0x60U}

The divide ration is 8 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab7a741c768ae547e7b566f0ac8408db3}\label{_a_d_c___p_d_d_8h_ab7a741c768ae547e7b566f0ac8408db3}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+E\+M\+P\+TY@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+E\+M\+P\+TY}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+E\+M\+P\+TY@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+E\+M\+P\+TY}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+E\+M\+P\+TY}{ADC\_PDD\_EMPTY}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+E\+M\+P\+TY~0x8U}

F\+I\+FO is empty. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a5ec4b78215d55e5e478d30e50a2afc17}\label{_a_d_c___p_d_d_8h_a5ec4b78215d55e5e478d30e50a2afc17}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Clock\+Output@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Clock\+Output}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Clock\+Output@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Clock\+Output}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Clock\+Output}{ADC\_PDD\_EnableAsynchronousClockOutput}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Clock\+Output(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5bd555e9653cefc30e9fdb2834f7a57}{ADC\_CFG2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_ga1158034a83b78e238c3f8ca481ab9b27}{ADC\_CFG2\_ADACKEN\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___a_d_c___register___masks_gad009e6fe93b9f44fb0f79cd479d8bb1a}{ADC\_CFG2\_ADACKEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables asynchronous clock output. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if asynchronous clock output will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G2, A\+D\+C1\+\_\+\+C\+F\+G2, A\+D\+C2\+\_\+\+C\+F\+G2, A\+D\+C3\+\_\+\+C\+F\+G2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a5ec4b78215d55e5e478d30e50a2afc17}{ADC\_PDD\_EnableAsynchronousClockOutput}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ad4f784ae9dbfcfd1efb8a02d2d7ce3b4}\label{_a_d_c___p_d_d_8h_ad4f784ae9dbfcfd1efb8a02d2d7ce3b4}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Conversion\+Complete\+Interrupt@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Conversion\+Complete\+Interrupt}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Conversion\+Complete\+Interrupt@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Conversion\+Complete\+Interrupt}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Conversion\+Complete\+Interrupt}{ADC\_PDD\_EnableConversionCompleteInterrupt}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Conversion\+Complete\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_SC1\_REG(PeripheralBase,(Index)) |= \(\backslash\)
       ADC\_SC1\_AIEN\_MASK \(\backslash\)
    )
\end{DoxyCode}


Enable conversion complete interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+C1\mbox{[}Index\mbox{]}, A\+D\+C\+\_\+\+S\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ad4f784ae9dbfcfd1efb8a02d2d7ce3b4}{ADC\_PDD\_EnableConversionCompleteInterrupt}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a9d64a767f7d8f87c71b134a8680115f6}\label{_a_d_c___p_d_d_8h_a9d64a767f7d8f87c71b134a8680115f6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}{ADC\_PDD\_EnableDmaRequest}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5003f0c5ed33b3daec5b49706c8268a}{ADC\_SC2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_ga50fc5fed4844c3ceb8da9b595029da11}{ADC\_SC2\_DMAEN\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___a_d_c___register___masks_ga5554f538c0c6d7b3e2dfa502fdfed488}{ADC\_SC2\_DMAEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


D\+MA enable request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if D\+MA requests will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C2, A\+D\+C1\+\_\+\+S\+C2, A\+D\+C2\+\_\+\+S\+C2, A\+D\+C3\+\_\+\+S\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a9d64a767f7d8f87c71b134a8680115f6}{ADC\_PDD\_EnableDmaRequest}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a42de4d6c46f1f43c8b934c4fc63694bd}\label{_a_d_c___p_d_d_8h_a42de4d6c46f1f43c8b934c4fc63694bd}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking}{ADC\_PDD\_EnableFIFO\_HW\_TriggerMasking}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Enable }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((Enable) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      ADC\_SC5\_REG(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)ADC\_SC5\_HTRGMASKE\_MASK)) : ( \(\backslash\)
      ADC\_SC5\_REG(PeripheralBase) |= \(\backslash\)
       ADC\_SC5\_HTRGMASKE\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Enable/disable HW trigger masking in F\+I\+FO mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Enable} & Enable flag. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a42de4d6c46f1f43c8b934c4fc63694bd}{ADC\_PDD\_EnableFIFO\_HW\_TriggerMasking}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_afcd77511c02f11f3330b8f56b8173076}\label{_a_d_c___p_d_d_8h_afcd77511c02f11f3330b8f56b8173076}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Multiple\+Conversions@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Multiple\+Conversions}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Multiple\+Conversions@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Multiple\+Conversions}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Multiple\+Conversions}{ADC\_PDD\_EnableFIFO\_HW\_TriggerMultipleConversions}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Multiple\+Conversions(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Enable }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((Enable) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      ADC\_SC4\_REG(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)ADC\_SC4\_HTRGME\_MASK)) : ( \(\backslash\)
      ADC\_SC4\_REG(PeripheralBase) |= \(\backslash\)
       ADC\_SC4\_HTRGME\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Enable/disable HW trigger multiple conversions in F\+I\+FO mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Enable} & Enable flag. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_afcd77511c02f11f3330b8f56b8173076}{ADC\_PDD\_EnableFIFO\_HW\_TriggerMultipleConversions}(<
      peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_af60dcdb4cdcc2b7cf71b170a8d479c76}\label{_a_d_c___p_d_d_8h_af60dcdb4cdcc2b7cf71b170a8d479c76}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Speed\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Speed\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Speed\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Speed\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Speed\+Mode}{ADC\_PDD\_EnableHighSpeedMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+High\+Speed\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5bd555e9653cefc30e9fdb2834f7a57}{ADC\_CFG2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_ga73cb928c5cacb18e02a3f0d67dcf1e6f}{ADC\_CFG2\_ADHSC\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___a_d_c___register___masks_ga447389268d77124eb2012fd98bfe07ce}{ADC\_CFG2\_ADHSC\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables high speed mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if high speed mode will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G2, A\+D\+C1\+\_\+\+C\+F\+G2, A\+D\+C2\+\_\+\+C\+F\+G2, A\+D\+C3\+\_\+\+C\+F\+G2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_af60dcdb4cdcc2b7cf71b170a8d479c76}{ADC\_PDD\_EnableHighSpeedMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_aa341eb2b368c89fc4e9f2e01224509f7}\label{_a_d_c___p_d_d_8h_aa341eb2b368c89fc4e9f2e01224509f7}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Long\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Long\+Sample\+Time}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Long\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Long\+Sample\+Time}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Long\+Sample\+Time}{ADC\_PDD\_EnableLongSampleTime}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Long\+Sample\+Time(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gaa64d6563b96bb9c13693c466528decd7}{ADC\_CFG1\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_ga3f96490246c5bef5f9ccede781423b22}{ADC\_CFG1\_ADLSMP\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___a_d_c___register___masks_gab2cd2b0ee8a3e6c0e3710e5477ba4f25}{ADC\_CFG1\_ADLSMP\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables long sample time. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if long sample time will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G1, A\+D\+C1\+\_\+\+C\+F\+G1, A\+D\+C2\+\_\+\+C\+F\+G1, A\+D\+C3\+\_\+\+C\+F\+G1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_aa341eb2b368c89fc4e9f2e01224509f7}{ADC\_PDD\_EnableLongSampleTime}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_aab2597e60a366cdc9cf3f0c309d018b7}\label{_a_d_c___p_d_d_8h_aab2597e60a366cdc9cf3f0c309d018b7}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power\+Mode}{ADC\_PDD\_EnableLowPowerMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gaa64d6563b96bb9c13693c466528decd7}{ADC\_CFG1\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_ga308bdf4f339315924bd36b1f2aa3d254}{ADC\_CFG1\_ADLPC\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___a_d_c___register___masks_ga15e7cf514347ab7f32e2104b1776704e}{ADC\_CFG1\_ADLPC\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables low power mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if low power mode will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G1, A\+D\+C1\+\_\+\+C\+F\+G1, A\+D\+C2\+\_\+\+C\+F\+G1, A\+D\+C3\+\_\+\+C\+F\+G1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_aab2597e60a366cdc9cf3f0c309d018b7}{ADC\_PDD\_EnableLowPowerMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a4b13ecebf63293251d001814f428af2a}\label{_a_d_c___p_d_d_8h_a4b13ecebf63293251d001814f428af2a}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+F\+U\+LL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+F\+U\+LL}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+F\+U\+LL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+F\+U\+LL}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+F\+U\+LL}{ADC\_PDD\_FULL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+F\+U\+LL~0x4U}

F\+I\+FO is full, next measurements will rewrite previous results. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a264d999247713cf1060e6cc7a096f519}\label{_a_d_c___p_d_d_8h_a264d999247713cf1060e6cc7a096f519}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Active\+Flag@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Active\+Flag}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Active\+Flag@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Active\+Flag}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Active\+Flag}{ADC\_PDD\_GetCalibrationActiveFlag}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Active\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & \hyperlink{group___a_d_c___register___masks_ga0ec589c9101684eeac4af85452ed3673}{ADC\_SC3\_CAL\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns calibration active flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C3, A\+D\+C1\+\_\+\+S\+C3, A\+D\+C2\+\_\+\+S\+C3, A\+D\+C3\+\_\+\+S\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a264d999247713cf1060e6cc7a096f519}{ADC\_PDD\_GetCalibrationActiveFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a0d09d703b6fd89f1a60ce05e628cc39a}\label{_a_d_c___p_d_d_8h_a0d09d703b6fd89f1a60ce05e628cc39a}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Failed\+Status\+Flag@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Failed\+Status\+Flag}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Failed\+Status\+Flag@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Failed\+Status\+Flag}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Failed\+Status\+Flag}{ADC\_PDD\_GetCalibrationFailedStatusFlag}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Calibration\+Failed\+Status\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & \hyperlink{group___a_d_c___register___masks_ga3a706436447b6113727826e303c3fbe6}{ADC\_SC3\_CALF\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns calibration failed status flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C3, A\+D\+C1\+\_\+\+S\+C3, A\+D\+C2\+\_\+\+S\+C3, A\+D\+C3\+\_\+\+S\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a0d09d703b6fd89f1a60ce05e628cc39a}{ADC\_PDD\_GetCalibrationFailedStatusFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a8d38da0f575080b6ee465b87a7e6567f}\label{_a_d_c___p_d_d_8h_a8d38da0f575080b6ee465b87a7e6567f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Source@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Source}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Source@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Source}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Source}{ADC\_PDD\_GetClockSource}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & ADC\_SC3\_ADICLK\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns clock source. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for clock source settings\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_a_d_c___p_d_d_8h_a8d38da0f575080b6ee465b87a7e6567f}{ADC\_PDD\_GetClockSource}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7cf7b830bbfaa82240430ab524b62f0b}\label{_a_d_c___p_d_d_8h_a7cf7b830bbfaa82240430ab524b62f0b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value1\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value1\+Raw}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value1\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value1\+Raw}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value1\+Raw}{ADC\_PDD\_GetCompareValue1Raw}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value1\+Raw(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_CV1\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Returns compare value 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+V1, A\+D\+C1\+\_\+\+C\+V1, A\+D\+C2\+\_\+\+C\+V1, A\+D\+C3\+\_\+\+C\+V1, A\+D\+C\+\_\+\+CV (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a7cf7b830bbfaa82240430ab524b62f0b}{ADC\_PDD\_GetCompareValue1Raw}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a5333ba6129245c3b47c2c4a122a9ae02}\label{_a_d_c___p_d_d_8h_a5333ba6129245c3b47c2c4a122a9ae02}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value2\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value2\+Raw}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value2\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value2\+Raw}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value2\+Raw}{ADC\_PDD\_GetCompareValue2Raw}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Compare\+Value2\+Raw(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CV2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns compare value 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+V2, A\+D\+C1\+\_\+\+C\+V2, A\+D\+C2\+\_\+\+C\+V2, A\+D\+C3\+\_\+\+C\+V2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a5333ba6129245c3b47c2c4a122a9ae02}{ADC\_PDD\_GetCompareValue2Raw}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a306d5e7b0234113ac65d6249a0e1f949}\label{_a_d_c___p_d_d_8h_a306d5e7b0234113ac65d6249a0e1f949}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode}{ADC\_PDD\_GetContinuousMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & \hyperlink{group___a_d_c___register___masks_ga9054cd805b818a928ca4309c717466db}{ADC\_SC3\_ADCO\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns one conversion or continuous mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for one conversion or continuous
        selection\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C3, A\+D\+C1\+\_\+\+S\+C3, A\+D\+C2\+\_\+\+S\+C3, A\+D\+C3\+\_\+\+S\+C3, A\+D\+C\+\_\+\+S\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a306d5e7b0234113ac65d6249a0e1f949}{ADC\_PDD\_GetContinuousMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7d7035798ebc048144f419d478d9ddee}\label{_a_d_c___p_d_d_8h_a7d7035798ebc048144f419d478d9ddee}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Active\+Flag@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Active\+Flag}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Active\+Flag@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Active\+Flag}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Active\+Flag}{ADC\_PDD\_GetConversionActiveFlag}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Active\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5003f0c5ed33b3daec5b49706c8268a}{ADC\_SC2\_REG}(PeripheralBase) & \hyperlink{group___a_d_c___register___masks_gad053a37ef205c8611605d1dc4e89bf8d}{ADC\_SC2\_ADACT\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns conversion active flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C2, A\+D\+C1\+\_\+\+S\+C2, A\+D\+C2\+\_\+\+S\+C2, A\+D\+C3\+\_\+\+S\+C2, A\+D\+C\+\_\+\+S\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a7d7035798ebc048144f419d478d9ddee}{ADC\_PDD\_GetConversionActiveFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a6a1f86c04bf08ee3060b56e6471b71a9}\label{_a_d_c___p_d_d_8h_a6a1f86c04bf08ee3060b56e6471b71a9}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Complete\+Flag@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Complete\+Flag}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Complete\+Flag@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Complete\+Flag}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Complete\+Flag}{ADC\_PDD\_GetConversionCompleteFlag}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Complete\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga1b28fcb3112387441ecc5fe9251a32e9}{ADC\_SC1\_REG}(PeripheralBase,(Index)) & 
      \hyperlink{group___a_d_c___register___masks_ga698a3a178a5b412febc8c0cc849e8896}{ADC\_SC1\_COCO\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns conversion complete flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+C1\mbox{[}Index\mbox{]}, A\+D\+C\+\_\+\+S\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a6a1f86c04bf08ee3060b56e6471b71a9}{ADC\_PDD\_GetConversionCompleteFlag}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a805bda9c42f93437d7a5c7d8b972a705}\label{_a_d_c___p_d_d_8h_a805bda9c42f93437d7a5c7d8b972a705}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Trigger\+Type@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Trigger\+Type}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Trigger\+Type@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Trigger\+Type}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Trigger\+Type}{ADC\_PDD\_GetConversionTriggerType}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Trigger\+Type(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5003f0c5ed33b3daec5b49706c8268a}{ADC\_SC2\_REG}(PeripheralBase) & \hyperlink{group___a_d_c___register___masks_ga25669c020c8970b55cd619752bdc84d2}{ADC\_SC2\_ADTRG\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns conversion trigger type. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for trigger type selection\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C2, A\+D\+C1\+\_\+\+S\+C2, A\+D\+C2\+\_\+\+S\+C2, A\+D\+C3\+\_\+\+S\+C2, A\+D\+C\+\_\+\+S\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a805bda9c42f93437d7a5c7d8b972a705}{ADC\_PDD\_GetConversionTriggerType}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a843ba4d229f8184152dcd1c5df9d70dc}\label{_a_d_c___p_d_d_8h_a843ba4d229f8184152dcd1c5df9d70dc}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Divider@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Divider}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Divider@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Divider}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Divider}{ADC\_PDD\_GetDivider}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & ADC\_SC3\_ADIV\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns divider. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for divider\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a843ba4d229f8184152dcd1c5df9d70dc}{ADC\_PDD\_GetDivider}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_aad5d9a0b0fd6b8a3f8d5dbf247fd10f5}\label{_a_d_c___p_d_d_8h_aad5d9a0b0fd6b8a3f8d5dbf247fd10f5}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Compare\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Compare\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Compare\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Compare\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Compare\+Mode}{ADC\_PDD\_GetFIFO\_CompareMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Compare\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(ADC\_SC4\_REG(PeripheralBase) & ADC\_SC4\_ACFSEL\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns logic mode of the compared result inside F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for F\+I\+F\+O compare mode settings\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_aad5d9a0b0fd6b8a3f8d5dbf247fd10f5}{ADC\_PDD\_GetFIFO\_CompareMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ad48f0043263b5ce05c94597ee2deb744}\label{_a_d_c___p_d_d_8h_ad48f0043263b5ce05c94597ee2deb744}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Depth@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Depth}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Depth@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Depth}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Depth}{ADC\_PDD\_GetFIFO\_Depth}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Depth(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(ADC\_SC4\_REG(PeripheralBase) & ADC\_SC4\_AFDEP\_MASK) + 1U \(\backslash\)
  )
\end{DoxyCode}


Returns depth of the F\+I\+FO. Value equal to one means that F\+I\+FO is disabled and just one channel can be measured. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_a_d_c___p_d_d_8h_ad48f0043263b5ce05c94597ee2deb744}{ADC\_PDD\_GetFIFO\_Depth}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a0299c53ad5ed17e62d42c09a5579fa1d}\label{_a_d_c___p_d_d_8h_a0299c53ad5ed17e62d42c09a5579fa1d}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode}{ADC\_PDD\_GetFIFO\_HW\_TriggerMaskingMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(ADC\_SC5\_REG(PeripheralBase) & ADC\_SC5\_HTRGMASKSEL\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns mode of the HW trigger masking in F\+I\+FO mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for H\+W trigger masking mode\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a0299c53ad5ed17e62d42c09a5579fa1d}{ADC\_PDD\_GetFIFO\_HW\_TriggerMaskingMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_aaa98c7216e9275a09bbb0d8e9819693d}\label{_a_d_c___p_d_d_8h_aaa98c7216e9275a09bbb0d8e9819693d}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Scan\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Scan\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Scan\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Scan\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Scan\+Mode}{ADC\_PDD\_GetFIFO\_ScanMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+Scan\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(ADC\_SC4\_REG(PeripheralBase) & ADC\_SC4\_ASCANE\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns normal or scan mode for F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for F\+I\+F\+O scan mode settings\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_aaa98c7216e9275a09bbb0d8e9819693d}{ADC\_PDD\_GetFIFO\_ScanMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a762cd11aa32ec5176f8daacb5f7df165}\label{_a_d_c___p_d_d_8h_a762cd11aa32ec5176f8daacb5f7df165}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+State@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+State}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+State@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+State}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+State}{ADC\_PDD\_GetFIFO\_State}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+F\+I\+F\+O\+\_\+\+State(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5003f0c5ed33b3daec5b49706c8268a}{ADC\_SC2\_REG}(PeripheralBase) & (uint32\_t)((uint32\_t)0x3U << 2U)) \(\backslash\)
  )
\end{DoxyCode}


Returns state of the F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for F\+I\+F\+O state\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a762cd11aa32ec5176f8daacb5f7df165}{ADC\_PDD\_GetFIFO\_State}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7fd4056c68da794fe068443c812d7ed5}\label{_a_d_c___p_d_d_8h_a7fd4056c68da794fe068443c812d7ed5}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus0\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus0\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus0\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus0\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus0\+Calibration\+Value}{ADC\_PDD\_GetMinus0CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus0\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM0\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns minus-\/side general calibration value 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M0, A\+D\+C1\+\_\+\+C\+L\+M0, A\+D\+C2\+\_\+\+C\+L\+M0, A\+D\+C3\+\_\+\+C\+L\+M0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a7fd4056c68da794fe068443c812d7ed5}{ADC\_PDD\_GetMinus0CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a42a38f4b6244722ad82ad39e156121e6}\label{_a_d_c___p_d_d_8h_a42a38f4b6244722ad82ad39e156121e6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus1\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus1\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus1\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus1\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus1\+Calibration\+Value}{ADC\_PDD\_GetMinus1CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus1\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns minus-\/side general calibration value 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M1, A\+D\+C1\+\_\+\+C\+L\+M1, A\+D\+C2\+\_\+\+C\+L\+M1, A\+D\+C3\+\_\+\+C\+L\+M1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a42a38f4b6244722ad82ad39e156121e6}{ADC\_PDD\_GetMinus1CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab1c2aaecf570a84897d5e963cf30759c}\label{_a_d_c___p_d_d_8h_ab1c2aaecf570a84897d5e963cf30759c}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus2\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus2\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus2\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus2\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus2\+Calibration\+Value}{ADC\_PDD\_GetMinus2CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus2\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns minus-\/side general calibration value 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M2, A\+D\+C1\+\_\+\+C\+L\+M2, A\+D\+C2\+\_\+\+C\+L\+M2, A\+D\+C3\+\_\+\+C\+L\+M2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_ab1c2aaecf570a84897d5e963cf30759c}{ADC\_PDD\_GetMinus2CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a92fad907afec34c18725a2958380f042}\label{_a_d_c___p_d_d_8h_a92fad907afec34c18725a2958380f042}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus3\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus3\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus3\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus3\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus3\+Calibration\+Value}{ADC\_PDD\_GetMinus3CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus3\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns minus-\/side general calibration value 3. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M3, A\+D\+C1\+\_\+\+C\+L\+M3, A\+D\+C2\+\_\+\+C\+L\+M3, A\+D\+C3\+\_\+\+C\+L\+M3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a92fad907afec34c18725a2958380f042}{ADC\_PDD\_GetMinus3CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab73ca1a4a69966cdea8db1b40d8a66f8}\label{_a_d_c___p_d_d_8h_ab73ca1a4a69966cdea8db1b40d8a66f8}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus4\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus4\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus4\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus4\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus4\+Calibration\+Value}{ADC\_PDD\_GetMinus4CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus4\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns minus-\/side general calibration value 4. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M4, A\+D\+C1\+\_\+\+C\+L\+M4, A\+D\+C2\+\_\+\+C\+L\+M4, A\+D\+C3\+\_\+\+C\+L\+M4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_ab73ca1a4a69966cdea8db1b40d8a66f8}{ADC\_PDD\_GetMinus4CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a9a575fb49a1fd7268294b2812ff3c9a0}\label{_a_d_c___p_d_d_8h_a9a575fb49a1fd7268294b2812ff3c9a0}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+D\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+D\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+D\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+D\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+D\+Calibration\+Value}{ADC\_PDD\_GetMinusDCalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+D\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLMD\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns minus-\/side general calibration value D. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+MD, A\+D\+C1\+\_\+\+C\+L\+MD, A\+D\+C2\+\_\+\+C\+L\+MD, A\+D\+C3\+\_\+\+C\+L\+MD (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a9a575fb49a1fd7268294b2812ff3c9a0}{ADC\_PDD\_GetMinusDCalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a06a5e49c5ffeeedab71fd8395514efd1}\label{_a_d_c___p_d_d_8h_a06a5e49c5ffeeedab71fd8395514efd1}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+S\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+S\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+S\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+S\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+S\+Calibration\+Value}{ADC\_PDD\_GetMinusSCalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Minus\+S\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLMS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns minus-\/side general calibration value S. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+MS, A\+D\+C1\+\_\+\+C\+L\+MS, A\+D\+C2\+\_\+\+C\+L\+MS, A\+D\+C3\+\_\+\+C\+L\+MS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a06a5e49c5ffeeedab71fd8395514efd1}{ADC\_PDD\_GetMinusSCalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ae2fb527a98b3128a880a056096bfd1df}\label{_a_d_c___p_d_d_8h_ae2fb527a98b3128a880a056096bfd1df}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Offset\+Correction\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Offset\+Correction\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Offset\+Correction\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Offset\+Correction\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Offset\+Correction\+Value}{ADC\_PDD\_GetOffsetCorrectionValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Offset\+Correction\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_OFS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns offset error correction value in 2\textquotesingle{}s complement and left justified format. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+O\+FS, A\+D\+C1\+\_\+\+O\+FS, A\+D\+C2\+\_\+\+O\+FS, A\+D\+C3\+\_\+\+O\+FS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_ae2fb527a98b3128a880a056096bfd1df}{ADC\_PDD\_GetOffsetCorrectionValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a0105e0b2542c99d52d3ec9028211c9eb}\label{_a_d_c___p_d_d_8h_a0105e0b2542c99d52d3ec9028211c9eb}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus0\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus0\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus0\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus0\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus0\+Calibration\+Value}{ADC\_PDD\_GetPlus0CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus0\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP0\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns plus-\/side general calibration value 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P0, A\+D\+C1\+\_\+\+C\+L\+P0, A\+D\+C2\+\_\+\+C\+L\+P0, A\+D\+C3\+\_\+\+C\+L\+P0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a0105e0b2542c99d52d3ec9028211c9eb}{ADC\_PDD\_GetPlus0CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a53fb1b38ecbbe3dc46b9179c27ac1ef0}\label{_a_d_c___p_d_d_8h_a53fb1b38ecbbe3dc46b9179c27ac1ef0}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus1\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus1\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus1\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus1\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus1\+Calibration\+Value}{ADC\_PDD\_GetPlus1CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus1\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns plus-\/side general calibration value 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P1, A\+D\+C1\+\_\+\+C\+L\+P1, A\+D\+C2\+\_\+\+C\+L\+P1, A\+D\+C3\+\_\+\+C\+L\+P1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a53fb1b38ecbbe3dc46b9179c27ac1ef0}{ADC\_PDD\_GetPlus1CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ae166ecab123eb1a833818b9c9571c805}\label{_a_d_c___p_d_d_8h_ae166ecab123eb1a833818b9c9571c805}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus2\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus2\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus2\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus2\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus2\+Calibration\+Value}{ADC\_PDD\_GetPlus2CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus2\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns plus-\/side general calibration value 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P2, A\+D\+C1\+\_\+\+C\+L\+P2, A\+D\+C2\+\_\+\+C\+L\+P2, A\+D\+C3\+\_\+\+C\+L\+P2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_ae166ecab123eb1a833818b9c9571c805}{ADC\_PDD\_GetPlus2CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a599330134bea443f059b6291ffc1effb}\label{_a_d_c___p_d_d_8h_a599330134bea443f059b6291ffc1effb}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus3\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus3\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus3\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus3\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus3\+Calibration\+Value}{ADC\_PDD\_GetPlus3CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus3\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns plus-\/side general calibration value 3. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P3, A\+D\+C1\+\_\+\+C\+L\+P3, A\+D\+C2\+\_\+\+C\+L\+P3, A\+D\+C3\+\_\+\+C\+L\+P3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a599330134bea443f059b6291ffc1effb}{ADC\_PDD\_GetPlus3CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a24b26e78644dbefe1d7711dcf20421f9}\label{_a_d_c___p_d_d_8h_a24b26e78644dbefe1d7711dcf20421f9}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus4\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus4\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus4\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus4\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus4\+Calibration\+Value}{ADC\_PDD\_GetPlus4CalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus4\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns plus-\/side general calibration value 4. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P4, A\+D\+C1\+\_\+\+C\+L\+P4, A\+D\+C2\+\_\+\+C\+L\+P4, A\+D\+C3\+\_\+\+C\+L\+P4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a24b26e78644dbefe1d7711dcf20421f9}{ADC\_PDD\_GetPlus4CalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a168e07567e1f42886d783b11f2743f42}\label{_a_d_c___p_d_d_8h_a168e07567e1f42886d783b11f2743f42}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+D\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+D\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+D\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+D\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+D\+Calibration\+Value}{ADC\_PDD\_GetPlusDCalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+D\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLPD\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns plus-\/side general calibration value D. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+PD, A\+D\+C1\+\_\+\+C\+L\+PD, A\+D\+C2\+\_\+\+C\+L\+PD, A\+D\+C3\+\_\+\+C\+L\+PD (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a168e07567e1f42886d783b11f2743f42}{ADC\_PDD\_GetPlusDCalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a739a89cd404755d160724d5b7e4158bf}\label{_a_d_c___p_d_d_8h_a739a89cd404755d160724d5b7e4158bf}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+S\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+S\+Calibration\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+S\+Calibration\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+S\+Calibration\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+S\+Calibration\+Value}{ADC\_PDD\_GetPlusSCalibrationValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Plus\+S\+Calibration\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLPS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns plus-\/side general calibration value S. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+PS, A\+D\+C1\+\_\+\+C\+L\+PS, A\+D\+C2\+\_\+\+C\+L\+PS, A\+D\+C3\+\_\+\+C\+L\+PS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a739a89cd404755d160724d5b7e4158bf}{ADC\_PDD\_GetPlusSCalibrationValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a228c08e5a3effc4bbe09931b70c4b376}\label{_a_d_c___p_d_d_8h_a228c08e5a3effc4bbe09931b70c4b376}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Power\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Power\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Power\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Power\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Power\+Mode}{ADC\_PDD\_GetPowerMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Power\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & ADC\_SC3\_ADLPC\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns the power mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for power mode selection\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a228c08e5a3effc4bbe09931b70c4b376}{ADC\_PDD\_GetPowerMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab25dee19da356d24e28e2218c90915e6}\label{_a_d_c___p_d_d_8h_ab25dee19da356d24e28e2218c90915e6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Resolution@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Resolution}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Resolution@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Resolution}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Resolution}{ADC\_PDD\_GetResolution}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Resolution(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & ADC\_SC3\_MODE\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns resolution of the conversions. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for resolution settings\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_ab25dee19da356d24e28e2218c90915e6}{ADC\_PDD\_GetResolution}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a14d69b43d11f62a8a74e91f3548a51ff}\label{_a_d_c___p_d_d_8h_a14d69b43d11f62a8a74e91f3548a51ff}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Result\+Value\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Result\+Value\+Raw}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Result\+Value\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Result\+Value\+Raw}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Result\+Value\+Raw}{ADC\_PDD\_GetResultValueRaw}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Result\+Value\+Raw(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_R\_REG(PeripheralBase,(Index)) \(\backslash\)
    )
\end{DoxyCode}


Returns raw data from result register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: R\mbox{[}Index\mbox{]}, A\+D\+C\+\_\+R (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a14d69b43d11f62a8a74e91f3548a51ff}{ADC\_PDD\_GetResultValueRaw}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab878d1231f3fc84f4bc4ac464177b03b}\label{_a_d_c___p_d_d_8h_ab878d1231f3fc84f4bc4ac464177b03b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Sample\+Time}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Sample\+Time}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Sample\+Time}{ADC\_PDD\_GetSampleTime}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Sample\+Time(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & ADC\_SC3\_ADLPC\_MASK) == 0U) ? ( \(\backslash\)
      ADC\_PDD\_SHORT) : ( \(\backslash\)
      ADC\_PDD\_LONG) \(\backslash\)
  )
\end{DoxyCode}


Returns short/long sample time. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for conversion speed selection\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_a_d_c___p_d_d_8h_ab878d1231f3fc84f4bc4ac464177b03b}{ADC\_PDD\_GetSampleTime}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a582de3ee4703be24c6174180090d9d5e}\label{_a_d_c___p_d_d_8h_a582de3ee4703be24c6174180090d9d5e}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Voltage\+Reference@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Voltage\+Reference}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Voltage\+Reference@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Voltage\+Reference}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Voltage\+Reference}{ADC\_PDD\_GetVoltageReference}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Voltage\+Reference(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5003f0c5ed33b3daec5b49706c8268a}{ADC\_SC2\_REG}(PeripheralBase) & \hyperlink{group___a_d_c___register___masks_gaa821d1e2e4575c757e9446da61b2230a}{ADC\_SC2\_REFSEL\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the voltage reference source used for conversions. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Constants for voltage reference selection\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_a_d_c___p_d_d_8h_a582de3ee4703be24c6174180090d9d5e}{ADC\_PDD\_GetVoltageReference}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab9bd100254737ae1a36d68162a65ffea}\label{_a_d_c___p_d_d_8h_ab9bd100254737ae1a36d68162a65ffea}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+G\+R\+E\+A\+T\+E\+R\+\_\+\+T\+H\+A\+N\+\_\+\+O\+R\+\_\+\+E\+Q\+U\+AL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+G\+R\+E\+A\+T\+E\+R\+\_\+\+T\+H\+A\+N\+\_\+\+O\+R\+\_\+\+E\+Q\+U\+AL}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+G\+R\+E\+A\+T\+E\+R\+\_\+\+T\+H\+A\+N\+\_\+\+O\+R\+\_\+\+E\+Q\+U\+AL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+G\+R\+E\+A\+T\+E\+R\+\_\+\+T\+H\+A\+N\+\_\+\+O\+R\+\_\+\+E\+Q\+U\+AL}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+G\+R\+E\+A\+T\+E\+R\+\_\+\+T\+H\+A\+N\+\_\+\+O\+R\+\_\+\+E\+Q\+U\+AL}{ADC\_PDD\_GREATER\_THAN\_OR\_EQUAL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+G\+R\+E\+A\+T\+E\+R\+\_\+\+T\+H\+A\+N\+\_\+\+O\+R\+\_\+\+E\+Q\+U\+AL~0x30U}

Compare function enabled to \textquotesingle{}greater than or equal\textquotesingle{} \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aa894e7bad2d1194ee6a59c17a899c505}\label{_a_d_c___p_d_d_8h_aa894e7bad2d1194ee6a59c17a899c505}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+A\+ND@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+A\+ND}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+A\+ND@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+A\+ND}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+A\+ND}{ADC\_PDD\_HAND}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+A\+ND~0U}

Selects hand mode\+: Hardware trigger masking depended on H\+T\+R\+G\+M\+A\+S\+KE bit, see the Enable\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking macro. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7c82c3af8b9943134806586d60ee66c8}\label{_a_d_c___p_d_d_8h_a7c82c3af8b9943134806586d60ee66c8}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+W\+\_\+\+T\+R\+I\+G\+G\+ER@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+W\+\_\+\+T\+R\+I\+G\+G\+ER}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+W\+\_\+\+T\+R\+I\+G\+G\+ER@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+W\+\_\+\+T\+R\+I\+G\+G\+ER}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+W\+\_\+\+T\+R\+I\+G\+G\+ER}{ADC\_PDD\_HW\_TRIGGER}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+H\+W\+\_\+\+T\+R\+I\+G\+G\+ER~0x40U}

HW trigger \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a8ed07cacdbd1e927ccc3c6136bbd6008}\label{_a_d_c___p_d_d_8h_a8ed07cacdbd1e927ccc3c6136bbd6008}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+E\+S\+S\+\_\+\+T\+H\+AN@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+E\+S\+S\+\_\+\+T\+H\+AN}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+E\+S\+S\+\_\+\+T\+H\+AN@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+E\+S\+S\+\_\+\+T\+H\+AN}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+E\+S\+S\+\_\+\+T\+H\+AN}{ADC\_PDD\_LESS\_THAN}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+E\+S\+S\+\_\+\+T\+H\+AN~0x20U}

Compare function enabled to \textquotesingle{}less than\textquotesingle{} \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aa08fecfa24ec14834dfdddd63116523f}\label{_a_d_c___p_d_d_8h_aa08fecfa24ec14834dfdddd63116523f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+12\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+12\+\_\+\+C\+L\+O\+C\+KS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+12\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+12\+\_\+\+C\+L\+O\+C\+KS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+12\+\_\+\+C\+L\+O\+C\+KS}{ADC\_PDD\_LONG\_SAMPLE\_TIME\_12\_CLOCKS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+12\+\_\+\+C\+L\+O\+C\+KS~0x1U}

12 extra A\+DC clock cycles; 16 A\+DC clock cycles total \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a566b3378cfc4097506b8dfded1338398}\label{_a_d_c___p_d_d_8h_a566b3378cfc4097506b8dfded1338398}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+20\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+20\+\_\+\+C\+L\+O\+C\+KS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+20\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+20\+\_\+\+C\+L\+O\+C\+KS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+20\+\_\+\+C\+L\+O\+C\+KS}{ADC\_PDD\_LONG\_SAMPLE\_TIME\_20\_CLOCKS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+20\+\_\+\+C\+L\+O\+C\+KS~0U}

20 extra A\+DC clock cycles; 24 A\+DC clock cycles total \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ae183b399632a9df1f7866b650aeb01f3}\label{_a_d_c___p_d_d_8h_ae183b399632a9df1f7866b650aeb01f3}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+2\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+2\+\_\+\+C\+L\+O\+C\+KS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+2\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+2\+\_\+\+C\+L\+O\+C\+KS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+2\+\_\+\+C\+L\+O\+C\+KS}{ADC\_PDD\_LONG\_SAMPLE\_TIME\_2\_CLOCKS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+2\+\_\+\+C\+L\+O\+C\+KS~0x3U}

2 extra A\+DC clock cycles; 6 A\+DC clock cycles total \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a8ab4c3bccb17b7436b02cda5f66fc720}\label{_a_d_c___p_d_d_8h_a8ab4c3bccb17b7436b02cda5f66fc720}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS}{ADC\_PDD\_LONG\_SAMPLE\_TIME\_6\_CLOCKS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+O\+N\+G\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS~0x2U}

6 extra A\+DC clock cycles; 10 A\+DC clock cycles total \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a9624a9364b86dbec731d76ba6b5b0fb6}\label{_a_d_c___p_d_d_8h_a9624a9364b86dbec731d76ba6b5b0fb6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+OW@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+OW}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+OW@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+OW}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+OW}{ADC\_PDD\_LOW}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+L\+OW~0x80U}

Low power mode -\/ slower A\+DC clock. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a9e1ba8aea651a32881c94939cbaaa6f9}\label{_a_d_c___p_d_d_8h_a9e1ba8aea651a32881c94939cbaaa6f9}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{ADC\_PDD\_MODULE\_DISABLED}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED~0x1\+FU}

Module disabled \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a5e47c3870c5f2489b491a719cb2fa463}\label{_a_d_c___p_d_d_8h_a5e47c3870c5f2489b491a719cb2fa463}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL}{ADC\_PDD\_NORMAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL~0U}

Normal power mode -\/ faster A\+DC clock.

Selects normal mode of the F\+I\+FO. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a5e47c3870c5f2489b491a719cb2fa463}\label{_a_d_c___p_d_d_8h_a5e47c3870c5f2489b491a719cb2fa463}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL}{ADC\_PDD\_NORMAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+R\+M\+AL~0U}

Normal power mode -\/ faster A\+DC clock.

Selects normal mode of the F\+I\+FO. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a203f0dd518d8e08f997c2239d80e4df4}\label{_a_d_c___p_d_d_8h_a203f0dd518d8e08f997c2239d80e4df4}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+T\+\_\+\+E\+M\+P\+TY@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+T\+\_\+\+E\+M\+P\+TY}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+T\+\_\+\+E\+M\+P\+TY@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+T\+\_\+\+E\+M\+P\+TY}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+T\+\_\+\+E\+M\+P\+TY}{ADC\_PDD\_NOT\_EMPTY}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+N\+O\+T\+\_\+\+E\+M\+P\+TY~0U}

F\+I\+FO contains some data -\/ measurement in progress. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a0f7b2e483b09e5073fd0fa7db586e696}\label{_a_d_c___p_d_d_8h_a0f7b2e483b09e5073fd0fa7db586e696}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+ON@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+ON}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+ON@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+ON}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+ON}{ADC\_PDD\_ONE\_CONVERSION}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+ON~0U}

One conversion mode \mbox{\Hypertarget{_a_d_c___p_d_d_8h_acf7bf5f96bbe023b91dbc0e9d2cf0b12}\label{_a_d_c___p_d_d_8h_acf7bf5f96bbe023b91dbc0e9d2cf0b12}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+OR@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+OR}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+OR@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+OR}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+OR}{ADC\_PDD\_OR}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+OR~0U}

Selects logic or between the compare trigger inside the F\+I\+FO. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a65edd250bebe2f5a0d3c207d8cc8aa95}\label{_a_d_c___p_d_d_8h_a65edd250bebe2f5a0d3c207d8cc8aa95}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+LK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+LK}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+LK@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+LK}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+LK}{ADC\_PDD\_PERIPH\_CLK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+LK~0U}

Peripheral clock (B\+U\+S\+\_\+\+C\+L\+O\+CK) selected as clock source. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a72e0effa7a9cf05bed04a1a5dd198862}\label{_a_d_c___p_d_d_8h_a72e0effa7a9cf05bed04a1a5dd198862}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}{ADC\_PDD\_PERIPH\_CLK\_DIV\_2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2~0x1U}

Half of peripheral clock (B\+U\+S\+\_\+\+C\+L\+O\+CK) selected as clock source. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aa0c9922e5f5526815598a881bcddaf37}\label{_a_d_c___p_d_d_8h_aa0c9922e5f5526815598a881bcddaf37}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE}{ADC\_PDD\_RANGE\_INCLUSIVE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE~0x38U}

Compare function enabled to \textquotesingle{}range, inclusive\textquotesingle{} \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a31f7f78bf9bbe115d49d75874979c091}\label{_a_d_c___p_d_d_8h_a31f7f78bf9bbe115d49d75874979c091}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+N\+O\+T\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+N\+O\+T\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+N\+O\+T\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+N\+O\+T\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+N\+O\+T\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE}{ADC\_PDD\_RANGE\_NOT\_INCLUSIVE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+N\+O\+T\+\_\+\+I\+N\+C\+L\+U\+S\+I\+VE~0x28U}

Compare function enabled to \textquotesingle{}range, not inclusive\textquotesingle{} \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a0e806588c428d85b7e8d10cd99f9c550}\label{_a_d_c___p_d_d_8h_a0e806588c428d85b7e8d10cd99f9c550}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration1\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration1\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration1\+Reg}{ADC\_PDD\_ReadConfiguration1Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_CFG1\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Returns the content of the Configuration 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G1, A\+D\+C1\+\_\+\+C\+F\+G1, A\+D\+C2\+\_\+\+C\+F\+G1, A\+D\+C3\+\_\+\+C\+F\+G1, A\+D\+C\+\_\+\+S\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a0e806588c428d85b7e8d10cd99f9c550}{ADC\_PDD\_ReadConfiguration1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_af8b1d1d9bda0a1faab06d71719edc2f7}\label{_a_d_c___p_d_d_8h_af8b1d1d9bda0a1faab06d71719edc2f7}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration2\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration2\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration2\+Reg}{ADC\_PDD\_ReadConfiguration2Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Configuration 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G2, A\+D\+C1\+\_\+\+C\+F\+G2, A\+D\+C2\+\_\+\+C\+F\+G2, A\+D\+C3\+\_\+\+C\+F\+G2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_af8b1d1d9bda0a1faab06d71719edc2f7}{ADC\_PDD\_ReadConfiguration2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a043ef96d1df2c5adbae6716b1d82498b}\label{_a_d_c___p_d_d_8h_a043ef96d1df2c5adbae6716b1d82498b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Result\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Result\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Result\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Result\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Result\+Reg}{ADC\_PDD\_ReadDataResultReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Result\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_R\_REG(PeripheralBase,(Index)) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Data result register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: R\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a043ef96d1df2c5adbae6716b1d82498b}{ADC\_PDD\_ReadDataResultReg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ad2b123a5dcb72baf27096ca37ac332ec}\label{_a_d_c___p_d_d_8h_ad2b123a5dcb72baf27096ca37ac332ec}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration0\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration0\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration0\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration0\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration0\+Reg}{ADC\_PDD\_ReadMinusSideCalibration0Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration0\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM0\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Minus-\/side calibration 0 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M0, A\+D\+C1\+\_\+\+C\+L\+M0, A\+D\+C2\+\_\+\+C\+L\+M0, A\+D\+C3\+\_\+\+C\+L\+M0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_ad2b123a5dcb72baf27096ca37ac332ec}{ADC\_PDD\_ReadMinusSideCalibration0Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7b71f23b703ed6b2df261311fd311867}\label{_a_d_c___p_d_d_8h_a7b71f23b703ed6b2df261311fd311867}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration1\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration1\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration1\+Reg}{ADC\_PDD\_ReadMinusSideCalibration1Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Minus-\/side calibration 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M1, A\+D\+C1\+\_\+\+C\+L\+M1, A\+D\+C2\+\_\+\+C\+L\+M1, A\+D\+C3\+\_\+\+C\+L\+M1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a7b71f23b703ed6b2df261311fd311867}{ADC\_PDD\_ReadMinusSideCalibration1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ad16b8122d191e9333c2533ed7ffa8a2f}\label{_a_d_c___p_d_d_8h_ad16b8122d191e9333c2533ed7ffa8a2f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration2\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration2\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration2\+Reg}{ADC\_PDD\_ReadMinusSideCalibration2Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Minus-\/side calibration 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M2, A\+D\+C1\+\_\+\+C\+L\+M2, A\+D\+C2\+\_\+\+C\+L\+M2, A\+D\+C3\+\_\+\+C\+L\+M2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_ad16b8122d191e9333c2533ed7ffa8a2f}{ADC\_PDD\_ReadMinusSideCalibration2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7254b5e9a258a9e9d73dc858c860a9f1}\label{_a_d_c___p_d_d_8h_a7254b5e9a258a9e9d73dc858c860a9f1}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration3\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration3\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration3\+Reg}{ADC\_PDD\_ReadMinusSideCalibration3Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Minus-\/side calibration 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M3, A\+D\+C1\+\_\+\+C\+L\+M3, A\+D\+C2\+\_\+\+C\+L\+M3, A\+D\+C3\+\_\+\+C\+L\+M3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a7254b5e9a258a9e9d73dc858c860a9f1}{ADC\_PDD\_ReadMinusSideCalibration3Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a3bf17ec0a9aa6006a83ffab7f0a7414a}\label{_a_d_c___p_d_d_8h_a3bf17ec0a9aa6006a83ffab7f0a7414a}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration4\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration4\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration4\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration4\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration4\+Reg}{ADC\_PDD\_ReadMinusSideCalibration4Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Minus-\/side calibration 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M4, A\+D\+C1\+\_\+\+C\+L\+M4, A\+D\+C2\+\_\+\+C\+L\+M4, A\+D\+C3\+\_\+\+C\+L\+M4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a3bf17ec0a9aa6006a83ffab7f0a7414a}{ADC\_PDD\_ReadMinusSideCalibration4Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a6d38fb1765164f9be32d60d186a12bdd}\label{_a_d_c___p_d_d_8h_a6d38fb1765164f9be32d60d186a12bdd}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+D\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+D\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+D\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+D\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+D\+Reg}{ADC\_PDD\_ReadMinusSideCalibrationDReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+D\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLMD\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Minus-\/side calibration D register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+MD, A\+D\+C1\+\_\+\+C\+L\+MD, A\+D\+C2\+\_\+\+C\+L\+MD, A\+D\+C3\+\_\+\+C\+L\+MD (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a6d38fb1765164f9be32d60d186a12bdd}{ADC\_PDD\_ReadMinusSideCalibrationDReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a09dc68d1f2fa3c10c8c773c30519b519}\label{_a_d_c___p_d_d_8h_a09dc68d1f2fa3c10c8c773c30519b519}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+S\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+S\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+S\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+S\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+S\+Reg}{ADC\_PDD\_ReadMinusSideCalibrationSReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Calibration\+S\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLMS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Minus-\/side calibration S register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+MS, A\+D\+C1\+\_\+\+C\+L\+MS, A\+D\+C2\+\_\+\+C\+L\+MS, A\+D\+C3\+\_\+\+C\+L\+MS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a09dc68d1f2fa3c10c8c773c30519b519}{ADC\_PDD\_ReadMinusSideCalibrationSReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a3f1ae3ac22a051b533f22947ee801a8f}\label{_a_d_c___p_d_d_8h_a3f1ae3ac22a051b533f22947ee801a8f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Gain\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Gain\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Gain\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Gain\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Gain\+Reg}{ADC\_PDD\_ReadMinusSideGainReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Minus\+Side\+Gain\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_MG\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Minus-\/side gain register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+MG, A\+D\+C1\+\_\+\+MG, A\+D\+C2\+\_\+\+MG, A\+D\+C3\+\_\+\+MG (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a3f1ae3ac22a051b533f22947ee801a8f}{ADC\_PDD\_ReadMinusSideGainReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a263d197cd3a72a1f4d0ee13f3811b793}\label{_a_d_c___p_d_d_8h_a263d197cd3a72a1f4d0ee13f3811b793}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Offset\+Correction\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Offset\+Correction\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Offset\+Correction\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Offset\+Correction\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Offset\+Correction\+Reg}{ADC\_PDD\_ReadOffsetCorrectionReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Offset\+Correction\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_OFS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Offset correction register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+O\+FS, A\+D\+C1\+\_\+\+O\+FS, A\+D\+C2\+\_\+\+O\+FS, A\+D\+C3\+\_\+\+O\+FS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a263d197cd3a72a1f4d0ee13f3811b793}{ADC\_PDD\_ReadOffsetCorrectionReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a91085efa0df3bb55d05044a5016790c7}\label{_a_d_c___p_d_d_8h_a91085efa0df3bb55d05044a5016790c7}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration0\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration0\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration0\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration0\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration0\+Reg}{ADC\_PDD\_ReadPlusSideCalibration0Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration0\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP0\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Plus-\/side calibration 0 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P0, A\+D\+C1\+\_\+\+C\+L\+P0, A\+D\+C2\+\_\+\+C\+L\+P0, A\+D\+C3\+\_\+\+C\+L\+P0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a91085efa0df3bb55d05044a5016790c7}{ADC\_PDD\_ReadPlusSideCalibration0Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a82bc0a8c1bec73b0a5052bcdb7addd30}\label{_a_d_c___p_d_d_8h_a82bc0a8c1bec73b0a5052bcdb7addd30}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration1\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration1\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration1\+Reg}{ADC\_PDD\_ReadPlusSideCalibration1Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Plus-\/side calibration 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P1, A\+D\+C1\+\_\+\+C\+L\+P1, A\+D\+C2\+\_\+\+C\+L\+P1, A\+D\+C3\+\_\+\+C\+L\+P1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a82bc0a8c1bec73b0a5052bcdb7addd30}{ADC\_PDD\_ReadPlusSideCalibration1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ade89d0e23e09af979127cddc8213f8dd}\label{_a_d_c___p_d_d_8h_ade89d0e23e09af979127cddc8213f8dd}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration2\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration2\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration2\+Reg}{ADC\_PDD\_ReadPlusSideCalibration2Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Plus-\/side calibration 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P2, A\+D\+C1\+\_\+\+C\+L\+P2, A\+D\+C2\+\_\+\+C\+L\+P2, A\+D\+C3\+\_\+\+C\+L\+P2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_ade89d0e23e09af979127cddc8213f8dd}{ADC\_PDD\_ReadPlusSideCalibration2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a9536840bb4727f2a0e113aeed2d872ef}\label{_a_d_c___p_d_d_8h_a9536840bb4727f2a0e113aeed2d872ef}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration3\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration3\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration3\+Reg}{ADC\_PDD\_ReadPlusSideCalibration3Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Plus-\/side calibration 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P3, A\+D\+C1\+\_\+\+C\+L\+P3, A\+D\+C2\+\_\+\+C\+L\+P3, A\+D\+C3\+\_\+\+C\+L\+P3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a9536840bb4727f2a0e113aeed2d872ef}{ADC\_PDD\_ReadPlusSideCalibration3Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab4ad9547792c990db265c7ac857abd9d}\label{_a_d_c___p_d_d_8h_ab4ad9547792c990db265c7ac857abd9d}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration4\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration4\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration4\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration4\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration4\+Reg}{ADC\_PDD\_ReadPlusSideCalibration4Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Plus-\/side calibration 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P4, A\+D\+C1\+\_\+\+C\+L\+P4, A\+D\+C2\+\_\+\+C\+L\+P4, A\+D\+C3\+\_\+\+C\+L\+P4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_ab4ad9547792c990db265c7ac857abd9d}{ADC\_PDD\_ReadPlusSideCalibration4Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a5418b86314573e93405cd5ba190b07c1}\label{_a_d_c___p_d_d_8h_a5418b86314573e93405cd5ba190b07c1}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+D\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+D\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+D\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+D\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+D\+Reg}{ADC\_PDD\_ReadPlusSideCalibrationDReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+D\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLPD\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Plus-\/side calibration D register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+PD, A\+D\+C1\+\_\+\+C\+L\+PD, A\+D\+C2\+\_\+\+C\+L\+PD, A\+D\+C3\+\_\+\+C\+L\+PD (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_a5418b86314573e93405cd5ba190b07c1}{ADC\_PDD\_ReadPlusSideCalibrationDReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ac8b15d5c18565531d6b49bde90899896}\label{_a_d_c___p_d_d_8h_ac8b15d5c18565531d6b49bde90899896}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+S\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+S\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+S\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+S\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+S\+Reg}{ADC\_PDD\_ReadPlusSideCalibrationSReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Calibration\+S\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLPS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Plus-\/side calibration S register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+PS, A\+D\+C1\+\_\+\+C\+L\+PS, A\+D\+C2\+\_\+\+C\+L\+PS, A\+D\+C3\+\_\+\+C\+L\+PS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_a_d_c___p_d_d_8h_ac8b15d5c18565531d6b49bde90899896}{ADC\_PDD\_ReadPlusSideCalibrationSReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a48ac7ed78ccf0ca2bc730e8e994239a1}\label{_a_d_c___p_d_d_8h_a48ac7ed78ccf0ca2bc730e8e994239a1}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Gain\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Gain\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Gain\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Gain\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Gain\+Reg}{ADC\_PDD\_ReadPlusSideGainReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Plus\+Side\+Gain\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_PG\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Plus-\/side gain register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+PG, A\+D\+C1\+\_\+\+PG, A\+D\+C2\+\_\+\+PG, A\+D\+C3\+\_\+\+PG (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a48ac7ed78ccf0ca2bc730e8e994239a1}{ADC\_PDD\_ReadPlusSideGainReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a5522408dc4aab70c255e5ae1e5f903e9}\label{_a_d_c___p_d_d_8h_a5522408dc4aab70c255e5ae1e5f903e9}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control1\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control1\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control1\+Reg}{ADC\_PDD\_ReadStatusControl1Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_SC1\_REG(PeripheralBase,(Index)) \(\backslash\)
    )
\end{DoxyCode}


Returns the content of the Status and control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+C1\mbox{[}Index\mbox{]}, A\+D\+C\+\_\+\+S\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a5522408dc4aab70c255e5ae1e5f903e9}{ADC\_PDD\_ReadStatusControl1Reg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a0a4bfb861d4f9ba58d08325b6278f0de}\label{_a_d_c___p_d_d_8h_a0a4bfb861d4f9ba58d08325b6278f0de}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control2\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control2\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control2\+Reg}{ADC\_PDD\_ReadStatusControl2Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Status and control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C2, A\+D\+C1\+\_\+\+S\+C2, A\+D\+C2\+\_\+\+S\+C2, A\+D\+C3\+\_\+\+S\+C2, A\+D\+C\+\_\+\+S\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a0a4bfb861d4f9ba58d08325b6278f0de}{ADC\_PDD\_ReadStatusControl2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a62c5d62fd716ae353925a6e8af5bec31}\label{_a_d_c___p_d_d_8h_a62c5d62fd716ae353925a6e8af5bec31}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control3\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control3\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control3\+Reg}{ADC\_PDD\_ReadStatusControl3Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Status and control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C3, A\+D\+C1\+\_\+\+S\+C3, A\+D\+C2\+\_\+\+S\+C3, A\+D\+C3\+\_\+\+S\+C3, A\+D\+C\+\_\+\+S\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_a_d_c___p_d_d_8h_a62c5d62fd716ae353925a6e8af5bec31}{ADC\_PDD\_ReadStatusControl3Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a6aaeb20cfdd08095fb65eba3c4c07424}\label{_a_d_c___p_d_d_8h_a6aaeb20cfdd08095fb65eba3c4c07424}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+10@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+10}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+10@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+10}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+10}{ADC\_PDD\_RES\_10}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+10~0x4U}

10-\/bit conversion. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aaaa2b579ad59bd81fb93dc4ef2f47105}\label{_a_d_c___p_d_d_8h_aaaa2b579ad59bd81fb93dc4ef2f47105}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+12@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+12}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+12@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+12}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+12}{ADC\_PDD\_RES\_12}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+12~0x8U}

12-\/bit conversion. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a47ccb22e74a04c6fc3ad4c38c21a33e3}\label{_a_d_c___p_d_d_8h_a47ccb22e74a04c6fc3ad4c38c21a33e3}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+8@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+8}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+8@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+8}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+8}{ADC\_PDD\_RES\_8}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+\_\+8~0U}

8-\/bit conversion. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aab59c9c75fb50bed1f0a020f0a199437}\label{_a_d_c___p_d_d_8h_aab59c9c75fb50bed1f0a020f0a199437}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+10\+\_\+\+B\+I\+TS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+10\+\_\+\+B\+I\+TS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+10\+\_\+\+B\+I\+TS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+10\+\_\+\+B\+I\+TS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+10\+\_\+\+B\+I\+TS}{ADC\_PDD\_RESOLUTION\_10\_BITS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+10\+\_\+\+B\+I\+TS~0x8U}

10-\/bit conversion in single-\/ended mode, 11-\/bit conversion in differential mode \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a5d0fe84474c5b19ddc432ec13ff2cebc}\label{_a_d_c___p_d_d_8h_a5d0fe84474c5b19ddc432ec13ff2cebc}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+12\+\_\+\+B\+I\+TS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+12\+\_\+\+B\+I\+TS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+12\+\_\+\+B\+I\+TS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+12\+\_\+\+B\+I\+TS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+12\+\_\+\+B\+I\+TS}{ADC\_PDD\_RESOLUTION\_12\_BITS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+12\+\_\+\+B\+I\+TS~0x4U}

12-\/bit conversion in single-\/ended mode, 13-\/bit conversion in differential mode \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ad552d7c58305c9d89d68930eea344138}\label{_a_d_c___p_d_d_8h_ad552d7c58305c9d89d68930eea344138}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+16\+\_\+\+B\+I\+TS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+16\+\_\+\+B\+I\+TS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+16\+\_\+\+B\+I\+TS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+16\+\_\+\+B\+I\+TS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+16\+\_\+\+B\+I\+TS}{ADC\_PDD\_RESOLUTION\_16\_BITS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+16\+\_\+\+B\+I\+TS~0x\+CU}

16-\/bit conversion in single-\/ended mode, 16-\/bit conversion in differential mode \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab3e70fb995b179368987c492394c2588}\label{_a_d_c___p_d_d_8h_ab3e70fb995b179368987c492394c2588}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+8\+\_\+\+B\+I\+TS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+8\+\_\+\+B\+I\+TS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+8\+\_\+\+B\+I\+TS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+8\+\_\+\+B\+I\+TS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+8\+\_\+\+B\+I\+TS}{ADC\_PDD\_RESOLUTION\_8\_BITS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+8\+\_\+\+B\+I\+TS~0U}

8-\/bit conversion in single-\/ended mode, 9-\/bit conversion in differential mode \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab497dc0836104a99b614ee44d5e326ca}\label{_a_d_c___p_d_d_8h_ab497dc0836104a99b614ee44d5e326ca}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+10\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+10\+\_\+\+C\+L\+O\+C\+KS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+10\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+10\+\_\+\+C\+L\+O\+C\+KS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+10\+\_\+\+C\+L\+O\+C\+KS}{ADC\_PDD\_SAMPLE\_TIME\_10\_CLOCKS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+10\+\_\+\+C\+L\+O\+C\+KS~0x2U}

10 A\+DC clock cycles total \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a58cef39858569fd50f955cbce9708260}\label{_a_d_c___p_d_d_8h_a58cef39858569fd50f955cbce9708260}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+16\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+16\+\_\+\+C\+L\+O\+C\+KS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+16\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+16\+\_\+\+C\+L\+O\+C\+KS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+16\+\_\+\+C\+L\+O\+C\+KS}{ADC\_PDD\_SAMPLE\_TIME\_16\_CLOCKS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+16\+\_\+\+C\+L\+O\+C\+KS~0x1U}

16 A\+DC clock cycles total \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab59fa69a7a8fdd266c31210375c906b2}\label{_a_d_c___p_d_d_8h_ab59fa69a7a8fdd266c31210375c906b2}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+24\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+24\+\_\+\+C\+L\+O\+C\+KS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+24\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+24\+\_\+\+C\+L\+O\+C\+KS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+24\+\_\+\+C\+L\+O\+C\+KS}{ADC\_PDD\_SAMPLE\_TIME\_24\_CLOCKS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+24\+\_\+\+C\+L\+O\+C\+KS~0U}

24 A\+DC clock cycles total \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab33f239719092c3195181847a4f0d77b}\label{_a_d_c___p_d_d_8h_ab33f239719092c3195181847a4f0d77b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+4\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+4\+\_\+\+C\+L\+O\+C\+KS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+4\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+4\+\_\+\+C\+L\+O\+C\+KS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+4\+\_\+\+C\+L\+O\+C\+KS}{ADC\_PDD\_SAMPLE\_TIME\_4\_CLOCKS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+4\+\_\+\+C\+L\+O\+C\+KS~0x4U}

4 A\+DC clock cycles total \mbox{\Hypertarget{_a_d_c___p_d_d_8h_acbe634cea4f4f06bcb38854e05810181}\label{_a_d_c___p_d_d_8h_acbe634cea4f4f06bcb38854e05810181}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS}{ADC\_PDD\_SAMPLE\_TIME\_6\_CLOCKS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+M\+E\+\_\+6\+\_\+\+C\+L\+O\+C\+KS~0x3U}

6 A\+DC clock cycles total \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ad536aa86a7e613df473371c7d10c205d}\label{_a_d_c___p_d_d_8h_ad536aa86a7e613df473371c7d10c205d}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+AN@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+AN}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+AN@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+AN}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+AN}{ADC\_PDD\_SCAN}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+AN~0x40U}

Selects scan mode of the F\+I\+FO. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a40fb73ef61f5d8a1702e0ffa68717d65}\label{_a_d_c___p_d_d_8h_a40fb73ef61f5d8a1702e0ffa68717d65}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Set@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Set}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Set@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Set}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Set}{ADC\_PDD\_SelectChannelSet}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Set(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Set }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5bd555e9653cefc30e9fdb2834f7a57}{ADC\_CFG2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_ga5c50199c9b27cb92554a647909c6338a}{ADC\_CFG2\_MUXSEL\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(Set))) \(\backslash\)
  )
\end{DoxyCode}


Selects between alternate sets of A\+DC channels. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Set} & A\+DC channel set. This parameter is of \char`\"{}\+Channel set constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G2, A\+D\+C1\+\_\+\+C\+F\+G2, A\+D\+C2\+\_\+\+C\+F\+G2, A\+D\+C3\+\_\+\+C\+F\+G2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a40fb73ef61f5d8a1702e0ffa68717d65}{ADC\_PDD\_SelectChannelSet}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_a_d_c___p_d_d_8h_a4855e032254a7e8e71ba052400849073}{ADC\_PDD\_CHANNEL\_SET\_A});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_af886cd3dc30e96f892145780800edc90}\label{_a_d_c___p_d_d_8h_af886cd3dc30e96f892145780800edc90}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Clock\+Division@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Clock\+Division}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Clock\+Division@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Clock\+Division}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Clock\+Division}{ADC\_PDD\_SelectClockDivision}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Clock\+Division(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divide }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gaa64d6563b96bb9c13693c466528decd7}{ADC\_CFG1\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_gaffbe8246d864b7889a3ce04b94e6d948}{ADC\_CFG1\_ADIV\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(Divide))) \(\backslash\)
  )
\end{DoxyCode}


Selects A\+DC clock division. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divide} & Clock division. This parameter is of \char`\"{}\+Clock division constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G1, A\+D\+C1\+\_\+\+C\+F\+G1, A\+D\+C2\+\_\+\+C\+F\+G1, A\+D\+C3\+\_\+\+C\+F\+G1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_af886cd3dc30e96f892145780800edc90}{ADC\_PDD\_SelectClockDivision}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_a_d_c___p_d_d_8h_a7b82c7a4cede158048d8e8326b1a062d}{ADC\_PDD\_DIVIDE\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a5977d1cf8d6a649ece657db7bbe9f4f3}\label{_a_d_c___p_d_d_8h_a5977d1cf8d6a649ece657db7bbe9f4f3}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Input\+Clock@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Input\+Clock}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Input\+Clock@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Input\+Clock}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Input\+Clock}{ADC\_PDD\_SelectInputClock}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Input\+Clock(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Input }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gaa64d6563b96bb9c13693c466528decd7}{ADC\_CFG1\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_ga849c3ef9995df85776d7d739475cfdd0}{ADC\_CFG1\_ADICLK\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(Input))) \(\backslash\)
  )
\end{DoxyCode}


Selects input clock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Input} & Clock input. This parameter is of \char`\"{}\+Clock input constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G1, A\+D\+C1\+\_\+\+C\+F\+G1, A\+D\+C2\+\_\+\+C\+F\+G1, A\+D\+C3\+\_\+\+C\+F\+G1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a5977d1cf8d6a649ece657db7bbe9f4f3}{ADC\_PDD\_SelectInputClock}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_a_d_c___p_d_d_8h_a55e9ed0213ca3159cdfbae47c0fae48e}{ADC\_PDD\_BUS\_CLOCK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a25c5db1d43656e8f23200af84349ca6f}\label{_a_d_c___p_d_d_8h_a25c5db1d43656e8f23200af84349ca6f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Long\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Long\+Sample\+Time}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Long\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Long\+Sample\+Time}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Long\+Sample\+Time}{ADC\_PDD\_SelectLongSampleTime}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Long\+Sample\+Time(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Time }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5bd555e9653cefc30e9fdb2834f7a57}{ADC\_CFG2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_ga99f0b4983922eca1e6ed86d053fe41db}{ADC\_CFG2\_ADLSTS\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(Time))) \(\backslash\)
  )
\end{DoxyCode}


Selects sample time effective if long sample time is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Time} & Long sample time. This parameter is of \char`\"{}\+Long sample time
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G2, A\+D\+C1\+\_\+\+C\+F\+G2, A\+D\+C2\+\_\+\+C\+F\+G2, A\+D\+C3\+\_\+\+C\+F\+G2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a25c5db1d43656e8f23200af84349ca6f}{ADC\_PDD\_SelectLongSampleTime}(<peripheral>\_BASE\_PTR,
\hyperlink{_a_d_c___p_d_d_8h_a566b3378cfc4097506b8dfded1338398}{ADC\_PDD\_LONG\_SAMPLE\_TIME\_20\_CLOCKS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_aea392b7f3239d2c8b93158bff4daf162}\label{_a_d_c___p_d_d_8h_aea392b7f3239d2c8b93158bff4daf162}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Resolution@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Resolution}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Resolution@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Resolution}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Resolution}{ADC\_PDD\_SelectResolution}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Resolution(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gaa64d6563b96bb9c13693c466528decd7}{ADC\_CFG1\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_gad484c90743265c228af52bf695aaec83}{ADC\_CFG1\_MODE\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Selects A\+DC resolution mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Resolution mode. This parameter is of \char`\"{}\+Resolution mode constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G1, A\+D\+C1\+\_\+\+C\+F\+G1, A\+D\+C2\+\_\+\+C\+F\+G1, A\+D\+C3\+\_\+\+C\+F\+G1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_aea392b7f3239d2c8b93158bff4daf162}{ADC\_PDD\_SelectResolution}(<peripheral>\_BASE\_PTR,
\hyperlink{_a_d_c___p_d_d_8h_ab3e70fb995b179368987c492394c2588}{ADC\_PDD\_RESOLUTION\_8\_BITS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a9ea3ccaabb9f08d6c8a88e3acd647828}\label{_a_d_c___p_d_d_8h_a9ea3ccaabb9f08d6c8a88e3acd647828}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Time}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Time}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Time}{ADC\_PDD\_SelectSampleTime}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Time(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Time }\end{DoxyParamCaption})}



Selects sample time effective if long sample time is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Time} & Long sample time. This parameter is of \char`\"{}\+Total sample time
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G1, A\+D\+C0\+\_\+\+C\+F\+G2, A\+D\+C1\+\_\+\+C\+F\+G1, A\+D\+C1\+\_\+\+C\+F\+G2, A\+D\+C2\+\_\+\+C\+F\+G1, A\+D\+C2\+\_\+\+C\+F\+G2, A\+D\+C3\+\_\+\+C\+F\+G1, A\+D\+C3\+\_\+\+C\+F\+G2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a9ea3ccaabb9f08d6c8a88e3acd647828}{ADC\_PDD\_SelectSampleTime}(<peripheral>\_BASE\_PTR,
\hyperlink{_a_d_c___p_d_d_8h_ab59fa69a7a8fdd266c31210375c906b2}{ADC\_PDD\_SAMPLE\_TIME\_24\_CLOCKS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a21fbe4d35ff59d514a9f80de01d1b73e}\label{_a_d_c___p_d_d_8h_a21fbe4d35ff59d514a9f80de01d1b73e}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Voltage\+Reference@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Voltage\+Reference}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Voltage\+Reference@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Voltage\+Reference}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Voltage\+Reference}{ADC\_PDD\_SelectVoltageReference}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Select\+Voltage\+Reference(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Reference }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5003f0c5ed33b3daec5b49706c8268a}{ADC\_SC2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_gaa821d1e2e4575c757e9446da61b2230a}{ADC\_SC2\_REFSEL\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(Reference))) \(\backslash\)
  )
\end{DoxyCode}


Selects the voltage reference source used for conversion. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Reference} & Voltage reference. This parameter is of \char`\"{}\+Voltage reference
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C2, A\+D\+C1\+\_\+\+S\+C2, A\+D\+C2\+\_\+\+S\+C2, A\+D\+C3\+\_\+\+S\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a21fbe4d35ff59d514a9f80de01d1b73e}{ADC\_PDD\_SelectVoltageReference}(<peripheral>\_BASE\_PTR,
\hyperlink{_a_d_c___p_d_d_8h_a1c6e27325b877165017b0a9a990cb478}{ADC\_PDD\_VOLTAGE\_REFERENCE\_DEFAULT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a715c4e65b503ca2848249a3a4f97c230}\label{_a_d_c___p_d_d_8h_a715c4e65b503ca2848249a3a4f97c230}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Average\+Function@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Average\+Function}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Average\+Function@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Average\+Function}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Average\+Function}{ADC\_PDD\_SetAverageFunction}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Average\+Function(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)0x7U)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___a_d_c___register___masks_ga3a706436447b6113727826e303c3fbe6}{ADC\_SC3\_CALF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Sets average function. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Average mode. This parameter is of \char`\"{}\+Constants for average type
       selection\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C3, A\+D\+C1\+\_\+\+S\+C3, A\+D\+C2\+\_\+\+S\+C3, A\+D\+C3\+\_\+\+S\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a715c4e65b503ca2848249a3a4f97c230}{ADC\_PDD\_SetAverageFunction}(<peripheral>\_BASE\_PTR,
\hyperlink{_a_d_c___p_d_d_8h_ae580d9c94803c0442413b3a7f792020c}{ADC\_PDD\_AVERAGE\_DISABLED});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_aec8900d2fd991387a9b7170b403ed0cc}\label{_a_d_c___p_d_d_8h_aec8900d2fd991387a9b7170b403ed0cc}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel}{ADC\_PDD\_SetChannel}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_SC1\_REG(PeripheralBase,(Index)) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga1b28fcb3112387441ecc5fe9251a32e9}{ADC\_SC1\_REG}(PeripheralBase,(Index)) & (uint32\_t)(~(uint32\_t)0x3FU))) | ( \(\backslash\)
        (uint32\_t)(Value))) \(\backslash\)
    )
\end{DoxyCode}


Set channel. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Register index. This parameter is of index type. \\
\hline
{\em Value} & Parameter specifying new channel. Use constants from group \char`\"{}\+Channel constants for channel selection\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+C1\mbox{[}Index\mbox{]}, A\+D\+C\+\_\+\+S\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_aec8900d2fd991387a9b7170b403ed0cc}{ADC\_PDD\_SetChannel}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_a_d_c___p_d_d_8h_a819926d52980c22991cf4dc782a5d12b}{ADC\_PDD\_SINGLE\_ENDED\_DAD0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a63b7f9ef79fb7e480e09fc8f195cd33f}\label{_a_d_c___p_d_d_8h_a63b7f9ef79fb7e480e09fc8f195cd33f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source}{ADC\_PDD\_SetClockSource}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)ADC\_SC3\_ADICLK\_MASK))) | ( 
      \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Sets clock source. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Resolution value. This parameter is of \char`\"{}\+Constants for clock
       source settings\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a63b7f9ef79fb7e480e09fc8f195cd33f}{ADC\_PDD\_SetClockSource}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_a_d_c___p_d_d_8h_a65edd250bebe2f5a0d3c207d8cc8aa95}{ADC\_PDD\_PERIPH\_CLK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ac8cd79987f259609908d5d3958a13f2b}\label{_a_d_c___p_d_d_8h_ac8cd79987f259609908d5d3958a13f2b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Function@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Function}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Function@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Function}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Function}{ADC\_PDD\_SetCompareFunction}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Function(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_SC2\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5003f0c5ed33b3daec5b49706c8268a}{ADC\_SC2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)((uint32\_t)0x7U << 3U))))
       | ( \(\backslash\)
        (uint32\_t)(Mode))) \(\backslash\)
    )
\end{DoxyCode}


Sets compare type. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Compare mode. This parameter is of \char`\"{}\+Constants for compare
       function selection\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C2, A\+D\+C1\+\_\+\+S\+C2, A\+D\+C2\+\_\+\+S\+C2, A\+D\+C3\+\_\+\+S\+C2, A\+D\+C\+\_\+\+S\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ac8cd79987f259609908d5d3958a13f2b}{ADC\_PDD\_SetCompareFunction}(<peripheral>\_BASE\_PTR,
\hyperlink{_a_d_c___p_d_d_8h_a3a20803d3ae8ee307159946b8dd30c10}{ADC\_PDD\_COMPARE\_DISABLED});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a091399343cb1e4e8e910663e4ebf400a}\label{_a_d_c___p_d_d_8h_a091399343cb1e4e8e910663e4ebf400a}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value1\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value1\+Raw}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value1\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value1\+Raw}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value1\+Raw}{ADC\_PDD\_SetCompareValue1Raw}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value1\+Raw(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_CV1\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Sets compare value 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new compare value 1. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+V1, A\+D\+C1\+\_\+\+C\+V1, A\+D\+C2\+\_\+\+C\+V1, A\+D\+C3\+\_\+\+C\+V1, A\+D\+C\+\_\+\+CV (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a091399343cb1e4e8e910663e4ebf400a}{ADC\_PDD\_SetCompareValue1Raw}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a516b7cd60a6b3479145a9df3944745ee}\label{_a_d_c___p_d_d_8h_a516b7cd60a6b3479145a9df3944745ee}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value2\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value2\+Raw}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value2\+Raw@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value2\+Raw}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value2\+Raw}{ADC\_PDD\_SetCompareValue2Raw}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Compare\+Value2\+Raw(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CV2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets compare value 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new compare value 2. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+V2, A\+D\+C1\+\_\+\+C\+V2, A\+D\+C2\+\_\+\+C\+V2, A\+D\+C3\+\_\+\+C\+V2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a516b7cd60a6b3479145a9df3944745ee}{ADC\_PDD\_SetCompareValue2Raw}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab8c0318da18d6c40e580a2315740d42c}\label{_a_d_c___p_d_d_8h_ab8c0318da18d6c40e580a2315740d42c}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Continuous\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Continuous\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Continuous\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Continuous\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Continuous\+Mode}{ADC\_PDD\_SetContinuousMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Continuous\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_SC3\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         \hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase)) & (( \(\backslash\)
         (uint32\_t)(~(uint32\_t)\hyperlink{group___a_d_c___register___masks_ga9054cd805b818a928ca4309c717466db}{ADC\_SC3\_ADCO\_MASK})) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)\hyperlink{group___a_d_c___register___masks_ga3a706436447b6113727826e303c3fbe6}{ADC\_SC3\_CALF\_MASK}))))) | ( \(\backslash\)
        (uint32\_t)(Mode))) \(\backslash\)
    )
\end{DoxyCode}


Sets one conversion or continuous mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & One conversion or continuous mode. This parameter is of \char`\"{}\+Constants for one conversion or continuous selection\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C3, A\+D\+C1\+\_\+\+S\+C3, A\+D\+C2\+\_\+\+S\+C3, A\+D\+C3\+\_\+\+S\+C3, A\+D\+C\+\_\+\+S\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ab8c0318da18d6c40e580a2315740d42c}{ADC\_PDD\_SetContinuousMode}(<peripheral>\_BASE\_PTR,
\hyperlink{_a_d_c___p_d_d_8h_a0f7b2e483b09e5073fd0fa7db586e696}{ADC\_PDD\_ONE\_CONVERSION});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab5d8978f028c5d92a8ca8d784bf6e294}\label{_a_d_c___p_d_d_8h_ab5d8978f028c5d92a8ca8d784bf6e294}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Conversion\+Trigger\+Type@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Conversion\+Trigger\+Type}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Conversion\+Trigger\+Type@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Conversion\+Trigger\+Type}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Conversion\+Trigger\+Type}{ADC\_PDD\_SetConversionTriggerType}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Conversion\+Trigger\+Type(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5003f0c5ed33b3daec5b49706c8268a}{ADC\_SC2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_ga25669c020c8970b55cd619752bdc84d2}{ADC\_SC2\_ADTRG\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Sets conversion trigger type. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Trigger mode. This parameter is of \char`\"{}\+Constants for trigger type
       selection\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C2, A\+D\+C1\+\_\+\+S\+C2, A\+D\+C2\+\_\+\+S\+C2, A\+D\+C3\+\_\+\+S\+C2, A\+D\+C\+\_\+\+S\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ab5d8978f028c5d92a8ca8d784bf6e294}{ADC\_PDD\_SetConversionTriggerType}(<peripheral>\_BASE\_PTR,
\hyperlink{_a_d_c___p_d_d_8h_a2500cb87b818bef7041aed359a1ab9a8}{ADC\_PDD\_SW\_TRIGGER});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_af7e2d18e99b1c1032f0b2396fcf89881}\label{_a_d_c___p_d_d_8h_af7e2d18e99b1c1032f0b2396fcf89881}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Divider@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Divider}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Divider@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Divider}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Divider}{ADC\_PDD\_SetDivider}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Div\+Val }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)ADC\_SC3\_ADIV\_MASK))) | ( \(\backslash\)
      (uint32\_t)(DivVal))) \(\backslash\)
  )
\end{DoxyCode}


Sets divider. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Div\+Val} & Divider value. This parameter is of \char`\"{}\+Constants for divider\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_af7e2d18e99b1c1032f0b2396fcf89881}{ADC\_PDD\_SetDivider}(<peripheral>\_BASE\_PTR, \hyperlink{_a_d_c___p_d_d_8h_ac9ebf8bdf8e6da2d208819d637659ff6}{ADC\_PDD\_DIV\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a607ba2ac383783553618d8a5281caae5}\label{_a_d_c___p_d_d_8h_a607ba2ac383783553618d8a5281caae5}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Compare\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Compare\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Compare\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Compare\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Compare\+Mode}{ADC\_PDD\_SetFIFO\_CompareMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Compare\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(ADC\_SC4\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)ADC\_SC4\_ACFSEL\_MASK))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Sets logic mode of the compared result inside F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Mode of comparing result inside F\+I\+FO. This parameter is of \char`\"{}\+Constants for F\+I\+F\+O compare mode settings\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a607ba2ac383783553618d8a5281caae5}{ADC\_PDD\_SetFIFO\_CompareMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_a_d_c___p_d_d_8h_acf7bf5f96bbe023b91dbc0e9d2cf0b12}{ADC\_PDD\_OR});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a72b24bfdef7d5acd55022d7283b8d8a6}\label{_a_d_c___p_d_d_8h_a72b24bfdef7d5acd55022d7283b8d8a6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Depth@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Depth}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Depth@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Depth}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Depth}{ADC\_PDD\_SetFIFO\_Depth}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Depth(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Depth }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(ADC\_SC4\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)ADC\_SC4\_AFDEP\_MASK))) | ( \(\backslash\)
      (uint32\_t)(uint8\_t)(Depth) - 1U)) \(\backslash\)
  )
\end{DoxyCode}


Selects between F\+I\+FO disabled and F\+I\+FO level. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Depth} & Parameter specifying the requested F\+I\+FO depth. Value should be in range from 1 to 8. Value equal to one means that F\+I\+FO is disabled and just one channel can be measured. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a72b24bfdef7d5acd55022d7283b8d8a6}{ADC\_PDD\_SetFIFO\_Depth}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a4cfd8f86be817d053725b41437c3af80}\label{_a_d_c___p_d_d_8h_a4cfd8f86be817d053725b41437c3af80}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode}{ADC\_PDD\_SetFIFO\_HW\_TriggerMaskingMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+H\+W\+\_\+\+Trigger\+Masking\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC5\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(ADC\_SC5\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)ADC\_SC5\_HTRGMASKSEL\_MASK))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Sets mode of the HW trigger masking in F\+I\+FO mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Mode of comparing result inside F\+I\+FO. This parameter is of \char`\"{}\+Constants for H\+W trigger masking mode\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a4cfd8f86be817d053725b41437c3af80}{ADC\_PDD\_SetFIFO\_HW\_TriggerMaskingMode}(<peripheral>\_BASE\_PTR,
\hyperlink{_a_d_c___p_d_d_8h_aa894e7bad2d1194ee6a59c17a899c505}{ADC\_PDD\_HAND});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a56b3dc69591a27be3ca5c24cdaf2dc70}\label{_a_d_c___p_d_d_8h_a56b3dc69591a27be3ca5c24cdaf2dc70}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Scan\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Scan\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Scan\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Scan\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Scan\+Mode}{ADC\_PDD\_SetFIFO\_ScanMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+F\+I\+F\+O\+\_\+\+Scan\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(ADC\_SC4\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)ADC\_SC4\_ASCANE\_MASK))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Sets normal or scan mode for F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Normal or scan mode for F\+I\+FO. This parameter is of \char`\"{}\+Constants for
       F\+I\+F\+O scan mode settings\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a56b3dc69591a27be3ca5c24cdaf2dc70}{ADC\_PDD\_SetFIFO\_ScanMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_a_d_c___p_d_d_8h_a5e47c3870c5f2489b491a719cb2fa463}{ADC\_PDD\_NORMAL});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_adf80c0e5d648c833aafca51b8818213a}\label{_a_d_c___p_d_d_8h_adf80c0e5d648c833aafca51b8818213a}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Minus\+Gain\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Minus\+Gain\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Minus\+Gain\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Minus\+Gain\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Minus\+Gain\+Value}{ADC\_PDD\_SetMinusGainValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Minus\+Gain\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_MG\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets minus-\/side gain value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+MG, A\+D\+C1\+\_\+\+MG, A\+D\+C2\+\_\+\+MG, A\+D\+C3\+\_\+\+MG (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_adf80c0e5d648c833aafca51b8818213a}{ADC\_PDD\_SetMinusGainValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ad1a9bac082277ee3476638010b73c12d}\label{_a_d_c___p_d_d_8h_ad1a9bac082277ee3476638010b73c12d}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Offset\+Correction\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Offset\+Correction\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Offset\+Correction\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Offset\+Correction\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Offset\+Correction\+Value}{ADC\_PDD\_SetOffsetCorrectionValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Offset\+Correction\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_OFS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets offset error correction value in 2\textquotesingle{}s complement and left justified format. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new offset correction value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+O\+FS, A\+D\+C1\+\_\+\+O\+FS, A\+D\+C2\+\_\+\+O\+FS, A\+D\+C3\+\_\+\+O\+FS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ad1a9bac082277ee3476638010b73c12d}{ADC\_PDD\_SetOffsetCorrectionValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a8c6df7b6b9572eb54f15e850d22a78a9}\label{_a_d_c___p_d_d_8h_a8c6df7b6b9572eb54f15e850d22a78a9}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Plus\+Gain\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Plus\+Gain\+Value}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Plus\+Gain\+Value@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Plus\+Gain\+Value}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Plus\+Gain\+Value}{ADC\_PDD\_SetPlusGainValue}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Plus\+Gain\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_PG\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets plus-\/side gain value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+PG, A\+D\+C1\+\_\+\+PG, A\+D\+C2\+\_\+\+PG, A\+D\+C3\+\_\+\+PG (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a8c6df7b6b9572eb54f15e850d22a78a9}{ADC\_PDD\_SetPlusGainValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ac06b778d840be82cdfecd2aba0f11c20}\label{_a_d_c___p_d_d_8h_ac06b778d840be82cdfecd2aba0f11c20}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Power\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Power\+Mode}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Power\+Mode@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Power\+Mode}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Power\+Mode}{ADC\_PDD\_SetPowerMode}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Power\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)ADC\_SC3\_ADLPC\_MASK))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Sets the power mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Conversion speed. This parameter is of \char`\"{}\+Constants for power mode
       selection\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ac06b778d840be82cdfecd2aba0f11c20}{ADC\_PDD\_SetPowerMode}(<peripheral>\_BASE\_PTR, \hyperlink{_a_d_c___p_d_d_8h_a5e47c3870c5f2489b491a719cb2fa463}{ADC\_PDD\_NORMAL});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a4746520bb946f33d1e5ebf5424dc13ff}\label{_a_d_c___p_d_d_8h_a4746520bb946f33d1e5ebf5424dc13ff}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Resolution@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Resolution}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Resolution@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Resolution}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Resolution}{ADC\_PDD\_SetResolution}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Resolution(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Resolution }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)ADC\_SC3\_MODE\_MASK))) | ( \(\backslash\)
      (uint32\_t)(Resolution))) \(\backslash\)
  )
\end{DoxyCode}


Sets resolution of the conversions. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Resolution} & Resolution value. This parameter is of \char`\"{}\+Constants for
       resolution settings\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a4746520bb946f33d1e5ebf5424dc13ff}{ADC\_PDD\_SetResolution}(<peripheral>\_BASE\_PTR, \hyperlink{_a_d_c___p_d_d_8h_a47ccb22e74a04c6fc3ad4c38c21a33e3}{ADC\_PDD\_RES\_8});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_adb36775c2115c70fce9fd5d0d3208aad}\label{_a_d_c___p_d_d_8h_adb36775c2115c70fce9fd5d0d3208aad}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Sample\+Time}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Sample\+Time@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Sample\+Time}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Sample\+Time}{ADC\_PDD\_SetSampleTime}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Sample\+Time(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Sample\+Time }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)ADC\_SC3\_ADLSMP\_MASK))) | ( 
      \(\backslash\)
      (uint32\_t)((uint32\_t)(SampleTime) << ADC\_SC3\_ADLSMP\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets sample time. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Sample\+Time} & Selects short/long sample time. This parameter is of \char`\"{}\+Constants for conversion speed selection\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_adb36775c2115c70fce9fd5d0d3208aad}{ADC\_PDD\_SetSampleTime}(<peripheral>\_BASE\_PTR, ADC\_PDD\_SHORT);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ae91257b0bc31f2c36edf434056db5958}\label{_a_d_c___p_d_d_8h_ae91257b0bc31f2c36edf434056db5958}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Voltage\+Reference@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Voltage\+Reference}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Voltage\+Reference@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Voltage\+Reference}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Voltage\+Reference}{ADC\_PDD\_SetVoltageReference}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Voltage\+Reference(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Ref\+Sel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_gad5003f0c5ed33b3daec5b49706c8268a}{ADC\_SC2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___a_d_c___register___masks_gaa821d1e2e4575c757e9446da61b2230a}{ADC\_SC2\_REFSEL\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(RefSel))) \(\backslash\)
  )
\end{DoxyCode}


Sets the voltage reference source used for conversions. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Ref\+Sel} & Reference selection. This parameter is of \char`\"{}\+Constants for
       voltage reference selection\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C\+\_\+\+S\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ae91257b0bc31f2c36edf434056db5958}{ADC\_PDD\_SetVoltageReference}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_a_d_c___p_d_d_8h_a486380562e4320cb68558efa44e148a4}{ADC\_PDD\_VREF});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7a9f99e20b88f2409b713ffca31fcc0b}\label{_a_d_c___p_d_d_8h_a7a9f99e20b88f2409b713ffca31fcc0b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D10@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D10}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D10@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D10}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D10}{ADC\_PDD\_SINGLE\_ENDED\_AD10}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D10~0x\+AU}

Single-\/ended mode, channel 10 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a63660f3511341d7f08388410aaef64a6}\label{_a_d_c___p_d_d_8h_a63660f3511341d7f08388410aaef64a6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D11@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D11}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D11@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D11}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D11}{ADC\_PDD\_SINGLE\_ENDED\_AD11}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D11~0x\+BU}

Single-\/ended mode, channel 11 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ae8c0effe01fd29ef497da7a975c81eeb}\label{_a_d_c___p_d_d_8h_ae8c0effe01fd29ef497da7a975c81eeb}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D12@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D12}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D12@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D12}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D12}{ADC\_PDD\_SINGLE\_ENDED\_AD12}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D12~0x\+CU}

Single-\/ended mode, channel 12 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a0c48b7ae6239a162da4690f9c206cc6f}\label{_a_d_c___p_d_d_8h_a0c48b7ae6239a162da4690f9c206cc6f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D13@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D13}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D13@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D13}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D13}{ADC\_PDD\_SINGLE\_ENDED\_AD13}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D13~0x\+DU}

Single-\/ended mode, channel 13 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a0cddd379f9f70c39869d84a3c149cc11}\label{_a_d_c___p_d_d_8h_a0cddd379f9f70c39869d84a3c149cc11}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D14@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D14}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D14@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D14}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D14}{ADC\_PDD\_SINGLE\_ENDED\_AD14}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D14~0x\+EU}

Single-\/ended mode, channel 14 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7b3d0dca2472a1b4ed07507f46ab03c6}\label{_a_d_c___p_d_d_8h_a7b3d0dca2472a1b4ed07507f46ab03c6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D15@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D15}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D15@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D15}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D15}{ADC\_PDD\_SINGLE\_ENDED\_AD15}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D15~0x\+FU}

Single-\/ended mode, channel 15 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab30e511ff3071b6363d656121f833575}\label{_a_d_c___p_d_d_8h_ab30e511ff3071b6363d656121f833575}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D16@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D16}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D16@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D16}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D16}{ADC\_PDD\_SINGLE\_ENDED\_AD16}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D16~0x10U}

Single-\/ended mode, channel 16 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ae2c22c0c65e9f416469bbe320e63487b}\label{_a_d_c___p_d_d_8h_ae2c22c0c65e9f416469bbe320e63487b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D17@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D17}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D17@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D17}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D17}{ADC\_PDD\_SINGLE\_ENDED\_AD17}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D17~0x11U}

Single-\/ended mode, channel 17 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ac9b7a644a688dc95669403027e607417}\label{_a_d_c___p_d_d_8h_ac9b7a644a688dc95669403027e607417}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D18@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D18}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D18@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D18}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D18}{ADC\_PDD\_SINGLE\_ENDED\_AD18}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D18~0x12U}

Single-\/ended mode, channel 18 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a46ebfc9be3cee04c8ba72fdd71b15bff}\label{_a_d_c___p_d_d_8h_a46ebfc9be3cee04c8ba72fdd71b15bff}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D19@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D19}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D19@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D19}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D19}{ADC\_PDD\_SINGLE\_ENDED\_AD19}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D19~0x13U}

Single-\/ended mode, channel 19 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a8e405a9e80f61501ca52f7f9fef2cc85}\label{_a_d_c___p_d_d_8h_a8e405a9e80f61501ca52f7f9fef2cc85}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D20@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D20}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D20@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D20}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D20}{ADC\_PDD\_SINGLE\_ENDED\_AD20}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D20~0x14U}

Single-\/ended mode, channel 20 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7bdd00746de4efbe71ed3c112f346974}\label{_a_d_c___p_d_d_8h_a7bdd00746de4efbe71ed3c112f346974}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D21@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D21}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D21@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D21}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D21}{ADC\_PDD\_SINGLE\_ENDED\_AD21}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D21~0x15U}

Single-\/ended mode, channel 21 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a96be4bd1aaa7dd61f201f224f814beee}\label{_a_d_c___p_d_d_8h_a96be4bd1aaa7dd61f201f224f814beee}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D22@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D22}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D22@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D22}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D22}{ADC\_PDD\_SINGLE\_ENDED\_AD22}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D22~0x16U}

Single-\/ended mode, channel 22 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a80a4986461cd4b3997dc5c2ae9d7bf74}\label{_a_d_c___p_d_d_8h_a80a4986461cd4b3997dc5c2ae9d7bf74}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D23@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D23}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D23@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D23}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D23}{ADC\_PDD\_SINGLE\_ENDED\_AD23}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D23~0x17U}

Single-\/ended mode, channel 23 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a9c319ca935ca308c1fbefa5e9a7bf1ac}\label{_a_d_c___p_d_d_8h_a9c319ca935ca308c1fbefa5e9a7bf1ac}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D24@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D24}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D24@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D24}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D24}{ADC\_PDD\_SINGLE\_ENDED\_AD24}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D24~0x18U}

Single-\/ended mode, channel 24 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab9c9bbfafb605320a73f3da48a7a505f}\label{_a_d_c___p_d_d_8h_ab9c9bbfafb605320a73f3da48a7a505f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D25@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D25}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D25@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D25}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D25}{ADC\_PDD\_SINGLE\_ENDED\_AD25}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D25~0x19U}

Single-\/ended mode, channel 25 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_adccc83770d5643200064f865feb91443}\label{_a_d_c___p_d_d_8h_adccc83770d5643200064f865feb91443}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D26@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D26}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D26@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D26}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D26}{ADC\_PDD\_SINGLE\_ENDED\_AD26}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D26~0x1\+AU}

Single-\/ended mode, channel 26 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a86fb8e1929a0e16d6cb5925899a09097}\label{_a_d_c___p_d_d_8h_a86fb8e1929a0e16d6cb5925899a09097}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D27@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D27}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D27@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D27}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D27}{ADC\_PDD\_SINGLE\_ENDED\_AD27}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D27~0x1\+BU}

Single-\/ended mode, channel 27 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ad71fc2c2df334a5c9156c707b7c415ae}\label{_a_d_c___p_d_d_8h_ad71fc2c2df334a5c9156c707b7c415ae}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D28@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D28}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D28@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D28}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D28}{ADC\_PDD\_SINGLE\_ENDED\_AD28}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D28~0x1\+CU}

Single-\/ended mode, channel 28 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aed9f3d30529a0cdf6de78c61612d13e3}\label{_a_d_c___p_d_d_8h_aed9f3d30529a0cdf6de78c61612d13e3}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D29@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D29}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D29@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D29}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D29}{ADC\_PDD\_SINGLE\_ENDED\_AD29}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D29~0x1\+DU}

Single-\/ended mode, channel 29 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a6a8a3b2c5845945a5da3296ff1bb2f3f}\label{_a_d_c___p_d_d_8h_a6a8a3b2c5845945a5da3296ff1bb2f3f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D30@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D30}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D30@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D30}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D30}{ADC\_PDD\_SINGLE\_ENDED\_AD30}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D30~0x1\+EU}

Single-\/ended mode, channel 30 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a3536df0b26a0e0cc2aa35d20737745d8}\label{_a_d_c___p_d_d_8h_a3536df0b26a0e0cc2aa35d20737745d8}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D4@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D4}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D4@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D4}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D4}{ADC\_PDD\_SINGLE\_ENDED\_AD4}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D4~0x4U}

Single-\/ended mode, channel 4 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_af87786663cd4577c34eca01323f0111b}\label{_a_d_c___p_d_d_8h_af87786663cd4577c34eca01323f0111b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D5@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D5}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D5@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D5}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D5}{ADC\_PDD\_SINGLE\_ENDED\_AD5}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D5~0x5U}

Single-\/ended mode, channel 5 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a1a4a88651457ba88742001cbad41c807}\label{_a_d_c___p_d_d_8h_a1a4a88651457ba88742001cbad41c807}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D6@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D6}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D6@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D6}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D6}{ADC\_PDD\_SINGLE\_ENDED\_AD6}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D6~0x6U}

Single-\/ended mode, channel 6 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a913ef482850452dd5e8c9223a1afc475}\label{_a_d_c___p_d_d_8h_a913ef482850452dd5e8c9223a1afc475}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D7@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D7}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D7@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D7}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D7}{ADC\_PDD\_SINGLE\_ENDED\_AD7}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D7~0x7U}

Single-\/ended mode, channel 7 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a49f3a8d9b8234f060c34ea772fe9e405}\label{_a_d_c___p_d_d_8h_a49f3a8d9b8234f060c34ea772fe9e405}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D8@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D8}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D8@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D8}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D8}{ADC\_PDD\_SINGLE\_ENDED\_AD8}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D8~0x8U}

Single-\/ended mode, channel 8 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_abf6853b3f2f430879f9b385e8f717e70}\label{_a_d_c___p_d_d_8h_abf6853b3f2f430879f9b385e8f717e70}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D9@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D9}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D9@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D9}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D9}{ADC\_PDD\_SINGLE\_ENDED\_AD9}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+A\+D9~0x9U}

Single-\/ended mode, channel 9 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ac2e700b241ecf10d2157833119525313}\label{_a_d_c___p_d_d_8h_ac2e700b241ecf10d2157833119525313}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+B\+A\+N\+D\+G\+AP@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+B\+A\+N\+D\+G\+AP}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+B\+A\+N\+D\+G\+AP@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+B\+A\+N\+D\+G\+AP}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+B\+A\+N\+D\+G\+AP}{ADC\_PDD\_SINGLE\_ENDED\_BANDGAP}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+B\+A\+N\+D\+G\+AP~0x1\+BU}

Single-\/ended mode, bandgap. This constant is deprecated. It will not be supported in the future. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a819926d52980c22991cf4dc782a5d12b}\label{_a_d_c___p_d_d_8h_a819926d52980c22991cf4dc782a5d12b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D0@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D0}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D0@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D0}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D0}{ADC\_PDD\_SINGLE\_ENDED\_DAD0}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D0~0U}

Single-\/ended mode, channel 0 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aabb3843c5ad6eae4cd4128c03adee2b9}\label{_a_d_c___p_d_d_8h_aabb3843c5ad6eae4cd4128c03adee2b9}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D1@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D1}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D1@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D1}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D1}{ADC\_PDD\_SINGLE\_ENDED\_DAD1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D1~0x1U}

Single-\/ended mode, channel 1 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_ae31868e64d5a44183408e45d1dd4db2f}\label{_a_d_c___p_d_d_8h_ae31868e64d5a44183408e45d1dd4db2f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D2}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D2@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D2}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D2}{ADC\_PDD\_SINGLE\_ENDED\_DAD2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D2~0x2U}

Single-\/ended mode, channel 2 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a6c4f811a3e83971008dd417e48102d1f}\label{_a_d_c___p_d_d_8h_a6c4f811a3e83971008dd417e48102d1f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D3@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D3}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D3@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D3}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D3}{ADC\_PDD\_SINGLE\_ENDED\_DAD3}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+D\+A\+D3~0x3U}

Single-\/ended mode, channel 3 \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a3d4bfb465a18fa4bb4df39f6e0e5091a}\label{_a_d_c___p_d_d_8h_a3d4bfb465a18fa4bb4df39f6e0e5091a}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+T\+E\+M\+P\+\_\+\+S\+E\+N\+S\+OR@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+T\+E\+M\+P\+\_\+\+S\+E\+N\+S\+OR}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+T\+E\+M\+P\+\_\+\+S\+E\+N\+S\+OR@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+T\+E\+M\+P\+\_\+\+S\+E\+N\+S\+OR}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+T\+E\+M\+P\+\_\+\+S\+E\+N\+S\+OR}{ADC\_PDD\_SINGLE\_ENDED\_TEMP\_SENSOR}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+T\+E\+M\+P\+\_\+\+S\+E\+N\+S\+OR~0x1\+AU}

Single-\/ended mode, temp sensor. This constant is deprecated. It will not be supported in the future. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_aba3b0a44aeec3c0c9645714d13a5ea2d}\label{_a_d_c___p_d_d_8h_aba3b0a44aeec3c0c9645714d13a5ea2d}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SH@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SH}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SH@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SH}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SH}{ADC\_PDD\_SINGLE\_ENDED\_VREFSH}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SH~0x1\+DU}

Single-\/ended mode, V\+R\+E\+F\+SH. This constant is deprecated. It will not be supported in the future. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7e58b4c029718f1799ce36926670c9fb}\label{_a_d_c___p_d_d_8h_a7e58b4c029718f1799ce36926670c9fb}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SL}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SL@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SL}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SL}{ADC\_PDD\_SINGLE\_ENDED\_VREFSL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+E\+N\+D\+E\+D\+\_\+\+V\+R\+E\+F\+SL~0x1\+EU}

Single-\/ended mode, V\+R\+E\+F\+SL. This constant is deprecated. It will not be supported in the future. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a92c1617d2322ebd264d535675756beb6}\label{_a_d_c___p_d_d_8h_a92c1617d2322ebd264d535675756beb6}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Start\+Calibration@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Start\+Calibration}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Start\+Calibration@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Start\+Calibration}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Start\+Calibration}{ADC\_PDD\_StartCalibration}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Start\+Calibration(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___a_d_c___register___accessor___macros_ga94ca7e6b360271a225562fa44f605ff8}{ADC\_SC3\_REG}(PeripheralBase) | \hyperlink{group___a_d_c___register___masks_ga0ec589c9101684eeac4af85452ed3673}{ADC\_SC3\_CAL\_MASK})) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___a_d_c___register___masks_ga3a706436447b6113727826e303c3fbe6}{ADC\_SC3\_CALF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Starts calibration. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C3, A\+D\+C1\+\_\+\+S\+C3, A\+D\+C2\+\_\+\+S\+C3, A\+D\+C3\+\_\+\+S\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a92c1617d2322ebd264d535675756beb6}{ADC\_PDD\_StartCalibration}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a2500cb87b818bef7041aed359a1ab9a8}\label{_a_d_c___p_d_d_8h_a2500cb87b818bef7041aed359a1ab9a8}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+W\+\_\+\+T\+R\+I\+G\+G\+ER@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+W\+\_\+\+T\+R\+I\+G\+G\+ER}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+W\+\_\+\+T\+R\+I\+G\+G\+ER@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+W\+\_\+\+T\+R\+I\+G\+G\+ER}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+W\+\_\+\+T\+R\+I\+G\+G\+ER}{ADC\_PDD\_SW\_TRIGGER}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+S\+W\+\_\+\+T\+R\+I\+G\+G\+ER~0U}

SW trigger \mbox{\Hypertarget{_a_d_c___p_d_d_8h_addf19e616ce0ddd1d87d976fa1624c9e}\label{_a_d_c___p_d_d_8h_addf19e616ce0ddd1d87d976fa1624c9e}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+A\+N\+A\+L\+OG@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+A\+N\+A\+L\+OG}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+A\+N\+A\+L\+OG@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+A\+N\+A\+L\+OG}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+A\+N\+A\+L\+OG}{ADC\_PDD\_VANALOG}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+A\+N\+A\+L\+OG~0x1U}

V\+D\+DA and V\+S\+SA (analog supply) signals are used as voltage reference. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a301809235cd0d2f55d5e87e7bb97960c}\label{_a_d_c___p_d_d_8h_a301809235cd0d2f55d5e87e7bb97960c}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+A\+L\+T\+E\+R\+N\+A\+TE@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+A\+L\+T\+E\+R\+N\+A\+TE}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+A\+L\+T\+E\+R\+N\+A\+TE@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+A\+L\+T\+E\+R\+N\+A\+TE}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+A\+L\+T\+E\+R\+N\+A\+TE}{ADC\_PDD\_VOLTAGE\_REFERENCE\_ALTERNATE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+A\+L\+T\+E\+R\+N\+A\+TE~0x1U}

Alternate voltage reference \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a1c6e27325b877165017b0a9a990cb478}\label{_a_d_c___p_d_d_8h_a1c6e27325b877165017b0a9a990cb478}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+D\+E\+F\+A\+U\+LT@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+D\+E\+F\+A\+U\+LT}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+D\+E\+F\+A\+U\+LT@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+D\+E\+F\+A\+U\+LT}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+D\+E\+F\+A\+U\+LT}{ADC\_PDD\_VOLTAGE\_REFERENCE\_DEFAULT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+D\+E\+F\+A\+U\+LT~0U}

Default voltage reference Vrefh and Vrefl \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a486380562e4320cb68558efa44e148a4}\label{_a_d_c___p_d_d_8h_a486380562e4320cb68558efa44e148a4}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+R\+EF@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+R\+EF}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+R\+EF@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+R\+EF}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+R\+EF}{ADC\_PDD\_VREF}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+V\+R\+EF~0U}

V\+R\+E\+FH and V\+R\+E\+FL signals are used as voltage reference. \mbox{\Hypertarget{_a_d_c___p_d_d_8h_a2c4c8cc33174f651bedd77041144ca2b}\label{_a_d_c___p_d_d_8h_a2c4c8cc33174f651bedd77041144ca2b}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration1\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration1\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration1\+Reg}{ADC\_PDD\_WriteConfiguration1Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_CFG1\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes value to the Configuration 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G1, A\+D\+C1\+\_\+\+C\+F\+G1, A\+D\+C2\+\_\+\+C\+F\+G1, A\+D\+C3\+\_\+\+C\+F\+G1, A\+D\+C\+\_\+\+S\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a2c4c8cc33174f651bedd77041144ca2b}{ADC\_PDD\_WriteConfiguration1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a9e2e97083bdf31c2ec7c019aaf14323f}\label{_a_d_c___p_d_d_8h_a9e2e97083bdf31c2ec7c019aaf14323f}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration2\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration2\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration2\+Reg}{ADC\_PDD\_WriteConfiguration2Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CFG2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Configuration 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+F\+G2, A\+D\+C1\+\_\+\+C\+F\+G2, A\+D\+C2\+\_\+\+C\+F\+G2, A\+D\+C3\+\_\+\+C\+F\+G2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a9e2e97083bdf31c2ec7c019aaf14323f}{ADC\_PDD\_WriteConfiguration2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a774767b7c311e61c3ab8291c4a849b08}\label{_a_d_c___p_d_d_8h_a774767b7c311e61c3ab8291c4a849b08}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration0\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration0\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration0\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration0\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration0\+Reg}{ADC\_PDD\_WriteMinusSideCalibration0Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration0\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM0\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Minus-\/side calibration 0 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M0, A\+D\+C1\+\_\+\+C\+L\+M0, A\+D\+C2\+\_\+\+C\+L\+M0, A\+D\+C3\+\_\+\+C\+L\+M0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a774767b7c311e61c3ab8291c4a849b08}{ADC\_PDD\_WriteMinusSideCalibration0Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_aee8a36c24aa27608016779cc8ae424c8}\label{_a_d_c___p_d_d_8h_aee8a36c24aa27608016779cc8ae424c8}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration1\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration1\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration1\+Reg}{ADC\_PDD\_WriteMinusSideCalibration1Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Minus-\/side calibration 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M1, A\+D\+C1\+\_\+\+C\+L\+M1, A\+D\+C2\+\_\+\+C\+L\+M1, A\+D\+C3\+\_\+\+C\+L\+M1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_aee8a36c24aa27608016779cc8ae424c8}{ADC\_PDD\_WriteMinusSideCalibration1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a30ed1ae7e16f4e7d9c81c4579f072eb8}\label{_a_d_c___p_d_d_8h_a30ed1ae7e16f4e7d9c81c4579f072eb8}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration2\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration2\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration2\+Reg}{ADC\_PDD\_WriteMinusSideCalibration2Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Minus-\/side calibration 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M2, A\+D\+C1\+\_\+\+C\+L\+M2, A\+D\+C2\+\_\+\+C\+L\+M2, A\+D\+C3\+\_\+\+C\+L\+M2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a30ed1ae7e16f4e7d9c81c4579f072eb8}{ADC\_PDD\_WriteMinusSideCalibration2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a7961efa2d620ed229ba20e2cbbaea9b0}\label{_a_d_c___p_d_d_8h_a7961efa2d620ed229ba20e2cbbaea9b0}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration3\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration3\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration3\+Reg}{ADC\_PDD\_WriteMinusSideCalibration3Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Minus-\/side calibration 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M3, A\+D\+C1\+\_\+\+C\+L\+M3, A\+D\+C2\+\_\+\+C\+L\+M3, A\+D\+C3\+\_\+\+C\+L\+M3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a7961efa2d620ed229ba20e2cbbaea9b0}{ADC\_PDD\_WriteMinusSideCalibration3Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab9c8162e5470ed943499621d25f66bb9}\label{_a_d_c___p_d_d_8h_ab9c8162e5470ed943499621d25f66bb9}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration4\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration4\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration4\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration4\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration4\+Reg}{ADC\_PDD\_WriteMinusSideCalibration4Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLM4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Minus-\/side calibration 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+M4, A\+D\+C1\+\_\+\+C\+L\+M4, A\+D\+C2\+\_\+\+C\+L\+M4, A\+D\+C3\+\_\+\+C\+L\+M4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ab9c8162e5470ed943499621d25f66bb9}{ADC\_PDD\_WriteMinusSideCalibration4Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a6c794121eb8530106bba54076d29bbe0}\label{_a_d_c___p_d_d_8h_a6c794121eb8530106bba54076d29bbe0}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+D\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+D\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+D\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+D\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+D\+Reg}{ADC\_PDD\_WriteMinusSideCalibrationDReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+D\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLMD\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Minus-\/side calibration D register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+MD, A\+D\+C1\+\_\+\+C\+L\+MD, A\+D\+C2\+\_\+\+C\+L\+MD, A\+D\+C3\+\_\+\+C\+L\+MD (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a6c794121eb8530106bba54076d29bbe0}{ADC\_PDD\_WriteMinusSideCalibrationDReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a00429724078b8048312b0f34e3d7540c}\label{_a_d_c___p_d_d_8h_a00429724078b8048312b0f34e3d7540c}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+S\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+S\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+S\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+S\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+S\+Reg}{ADC\_PDD\_WriteMinusSideCalibrationSReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Calibration\+S\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLMS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Minus-\/side calibration S register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+MS, A\+D\+C1\+\_\+\+C\+L\+MS, A\+D\+C2\+\_\+\+C\+L\+MS, A\+D\+C3\+\_\+\+C\+L\+MS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a00429724078b8048312b0f34e3d7540c}{ADC\_PDD\_WriteMinusSideCalibrationSReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_abb7a43f07388afc901277664f87b6b3d}\label{_a_d_c___p_d_d_8h_abb7a43f07388afc901277664f87b6b3d}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Gain\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Gain\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Gain\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Gain\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Gain\+Reg}{ADC\_PDD\_WriteMinusSideGainReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Minus\+Side\+Gain\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_MG\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Minus-\/side gain register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+MG, A\+D\+C1\+\_\+\+MG, A\+D\+C2\+\_\+\+MG, A\+D\+C3\+\_\+\+MG (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_abb7a43f07388afc901277664f87b6b3d}{ADC\_PDD\_WriteMinusSideGainReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ade6207e3b70de2eff91cf560cc684fc7}\label{_a_d_c___p_d_d_8h_ade6207e3b70de2eff91cf560cc684fc7}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Offset\+Correction\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Offset\+Correction\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Offset\+Correction\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Offset\+Correction\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Offset\+Correction\+Reg}{ADC\_PDD\_WriteOffsetCorrectionReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Offset\+Correction\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_OFS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Offset correction register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+O\+FS, A\+D\+C1\+\_\+\+O\+FS, A\+D\+C2\+\_\+\+O\+FS, A\+D\+C3\+\_\+\+O\+FS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ade6207e3b70de2eff91cf560cc684fc7}{ADC\_PDD\_WriteOffsetCorrectionReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ab7c9a3c52094f64742a82daf24121f80}\label{_a_d_c___p_d_d_8h_ab7c9a3c52094f64742a82daf24121f80}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration0\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration0\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration0\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration0\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration0\+Reg}{ADC\_PDD\_WritePlusSideCalibration0Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration0\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP0\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Plus-\/side calibration 0 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P0, A\+D\+C1\+\_\+\+C\+L\+P0, A\+D\+C2\+\_\+\+C\+L\+P0, A\+D\+C3\+\_\+\+C\+L\+P0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ab7c9a3c52094f64742a82daf24121f80}{ADC\_PDD\_WritePlusSideCalibration0Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_ac5914a5dc676944d76ebc51e0c23db83}\label{_a_d_c___p_d_d_8h_ac5914a5dc676944d76ebc51e0c23db83}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration1\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration1\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration1\+Reg}{ADC\_PDD\_WritePlusSideCalibration1Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Plus-\/side calibration 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P1, A\+D\+C1\+\_\+\+C\+L\+P1, A\+D\+C2\+\_\+\+C\+L\+P1, A\+D\+C3\+\_\+\+C\+L\+P1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_ac5914a5dc676944d76ebc51e0c23db83}{ADC\_PDD\_WritePlusSideCalibration1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_aa2f7260219cef191b6a336e31834b0e7}\label{_a_d_c___p_d_d_8h_aa2f7260219cef191b6a336e31834b0e7}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration2\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration2\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration2\+Reg}{ADC\_PDD\_WritePlusSideCalibration2Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Plus-\/side calibration 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P2, A\+D\+C1\+\_\+\+C\+L\+P2, A\+D\+C2\+\_\+\+C\+L\+P2, A\+D\+C3\+\_\+\+C\+L\+P2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_aa2f7260219cef191b6a336e31834b0e7}{ADC\_PDD\_WritePlusSideCalibration2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_af6061e1b2418e8607e9410e5bb2cae5a}\label{_a_d_c___p_d_d_8h_af6061e1b2418e8607e9410e5bb2cae5a}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration3\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration3\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration3\+Reg}{ADC\_PDD\_WritePlusSideCalibration3Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Plus-\/side calibration 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P3, A\+D\+C1\+\_\+\+C\+L\+P3, A\+D\+C2\+\_\+\+C\+L\+P3, A\+D\+C3\+\_\+\+C\+L\+P3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_af6061e1b2418e8607e9410e5bb2cae5a}{ADC\_PDD\_WritePlusSideCalibration3Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a3ea3f82b136dc093579c54611fbf6d0a}\label{_a_d_c___p_d_d_8h_a3ea3f82b136dc093579c54611fbf6d0a}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration4\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration4\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration4\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration4\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration4\+Reg}{ADC\_PDD\_WritePlusSideCalibration4Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLP4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Plus-\/side calibration 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+P4, A\+D\+C1\+\_\+\+C\+L\+P4, A\+D\+C2\+\_\+\+C\+L\+P4, A\+D\+C3\+\_\+\+C\+L\+P4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a3ea3f82b136dc093579c54611fbf6d0a}{ADC\_PDD\_WritePlusSideCalibration4Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_aa682480ae4fdacc38dd6b4c1ba028218}\label{_a_d_c___p_d_d_8h_aa682480ae4fdacc38dd6b4c1ba028218}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+D\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+D\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+D\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+D\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+D\+Reg}{ADC\_PDD\_WritePlusSideCalibrationDReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+D\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLPD\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Plus-\/side calibration D register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+PD, A\+D\+C1\+\_\+\+C\+L\+PD, A\+D\+C2\+\_\+\+C\+L\+PD, A\+D\+C3\+\_\+\+C\+L\+PD (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_aa682480ae4fdacc38dd6b4c1ba028218}{ADC\_PDD\_WritePlusSideCalibrationDReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_afdb413ac8077a276d8c538bb8b4f7e5e}\label{_a_d_c___p_d_d_8h_afdb413ac8077a276d8c538bb8b4f7e5e}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+S\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+S\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+S\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+S\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+S\+Reg}{ADC\_PDD\_WritePlusSideCalibrationSReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Calibration\+S\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_CLPS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Plus-\/side calibration S register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+C\+L\+PS, A\+D\+C1\+\_\+\+C\+L\+PS, A\+D\+C2\+\_\+\+C\+L\+PS, A\+D\+C3\+\_\+\+C\+L\+PS (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_afdb413ac8077a276d8c538bb8b4f7e5e}{ADC\_PDD\_WritePlusSideCalibrationSReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a13d97e09827a9b62f456d082d2a80017}\label{_a_d_c___p_d_d_8h_a13d97e09827a9b62f456d082d2a80017}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Gain\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Gain\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Gain\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Gain\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Gain\+Reg}{ADC\_PDD\_WritePlusSideGainReg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Plus\+Side\+Gain\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_PG\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Plus-\/side gain register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+PG, A\+D\+C1\+\_\+\+PG, A\+D\+C2\+\_\+\+PG, A\+D\+C3\+\_\+\+PG (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a13d97e09827a9b62f456d082d2a80017}{ADC\_PDD\_WritePlusSideGainReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a95b75bf4d0f43ec974cf031bc58f6764}\label{_a_d_c___p_d_d_8h_a95b75bf4d0f43ec974cf031bc58f6764}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control1\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control1\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control1\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control1\+Reg}{ADC\_PDD\_WriteStatusControl1Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ADC\_SC1\_REG(PeripheralBase,(Index)) = \(\backslash\)
       (uint32\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes value to the Status and control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Register index. This parameter is of index type. \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+C1\mbox{[}Index\mbox{]}, A\+D\+C\+\_\+\+S\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a95b75bf4d0f43ec974cf031bc58f6764}{ADC\_PDD\_WriteStatusControl1Reg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_abb4b7bc46a9b17252993593dcdfde034}\label{_a_d_c___p_d_d_8h_abb4b7bc46a9b17252993593dcdfde034}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control2\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control2\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control2\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control2\+Reg}{ADC\_PDD\_WriteStatusControl2Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Status and control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C2, A\+D\+C1\+\_\+\+S\+C2, A\+D\+C2\+\_\+\+S\+C2, A\+D\+C3\+\_\+\+S\+C2, A\+D\+C\+\_\+\+S\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_abb4b7bc46a9b17252993593dcdfde034}{ADC\_PDD\_WriteStatusControl2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_a_d_c___p_d_d_8h_a2780fea5af772bfb3149c642b98eadf3}\label{_a_d_c___p_d_d_8h_a2780fea5af772bfb3149c642b98eadf3}} 
\index{A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}!A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control3\+Reg}}
\index{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control3\+Reg@{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control3\+Reg}!A\+D\+C\+\_\+\+P\+D\+D.\+h@{A\+D\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control3\+Reg}{ADC\_PDD\_WriteStatusControl3Reg}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ADC\_SC3\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Status and control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+D\+C0\+\_\+\+S\+C3, A\+D\+C1\+\_\+\+S\+C3, A\+D\+C2\+\_\+\+S\+C3, A\+D\+C3\+\_\+\+S\+C3, A\+D\+C\+\_\+\+S\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_a_d_c___p_d_d_8h_a2780fea5af772bfb3149c642b98eadf3}{ADC\_PDD\_WriteStatusControl3Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
