
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104740                       # Number of seconds simulated
sim_ticks                                104740464558                       # Number of ticks simulated
final_tick                               634378181868                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110383                       # Simulator instruction rate (inst/s)
host_op_rate                                   139557                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5249337                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888932                       # Number of bytes of host memory used
host_seconds                                 19953.09                       # Real time elapsed on the host
sim_insts                                  2202491267                       # Number of instructions simulated
sim_ops                                    2784583315                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3102080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1624448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4729472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1643264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1643264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24235                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12691                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36949                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12838                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12838                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29616825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15509269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45154201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12221                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15887                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28108                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15688913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15688913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15688913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29616825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15509269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60843114                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               251176175                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21409397                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432232                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1917709                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8798031                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8133607                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235362                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86971                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193687423                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120501517                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21409397                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10368969                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25468645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5737654                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9019035                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11849435                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1916712                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231963708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.996177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206495063     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726376      1.18%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139217      0.92%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310075      1.00%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951536      0.84%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106148      0.48%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757925      0.33%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930102      0.83%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12547266      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231963708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085237                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.479749                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191346675                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11398625                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25327856                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108484                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3782064                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650999                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6541                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145430181                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51784                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3782064                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191601863                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7580889                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2665380                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25182013                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1151487                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145215745                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1590                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422196                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568009                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        39396                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203201356                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676779026                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676779026                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34750650                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34056                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17976                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3596308                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13978892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296026                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696085                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144702927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34054                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137402098                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83800                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20201220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41299135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1894                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231963708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.592343                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.297485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173937295     74.98%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24489797     10.56%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12378869      5.34%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7984346      3.44%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570489      2.83%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2581667      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3189888      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778950      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52407      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231963708                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962009     75.36%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145381     11.39%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169127     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113917089     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015093      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13648359      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805477      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137402098                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.547035                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276517                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009290                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508128221                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164938912                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133587558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138678615                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154018                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1827292                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          715                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142290                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          560                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3782064                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6825952                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       284180                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144736981                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13978892                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851856                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17974                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12526                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          715                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147018                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214296                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134813732                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13516116                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588366                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21320919                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243569                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804803                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.536730                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133589511                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133587558                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79378614                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213662888                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.531848                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371513                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22280730                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1941942                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228181644                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.536706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389519                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178388098     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23336186     10.23%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10834300      4.75%     93.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817938      2.11%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656499      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1546657      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535363      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096520      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2970083      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228181644                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2970083                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369958654                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293276303                       # The number of ROB writes
system.switch_cpus0.timesIdled                2867040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19212467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.511762                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.511762                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398127                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398127                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609553222                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184072487                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138142440                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               251176175                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20493376                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16754396                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1999941                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8475258                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8045131                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2101589                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90430                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197454256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115099836                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20493376                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10146720                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23983970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5540530                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5289664                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12097187                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2001371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230235092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.956300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206251122     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1152870      0.50%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1756816      0.76%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2401425      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2463998      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2061549      0.90%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1166295      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1723254      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11257763      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230235092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081590                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.458243                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195196510                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7565811                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23920375                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45423                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3506964                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3382661                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141042208                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3506964                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195748354                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1341739                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4832406                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23423415                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1382205                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     140952036                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1752                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        311595                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       552047                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1811                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    195877178                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    655978056                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    655978056                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169362470                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26514705                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38982                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22449                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4018336                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13395772                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7340414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129533                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1595528                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140757514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133536953                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26897                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15967383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37877546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5896                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230235092                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580003                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269379                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    173761911     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23026516     10.00%     85.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11912632      5.17%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8970126      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6969155      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2798737      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1780695      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       902240      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       113080      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230235092                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23905     10.09%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         87595     36.98%     47.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       125354     52.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111878508     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2068119      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16533      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12290451      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7283342      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133536953                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.531647                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             236854                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001774                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    497572749                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156764205                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131525353                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133773807                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       310857                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2219858                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       177112                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           42                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3506964                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1075278                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       126229                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140796478                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64602                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13395772                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7340414                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22430                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1163895                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1137369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2301264                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131714964                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11588084                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1821989                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18869594                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18620934                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7281510                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524393                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131525519                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131525353                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75711116                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        202799138                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523638                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373331                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99186619                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121904440                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18900439                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2032748                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226728128                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537668                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387310                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176889777     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24572966     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9339585      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4506245      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3730255      1.65%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2229246      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1888683      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       836747      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2734624      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226728128                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99186619                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121904440                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18339216                       # Number of memory references committed
system.switch_cpus1.commit.loads             11175914                       # Number of loads committed
system.switch_cpus1.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17483914                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109880330                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2487362                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2734624                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364798383                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          285116939                       # The number of ROB writes
system.switch_cpus1.timesIdled                3076390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20941083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99186619                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121904440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99186619                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.532359                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.532359                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394889                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394889                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       593647360                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182507564                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131254660                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33068                       # number of misc regfile writes
system.l20.replacements                         24245                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          553145                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28341                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.517484                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            0.822101                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.279502                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3120.646508                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           973.251889                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000312                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761877                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237610                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72715                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72715                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15582                       # number of Writeback hits
system.l20.Writeback_hits::total                15582                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72715                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72715                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72715                       # number of overall hits
system.l20.overall_hits::total                  72715                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24235                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24245                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24235                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24245                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24235                       # number of overall misses
system.l20.overall_misses::total                24245                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1826730                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5012174230                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5014000960                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1826730                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5012174230                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5014000960                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1826730                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5012174230                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5014000960                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96950                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96960                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15582                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15582                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96950                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96960                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96950                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96960                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.249974                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250052                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.249974                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250052                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.249974                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250052                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       182673                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206815.524242                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206805.566509                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       182673                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206815.524242                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206805.566509                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       182673                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206815.524242                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206805.566509                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4722                       # number of writebacks
system.l20.writebacks::total                     4722                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24235                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24245                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24235                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24245                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24235                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24245                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1227380                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3559307730                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3560535110                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1227380                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3559307730                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3560535110                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1227380                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3559307730                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3560535110                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.249974                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250052                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.249974                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250052                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.249974                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250052                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       122738                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146866.421704                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146856.469788                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       122738                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146866.421704                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146856.469788                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       122738                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146866.421704                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146856.469788                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12707                       # number of replacements
system.l21.tagsinuse                      4095.992165                       # Cycle average of tags in use
system.l21.total_refs                          389859                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16803                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.201750                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           77.372660                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.548136                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2735.953333                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1280.118036                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.018890                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000622                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.667957                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.312529                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39327                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39327                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23092                       # number of Writeback hits
system.l21.Writeback_hits::total                23092                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39327                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39327                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39327                       # number of overall hits
system.l21.overall_hits::total                  39327                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12690                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12703                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12691                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12704                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12691                       # number of overall misses
system.l21.overall_misses::total                12704                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2384036                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2598506234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2600890270                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       143275                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       143275                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2384036                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2598649509                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2601033545                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2384036                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2598649509                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2601033545                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52017                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52030                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23092                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23092                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52018                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52031                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52018                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52031                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243959                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244148                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243973                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244162                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243973                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244162                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 183387.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204768.024744                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204746.144218                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       143275                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       143275                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 183387.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204763.179340                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204741.305494                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 183387.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204763.179340                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204741.305494                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8116                       # number of writebacks
system.l21.writebacks::total                     8116                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12690                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12703                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12691                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12704                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12691                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12704                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1600466                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1834621301                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1836221767                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        82607                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        82607                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1600466                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1834703908                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1836304374                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1600466                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1834703908                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1836304374                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243959                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244148                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243973                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244162                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243973                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244162                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123112.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144572.206541                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144550.245375                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        82607                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        82607                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 123112.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144567.323930                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144545.369490                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 123112.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144567.323930                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144545.369490                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.757550                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011857074                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849830.117002                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.757550                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015637                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876214                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11849424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11849424                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11849424                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11849424                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11849424                       # number of overall hits
system.cpu0.icache.overall_hits::total       11849424                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2103059                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2103059                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2103059                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2103059                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2103059                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2103059                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11849435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11849435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11849435                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11849435                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11849435                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11849435                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191187.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191187.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191187.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191187.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191187.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191187.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1909730                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1909730                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1909730                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1909730                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1909730                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1909730                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       190973                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       190973                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       190973                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       190973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       190973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       190973                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96950                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190993568                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97206                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1964.833117                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.590361                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.409639                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916369                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083631                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10408310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10408310                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17448                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17448                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18085547                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18085547                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18085547                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18085547                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401191                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401191                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401266                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401266                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401266                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401266                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  43379371932                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  43379371932                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8100030                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8100030                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  43387471962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43387471962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  43387471962                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43387471962                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10809501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10809501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18486813                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18486813                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18486813                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18486813                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037115                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037115                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021706                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021706                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021706                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021706                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108126.483226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108126.483226                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 108000.400000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108000.400000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108126.459660                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108126.459660                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108126.459660                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108126.459660                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15582                       # number of writebacks
system.cpu0.dcache.writebacks::total            15582                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304241                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304241                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304316                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304316                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96950                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96950                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96950                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96950                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96950                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96950                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10021461140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10021461140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10021461140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10021461140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10021461140                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10021461140                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008969                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008969                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005244                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005244                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005244                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005244                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 103367.314492                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103367.314492                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 103367.314492                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103367.314492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 103367.314492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103367.314492                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997023                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015409435                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2059654.026369                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997023                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12097168                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12097168                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12097168                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12097168                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12097168                       # number of overall hits
system.cpu1.icache.overall_hits::total       12097168                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3651986                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3651986                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3651986                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3651986                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3651986                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3651986                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12097187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12097187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12097187                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12097187                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12097187                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12097187                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 192209.789474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 192209.789474                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 192209.789474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 192209.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 192209.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 192209.789474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2492539                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2492539                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2492539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2492539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2492539                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2492539                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191733.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191733.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191733.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191733.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191733.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191733.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52018                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172223769                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52274                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3294.635364                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.220671                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.779329                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911018                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088982                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8505101                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8505101                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7126272                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7126272                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17418                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15631373                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15631373                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15631373                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15631373                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148331                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148331                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2968                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2968                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151299                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151299                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151299                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151299                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18230489354                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18230489354                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    521956434                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    521956434                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18752445788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18752445788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18752445788                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18752445788                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8653432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8653432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7129240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7129240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15782672                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15782672                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15782672                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15782672                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017141                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017141                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000416                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009586                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009586                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009586                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009586                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 122904.108743                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 122904.108743                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 175861.332210                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 175861.332210                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123942.959226                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123942.959226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123942.959226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123942.959226                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       453058                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 113264.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23092                       # number of writebacks
system.cpu1.dcache.writebacks::total            23092                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        96314                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        96314                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2967                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2967                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        99281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        99281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        99281                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        99281                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52017                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52017                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52018                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52018                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52018                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52018                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5288032486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5288032486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       151575                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       151575                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5288184061                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5288184061                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5288184061                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5288184061                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003296                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003296                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003296                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003296                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101659.697522                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101659.697522                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       151575                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       151575                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101660.657099                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101660.657099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101660.657099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101660.657099                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
