# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\x62865\Documents\EE375\HW1\regFileSmall.csv
# Generated on: Wed Jan 07 22:29:03 2015

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
Clk,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,
dataIn[7],Input,PIN_AB26,5,B5_N1,PIN_B23,,,,,
dataIn[6],Input,PIN_AD26,5,B5_N2,PIN_F19,,,,,
dataIn[5],Input,PIN_AC26,5,B5_N2,PIN_F18,,,,,
dataIn[4],Input,PIN_AB27,5,B5_N1,PIN_D24,,,,,
dataIn[3],Input,PIN_AD27,5,B5_N2,PIN_E19,,,,,
dataIn[2],Input,PIN_AC27,5,B5_N2,PIN_C24,,,,,
dataIn[1],Input,PIN_AC28,5,B5_N2,PIN_A23,,,,,
dataIn[0],Input,PIN_AB28,5,B5_N1,PIN_C21,,,,,
dataOut[7],Output,PIN_G21,7,B7_N1,PIN_D23,,,,,
dataOut[6],Output,PIN_G22,7,B7_N2,PIN_B22,,,,,
dataOut[5],Output,PIN_G20,7,B7_N1,PIN_C23,,,,,
dataOut[4],Output,PIN_H21,7,B7_N2,PIN_A22,,,,,
dataOut[3],Output,PIN_E24,7,B7_N1,PIN_C22,,,,,
dataOut[2],Output,PIN_E25,7,B7_N1,PIN_B21,,,,,
dataOut[1],Output,PIN_E22,7,B7_N0,PIN_D21,,,,,
dataOut[0],Output,PIN_E21,7,B7_N0,PIN_E18,,,,,
rAddrRd[1],Input,PIN_AA24,5,B5_N2,PIN_C18,,,,,
rAddrRd[0],Input,PIN_AB23,5,B5_N2,PIN_A21,,,,,
rAddrWr[1],Input,PIN_AA22,5,B5_N2,PIN_D25,,,,,
rAddrWr[0],Input,PIN_AA23,5,B5_N2,PIN_E21,,,,,
Rst,Input,PIN_Y23,5,B5_N2,PIN_Y2,,,,,
rWE,Input,PIN_Y24,5,B5_N2,PIN_C25,,,,,
