From 85adafe7d8b40caf43a87ea1f9238a6b53dfcb34 Mon Sep 17 00:00:00 2001
From: Elaine Zhang <zhangqing@rock-chips.com>
Date: Fri, 11 Dec 2020 11:43:19 +0800
Subject: [PATCH] arm64: dts: rockchip: set ACLK_PIPE to 400M for rk3568

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Change-Id: I4b9e01f05b8f0782bbd35b6265eb2fbf8dd0359e
---
 arch/arm64/boot/dts/rockchip/rk3568.dtsi | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3568.dtsi b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
index 45b8d9ee0e5d..1eff2950c955 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
@@ -585,7 +585,8 @@
 			<&cru ACLK_TOP_HIGH>, <&cru ACLK_TOP_LOW>,
 			<&cru HCLK_TOP>, <&cru PCLK_TOP>,
 			<&cru ACLK_PERIMID>, <&cru HCLK_PERIMID>,
-			<&cru PLL_NPLL>, <&cru CLK_I2S0_8CH_TX_SRC>,
+			<&cru PLL_NPLL>, <&cru ACLK_PIPE>,
+			<&cru PCLK_PIPE>, <&cru CLK_I2S0_8CH_TX_SRC>,
 			<&cru CLK_I2S0_8CH_RX_SRC>, <&cru CLK_I2S1_8CH_TX_SRC>,
 			<&cru CLK_I2S1_8CH_RX_SRC>, <&cru CLK_I2S2_2CH_SRC>,
 			<&cru CLK_I2S2_2CH_SRC>, <&cru CLK_I2S3_2CH_RX_SRC>,
@@ -604,7 +605,8 @@
 			<500000000>, <400000000>,
 			<150000000>, <100000000>,
 			<300000000>, <150000000>,
-			<1200000000>, <1188000000>,
+			<1200000000>, <400000000>,
+			<100000000>, <1188000000>,
 			<1188000000>, <1188000000>,
 			<1188000000>, <1188000000>,
 			<1188000000>, <1188000000>,
-- 
2.35.3

