Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Testbench_modified.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SM> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <Dflipflop> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <inverter> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <or2> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <and3> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <or3> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <and2> in library <SimUAid_synthesis_Package> (architecture <behavior>).

Analyzing hierarchy for entity <and4> in library <SimUAid_synthesis_Package> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:752 - "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Testbench_modified.vhd" line 92: Unconnected input port 'SET' of component 'SM' is tied to default value.
WARNING:Xst:819 - "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Testbench_modified.vhd" line 102: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <deb_Reg>
WARNING:Xst:819 - "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Testbench_modified.vhd" line 136: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <zero>
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <SM> in library <work> (Architecture <structure>).
Entity <SM> analyzed. Unit <SM> generated.

Analyzing Entity <Dflipflop> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <Dflipflop> analyzed. Unit <Dflipflop> generated.

Analyzing Entity <inverter> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <inverter> analyzed. Unit <inverter> generated.

Analyzing Entity <or2> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <or2> analyzed. Unit <or2> generated.

Analyzing Entity <and3> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <and3> analyzed. Unit <and3> generated.

Analyzing Entity <or3> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <or3> analyzed. Unit <or3> generated.

Analyzing Entity <and2> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <and2> analyzed. Unit <and2> generated.

Analyzing Entity <and4> in library <SimUAid_synthesis_Package> (Architecture <behavior>).
Entity <and4> analyzed. Unit <and4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Dflipflop>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5O_auto/SimUAid_Synthesis_Package.vhd".
    Found 1-bit register for signal <Q_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Dflipflop> synthesized.


Synthesizing Unit <inverter>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5O_auto/SimUAid_Synthesis_Package.vhd".
Unit <inverter> synthesized.


Synthesizing Unit <or2>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5O_auto/SimUAid_Synthesis_Package.vhd".
Unit <or2> synthesized.


Synthesizing Unit <and3>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5O_auto/SimUAid_Synthesis_Package.vhd".
Unit <and3> synthesized.


Synthesizing Unit <or3>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5O_auto/SimUAid_Synthesis_Package.vhd".
Unit <or3> synthesized.


Synthesizing Unit <and2>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5O_auto/SimUAid_Synthesis_Package.vhd".
Unit <and2> synthesized.


Synthesizing Unit <and4>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5O_auto/SimUAid_Synthesis_Package.vhd".
Unit <and4> synthesized.


Synthesizing Unit <SM>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/lab5_auto.vhd".
WARNING:Xst:1780 - Signal <RESET_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <SM> synthesized.


Synthesizing Unit <top>.
    Related source file is "//austin.utexas.edu/disk/engrstu/ece/ajt2459/__SchoolWork/EE316_Lab5/lab5-part 2/Testbench_modified.vhd".
WARNING:Xst:1780 - Signal <dumb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LED5678> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <cur_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cur_state> of Case statement line 143 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cur_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 64-bit register for signal <array_x>.
    Found 64-bit register for signal <array_z>.
    Found 1-bit tristate buffer for signal <clock>.
    Found 7-bit up counter for signal <Counter>.
    Found 11-bit register for signal <cur_state>.
    Found 1-bit register for signal <dbSt>.
    Found 26-bit up counter for signal <deb_Reg>.
    Found 1-bit xor2 for signal <next_state$xor0000> created at line 175.
    Found 1-bit tristate buffer for signal <reset>.
    Found 1-bit tristate buffer for signal <x>.
    Summary:
	inferred   2 Counter(s).
	inferred 129 D-type flip-flop(s).
	inferred   6 Tristate(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 26-bit up counter                                     : 1
 7-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 4
 11-bit register                                       : 1
 64-bit register                                       : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:79 - Model 'and2' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'and21'
WARNING:Xst:79 - Model 'and3' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'and31'
WARNING:Xst:79 - Model 'and4' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'and41'
WARNING:Xst:79 - Model 'or2' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'or21'
WARNING:Xst:79 - Model 'or3' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'or31'
WARNING:Xst:1290 - Hierarchical block <VHDL_Device_12> is unconnected in block <SM0>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 26-bit up counter                                     : 1
 7-bit up counter                                      : 1
# Registers                                            : 143
 Flip-Flops                                            : 143
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2040 - Unit top: 3 multi-source signals are replaced by logic (pull-up yes): clock, reset, x.

Optimizing unit <top> ...

Optimizing unit <SM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 11.
FlipFlop cur_state_3 has been replicated 3 time(s)
FlipFlop cur_state_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 181
 Flip-Flops                                            : 181

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 478
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 25
#      LUT2                        : 21
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 54
#      LUT3_D                      : 15
#      LUT3_L                      : 9
#      LUT4                        : 188
#      LUT4_D                      : 27
#      LUT4_L                      : 72
#      MUXCY                       : 32
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 181
#      FDC                         : 41
#      FDCP                        : 3
#      FDE                         : 135
#      FDP                         : 1
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 9
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      218  out of   1920    11%  
 Number of Slice Flip Flops:            181  out of   3840     4%  
 Number of 4 input LUTs:                415  out of   3840    10%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    173    14%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
sysclk                             | BUFGP                           | 27    |
dbSt1                              | BUFG                            | 151   |
clock(clockLogicTrst1:O)           | NONE(*)(SM0/VHDL_Device_0/Q_int)| 3     |
-----------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------+------------------------------+-------+
Control Signal                                        | Buffer(FF name)              | Load  |
------------------------------------------------------+------------------------------+-------+
dbSt_cmp_eq0000(dbSt_cmp_eq0000_wg_cy<6>:O)           | NONE(dbSt)                   | 27    |
rst                                                   | IBUF                         | 16    |
SM0/VHDL_Device_0/RN_inv(SM0/VHDL_Device_0/RN_inv30:O)| NONE(SM0/VHDL_Device_0/Q_int)| 3     |
ctr_7_OBUF(XST_GND:G)                                 | NONE(SM0/VHDL_Device_0/Q_int)| 3     |
------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.531ns (Maximum Frequency: 153.114MHz)
   Minimum input arrival time before clock: 7.429ns
   Maximum output required time after clock: 10.987ns
   Maximum combinational path delay: 11.201ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dbSt1'
  Clock period: 6.531ns (frequency: 153.114MHz)
  Total number of paths / destination ports: 1526 / 285
-------------------------------------------------------------------------
Delay:               6.531ns (Levels of Logic = 4)
  Source:            cur_state_3_1 (FF)
  Destination:       array_z_14 (FF)
  Source Clock:      dbSt1 rising
  Destination Clock: dbSt1 rising

  Data Path: cur_state_3_1 to array_z_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  cur_state_3_1 (cur_state_3_1)
     LUT2_D:I0->O         96   0.479   1.910  sh1 (sh)
     LUT4_L:I3->LO         1   0.479   0.159  array_z_mux0000<49>15 (array_z_mux0000<49>15)
     LUT3:I2->O            1   0.479   0.704  array_z_mux0000<49>21 (array_z_mux0000<49>21)
     LUT4:I3->O            1   0.479   0.000  array_z_mux0000<49>40 (array_z_mux0000<49>)
     FDE:D                     0.176          array_z_14
    ----------------------------------------
    Total                      6.531ns (2.718ns logic, 3.813ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk'
  Clock period: 4.819ns (frequency: 207.514MHz)
  Total number of paths / destination ports: 351 / 26
-------------------------------------------------------------------------
Delay:               4.819ns (Levels of Logic = 26)
  Source:            deb_Reg_1 (FF)
  Destination:       deb_Reg_25 (FF)
  Source Clock:      sysclk rising
  Destination Clock: sysclk rising

  Data Path: deb_Reg_1 to deb_Reg_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  deb_Reg_1 (deb_Reg_1)
     LUT1:I0->O            1   0.479   0.000  Mcount_deb_Reg_cy<1>_rt (Mcount_deb_Reg_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  Mcount_deb_Reg_cy<1> (Mcount_deb_Reg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<2> (Mcount_deb_Reg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<3> (Mcount_deb_Reg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<4> (Mcount_deb_Reg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<5> (Mcount_deb_Reg_cy<5>)
     MUXCY:CI->O           1   0.055   0.000  Mcount_deb_Reg_cy<6> (Mcount_deb_Reg_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<7> (Mcount_deb_Reg_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<8> (Mcount_deb_Reg_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<9> (Mcount_deb_Reg_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<10> (Mcount_deb_Reg_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<11> (Mcount_deb_Reg_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<12> (Mcount_deb_Reg_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<13> (Mcount_deb_Reg_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<14> (Mcount_deb_Reg_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<15> (Mcount_deb_Reg_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<16> (Mcount_deb_Reg_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<17> (Mcount_deb_Reg_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<18> (Mcount_deb_Reg_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<19> (Mcount_deb_Reg_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<20> (Mcount_deb_Reg_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<21> (Mcount_deb_Reg_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<22> (Mcount_deb_Reg_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_deb_Reg_cy<23> (Mcount_deb_Reg_cy<23>)
     MUXCY:CI->O           0   0.056   0.000  Mcount_deb_Reg_cy<24> (Mcount_deb_Reg_cy<24>)
     XORCY:CI->O           1   0.786   0.000  Mcount_deb_Reg_xor<25> (Result<25>)
     FDC:D                     0.176          deb_Reg_25
    ----------------------------------------
    Total                      4.819ns (3.779ns logic, 1.040ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.359ns (frequency: 423.935MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               2.359ns (Levels of Logic = 1)
  Source:            SM0/VHDL_Device_0/Q_int (FF)
  Destination:       SM0/VHDL_Device_1/Q_int (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: SM0/VHDL_Device_0/Q_int to SM0/VHDL_Device_1/Q_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             5   0.626   1.078  SM0/VHDL_Device_0/Q_int (SM0/VHDL_Device_0/Q_int)
     LUT3:I0->O            1   0.479   0.000  SM0/VHDL_Device_7/D1 (SM0/D2)
     FDCP:D                    0.176          SM0/VHDL_Device_1/Q_int
    ----------------------------------------
    Total                      2.359ns (1.281ns logic, 1.078ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dbSt1'
  Total number of paths / destination ports: 1225 / 268
-------------------------------------------------------------------------
Offset:              7.429ns (Levels of Logic = 5)
  Source:            D (PAD)
  Destination:       array_z_1 (FF)
  Destination Clock: dbSt1 rising

  Data Path: D to array_z_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           125   0.715   2.323  D_IBUF (D_IBUF)
     LUT2:I0->O            3   0.479   1.066  array_z_mux0000<60>11 (N0)
     LUT4_D:I0->O          4   0.479   1.074  array_z_mux0000<60>21 (N72)
     LUT4_L:I0->LO         1   0.479   0.159  array_z_mux0000<62>_SW0 (N254)
     LUT4:I2->O            1   0.479   0.000  array_z_mux0000<62> (array_z_mux0000<62>)
     FDE:D                     0.176          array_z_1
    ----------------------------------------
    Total                      7.429ns (2.807ns logic, 4.622ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              4.514ns (Levels of Logic = 4)
  Source:            st (PAD)
  Destination:       SM0/VHDL_Device_1/Q_int (FF)
  Destination Clock: clock rising

  Data Path: st to SM0/VHDL_Device_1/Q_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   1.078  st_IBUF (st_IBUF)
     LUT4_D:I0->LO         1   0.479   0.159  clock_clock_to_not0000_inv1 (N427)
     LUT3:I2->O            4   0.479   0.949  xLogicTrst1 (x)
     LUT3:I1->O            1   0.479   0.000  SM0/VHDL_Device_7/D1 (SM0/D2)
     FDCP:D                    0.176          SM0/VHDL_Device_1/Q_int
    ----------------------------------------
    Total                      4.514ns (2.328ns logic, 2.186ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dbSt1'
  Total number of paths / destination ports: 46 / 14
-------------------------------------------------------------------------
Offset:              10.987ns (Levels of Logic = 5)
  Source:            cur_state_4 (FF)
  Destination:       ctr<3> (PAD)
  Source Clock:      dbSt1 rising

  Data Path: cur_state_4 to ctr<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.626   0.953  cur_state_4 (cur_state_4)
     LUT4_D:I1->LO         1   0.479   0.159  clock_clock_to_not0000_inv1 (N427)
     LUT3:I2->O            4   0.479   0.802  xLogicTrst1 (x)
     LUT4_D:I3->O          3   0.479   0.941  SM0/VHDL_Device_11/E1 (z)
     LUT3:I1->O            1   0.479   0.681  ctr<3>1 (ctr_3_OBUF)
     OBUF:I->O                 4.909          ctr_3_OBUF (ctr<3>)
    ----------------------------------------
    Total                     10.987ns (7.451ns logic, 3.536ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              9.181ns (Levels of Logic = 3)
  Source:            SM0/VHDL_Device_2/Q_int (FF)
  Destination:       ctr<3> (PAD)
  Source Clock:      clock rising

  Data Path: SM0/VHDL_Device_2/Q_int to ctr<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.626   1.066  SM0/VHDL_Device_2/Q_int (SM0/VHDL_Device_2/Q_int)
     LUT4_D:I0->O          3   0.479   0.941  SM0/VHDL_Device_11/E1 (z)
     LUT3:I1->O            1   0.479   0.681  ctr<3>1 (ctr_3_OBUF)
     OBUF:I->O                 4.909          ctr_3_OBUF (ctr<3>)
    ----------------------------------------
    Total                      9.181ns (6.493ns logic, 2.688ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Delay:               11.201ns (Levels of Logic = 6)
  Source:            st (PAD)
  Destination:       ctr<3> (PAD)

  Data Path: st to ctr<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   1.078  st_IBUF (st_IBUF)
     LUT4_D:I0->LO         1   0.479   0.159  clock_clock_to_not0000_inv1 (N427)
     LUT3:I2->O            4   0.479   0.802  xLogicTrst1 (x)
     LUT4_D:I3->O          3   0.479   0.941  SM0/VHDL_Device_11/E1 (z)
     LUT3:I1->O            1   0.479   0.681  ctr<3>1 (ctr_3_OBUF)
     OBUF:I->O                 4.909          ctr_3_OBUF (ctr<3>)
    ----------------------------------------
    Total                     11.201ns (7.540ns logic, 3.661ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.16 secs
 
--> 

Total memory usage is 261756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    2 (   0 filtered)

