[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245555,   8234,   8215,   8216,   8227,   8215,   8216,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221, 
Branch mispredictions:            31,     20,     15,     15,     18,     15,     15,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: e68fadadc3c2e71fde92c72ba13b2b4c
Expected result: [e6, 8f, ad, ad, c3, c2, e7, 1f, de, 92, c7, 2b, a1, 3b, 2b, 4c]
