# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/BINARY TO GRAY
ls
# BTOG.v  transcript              
vlog BTOG.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:12:31 on Aug 28,2025
# vlog -reportprogress 300 BTOG.v "+acc" 
# -- Compiling module BTOG
# ** Error: (vlog-13069) BTOG.v(2): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 12:12:31 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog BTOG.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:13:03 on Aug 28,2025
# vlog -reportprogress 300 BTOG.v "+acc" 
# -- Compiling module BTOG
# -- Compiling module BTOG_tb
# 
# Top level modules:
# 	BTOG_tb
# End time: 12:13:03 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim BTOG_tb
# vsim BTOG_tb 
# Start time: 12:13:12 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.BTOG_tb(fast)
# Loading work.BTOG(fast)
add wave *
run -all
# b[3]=1 b[2]=0 b[1]=0 b[0]=0 g[3]=1 g[2]1 g[1]=0 g[0]=0 Tim=                   0
vlog BTOG.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:15:40 on Aug 28,2025
# vlog -reportprogress 300 BTOG.v "+acc" 
# -- Compiling module BTOG
# -- Compiling module BTOG_tb
# 
# Top level modules:
# 	BTOG_tb
# End time: 12:15:40 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim BTOG_tb
# End time: 12:15:44 on Aug 28,2025, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
# vsim BTOG_tb 
# Start time: 12:15:45 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.BTOG_tb(fast)
# Loading work.BTOG(fast)
add wave *
run -all
# b[3]=0 b[2]=1 b[1]=0 b[0]=0 g[3]=0 g[2]1 g[1]=1 g[0]=0 Tim=                   0
vlog BTOG.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:16:39 on Aug 28,2025
# vlog -reportprogress 300 BTOG.v "+acc" 
# -- Compiling module BTOG
# -- Compiling module BTOG_tb
# 
# Top level modules:
# 	BTOG_tb
# End time: 12:16:39 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim BTOG_tb
# End time: 12:16:45 on Aug 28,2025, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim BTOG_tb 
# Start time: 12:16:45 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.BTOG_tb(fast)
# Loading work.BTOG(fast)
add wave *
run -all
# b[3]=0 b[2]=1 b[1]=0 b[0]=0 g[3]=0 g[2]1 g[1]=1 g[0]=0 Tim=                   0
# b[3]=0 b[2]=0 b[1]=0 b[0]=1 g[3]=0 g[2]0 g[1]=0 g[0]=1 Tim=                  10
# b[3]=1 b[2]=0 b[1]=0 b[0]=1 g[3]=1 g[2]1 g[1]=0 g[0]=1 Tim=                  20
# b[3]=0 b[2]=0 b[1]=1 b[0]=1 g[3]=0 g[2]0 g[1]=1 g[0]=0 Tim=                  30
# b[3]=1 b[2]=1 b[1]=0 b[0]=1 g[3]=1 g[2]0 g[1]=1 g[0]=1 Tim=                  40
vlog BTOG.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:18:31 on Aug 28,2025
# vlog -reportprogress 300 BTOG.v "+acc" 
# -- Compiling module BTOG
# -- Compiling module BTOG_tb
# 
# Top level modules:
# 	BTOG_tb
# End time: 12:18:31 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim BTOG_tb
# End time: 12:18:34 on Aug 28,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
# vsim BTOG_tb 
# Start time: 12:18:34 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.BTOG_tb(fast)
# Loading work.BTOG(fast)
add wave *
run -all
# b[3]=0 b[2]=1 b[1]=0 b[0]=0 g[3]=0 g[2]1 g[1]=1 g[0]=0 Tim=0
# b[3]=0 b[2]=0 b[1]=0 b[0]=1 g[3]=0 g[2]0 g[1]=0 g[0]=1 Tim=10
# b[3]=1 b[2]=0 b[1]=0 b[0]=1 g[3]=1 g[2]1 g[1]=0 g[0]=1 Tim=20
# b[3]=0 b[2]=0 b[1]=1 b[0]=1 g[3]=0 g[2]0 g[1]=1 g[0]=0 Tim=30
# b[3]=1 b[2]=1 b[1]=0 b[0]=1 g[3]=1 g[2]0 g[1]=1 g[0]=1 Tim=40
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/BINARY TO GRAY/wave.do}
vsim -debugdb BTOG_tb
# End time: 12:20:01 on Aug 28,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
# vsim -debugdb BTOG_tb 
# Start time: 12:20:01 on Aug 28,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.BTOG_tb(fast)
# Loading work.BTOG(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
vlog BTOG.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:22:22 on Aug 28,2025
# vlog -reportprogress 300 BTOG.v "+acc" 
# -- Compiling module BTOG
# -- Compiling module BTOG_tb
# 
# Top level modules:
# 	BTOG_tb
# End time: 12:22:22 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -debugdb BTOG_tb
# End time: 12:22:25 on Aug 28,2025, Elapsed time: 0:02:24
# Errors: 0, Warnings: 2
# vsim -debugdb BTOG_tb 
# Start time: 12:22:25 on Aug 28,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/BINARY TO GRAY/work\_dbcontainer\#64_opt1\__mti.dbg".
# Permission denied. (errno = EACCES)
# BTOG.v(1): Vopt Compiler exiting
# Error loading design
# End time: 12:22:26 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vlog BTOG.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:22:34 on Aug 28,2025
# vlog -reportprogress 300 BTOG.v "+acc" 
# -- Compiling module BTOG
# -- Compiling module BTOG_tb
# 
# Top level modules:
# 	BTOG_tb
# End time: 12:22:34 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim BTOG_tb
# vsim BTOG_tb 
# Start time: 12:22:43 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.BTOG_tb(fast)
# Loading work.BTOG(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$random_range' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /BTOG_tb File: BTOG.v Line: 23
run -all
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$random_range'
#    Time: 0 ns  Iteration: 0  Process: /BTOG_tb/#INITIAL#20 File: BTOG.v Line: 23
# b[3]=0 b[2]=0 b[1]=0 b[0]=0 g[3]=0 g[2]0 g[1]=0 g[0]=0 Tim=0
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$random_range'
#    Time: 10 ns  Iteration: 0  Process: /BTOG_tb/#INITIAL#20 File: BTOG.v Line: 23
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$random_range'
#    Time: 20 ns  Iteration: 0  Process: /BTOG_tb/#INITIAL#20 File: BTOG.v Line: 23
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$random_range'
#    Time: 30 ns  Iteration: 0  Process: /BTOG_tb/#INITIAL#20 File: BTOG.v Line: 23
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$random_range'
#    Time: 40 ns  Iteration: 0  Process: /BTOG_tb/#INITIAL#20 File: BTOG.v Line: 23
vlog BTOG.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:23:37 on Aug 28,2025
# vlog -reportprogress 300 BTOG.v "+acc" 
# -- Compiling module BTOG
# -- Compiling module BTOG_tb
# 
# Top level modules:
# 	BTOG_tb
# End time: 12:23:37 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim BTOG_tb
# End time: 12:23:41 on Aug 28,2025, Elapsed time: 0:00:58
# Errors: 5, Warnings: 1
# vsim BTOG_tb 
# Start time: 12:23:41 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.BTOG_tb(fast)
# Loading work.BTOG(fast)
run -all
# b[3]=1 b[2]=0 b[1]=0 b[0]=0 g[3]=1 g[2]1 g[1]=0 g[0]=0 Tim=0
# b[3]=0 b[2]=1 b[1]=1 b[0]=0 g[3]=0 g[2]1 g[1]=0 g[0]=1 Tim=10
vlog BTOG.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:25:26 on Aug 28,2025
# vlog -reportprogress 300 BTOG.v "+acc" 
# -- Compiling module BTOG
# -- Compiling module BTOG_tb
# 
# Top level modules:
# 	BTOG_tb
# End time: 12:25:26 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim BTOG_tb
# End time: 12:25:30 on Aug 28,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
# vsim BTOG_tb 
# Start time: 12:25:30 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.BTOG_tb(fast)
# Loading work.BTOG(fast)
run -all
# b[3]=0 b[2]=1 b[1]=0 b[0]=0 g[3]=0 g[2]1 g[1]=1 g[0]=0 Tim=0
# b[3]=0 b[2]=0 b[1]=0 b[0]=1 g[3]=0 g[2]0 g[1]=0 g[0]=1 Tim=10
# b[3]=1 b[2]=0 b[1]=0 b[0]=1 g[3]=1 g[2]1 g[1]=0 g[0]=1 Tim=20
# b[3]=0 b[2]=0 b[1]=1 b[0]=1 g[3]=0 g[2]0 g[1]=1 g[0]=0 Tim=30
# b[3]=1 b[2]=1 b[1]=0 b[0]=1 g[3]=1 g[2]0 g[1]=1 g[0]=1 Tim=40
quit -sim
# End time: 12:26:57 on Aug 28,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
