#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f3af80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f3b110 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f2d2d0 .functor NOT 1, L_0x1f8e0f0, C4<0>, C4<0>, C4<0>;
L_0x1f8ded0 .functor XOR 2, L_0x1f8dd70, L_0x1f8de30, C4<00>, C4<00>;
L_0x1f8dfe0 .functor XOR 2, L_0x1f8ded0, L_0x1f8df40, C4<00>, C4<00>;
v0x1f887c0_0 .net *"_ivl_10", 1 0, L_0x1f8df40;  1 drivers
v0x1f888c0_0 .net *"_ivl_12", 1 0, L_0x1f8dfe0;  1 drivers
v0x1f889a0_0 .net *"_ivl_2", 1 0, L_0x1f8bb80;  1 drivers
v0x1f88a60_0 .net *"_ivl_4", 1 0, L_0x1f8dd70;  1 drivers
v0x1f88b40_0 .net *"_ivl_6", 1 0, L_0x1f8de30;  1 drivers
v0x1f88c70_0 .net *"_ivl_8", 1 0, L_0x1f8ded0;  1 drivers
v0x1f88d50_0 .net "a", 0 0, v0x1f84cb0_0;  1 drivers
v0x1f88df0_0 .net "b", 0 0, v0x1f84d50_0;  1 drivers
v0x1f88e90_0 .net "c", 0 0, v0x1f84df0_0;  1 drivers
v0x1f88f30_0 .var "clk", 0 0;
v0x1f88fd0_0 .net "d", 0 0, v0x1f84f30_0;  1 drivers
v0x1f89070_0 .net "out_pos_dut", 0 0, L_0x1f8dc10;  1 drivers
v0x1f89110_0 .net "out_pos_ref", 0 0, L_0x1f8a640;  1 drivers
v0x1f891b0_0 .net "out_sop_dut", 0 0, L_0x1f8b5a0;  1 drivers
v0x1f89250_0 .net "out_sop_ref", 0 0, L_0x1f5f460;  1 drivers
v0x1f892f0_0 .var/2u "stats1", 223 0;
v0x1f89390_0 .var/2u "strobe", 0 0;
v0x1f89430_0 .net "tb_match", 0 0, L_0x1f8e0f0;  1 drivers
v0x1f89500_0 .net "tb_mismatch", 0 0, L_0x1f2d2d0;  1 drivers
v0x1f895a0_0 .net "wavedrom_enable", 0 0, v0x1f85200_0;  1 drivers
v0x1f89670_0 .net "wavedrom_title", 511 0, v0x1f852a0_0;  1 drivers
L_0x1f8bb80 .concat [ 1 1 0 0], L_0x1f8a640, L_0x1f5f460;
L_0x1f8dd70 .concat [ 1 1 0 0], L_0x1f8a640, L_0x1f5f460;
L_0x1f8de30 .concat [ 1 1 0 0], L_0x1f8dc10, L_0x1f8b5a0;
L_0x1f8df40 .concat [ 1 1 0 0], L_0x1f8a640, L_0x1f5f460;
L_0x1f8e0f0 .cmp/eeq 2, L_0x1f8bb80, L_0x1f8dfe0;
S_0x1f3b2a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f3b110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f2d6b0 .functor AND 1, v0x1f84df0_0, v0x1f84f30_0, C4<1>, C4<1>;
L_0x1f2da90 .functor NOT 1, v0x1f84cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f2de70 .functor NOT 1, v0x1f84d50_0, C4<0>, C4<0>, C4<0>;
L_0x1f2e0f0 .functor AND 1, L_0x1f2da90, L_0x1f2de70, C4<1>, C4<1>;
L_0x1f45c20 .functor AND 1, L_0x1f2e0f0, v0x1f84df0_0, C4<1>, C4<1>;
L_0x1f5f460 .functor OR 1, L_0x1f2d6b0, L_0x1f45c20, C4<0>, C4<0>;
L_0x1f89ac0 .functor NOT 1, v0x1f84d50_0, C4<0>, C4<0>, C4<0>;
L_0x1f89b30 .functor OR 1, L_0x1f89ac0, v0x1f84f30_0, C4<0>, C4<0>;
L_0x1f89c40 .functor AND 1, v0x1f84df0_0, L_0x1f89b30, C4<1>, C4<1>;
L_0x1f89d00 .functor NOT 1, v0x1f84cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f89dd0 .functor OR 1, L_0x1f89d00, v0x1f84d50_0, C4<0>, C4<0>;
L_0x1f89e40 .functor AND 1, L_0x1f89c40, L_0x1f89dd0, C4<1>, C4<1>;
L_0x1f89fc0 .functor NOT 1, v0x1f84d50_0, C4<0>, C4<0>, C4<0>;
L_0x1f8a030 .functor OR 1, L_0x1f89fc0, v0x1f84f30_0, C4<0>, C4<0>;
L_0x1f89f50 .functor AND 1, v0x1f84df0_0, L_0x1f8a030, C4<1>, C4<1>;
L_0x1f8a1c0 .functor NOT 1, v0x1f84cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8a2c0 .functor OR 1, L_0x1f8a1c0, v0x1f84f30_0, C4<0>, C4<0>;
L_0x1f8a380 .functor AND 1, L_0x1f89f50, L_0x1f8a2c0, C4<1>, C4<1>;
L_0x1f8a530 .functor XNOR 1, L_0x1f89e40, L_0x1f8a380, C4<0>, C4<0>;
v0x1f2cc00_0 .net *"_ivl_0", 0 0, L_0x1f2d6b0;  1 drivers
v0x1f2d000_0 .net *"_ivl_12", 0 0, L_0x1f89ac0;  1 drivers
v0x1f2d3e0_0 .net *"_ivl_14", 0 0, L_0x1f89b30;  1 drivers
v0x1f2d7c0_0 .net *"_ivl_16", 0 0, L_0x1f89c40;  1 drivers
v0x1f2dba0_0 .net *"_ivl_18", 0 0, L_0x1f89d00;  1 drivers
v0x1f2df80_0 .net *"_ivl_2", 0 0, L_0x1f2da90;  1 drivers
v0x1f2e200_0 .net *"_ivl_20", 0 0, L_0x1f89dd0;  1 drivers
v0x1f83220_0 .net *"_ivl_24", 0 0, L_0x1f89fc0;  1 drivers
v0x1f83300_0 .net *"_ivl_26", 0 0, L_0x1f8a030;  1 drivers
v0x1f833e0_0 .net *"_ivl_28", 0 0, L_0x1f89f50;  1 drivers
v0x1f834c0_0 .net *"_ivl_30", 0 0, L_0x1f8a1c0;  1 drivers
v0x1f835a0_0 .net *"_ivl_32", 0 0, L_0x1f8a2c0;  1 drivers
v0x1f83680_0 .net *"_ivl_36", 0 0, L_0x1f8a530;  1 drivers
L_0x7f7374401018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f83740_0 .net *"_ivl_38", 0 0, L_0x7f7374401018;  1 drivers
v0x1f83820_0 .net *"_ivl_4", 0 0, L_0x1f2de70;  1 drivers
v0x1f83900_0 .net *"_ivl_6", 0 0, L_0x1f2e0f0;  1 drivers
v0x1f839e0_0 .net *"_ivl_8", 0 0, L_0x1f45c20;  1 drivers
v0x1f83ac0_0 .net "a", 0 0, v0x1f84cb0_0;  alias, 1 drivers
v0x1f83b80_0 .net "b", 0 0, v0x1f84d50_0;  alias, 1 drivers
v0x1f83c40_0 .net "c", 0 0, v0x1f84df0_0;  alias, 1 drivers
v0x1f83d00_0 .net "d", 0 0, v0x1f84f30_0;  alias, 1 drivers
v0x1f83dc0_0 .net "out_pos", 0 0, L_0x1f8a640;  alias, 1 drivers
v0x1f83e80_0 .net "out_sop", 0 0, L_0x1f5f460;  alias, 1 drivers
v0x1f83f40_0 .net "pos0", 0 0, L_0x1f89e40;  1 drivers
v0x1f84000_0 .net "pos1", 0 0, L_0x1f8a380;  1 drivers
L_0x1f8a640 .functor MUXZ 1, L_0x7f7374401018, L_0x1f89e40, L_0x1f8a530, C4<>;
S_0x1f84180 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f3b110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f84cb0_0 .var "a", 0 0;
v0x1f84d50_0 .var "b", 0 0;
v0x1f84df0_0 .var "c", 0 0;
v0x1f84e90_0 .net "clk", 0 0, v0x1f88f30_0;  1 drivers
v0x1f84f30_0 .var "d", 0 0;
v0x1f85020_0 .var/2u "fail", 0 0;
v0x1f850c0_0 .var/2u "fail1", 0 0;
v0x1f85160_0 .net "tb_match", 0 0, L_0x1f8e0f0;  alias, 1 drivers
v0x1f85200_0 .var "wavedrom_enable", 0 0;
v0x1f852a0_0 .var "wavedrom_title", 511 0;
E_0x1f398f0/0 .event negedge, v0x1f84e90_0;
E_0x1f398f0/1 .event posedge, v0x1f84e90_0;
E_0x1f398f0 .event/or E_0x1f398f0/0, E_0x1f398f0/1;
S_0x1f844b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f84180;
 .timescale -12 -12;
v0x1f846f0_0 .var/2s "i", 31 0;
E_0x1f39790 .event posedge, v0x1f84e90_0;
S_0x1f847f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f84180;
 .timescale -12 -12;
v0x1f849f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f84ad0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f84180;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f85480 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f3b110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f8a7f0 .functor NOT 1, v0x1f84cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8a880 .functor NOT 1, v0x1f84d50_0, C4<0>, C4<0>, C4<0>;
L_0x1f8aa20 .functor AND 1, L_0x1f8a7f0, L_0x1f8a880, C4<1>, C4<1>;
L_0x1f8ab30 .functor AND 1, L_0x1f8aa20, v0x1f84df0_0, C4<1>, C4<1>;
L_0x1f8ad30 .functor NOT 1, v0x1f84f30_0, C4<0>, C4<0>, C4<0>;
L_0x1f8aeb0 .functor AND 1, L_0x1f8ab30, L_0x1f8ad30, C4<1>, C4<1>;
L_0x1f8b000 .functor NOT 1, v0x1f84cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8b180 .functor AND 1, L_0x1f8b000, v0x1f84d50_0, C4<1>, C4<1>;
L_0x1f8b290 .functor AND 1, L_0x1f8b180, v0x1f84df0_0, C4<1>, C4<1>;
L_0x1f8b350 .functor AND 1, L_0x1f8b290, v0x1f84f30_0, C4<1>, C4<1>;
L_0x1f8b470 .functor OR 1, L_0x1f8aeb0, L_0x1f8b350, C4<0>, C4<0>;
L_0x1f8b530 .functor AND 1, v0x1f84cb0_0, v0x1f84d50_0, C4<1>, C4<1>;
L_0x1f8b610 .functor AND 1, L_0x1f8b530, v0x1f84df0_0, C4<1>, C4<1>;
L_0x1f8b6d0 .functor AND 1, L_0x1f8b610, v0x1f84f30_0, C4<1>, C4<1>;
L_0x1f8b5a0 .functor OR 1, L_0x1f8b470, L_0x1f8b6d0, C4<0>, C4<0>;
L_0x1f8b900 .functor OR 1, v0x1f84cb0_0, v0x1f84d50_0, C4<0>, C4<0>;
L_0x1f8ba00 .functor NOT 1, v0x1f84df0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8ba70 .functor OR 1, L_0x1f8b900, L_0x1f8ba00, C4<0>, C4<0>;
L_0x1f8bc20 .functor NOT 1, v0x1f84f30_0, C4<0>, C4<0>, C4<0>;
L_0x1f8bc90 .functor OR 1, L_0x1f8ba70, L_0x1f8bc20, C4<0>, C4<0>;
L_0x1f8be50 .functor NOT 1, v0x1f84d50_0, C4<0>, C4<0>, C4<0>;
L_0x1f8bec0 .functor OR 1, v0x1f84cb0_0, L_0x1f8be50, C4<0>, C4<0>;
L_0x1f8c040 .functor NOT 1, v0x1f84df0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8c0b0 .functor OR 1, L_0x1f8bec0, L_0x1f8c040, C4<0>, C4<0>;
L_0x1f8c290 .functor NOT 1, v0x1f84f30_0, C4<0>, C4<0>, C4<0>;
L_0x1f8c300 .functor OR 1, L_0x1f8c0b0, L_0x1f8c290, C4<0>, C4<0>;
L_0x1f8c4f0 .functor AND 1, L_0x1f8bc90, L_0x1f8c300, C4<1>, C4<1>;
L_0x1f8c600 .functor NOT 1, v0x1f84cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8c760 .functor OR 1, L_0x1f8c600, v0x1f84d50_0, C4<0>, C4<0>;
L_0x1f8c820 .functor NOT 1, v0x1f84df0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8c990 .functor OR 1, L_0x1f8c760, L_0x1f8c820, C4<0>, C4<0>;
L_0x1f8caa0 .functor NOT 1, v0x1f84f30_0, C4<0>, C4<0>, C4<0>;
L_0x1f8cc20 .functor OR 1, L_0x1f8c990, L_0x1f8caa0, C4<0>, C4<0>;
L_0x1f8cd30 .functor AND 1, L_0x1f8c4f0, L_0x1f8cc20, C4<1>, C4<1>;
L_0x1f8cf60 .functor NOT 1, v0x1f84cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8cfd0 .functor OR 1, L_0x1f8cf60, v0x1f84d50_0, C4<0>, C4<0>;
L_0x1f8d1c0 .functor OR 1, L_0x1f8cfd0, v0x1f84df0_0, C4<0>, C4<0>;
L_0x1f8d280 .functor NOT 1, v0x1f84f30_0, C4<0>, C4<0>, C4<0>;
L_0x1f8d090 .functor OR 1, L_0x1f8d1c0, L_0x1f8d280, C4<0>, C4<0>;
L_0x1f8d430 .functor AND 1, L_0x1f8cd30, L_0x1f8d090, C4<1>, C4<1>;
L_0x1f8d690 .functor NOT 1, v0x1f84cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8d700 .functor OR 1, L_0x1f8d690, v0x1f84d50_0, C4<0>, C4<0>;
L_0x1f8d920 .functor OR 1, L_0x1f8d700, v0x1f84df0_0, C4<0>, C4<0>;
L_0x1f8d9e0 .functor OR 1, L_0x1f8d920, v0x1f84f30_0, C4<0>, C4<0>;
L_0x1f8dc10 .functor AND 1, L_0x1f8d430, L_0x1f8d9e0, C4<1>, C4<1>;
v0x1f85640_0 .net *"_ivl_0", 0 0, L_0x1f8a7f0;  1 drivers
v0x1f85720_0 .net *"_ivl_10", 0 0, L_0x1f8aeb0;  1 drivers
v0x1f85800_0 .net *"_ivl_12", 0 0, L_0x1f8b000;  1 drivers
v0x1f858f0_0 .net *"_ivl_14", 0 0, L_0x1f8b180;  1 drivers
v0x1f859d0_0 .net *"_ivl_16", 0 0, L_0x1f8b290;  1 drivers
v0x1f85b00_0 .net *"_ivl_18", 0 0, L_0x1f8b350;  1 drivers
v0x1f85be0_0 .net *"_ivl_2", 0 0, L_0x1f8a880;  1 drivers
v0x1f85cc0_0 .net *"_ivl_20", 0 0, L_0x1f8b470;  1 drivers
v0x1f85da0_0 .net *"_ivl_22", 0 0, L_0x1f8b530;  1 drivers
v0x1f85f10_0 .net *"_ivl_24", 0 0, L_0x1f8b610;  1 drivers
v0x1f85ff0_0 .net *"_ivl_26", 0 0, L_0x1f8b6d0;  1 drivers
v0x1f860d0_0 .net *"_ivl_30", 0 0, L_0x1f8b900;  1 drivers
v0x1f861b0_0 .net *"_ivl_32", 0 0, L_0x1f8ba00;  1 drivers
v0x1f86290_0 .net *"_ivl_34", 0 0, L_0x1f8ba70;  1 drivers
v0x1f86370_0 .net *"_ivl_36", 0 0, L_0x1f8bc20;  1 drivers
v0x1f86450_0 .net *"_ivl_38", 0 0, L_0x1f8bc90;  1 drivers
v0x1f86530_0 .net *"_ivl_4", 0 0, L_0x1f8aa20;  1 drivers
v0x1f86720_0 .net *"_ivl_40", 0 0, L_0x1f8be50;  1 drivers
v0x1f86800_0 .net *"_ivl_42", 0 0, L_0x1f8bec0;  1 drivers
v0x1f868e0_0 .net *"_ivl_44", 0 0, L_0x1f8c040;  1 drivers
v0x1f869c0_0 .net *"_ivl_46", 0 0, L_0x1f8c0b0;  1 drivers
v0x1f86aa0_0 .net *"_ivl_48", 0 0, L_0x1f8c290;  1 drivers
v0x1f86b80_0 .net *"_ivl_50", 0 0, L_0x1f8c300;  1 drivers
v0x1f86c60_0 .net *"_ivl_52", 0 0, L_0x1f8c4f0;  1 drivers
v0x1f86d40_0 .net *"_ivl_54", 0 0, L_0x1f8c600;  1 drivers
v0x1f86e20_0 .net *"_ivl_56", 0 0, L_0x1f8c760;  1 drivers
v0x1f86f00_0 .net *"_ivl_58", 0 0, L_0x1f8c820;  1 drivers
v0x1f86fe0_0 .net *"_ivl_6", 0 0, L_0x1f8ab30;  1 drivers
v0x1f870c0_0 .net *"_ivl_60", 0 0, L_0x1f8c990;  1 drivers
v0x1f871a0_0 .net *"_ivl_62", 0 0, L_0x1f8caa0;  1 drivers
v0x1f87280_0 .net *"_ivl_64", 0 0, L_0x1f8cc20;  1 drivers
v0x1f87360_0 .net *"_ivl_66", 0 0, L_0x1f8cd30;  1 drivers
v0x1f87440_0 .net *"_ivl_68", 0 0, L_0x1f8cf60;  1 drivers
v0x1f87730_0 .net *"_ivl_70", 0 0, L_0x1f8cfd0;  1 drivers
v0x1f87810_0 .net *"_ivl_72", 0 0, L_0x1f8d1c0;  1 drivers
v0x1f878f0_0 .net *"_ivl_74", 0 0, L_0x1f8d280;  1 drivers
v0x1f879d0_0 .net *"_ivl_76", 0 0, L_0x1f8d090;  1 drivers
v0x1f87ab0_0 .net *"_ivl_78", 0 0, L_0x1f8d430;  1 drivers
v0x1f87b90_0 .net *"_ivl_8", 0 0, L_0x1f8ad30;  1 drivers
v0x1f87c70_0 .net *"_ivl_80", 0 0, L_0x1f8d690;  1 drivers
v0x1f87d50_0 .net *"_ivl_82", 0 0, L_0x1f8d700;  1 drivers
v0x1f87e30_0 .net *"_ivl_84", 0 0, L_0x1f8d920;  1 drivers
v0x1f87f10_0 .net *"_ivl_86", 0 0, L_0x1f8d9e0;  1 drivers
v0x1f87ff0_0 .net "a", 0 0, v0x1f84cb0_0;  alias, 1 drivers
v0x1f88090_0 .net "b", 0 0, v0x1f84d50_0;  alias, 1 drivers
v0x1f88180_0 .net "c", 0 0, v0x1f84df0_0;  alias, 1 drivers
v0x1f88270_0 .net "d", 0 0, v0x1f84f30_0;  alias, 1 drivers
v0x1f88360_0 .net "out_pos", 0 0, L_0x1f8dc10;  alias, 1 drivers
v0x1f88420_0 .net "out_sop", 0 0, L_0x1f8b5a0;  alias, 1 drivers
S_0x1f885a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f3b110;
 .timescale -12 -12;
E_0x1f229f0 .event anyedge, v0x1f89390_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f89390_0;
    %nor/r;
    %assign/vec4 v0x1f89390_0, 0;
    %wait E_0x1f229f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f84180;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f85020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f850c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f84180;
T_4 ;
    %wait E_0x1f398f0;
    %load/vec4 v0x1f85160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f85020_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f84180;
T_5 ;
    %wait E_0x1f39790;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %wait E_0x1f39790;
    %load/vec4 v0x1f85020_0;
    %store/vec4 v0x1f850c0_0, 0, 1;
    %fork t_1, S_0x1f844b0;
    %jmp t_0;
    .scope S_0x1f844b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f846f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f846f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f39790;
    %load/vec4 v0x1f846f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f846f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f846f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f84180;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f398f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f84f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f84d50_0, 0;
    %assign/vec4 v0x1f84cb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f85020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f850c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f3b110;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f88f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f89390_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f3b110;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f88f30_0;
    %inv;
    %store/vec4 v0x1f88f30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f3b110;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f84e90_0, v0x1f89500_0, v0x1f88d50_0, v0x1f88df0_0, v0x1f88e90_0, v0x1f88fd0_0, v0x1f89250_0, v0x1f891b0_0, v0x1f89110_0, v0x1f89070_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f3b110;
T_9 ;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f3b110;
T_10 ;
    %wait E_0x1f398f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f892f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f892f0_0, 4, 32;
    %load/vec4 v0x1f89430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f892f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f892f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f892f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f89250_0;
    %load/vec4 v0x1f89250_0;
    %load/vec4 v0x1f891b0_0;
    %xor;
    %load/vec4 v0x1f89250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f892f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f892f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f89110_0;
    %load/vec4 v0x1f89110_0;
    %load/vec4 v0x1f89070_0;
    %xor;
    %load/vec4 v0x1f89110_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f892f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f892f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f892f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter1/response4/top_module.sv";
