

================================================================
== Vitis HLS Report for 'DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_105_4'
================================================================
* Date:           Tue Jul 23 11:39:10 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_4  |      160|      160|        73|          8|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     313|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|     710|     698|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     700|    -|
|Register         |        -|     -|    2420|     416|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|    3130|    2127|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U250  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U251  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U252   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U253   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  10|  710|  698|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_513_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln112_10_fu_840_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln112_11_fu_850_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln112_1_fu_571_p2      |         +|   0|  0|  13|           6|           5|
    |add_ln112_2_fu_582_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln112_3_fu_632_p2      |         +|   0|  0|  14|           7|           6|
    |add_ln112_4_fu_663_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln112_5_fu_673_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln112_6_fu_719_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln112_7_fu_756_p2      |         +|   0|  0|  15|           8|           7|
    |add_ln112_8_fu_767_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln112_9_fu_810_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln112_fu_528_p2        |         +|   0|  0|  12|           5|           4|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_507_p2       |      icmp|   0|  0|   9|           4|           4|
    |empty_97_fu_643_p2         |        or|   0|  0|   8|           8|           3|
    |empty_98_fu_733_p2         |        or|   0|  0|   8|           8|           4|
    |empty_99_fu_820_p2         |        or|   0|  0|   8|           8|           4|
    |or_ln112_10_fu_860_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln112_11_fu_870_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln112_1_fu_593_p2       |        or|   0|  0|   8|           8|           2|
    |or_ln112_2_fu_603_p2       |        or|   0|  0|   8|           8|           2|
    |or_ln112_3_fu_653_p2       |        or|   0|  0|   8|           8|           3|
    |or_ln112_4_fu_683_p2       |        or|   0|  0|   8|           8|           3|
    |or_ln112_5_fu_693_p2       |        or|   0|  0|   8|           8|           3|
    |or_ln112_6_fu_743_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln112_7_fu_778_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln112_8_fu_788_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln112_9_fu_830_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln112_fu_552_p2         |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 313|         214|         137|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ic_2             |   9|          2|    4|          8|
    |depth3_o79_blk_n                  |   9|          2|    1|          2|
    |grp_fu_393_p0                     |  49|          9|   32|        288|
    |grp_fu_393_p1                     |  49|          9|   32|        288|
    |grp_fu_398_p0                     |  49|          9|   32|        288|
    |grp_fu_398_p1                     |  49|          9|   32|        288|
    |grp_fu_402_p0                     |  31|          6|   32|        192|
    |grp_fu_402_p1                     |  31|          6|   32|        192|
    |grp_fu_406_p0                     |  31|          6|   32|        192|
    |grp_fu_406_p1                     |  31|          6|   32|        192|
    |ic_fu_108                         |   9|          2|    4|          8|
    |input_buf_address0                |  49|          9|    8|         72|
    |input_buf_address1                |  49|          9|    8|         72|
    |weights_address0                  |  49|          9|    8|         72|
    |weights_address1                  |  49|          9|    8|         72|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 700|        135|  310|       2259|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ic_2_reg_892                      |   4|   0|    4|          0|
    |ic_fu_108                         |   4|   0|    4|          0|
    |icmp_ln105_reg_902                |   1|   0|    1|          0|
    |input_buf_load_12_reg_1132        |  32|   0|   32|          0|
    |input_buf_load_13_reg_1142        |  32|   0|   32|          0|
    |input_buf_load_14_reg_1172        |  32|   0|   32|          0|
    |input_buf_load_15_reg_1182        |  32|   0|   32|          0|
    |mul_0_1_reg_1030                  |  32|   0|   32|          0|
    |mul_0_2_reg_1062                  |  32|   0|   32|          0|
    |mul_0_3_reg_1067                  |  32|   0|   32|          0|
    |mul_0_3_reg_1067_pp0_iter1_reg    |  32|   0|   32|          0|
    |mul_1_1_reg_1097                  |  32|   0|   32|          0|
    |mul_1_2_reg_1122                  |  32|   0|   32|          0|
    |mul_1_3_reg_1127                  |  32|   0|   32|          0|
    |mul_1_reg_1092                    |  32|   0|   32|          0|
    |mul_2_1_reg_1167                  |  32|   0|   32|          0|
    |mul_2_2_reg_1192                  |  32|   0|   32|          0|
    |mul_2_3_reg_1197                  |  32|   0|   32|          0|
    |mul_2_reg_1162                    |  32|   0|   32|          0|
    |mul_3_1_reg_1207                  |  32|   0|   32|          0|
    |mul_3_2_reg_1212                  |  32|   0|   32|          0|
    |mul_3_3_reg_1217                  |  32|   0|   32|          0|
    |mul_3_reg_1202                    |  32|   0|   32|          0|
    |mul_reg_1025                      |  32|   0|   32|          0|
    |out_1_0_3_reg_1222                |  32|   0|   32|          0|
    |out_1_1_2_reg_1227                |  32|   0|   32|          0|
    |out_1_1_3_reg_1232                |  32|   0|   32|          0|
    |out_1_2_2_reg_1237                |  32|   0|   32|          0|
    |out_1_2_3_reg_1242                |  32|   0|   32|          0|
    |out_1_3_2_reg_1247                |  32|   0|   32|          0|
    |reg_410                           |  32|   0|   32|          0|
    |reg_415                           |  32|   0|   32|          0|
    |reg_420                           |  32|   0|   32|          0|
    |reg_425                           |  32|   0|   32|          0|
    |reg_430                           |  32|   0|   32|          0|
    |reg_435                           |  32|   0|   32|          0|
    |reg_440                           |  32|   0|   32|          0|
    |reg_445                           |  32|   0|   32|          0|
    |reg_450                           |  32|   0|   32|          0|
    |reg_455                           |  32|   0|   32|          0|
    |reg_460                           |  32|   0|   32|          0|
    |reg_465                           |  32|   0|   32|          0|
    |reg_470                           |  32|   0|   32|          0|
    |reg_476                           |  32|   0|   32|          0|
    |reg_481                           |  32|   0|   32|          0|
    |reg_487                           |  32|   0|   32|          0|
    |reg_493                           |  32|   0|   32|          0|
    |tmp_11_reg_916                    |   4|   0|    8|          4|
    |weights_load_59_reg_1137          |  32|   0|   32|          0|
    |weights_load_60_reg_1147          |  32|   0|   32|          0|
    |weights_load_61_reg_1177          |  32|   0|   32|          0|
    |weights_load_62_reg_1187          |  32|   0|   32|          0|
    |zext_ln112_16_reg_1045            |   4|   0|    8|          4|
    |zext_ln112_17_reg_969             |   4|   0|    7|          3|
    |zext_ln112_18_reg_944             |   4|   0|    6|          2|
    |icmp_ln105_reg_902                |  64|  32|    1|          0|
    |mul_1_1_reg_1097                  |  64|  32|   32|          0|
    |mul_1_2_reg_1122                  |  64|  32|   32|          0|
    |mul_1_3_reg_1127                  |  64|  32|   32|          0|
    |mul_1_reg_1092                    |  64|  32|   32|          0|
    |mul_2_1_reg_1167                  |  64|  32|   32|          0|
    |mul_2_2_reg_1192                  |  64|  32|   32|          0|
    |mul_2_3_reg_1197                  |  64|  32|   32|          0|
    |mul_2_reg_1162                    |  64|  32|   32|          0|
    |mul_3_1_reg_1207                  |  64|  32|   32|          0|
    |mul_3_2_reg_1212                  |  64|  32|   32|          0|
    |mul_3_3_reg_1217                  |  64|  32|   32|          0|
    |mul_3_reg_1202                    |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2420| 416| 1986|         13|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>_Pipeline_VITIS_LOOP_105_4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>_Pipeline_VITIS_LOOP_105_4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>_Pipeline_VITIS_LOOP_105_4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>_Pipeline_VITIS_LOOP_105_4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>_Pipeline_VITIS_LOOP_105_4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>_Pipeline_VITIS_LOOP_105_4|  return value|
|input_buf_address0         |  out|    8|   ap_memory|                                                    input_buf|         array|
|input_buf_ce0              |  out|    1|   ap_memory|                                                    input_buf|         array|
|input_buf_q0               |   in|   32|   ap_memory|                                                    input_buf|         array|
|input_buf_address1         |  out|    8|   ap_memory|                                                    input_buf|         array|
|input_buf_ce1              |  out|    1|   ap_memory|                                                    input_buf|         array|
|input_buf_q1               |   in|   32|   ap_memory|                                                    input_buf|         array|
|weights_address0           |  out|    8|   ap_memory|                                                      weights|         array|
|weights_ce0                |  out|    1|   ap_memory|                                                      weights|         array|
|weights_q0                 |   in|   32|   ap_memory|                                                      weights|         array|
|weights_address1           |  out|    8|   ap_memory|                                                      weights|         array|
|weights_ce1                |  out|    1|   ap_memory|                                                      weights|         array|
|weights_q1                 |   in|   32|   ap_memory|                                                      weights|         array|
|depth3_o79_din             |  out|   32|     ap_fifo|                                                   depth3_o79|       pointer|
|depth3_o79_num_data_valid  |   in|    2|     ap_fifo|                                                   depth3_o79|       pointer|
|depth3_o79_fifo_cap        |   in|    2|     ap_fifo|                                                   depth3_o79|       pointer|
|depth3_o79_full_n          |   in|    1|     ap_fifo|                                                   depth3_o79|       pointer|
|depth3_o79_write           |  out|    1|     ap_fifo|                                                   depth3_o79|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

