Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1675
design__instance__area,42905.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,9
design__max_cap_violation__count__corner:nom_tt_025C_3v30,2
power__internal__total,0.005668589845299721
power__switching__total,0.003818533616140485
power__leakage__total,1.7278169650580821E-7
power__total,0.00948729645460844
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.3023621161251128
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2937331294667743
timing__hold__ws__corner:nom_tt_025C_3v30,0.5885503362366036
timing__setup__ws__corner:nom_tt_025C_3v30,3.23119140589655
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.588550
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,3.231191
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,96
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,9
design__max_cap_violation__count__corner:nom_ss_125C_3v00,2
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.3446922567159891
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.33234613224377524
timing__hold__ws__corner:nom_ss_125C_3v00,1.4708816803092726
timing__setup__ws__corner:nom_ss_125C_3v00,-3.2060612849788264
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-282.5538070159214
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-3.2060612849788264
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.470882
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,190
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-3.206061
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,187
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,9
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,2
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.28706335343540207
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2764628326741754
timing__hold__ws__corner:nom_ff_n40C_3v60,0.21302815669999076
timing__setup__ws__corner:nom_ff_n40C_3v60,5.4011223688962575
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.213028
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,5.974965
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,110
design__max_fanout_violation__count,9
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.283903825151415
clock__skew__worst_setup,0.27346034544146297
timing__hold__ws,0.21270019680924115
timing__setup__ws,-3.3966466156682005
timing__hold__tns,0.0
timing__setup__tns,-322.0132589498689
timing__hold__wns,0
timing__setup__wns,-3.3966466156682005
timing__hold_vio__count,0
timing__hold_r2r__ws,0.212700
timing__hold_r2r_vio__count,0
timing__setup_vio__count,565
timing__setup_r2r__ws,-3.396646
timing__setup_r2r_vio__count,558
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1675
design__instance__area__stdcell,42905.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.825624
design__instance__utilization__stdcell,0.825624
design__instance__count__class:tie_cell,15
design__instance__count__class:buffer,3
design__instance__count__class:inverter,190
design__instance__count__class:sequential_cell,220
design__instance__count__class:multi_input_combinational_cell,653
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,57576.5
design__violations,0
design__instance__count__class:timing_repair_buffer,112
design__instance__count__class:clock_buffer,30
design__instance__count__class:clock_inverter,26
design__instance__count__setup_buffer,27
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1242
route__net__special,2
route__drc_errors__iter:1,343
route__wirelength__iter:1,65310
route__drc_errors__iter:2,101
route__wirelength__iter:2,64702
route__drc_errors__iter:3,96
route__wirelength__iter:3,64567
route__drc_errors__iter:4,1
route__wirelength__iter:4,64488
route__drc_errors__iter:5,0
route__wirelength__iter:5,64490
route__drc_errors,0
route__wirelength,64490
route__vias,9138
route__vias__singlecut,9138
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,528.53
design__instance__count__class:fill_cell,1063
timing__unannotated_net__count__corner:nom_tt_025C_3v30,40
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,40
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,40
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,9
design__max_cap_violation__count__corner:min_tt_025C_3v30,2
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2967910168299823
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2887554443950889
timing__hold__ws__corner:min_tt_025C_3v30,0.5879288333698411
timing__setup__ws__corner:min_tt_025C_3v30,3.3192809440537507
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.587929
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,3.319281
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,40
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,68
design__max_fanout_violation__count__corner:min_ss_125C_3v00,9
design__max_cap_violation__count__corner:min_ss_125C_3v00,2
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.33306533473946787
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3229407666023588
timing__hold__ws__corner:min_ss_125C_3v00,1.4696249078098529
timing__setup__ws__corner:min_ss_125C_3v00,-3.0494612143020268
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-250.55658879081054
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-3.0494612143020268
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.469625
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,185
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-3.049461
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,184
timing__unannotated_net__count__corner:min_ss_125C_3v00,40
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,9
design__max_cap_violation__count__corner:min_ff_n40C_3v60,2
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.283903825151415
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.27346034544146297
timing__hold__ws__corner:min_ff_n40C_3v60,0.21270019680924115
timing__setup__ws__corner:min_ff_n40C_3v60,5.4072863273033045
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.212700
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,6.030026
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,40
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,9
design__max_cap_violation__count__corner:max_tt_025C_3v30,2
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.30902267730512006
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2997187860510243
timing__hold__ws__corner:max_tt_025C_3v30,0.5893046217808666
timing__setup__ws__corner:max_tt_025C_3v30,3.1253294170585106
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.589305
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,3.125329
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,40
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,110
design__max_fanout_violation__count__corner:max_ss_125C_3v00,9
design__max_cap_violation__count__corner:max_ss_125C_3v00,2
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.3586291087828747
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.3436621917646096
timing__hold__ws__corner:max_ss_125C_3v00,1.472416674706532
timing__setup__ws__corner:max_ss_125C_3v00,-3.3966466156682005
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-322.0132589498689
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-3.3966466156682005
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.472417
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,190
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-3.396646
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,187
timing__unannotated_net__count__corner:max_ss_125C_3v00,40
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,9
design__max_cap_violation__count__corner:max_ff_n40C_3v60,2
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.29090594645460816
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.28006828204861467
timing__hold__ws__corner:max_ff_n40C_3v60,0.21342039850568417
timing__setup__ws__corner:max_ff_n40C_3v60,5.393368571072983
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.213420
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,5.904410
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,40
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,40
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29985
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000150126
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000130722
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000582408
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000130722
design_powergrid__voltage__worst,0.000130722
design_powergrid__voltage__worst__net:VPWR,3.29985
design_powergrid__drop__worst,0.000150126
design_powergrid__drop__worst__net:VPWR,0.000150126
design_powergrid__voltage__worst__net:VGND,0.000130722
design_powergrid__drop__worst__net:VGND,0.000130722
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000587999999999999994567713434978628583849058486521244049072265625
ir__drop__worst,0.00014999999999999998685946966947568625982967205345630645751953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
