verilog xil_defaultlib --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../cordic.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cordic.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../cordic.gen/sources_1/bd/design_1/ipshared/7712/hdl/verilog/cordic_control_s_axi.v" \
"../../../../cordic.gen/sources_1/bd/design_1/ipshared/7712/hdl/verilog/cordic.v" \
"../../../bd/design_1/ip/design_1_cordic_0_2/sim/design_1_cordic_0_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
