// Seed: 1842699045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1] = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_9
  );
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[1] = -1;
endmodule
