// Seed: 1216525439
module module_0 ();
  wire id_1;
  ;
  assign module_1.id_7 = 0;
endmodule
module automatic module_1 #(
    parameter id_1 = 32'd42,
    parameter id_2 = 32'd24
) (
    input wand id_0,
    output wire _id_1[id_1 : id_2]
    , id_10,
    input supply0 _id_2,
    input tri0 id_3,
    output wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wor id_7,
    output tri id_8
);
  always if (1) @(posedge 1 || -1) $clog2(94);
  ;
  logic id_11;
  ;
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
