# clock-divider
The module takes an input clock signal (clk) and a reset signal (rst) and generates five output signals: divided by 2, 4, 8, 16, and 32. Each output represents a clock signal with a frequency that is a fraction of the input clock frequency.
