design_1.v,verilog,xil_defaultlib,../../../../Lab3_1.gen/sources_1/bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
