<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F107xC HAL User Manual: stm32f1xx_ll_adc.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F107xC HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_ll_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_ll_adc.h</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   Header file of ADC LL module.</span>
<a name="l00006"></a>00006 <span class="comment">  ******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment">  * @attention</span>
<a name="l00008"></a>00008 <span class="comment">  *</span>
<a name="l00009"></a>00009 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2017 STMicroelectronics.</span>
<a name="l00010"></a>00010 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00013"></a>00013 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00014"></a>00014 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00015"></a>00015 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  ******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment">  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00021"></a>00021 <span class="preprocessor">#ifndef __STM32F1xx_LL_ADC_H</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F1xx_LL_ADC_H</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a>00024 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00026"></a>00026 <span class="preprocessor">#endif</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00028"></a>00028 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;stm32f1xx.h&quot;</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">/** @addtogroup STM32F1xx_LL_Driver</span>
<a name="l00032"></a>00032 <span class="comment">  * @{</span>
<a name="l00033"></a>00033 <span class="comment">  */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#if defined (ADC1) || defined (ADC2) || defined (ADC3)</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/** @defgroup ADC_LL ADC</span>
<a name="l00038"></a>00038 <span class="comment">  * @{</span>
<a name="l00039"></a>00039 <span class="comment">  */</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="comment">/* Private types -------------------------------------------------------------*/</span>
<a name="l00042"></a>00042 <span class="comment">/* Private variables ---------------------------------------------------------*/</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="comment">/* Private constants ---------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00045"></a>00045 <span class="comment">/** @defgroup ADC_LL_Private_Constants ADC Private Constants</span>
<a name="l00046"></a>00046 <span class="comment">  * @{</span>
<a name="l00047"></a>00047 <span class="comment">  */</span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="comment">/* Internal mask for ADC group regular sequencer:                             */</span>
<a name="l00050"></a>00050 <span class="comment">/* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */</span>
<a name="l00051"></a>00051 <span class="comment">/* - sequencer register offset                                                */</span>
<a name="l00052"></a>00052 <span class="comment">/* - sequencer rank bits position into the selected register                  */</span>
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <span class="comment">/* Internal register offset for ADC group regular sequencer configuration */</span>
<a name="l00055"></a>00055 <span class="comment">/* (offset placed into a spare area of literal definition) */</span>
<a name="l00056"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga01cc14d802f06914ccced294553bda17">00056</a> <span class="preprocessor">#define ADC_SQR1_REGOFFSET                 0x00000000U</span>
<a name="l00057"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gaea04b16cef03f8a7634b139cd51b0b5c">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SQR2_REGOFFSET                 0x00000100U</span>
<a name="l00058"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga0f2a7be73e91fdb87daef0cd0e7a4481">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SQR3_REGOFFSET                 0x00000200U</span>
<a name="l00059"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gac199ede4ea0b9f7cff8880e8e789f37c">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SQR4_REGOFFSET                 0x00000300U</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga43c2aac11b3172a7d985977f75cfcaa0">00061</a> <span class="preprocessor">#define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)</span>
<a name="l00062"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gab1785693410cad063c55c9724424d932">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a>00064 <span class="comment">/* Definition of ADC group regular sequencer bits information to be inserted  */</span>
<a name="l00065"></a>00065 <span class="comment">/* into ADC group regular sequencer ranks literals definition.                */</span>
<a name="l00066"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga34304257eeb2a7008d0f86036ada4e4e">00066</a> <span class="preprocessor">#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ1) */</span>
<a name="l00067"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga67440041787af7058e81f7c993abad56">00067</a> <span class="preprocessor">#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ2) */</span>
<a name="l00068"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gac23bf4373decaf650ad0566684002dc5">00068</a> <span class="preprocessor">#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ3) */</span>
<a name="l00069"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga6b012b5a08292c52c733a10992a64d6a">00069</a> <span class="preprocessor">#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ4) */</span>
<a name="l00070"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gaef32291a88c0d2739db703edaefe315b">00070</a> <span class="preprocessor">#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ5) */</span>
<a name="l00071"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga1039baab2aab2cd2529b9541f7a305ad">00071</a> <span class="preprocessor">#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (25U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ6) */</span>
<a name="l00072"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gafa2aa2e0bac42e6cf25c517f69c3a53d">00072</a> <span class="preprocessor">#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ7) */</span>
<a name="l00073"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga00a749e342543ed11e97642a1da8a822">00073</a> <span class="preprocessor">#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ8) */</span>
<a name="l00074"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga9fe46dc399b7bf2d2f214ec6d97c1d39">00074</a> <span class="preprocessor">#define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ9) */</span>
<a name="l00075"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga73743ccaafea665fa329da5025211098">00075</a> <span class="preprocessor">#define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ10) */</span>
<a name="l00076"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gab7136525d8f24aa52f9926db36ad9512">00076</a> <span class="preprocessor">#define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ11) */</span>
<a name="l00077"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gaa2df23d0ad35e78ea4b14f174907bf76">00077</a> <span class="preprocessor">#define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (25U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ12) */</span>
<a name="l00078"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga58671aa12ad672b68c1790321f5f4b54">00078</a> <span class="preprocessor">#define ADC_REG_RANK_13_SQRX_BITOFFSET_POS ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ13) */</span>
<a name="l00079"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga3fbb57c899d59d8ee98e5051946a6a1d">00079</a> <span class="preprocessor">#define ADC_REG_RANK_14_SQRX_BITOFFSET_POS ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ14) */</span>
<a name="l00080"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga87c6fd4b90cf84b3dbdb9a9eba496086">00080</a> <span class="preprocessor">#define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ15) */</span>
<a name="l00081"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga5b053677c1139814faa68db9aa06d875">00081</a> <span class="preprocessor">#define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ16) */</span>
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 <span class="comment">/* Internal mask for ADC group injected sequencer:                            */</span>
<a name="l00084"></a>00084 <span class="comment">/* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */</span>
<a name="l00085"></a>00085 <span class="comment">/* - data register offset                                                     */</span>
<a name="l00086"></a>00086 <span class="comment">/* - offset register offset                                                   */</span>
<a name="l00087"></a>00087 <span class="comment">/* - sequencer rank bits position into the selected register                  */</span>
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="comment">/* Internal register offset for ADC group injected data register */</span>
<a name="l00090"></a>00090 <span class="comment">/* (offset placed into a spare area of literal definition) */</span>
<a name="l00091"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga1a0c595e43b2ac98234c132792a25542">00091</a> <span class="preprocessor">#define ADC_JDR1_REGOFFSET                 0x00000000U</span>
<a name="l00092"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga6d1ac4de39c0ecab3c5dfe18258a034e">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_JDR2_REGOFFSET                 0x00000100U</span>
<a name="l00093"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga911b5901d777c09114395eea968041fc">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_JDR3_REGOFFSET                 0x00000200U</span>
<a name="l00094"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga0b57de648124d1e66e92def3ce8d0a40">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_JDR4_REGOFFSET                 0x00000300U</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="comment">/* Internal register offset for ADC group injected offset configuration */</span>
<a name="l00097"></a>00097 <span class="comment">/* (offset placed into a spare area of literal definition) */</span>
<a name="l00098"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga32e4532ed57cd7a577f48ee337b24f1a">00098</a> <span class="preprocessor">#define ADC_JOFR1_REGOFFSET                0x00000000U</span>
<a name="l00099"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga96a5bd2a342556e38f6e3b31b155b338">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_JOFR2_REGOFFSET                0x00001000U</span>
<a name="l00100"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga4ce938d1d0a0d2fd38c7b6cb15aaeb24">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_JOFR3_REGOFFSET                0x00002000U</span>
<a name="l00101"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga51ebd71d9eb5427b27c983e9f47bbffa">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_JOFR4_REGOFFSET                0x00003000U</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga9d17c8457e96a8ae8f458e807f7f4bbd">00103</a> <span class="preprocessor">#define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)</span>
<a name="l00104"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga91a9732af09a3b5e7e5365942f0ddfae">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_INJ_JOFRX_REGOFFSET_MASK       (ADC_JOFR1_REGOFFSET | ADC_JOFR2_REGOFFSET | ADC_JOFR3_REGOFFSET | ADC_JOFR4_REGOFFSET)</span>
<a name="l00105"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gac2525f638ad74f562499f100e03ea6f5">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span>
<a name="l00107"></a>00107 <span class="comment">/* Internal mask for ADC channel:                                             */</span>
<a name="l00108"></a>00108 <span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span>
<a name="l00109"></a>00109 <span class="comment">/* - channel identifier defined by number                                     */</span>
<a name="l00110"></a>00110 <span class="comment">/* - channel differentiation between external channels (connected to          */</span>
<a name="l00111"></a>00111 <span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span>
<a name="l00112"></a>00112 <span class="comment">/* - channel sampling time defined by SMPRx register offset                   */</span>
<a name="l00113"></a>00113 <span class="comment">/*   and SMPx bits positions into SMPRx register                              */</span>
<a name="l00114"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gad355e392c28d1a838ffaac9492b1cd56">00114</a> <span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CR1_AWDCH)</span>
<a name="l00115"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga6cb2ea1732e012a3fdae0edc3c3b49cd">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ( 0U)</span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */</span>
<a name="l00116"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga027c9946ec12be31e2266ba45641977d">00116</a> <span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span>
<a name="l00118"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga7a9afcbdf198c32038f4f01d34513b88">00118</a> <span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 0x0000001FU </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK &gt;&gt; POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */</span>
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 <span class="comment">/* Channel differentiation between external and internal channels */</span>
<a name="l00121"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga752ea909a83ab0e9e395c6b5cdad445a">00121</a> <span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         0x80000000U   </span><span class="comment">/* Marker of internal channel */</span>
<a name="l00122"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gad8294477f0e825f0ae8f51cfdd02024f">00122</a> <span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_2       0x40000000U   </span><span class="comment">/* Marker of internal channel for other ADC instances, in case of different ADC internal channels mapped on same channel number on different ADC instances */</span>
<a name="l00123"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga9bccd97590f30395f4ad337515fc47cd">00123</a> <span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a>00125 <span class="comment">/* Internal register offset for ADC channel sampling time configuration */</span>
<a name="l00126"></a>00126 <span class="comment">/* (offset placed into a spare area of literal definition) */</span>
<a name="l00127"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga7f4ff77fbb7c4809f5c8b8281b77cc62">00127</a> <span class="preprocessor">#define ADC_SMPR1_REGOFFSET                0x00000000U</span>
<a name="l00128"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gafcebde0c3932f6c1c8021396cc5c0169">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SMPR2_REGOFFSET                0x02000000U</span>
<a name="l00129"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga6e4b2d8788445cec07ff37cc48bb0bba">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga9e825743a4f14ef81fe7f9e2115f3d72">00131</a> <span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_MASK    0x01F00000U</span>
<a name="l00132"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gadc9120a2edca6e33090ba4c662c136bb">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20U)           </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_SMPx_BITOFFSET_MASK) */</span>
<a name="l00133"></a>00133 
<a name="l00134"></a>00134 <span class="comment">/* Definition of channels ID number information to be inserted into           */</span>
<a name="l00135"></a>00135 <span class="comment">/* channels literals definition.                                              */</span>
<a name="l00136"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga7f7f68808c24cd4c996283f54ede495e">00136</a> <span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               0x00000000U</span>
<a name="l00137"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga416a7419cc2029d6947cc62342701021">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (                                                                        ADC_CR1_AWDCH_0)</span>
<a name="l00138"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga2f9e355197986de342dbe8be263a0b8b">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (                                                      ADC_CR1_AWDCH_1                  )</span>
<a name="l00139"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga6dab295cb64317606f0dedba80e137a8">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (                                                      ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span>
<a name="l00140"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga5f585b08c2bd27395aa55f8072e2e51b">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (                                    ADC_CR1_AWDCH_2                                    )</span>
<a name="l00141"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga453e7d68f782551d125ed44cefbcc5a6">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (                                    ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)</span>
<a name="l00142"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gae95090f5ed64ee255e680197f169e7cc">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )</span>
<a name="l00143"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga3b74e47885faadef34d4508f1208f86a">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span>
<a name="l00144"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga98e9b8a4e6613c5940a40ba4df93ab82">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (                  ADC_CR1_AWDCH_3                                                      )</span>
<a name="l00145"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga907c3c2ca1185f31c23dd1869532cc7c">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (                  ADC_CR1_AWDCH_3                                     | ADC_CR1_AWDCH_0)</span>
<a name="l00146"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga955a4aa9d8c5c14ee9b9c3a6ec904964">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1                  )</span>
<a name="l00147"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gae51534d9125bf1dffe294809a99d8850">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span>
<a name="l00148"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga4f589e89f5dee5ee8a418312bba97e77">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                                    )</span>
<a name="l00149"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gab25c9d1b29350a86331034d24e17fd66">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)</span>
<a name="l00150"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga56fb461bfea242ed4da2de4a237c28dc">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )</span>
<a name="l00151"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gac9e0e3fa4e392ac1586d40ce1510cbab">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span>
<a name="l00152"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga61921bead9ea46e4b394b3e1b10d89a2">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CR1_AWDCH_4                                                                        )</span>
<a name="l00153"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga13e6c7248e1188ac3e41bcbdba86bbe0">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CR1_AWDCH_4                                                       | ADC_CR1_AWDCH_0)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="comment">/* Definition of channels sampling time information to be inserted into       */</span>
<a name="l00156"></a>00156 <span class="comment">/* channels literals definition.                                              */</span>
<a name="l00157"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gaae7608a42364cc0163a6111006e54fe7">00157</a> <span class="preprocessor">#define ADC_CHANNEL_0_SMP                  (ADC_SMPR2_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP0) */</span>
<a name="l00158"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga48ec3466d993e346b5e03396eb3c0b77">00158</a> <span class="preprocessor">#define ADC_CHANNEL_1_SMP                  (ADC_SMPR2_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP1) */</span>
<a name="l00159"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga77807c85ae7a0607c871656307171aaa">00159</a> <span class="preprocessor">#define ADC_CHANNEL_2_SMP                  (ADC_SMPR2_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP2) */</span>
<a name="l00160"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga52f6bcb6f28b1bf989e633f4caee2150">00160</a> <span class="preprocessor">#define ADC_CHANNEL_3_SMP                  (ADC_SMPR2_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP3) */</span>
<a name="l00161"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga4ce8402f442f35f4714b4dad3a7bc557">00161</a> <span class="preprocessor">#define ADC_CHANNEL_4_SMP                  (ADC_SMPR2_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP4) */</span>
<a name="l00162"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga847aa933140d77d41a36fbaf14de24a0">00162</a> <span class="preprocessor">#define ADC_CHANNEL_5_SMP                  (ADC_SMPR2_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP5) */</span>
<a name="l00163"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga4ba5a09c2da4140dac516f5fd1d507eb">00163</a> <span class="preprocessor">#define ADC_CHANNEL_6_SMP                  (ADC_SMPR2_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP6) */</span>
<a name="l00164"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga6539420bd26ee98dfa0ed954b78f1581">00164</a> <span class="preprocessor">#define ADC_CHANNEL_7_SMP                  (ADC_SMPR2_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP7) */</span>
<a name="l00165"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga8ca84db7a4fa298fb247761b11e44f84">00165</a> <span class="preprocessor">#define ADC_CHANNEL_8_SMP                  (ADC_SMPR2_REGOFFSET | ((24U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP8) */</span>
<a name="l00166"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga9a22cf35ff6a569589124a0ecf2575fa">00166</a> <span class="preprocessor">#define ADC_CHANNEL_9_SMP                  (ADC_SMPR2_REGOFFSET | ((27U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP9) */</span>
<a name="l00167"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga317eef71108e2cacec632a7463baf326">00167</a> <span class="preprocessor">#define ADC_CHANNEL_10_SMP                 (ADC_SMPR1_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP10) */</span>
<a name="l00168"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gae8c22d76ab203bb07f914756d7d89850">00168</a> <span class="preprocessor">#define ADC_CHANNEL_11_SMP                 (ADC_SMPR1_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP11) */</span>
<a name="l00169"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gaf4a404cd4e8a443385d7ca454daa6c03">00169</a> <span class="preprocessor">#define ADC_CHANNEL_12_SMP                 (ADC_SMPR1_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP12) */</span>
<a name="l00170"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga26f1dc381f4750d4aafa32e8bca13fd4">00170</a> <span class="preprocessor">#define ADC_CHANNEL_13_SMP                 (ADC_SMPR1_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP13) */</span>
<a name="l00171"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga456cc93f4b542338cc26aa3e63092a35">00171</a> <span class="preprocessor">#define ADC_CHANNEL_14_SMP                 (ADC_SMPR1_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP14) */</span>
<a name="l00172"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga3018901a8688c1de19af760d55756989">00172</a> <span class="preprocessor">#define ADC_CHANNEL_15_SMP                 (ADC_SMPR1_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP15) */</span>
<a name="l00173"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gaa62ab873f1cd13d7b60f12250e583389">00173</a> <span class="preprocessor">#define ADC_CHANNEL_16_SMP                 (ADC_SMPR1_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP16) */</span>
<a name="l00174"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gac0581370f127c34207b5d736d870e635">00174</a> <span class="preprocessor">#define ADC_CHANNEL_17_SMP                 (ADC_SMPR1_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP17) */</span>
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span>
<a name="l00177"></a>00177 <span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span>
<a name="l00178"></a>00178 <span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span>
<a name="l00179"></a>00179 <span class="comment">/* (feature of several watchdogs not available on all STM32 families)).       */</span>
<a name="l00180"></a>00180 <span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span>
<a name="l00181"></a>00181 <span class="comment">/*   selection of ADC group (ADC groups regular and-or injected).             */</span>
<a name="l00182"></a>00182 
<a name="l00183"></a>00183 <span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span>
<a name="l00184"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gad03a20d56e1237b93b66e674066f4d8c">00184</a> <span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              0x00000000U</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gaa61c3e4d90ff8fe57be61c66d819a7a6">00186</a> <span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga72657e486b617af922fe2c8af5a40cd5">00188</a> <span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CR1_AWDCH | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)</span>
<a name="l00189"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gab41f4301331466265aba03acdc27109b">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK)</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>
<a name="l00191"></a>00191 <span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span>
<a name="l00192"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga121e6114d32c7e975f189b4e24ac17f0">00192</a> <span class="preprocessor">#define ADC_AWD_TR1_HIGH_REGOFFSET         0x00000000U</span>
<a name="l00193"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga0f8f497d0fb4c1e4aebd464edc75e0c3">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_AWD_TR1_LOW_REGOFFSET          0x00000001U</span>
<a name="l00194"></a><a class="code" href="group__ADC__LL__Private__Constants.html#ga7ff06cef349c01f7b024a78b7af3c09a">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_HIGH_REGOFFSET | ADC_AWD_TR1_LOW_REGOFFSET)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a>00196 <span class="comment">/* ADC registers bits positions */</span>
<a name="l00197"></a><a class="code" href="group__ADC__LL__Private__Constants.html#gaa953990a00c22167012574019fbf830c">00197</a> <span class="preprocessor">#define ADC_CR1_DUALMOD_BITOFFSET_POS      (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR1_DUALMOD) */</span>
<a name="l00198"></a>00198 <span class="comment"></span>
<a name="l00199"></a>00199 <span class="comment">/**</span>
<a name="l00200"></a>00200 <span class="comment">  * @}</span>
<a name="l00201"></a>00201 <span class="comment">  */</span>
<a name="l00202"></a>00202 
<a name="l00203"></a>00203 
<a name="l00204"></a>00204 <span class="comment">/* Private macros ------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00205"></a>00205 <span class="comment">/** @defgroup ADC_LL_Private_Macros ADC Private Macros</span>
<a name="l00206"></a>00206 <span class="comment">  * @{</span>
<a name="l00207"></a>00207 <span class="comment">  */</span>
<a name="l00208"></a>00208 <span class="comment"></span>
<a name="l00209"></a>00209 <span class="comment">/**</span>
<a name="l00210"></a>00210 <span class="comment">  * @brief  Driver macro reserved for internal use: isolate bits with the</span>
<a name="l00211"></a>00211 <span class="comment">  *         selected mask and shift them to the register LSB</span>
<a name="l00212"></a>00212 <span class="comment">  *         (shift mask on register position bit 0).</span>
<a name="l00213"></a>00213 <span class="comment">  * @param  __BITS__ Bits in register 32 bits</span>
<a name="l00214"></a>00214 <span class="comment">  * @param  __MASK__ Mask in register 32 bits</span>
<a name="l00215"></a>00215 <span class="comment">  * @retval Bits in register 32 bits</span>
<a name="l00216"></a>00216 <span class="comment">  */</span>
<a name="l00217"></a><a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd">00217</a> <span class="preprocessor">#define __ADC_MASK_SHIFT(__BITS__, __MASK__)                                   \</span>
<a name="l00218"></a>00218 <span class="preprocessor">  (((__BITS__) &amp; (__MASK__)) &gt;&gt; POSITION_VAL((__MASK__)))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00220"></a>00220 <span class="comment">/**</span>
<a name="l00221"></a>00221 <span class="comment">  * @brief  Driver macro reserved for internal use: set a pointer to</span>
<a name="l00222"></a>00222 <span class="comment">  *         a register from a register basis from which an offset</span>
<a name="l00223"></a>00223 <span class="comment">  *         is applied.</span>
<a name="l00224"></a>00224 <span class="comment">  * @param  __REG__ Register basis from which the offset is applied.</span>
<a name="l00225"></a>00225 <span class="comment">  * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).</span>
<a name="l00226"></a>00226 <span class="comment">  * @retval Pointer to register address</span>
<a name="l00227"></a>00227 <span class="comment">  */</span>
<a name="l00228"></a><a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41">00228</a> <span class="preprocessor">#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span>
<a name="l00229"></a>00229 <span class="preprocessor"> ((__IO uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2U))))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00231"></a>00231 <span class="comment">/**</span>
<a name="l00232"></a>00232 <span class="comment">  * @}</span>
<a name="l00233"></a>00233 <span class="comment">  */</span>
<a name="l00234"></a>00234 
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="comment">/* Exported types ------------------------------------------------------------*/</span>
<a name="l00237"></a>00237 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="comment">/** @defgroup ADC_LL_ES_INIT ADC Exported Init structure</span>
<a name="l00239"></a>00239 <span class="comment">  * @{</span>
<a name="l00240"></a>00240 <span class="comment">  */</span>
<a name="l00241"></a>00241 <span class="comment"></span>
<a name="l00242"></a>00242 <span class="comment">/**</span>
<a name="l00243"></a>00243 <span class="comment">  * @brief  Structure definition of some features of ADC common parameters</span>
<a name="l00244"></a>00244 <span class="comment">  *         and multimode</span>
<a name="l00245"></a>00245 <span class="comment">  *         (all ADC instances belonging to the same ADC common instance).</span>
<a name="l00246"></a>00246 <span class="comment">  * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()</span>
<a name="l00247"></a>00247 <span class="comment">  *         is conditioned to ADC instances state (all ADC instances</span>
<a name="l00248"></a>00248 <span class="comment">  *         sharing the same ADC common instance):</span>
<a name="l00249"></a>00249 <span class="comment">  *         All ADC instances sharing the same ADC common instance must be</span>
<a name="l00250"></a>00250 <span class="comment">  *         disabled.</span>
<a name="l00251"></a>00251 <span class="comment">  */</span>
<a name="l00252"></a><a class="code" href="structLL__ADC__CommonInitTypeDef.html">00252</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00253"></a>00253 {
<a name="l00254"></a><a class="code" href="structLL__ADC__CommonInitTypeDef.html#a4e01cebf086b406cecedac6eb254fdff">00254</a>   uint32_t Multimode;                   <span class="comment">/*!&lt; Set ADC multimode configuration to operate in independent mode or multimode (for devices with several ADC instances).</span>
<a name="l00255"></a>00255 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_MULTI_MODE</span>
<a name="l00256"></a>00256 <span class="comment">                                             </span>
<a name="l00257"></a>00257 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetMultimode(). */</span>
<a name="l00258"></a>00258 } <a class="code" href="structLL__ADC__CommonInitTypeDef.html" title="Structure definition of some features of ADC common parameters and multimode (all ADC instances belon...">LL_ADC_CommonInitTypeDef</a>;<span class="comment"></span>
<a name="l00259"></a>00259 <span class="comment">/**</span>
<a name="l00260"></a>00260 <span class="comment">  * @brief  Structure definition of some features of ADC instance.</span>
<a name="l00261"></a>00261 <span class="comment">  * @note   These parameters have an impact on ADC scope: ADC instance.</span>
<a name="l00262"></a>00262 <span class="comment">  *         Affects both group regular and group injected (availability</span>
<a name="l00263"></a>00263 <span class="comment">  *         of ADC group injected depends on STM32 families).</span>
<a name="l00264"></a>00264 <span class="comment">  *         Refer to corresponding unitary functions into</span>
<a name="l00265"></a>00265 <span class="comment">  *         @ref ADC_LL_EF_Configuration_ADC_Instance .</span>
<a name="l00266"></a>00266 <span class="comment">  * @note   The setting of these parameters by function @ref LL_ADC_Init()</span>
<a name="l00267"></a>00267 <span class="comment">  *         is conditioned to ADC state:</span>
<a name="l00268"></a>00268 <span class="comment">  *         ADC instance must be disabled.</span>
<a name="l00269"></a>00269 <span class="comment">  *         This condition is applied to all ADC features, for efficiency</span>
<a name="l00270"></a>00270 <span class="comment">  *         and compatibility over all STM32 families. However, the different</span>
<a name="l00271"></a>00271 <span class="comment">  *         features can be set under different ADC state conditions</span>
<a name="l00272"></a>00272 <span class="comment">  *         (setting possible with ADC enabled without conversion on going,</span>
<a name="l00273"></a>00273 <span class="comment">  *         ADC enabled with conversion on going, ...)</span>
<a name="l00274"></a>00274 <span class="comment">  *         Each feature can be updated afterwards with a unitary function</span>
<a name="l00275"></a>00275 <span class="comment">  *         and potentially with ADC in a different state than disabled,</span>
<a name="l00276"></a>00276 <span class="comment">  *         refer to description of each function for setting</span>
<a name="l00277"></a>00277 <span class="comment">  *         conditioned to ADC state.</span>
<a name="l00278"></a>00278 <span class="comment">  */</span>
<a name="l00279"></a><a class="code" href="structLL__ADC__InitTypeDef.html">00279</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00280"></a>00280 {
<a name="l00281"></a><a class="code" href="structLL__ADC__InitTypeDef.html#a72da6ace16b0af53bf5d7d6f30045e27">00281</a>   uint32_t DataAlignment;               <span class="comment">/*!&lt; Set ADC conversion data alignment.</span>
<a name="l00282"></a>00282 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_DATA_ALIGN</span>
<a name="l00283"></a>00283 <span class="comment">                                             </span>
<a name="l00284"></a>00284 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetDataAlignment(). */</span>
<a name="l00285"></a>00285 
<a name="l00286"></a><a class="code" href="structLL__ADC__InitTypeDef.html#ad2aef0646a50cb064658bdf1adacdd2b">00286</a>   uint32_t SequencersScanMode;          <span class="comment">/*!&lt; Set ADC scan selection.</span>
<a name="l00287"></a>00287 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_SCAN_SELECTION</span>
<a name="l00288"></a>00288 <span class="comment">                                             </span>
<a name="l00289"></a>00289 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetSequencersScanMode(). */</span>
<a name="l00290"></a>00290 
<a name="l00291"></a>00291 } <a class="code" href="structLL__ADC__InitTypeDef.html" title="Structure definition of some features of ADC instance.">LL_ADC_InitTypeDef</a>;
<a name="l00292"></a>00292 <span class="comment"></span>
<a name="l00293"></a>00293 <span class="comment">/**</span>
<a name="l00294"></a>00294 <span class="comment">  * @brief  Structure definition of some features of ADC group regular.</span>
<a name="l00295"></a>00295 <span class="comment">  * @note   These parameters have an impact on ADC scope: ADC group regular.</span>
<a name="l00296"></a>00296 <span class="comment">  *         Refer to corresponding unitary functions into</span>
<a name="l00297"></a>00297 <span class="comment">  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular</span>
<a name="l00298"></a>00298 <span class="comment">  *         (functions with prefix &quot;REG&quot;).</span>
<a name="l00299"></a>00299 <span class="comment">  * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()</span>
<a name="l00300"></a>00300 <span class="comment">  *         is conditioned to ADC state:</span>
<a name="l00301"></a>00301 <span class="comment">  *         ADC instance must be disabled.</span>
<a name="l00302"></a>00302 <span class="comment">  *         This condition is applied to all ADC features, for efficiency</span>
<a name="l00303"></a>00303 <span class="comment">  *         and compatibility over all STM32 families. However, the different</span>
<a name="l00304"></a>00304 <span class="comment">  *         features can be set under different ADC state conditions</span>
<a name="l00305"></a>00305 <span class="comment">  *         (setting possible with ADC enabled without conversion on going,</span>
<a name="l00306"></a>00306 <span class="comment">  *         ADC enabled with conversion on going, ...)</span>
<a name="l00307"></a>00307 <span class="comment">  *         Each feature can be updated afterwards with a unitary function</span>
<a name="l00308"></a>00308 <span class="comment">  *         and potentially with ADC in a different state than disabled,</span>
<a name="l00309"></a>00309 <span class="comment">  *         refer to description of each function for setting</span>
<a name="l00310"></a>00310 <span class="comment">  *         conditioned to ADC state.</span>
<a name="l00311"></a>00311 <span class="comment">  */</span>
<a name="l00312"></a><a class="code" href="structLL__ADC__REG__InitTypeDef.html">00312</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00313"></a>00313 {
<a name="l00314"></a><a class="code" href="structLL__ADC__REG__InitTypeDef.html#ad539e2b84507b0f7c0cb803fcf884170">00314</a>   uint32_t TriggerSource;               <span class="comment">/*!&lt; Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).</span>
<a name="l00315"></a>00315 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_REG_TRIGGER_SOURCE</span>
<a name="l00316"></a>00316 <span class="comment">                                             @note On this STM32 serie, external trigger is set with trigger polarity: rising edge</span>
<a name="l00317"></a>00317 <span class="comment">                                                   (only trigger polarity available on this STM32 serie).</span>
<a name="l00318"></a>00318 <span class="comment">                                             </span>
<a name="l00319"></a>00319 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetTriggerSource(). */</span>
<a name="l00320"></a>00320 
<a name="l00321"></a><a class="code" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">00321</a>   uint32_t SequencerLength;             <span class="comment">/*!&lt; Set ADC group regular sequencer length.</span>
<a name="l00322"></a>00322 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_SCAN_LENGTH</span>
<a name="l00323"></a>00323 <span class="comment">                                             @note This parameter is discarded if scan mode is disabled (refer to parameter &#39;ADC_SequencersScanMode&#39;).</span>
<a name="l00324"></a>00324 <span class="comment">                                             </span>
<a name="l00325"></a>00325 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerLength(). */</span>
<a name="l00326"></a>00326 
<a name="l00327"></a><a class="code" href="structLL__ADC__REG__InitTypeDef.html#a2d0fd4a5a3b34cbad8bb4eed9613208b">00327</a>   uint32_t SequencerDiscont;            <span class="comment">/*!&lt; Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.</span>
<a name="l00328"></a>00328 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_DISCONT_MODE</span>
<a name="l00329"></a>00329 <span class="comment">                                             @note This parameter has an effect only if group regular sequencer is enabled</span>
<a name="l00330"></a>00330 <span class="comment">                                                   (scan length of 2 ranks or more).</span>
<a name="l00331"></a>00331 <span class="comment">                                             </span>
<a name="l00332"></a>00332 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerDiscont(). */</span>
<a name="l00333"></a>00333 
<a name="l00334"></a><a class="code" href="structLL__ADC__REG__InitTypeDef.html#abd2a88978c9930d333bf558b9b0a6c1d">00334</a>   uint32_t ContinuousMode;              <span class="comment">/*!&lt; Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically).</span>
<a name="l00335"></a>00335 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_REG_CONTINUOUS_MODE</span>
<a name="l00336"></a>00336 <span class="comment">                                             Note: It is not possible to enable both ADC group regular continuous mode and discontinuous mode.</span>
<a name="l00337"></a>00337 <span class="comment">                                             </span>
<a name="l00338"></a>00338 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetContinuousMode(). */</span>
<a name="l00339"></a>00339 
<a name="l00340"></a><a class="code" href="structLL__ADC__REG__InitTypeDef.html#ae373a0e46f197e84113f7f1a68e05345">00340</a>   uint32_t DMATransfer;                 <span class="comment">/*!&lt; Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.</span>
<a name="l00341"></a>00341 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_REG_DMA_TRANSFER</span>
<a name="l00342"></a>00342 <span class="comment">                                             </span>
<a name="l00343"></a>00343 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetDMATransfer(). */</span>
<a name="l00344"></a>00344 
<a name="l00345"></a>00345 } <a class="code" href="structLL__ADC__REG__InitTypeDef.html" title="Structure definition of some features of ADC group regular.">LL_ADC_REG_InitTypeDef</a>;
<a name="l00346"></a>00346 <span class="comment"></span>
<a name="l00347"></a>00347 <span class="comment">/**</span>
<a name="l00348"></a>00348 <span class="comment">  * @brief  Structure definition of some features of ADC group injected.</span>
<a name="l00349"></a>00349 <span class="comment">  * @note   These parameters have an impact on ADC scope: ADC group injected.</span>
<a name="l00350"></a>00350 <span class="comment">  *         Refer to corresponding unitary functions into</span>
<a name="l00351"></a>00351 <span class="comment">  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular</span>
<a name="l00352"></a>00352 <span class="comment">  *         (functions with prefix &quot;INJ&quot;).</span>
<a name="l00353"></a>00353 <span class="comment">  * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()</span>
<a name="l00354"></a>00354 <span class="comment">  *         is conditioned to ADC state:</span>
<a name="l00355"></a>00355 <span class="comment">  *         ADC instance must be disabled.</span>
<a name="l00356"></a>00356 <span class="comment">  *         This condition is applied to all ADC features, for efficiency</span>
<a name="l00357"></a>00357 <span class="comment">  *         and compatibility over all STM32 families. However, the different</span>
<a name="l00358"></a>00358 <span class="comment">  *         features can be set under different ADC state conditions</span>
<a name="l00359"></a>00359 <span class="comment">  *         (setting possible with ADC enabled without conversion on going,</span>
<a name="l00360"></a>00360 <span class="comment">  *         ADC enabled with conversion on going, ...)</span>
<a name="l00361"></a>00361 <span class="comment">  *         Each feature can be updated afterwards with a unitary function</span>
<a name="l00362"></a>00362 <span class="comment">  *         and potentially with ADC in a different state than disabled,</span>
<a name="l00363"></a>00363 <span class="comment">  *         refer to description of each function for setting</span>
<a name="l00364"></a>00364 <span class="comment">  *         conditioned to ADC state.</span>
<a name="l00365"></a>00365 <span class="comment">  */</span>
<a name="l00366"></a><a class="code" href="structLL__ADC__INJ__InitTypeDef.html">00366</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00367"></a>00367 {
<a name="l00368"></a><a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a8276891f43e707b29ac776d0060eed26">00368</a>   uint32_t TriggerSource;               <span class="comment">/*!&lt; Set ADC group injected conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).</span>
<a name="l00369"></a>00369 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_INJ_TRIGGER_SOURCE</span>
<a name="l00370"></a>00370 <span class="comment">                                             @note On this STM32 serie, external trigger is set with trigger polarity: rising edge</span>
<a name="l00371"></a>00371 <span class="comment">                                                   (only trigger polarity available on this STM32 serie).</span>
<a name="l00372"></a>00372 <span class="comment">                                             </span>
<a name="l00373"></a>00373 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetTriggerSource(). */</span>
<a name="l00374"></a>00374 
<a name="l00375"></a><a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a91dc2e6ad3a56225e073f2fd90ce57fb">00375</a>   uint32_t SequencerLength;             <span class="comment">/*!&lt; Set ADC group injected sequencer length.</span>
<a name="l00376"></a>00376 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_SCAN_LENGTH</span>
<a name="l00377"></a>00377 <span class="comment">                                             @note This parameter is discarded if scan mode is disabled (refer to parameter &#39;ADC_SequencersScanMode&#39;).</span>
<a name="l00378"></a>00378 <span class="comment">                                             </span>
<a name="l00379"></a>00379 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetSequencerLength(). */</span>
<a name="l00380"></a>00380 
<a name="l00381"></a><a class="code" href="structLL__ADC__INJ__InitTypeDef.html#af5315212626d936a234e71ffd5faaa1a">00381</a>   uint32_t SequencerDiscont;            <span class="comment">/*!&lt; Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.</span>
<a name="l00382"></a>00382 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_DISCONT_MODE</span>
<a name="l00383"></a>00383 <span class="comment">                                             @note This parameter has an effect only if group injected sequencer is enabled</span>
<a name="l00384"></a>00384 <span class="comment">                                                   (scan length of 2 ranks or more).</span>
<a name="l00385"></a>00385 <span class="comment">                                             </span>
<a name="l00386"></a>00386 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetSequencerDiscont(). */</span>
<a name="l00387"></a>00387 
<a name="l00388"></a><a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a4453cedc5a0cb5042398a2ab24873a51">00388</a>   uint32_t TrigAuto;                    <span class="comment">/*!&lt; Set ADC group injected conversion trigger: independent or from ADC group regular.</span>
<a name="l00389"></a>00389 <span class="comment">                                             This parameter can be a value of @ref ADC_LL_EC_INJ_TRIG_AUTO</span>
<a name="l00390"></a>00390 <span class="comment">                                             Note: This parameter must be set to set to independent trigger if injected trigger source is set to an external trigger. </span>
<a name="l00391"></a>00391 <span class="comment">                                             </span>
<a name="l00392"></a>00392 <span class="comment">                                             This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetTrigAuto(). */</span>
<a name="l00393"></a>00393 
<a name="l00394"></a>00394 } <a class="code" href="structLL__ADC__INJ__InitTypeDef.html" title="Structure definition of some features of ADC group injected.">LL_ADC_INJ_InitTypeDef</a>;
<a name="l00395"></a>00395 <span class="comment"></span>
<a name="l00396"></a>00396 <span class="comment">/**</span>
<a name="l00397"></a>00397 <span class="comment">  * @}</span>
<a name="l00398"></a>00398 <span class="comment">  */</span>
<a name="l00399"></a>00399 <span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span>
<a name="l00400"></a>00400 
<a name="l00401"></a>00401 <span class="comment">/* Exported constants --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00402"></a>00402 <span class="comment">/** @defgroup ADC_LL_Exported_Constants ADC Exported Constants</span>
<a name="l00403"></a>00403 <span class="comment">  * @{</span>
<a name="l00404"></a>00404 <span class="comment">  */</span>
<a name="l00405"></a>00405 <span class="comment"></span>
<a name="l00406"></a>00406 <span class="comment">/** @defgroup ADC_LL_EC_FLAG ADC flags</span>
<a name="l00407"></a>00407 <span class="comment">  * @brief    Flags defines which can be used with LL_ADC_ReadReg function</span>
<a name="l00408"></a>00408 <span class="comment">  * @{</span>
<a name="l00409"></a>00409 <span class="comment">  */</span>
<a name="l00410"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#ga7da5d7360f982275d863debfe41b043b">00410</a> <span class="preprocessor">#define LL_ADC_FLAG_STRT                   ADC_SR_STRT        </span><span class="comment">/*!&lt; ADC flag ADC group regular conversion start */</span>
<a name="l00411"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#ga769f70361a80b7d226dc8c81f2919b27">00411</a> <span class="preprocessor">#define LL_ADC_FLAG_EOS                    ADC_SR_EOC         </span><span class="comment">/*!&lt; ADC flag ADC group regular end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group regular end of unitary conversion. Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot; in other STM32 families) */</span>
<a name="l00412"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#gaaf22b393f63d98d2dc918606ee93b8e6">00412</a> <span class="preprocessor">#define LL_ADC_FLAG_JSTRT                  ADC_SR_JSTRT       </span><span class="comment">/*!&lt; ADC flag ADC group injected conversion start */</span>
<a name="l00413"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#ga2554751824e0d4697fbaaf650d3daa59">00413</a> <span class="preprocessor">#define LL_ADC_FLAG_JEOS                   ADC_SR_JEOC        </span><span class="comment">/*!&lt; ADC flag ADC group injected end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group injected end of unitary conversion. Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot; in other STM32 families) */</span>
<a name="l00414"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#gacb7440f3b658b2628e340655b099f868">00414</a> <span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_SR_AWD         </span><span class="comment">/*!&lt; ADC flag ADC analog watchdog 1 */</span>
<a name="l00415"></a>00415 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l00416"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#gaf4c1ba5f64ca6c43924f8b6f2032b60c">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define LL_ADC_FLAG_EOS_MST                ADC_SR_EOC         </span><span class="comment">/*!&lt; ADC flag ADC multimode master group regular end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group regular end of unitary conversion. Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot; in other STM32 families) */</span>
<a name="l00417"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#gab05a8c8ab66899a1bc28fcdd5d189851">00417</a> <span class="preprocessor">#define LL_ADC_FLAG_EOS_SLV                ADC_SR_EOC         </span><span class="comment">/*!&lt; ADC flag ADC multimode slave group regular end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group regular end of unitary conversion. Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot; in other STM32 families) (on STM32F1, this flag must be read from ADC instance slave: ADC2) */</span>
<a name="l00418"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#ga86e9cc2e63c0e740d72ec6523367867c">00418</a> <span class="preprocessor">#define LL_ADC_FLAG_JEOS_MST               ADC_SR_JEOC        </span><span class="comment">/*!&lt; ADC flag ADC multimode master group injected end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group injected end of unitary conversion. Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot; in other STM32 families) */</span>
<a name="l00419"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#gad8bda76eb8de2f72fc15e0634e9f5c65">00419</a> <span class="preprocessor">#define LL_ADC_FLAG_JEOS_SLV               ADC_SR_JEOC        </span><span class="comment">/*!&lt; ADC flag ADC multimode slave group injected end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group injected end of unitary conversion. Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot; in other STM32 families) (on STM32F1, this flag must be read from ADC instance slave: ADC2) */</span>
<a name="l00420"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#ga81c8b5518046d19890ebedb4d8a95b85">00420</a> <span class="preprocessor">#define LL_ADC_FLAG_AWD1_MST               ADC_SR_AWD         </span><span class="comment">/*!&lt; ADC flag ADC multimode master analog watchdog 1 of the ADC master */</span>
<a name="l00421"></a><a class="code" href="group__ADC__LL__EC__FLAG.html#ga95c95d65d33b5823957a24a9ef28fc5b">00421</a> <span class="preprocessor">#define LL_ADC_FLAG_AWD1_SLV               ADC_SR_AWD         </span><span class="comment">/*!&lt; ADC flag ADC multimode slave analog watchdog 1 of the ADC slave (on STM32F1, this flag must be read from ADC instance slave: ADC2) */</span>
<a name="l00422"></a>00422 <span class="preprocessor">#endif</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00424"></a>00424 <span class="comment">  * @}</span>
<a name="l00425"></a>00425 <span class="comment">  */</span>
<a name="l00426"></a>00426 <span class="comment"></span>
<a name="l00427"></a>00427 <span class="comment">/** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)</span>
<a name="l00428"></a>00428 <span class="comment">  * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions</span>
<a name="l00429"></a>00429 <span class="comment">  * @{</span>
<a name="l00430"></a>00430 <span class="comment">  */</span>
<a name="l00431"></a><a class="code" href="group__ADC__LL__EC__IT.html#ga17a3357822cd234de4c546cf054f4f70">00431</a> <span class="preprocessor">#define LL_ADC_IT_EOS                      ADC_CR1_EOCIE      </span><span class="comment">/*!&lt; ADC interruption ADC group regular end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group regular end of unitary conversion. Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot; in other STM32 families) */</span>
<a name="l00432"></a><a class="code" href="group__ADC__LL__EC__IT.html#ga42a6abf6265a0a42b09a145d8b4fb1d3">00432</a> <span class="preprocessor">#define LL_ADC_IT_JEOS                     ADC_CR1_JEOCIE     </span><span class="comment">/*!&lt; ADC interruption ADC group injected end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group injected end of unitary conversion. Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot; in other STM32 families) */</span>
<a name="l00433"></a><a class="code" href="group__ADC__LL__EC__IT.html#ga6985de0e857ab671d9354b2450a9c9f4">00433</a> <span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_CR1_AWDIE      </span><span class="comment">/*!&lt; ADC interruption ADC analog watchdog 1 */</span>
<a name="l00434"></a>00434 <span class="comment">/**</span>
<a name="l00435"></a>00435 <span class="comment">  * @}</span>
<a name="l00436"></a>00436 <span class="comment">  */</span>
<a name="l00437"></a>00437 <span class="comment"></span>
<a name="l00438"></a>00438 <span class="comment">/** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose</span>
<a name="l00439"></a>00439 <span class="comment">  * @{</span>
<a name="l00440"></a>00440 <span class="comment">  */</span>
<a name="l00441"></a>00441 <span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span>
<a name="l00442"></a>00442 <span class="comment">/* DMA transfer.                                                              */</span>
<a name="l00443"></a>00443 <span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span>
<a name="l00444"></a><a class="code" href="group__ADC__LL__EC__REGISTERS.html#gae6865719ded4c442347a9f47e28ae911">00444</a> <span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA          0x00000000U   </span><span class="comment">/* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l00446"></a><a class="code" href="group__ADC__LL__EC__REGISTERS.html#gaaa0a4a0fa88843eeb4bfc6a30ede367a">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    0x00000001U   </span><span class="comment">/* ADC group regular conversion data register (corresponding to register CDR) to be used with ADC configured in multimode (available on STM32 devices with several ADC instances). Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadMultiConversionData32() */</span>
<a name="l00447"></a>00447 <span class="preprocessor">#endif</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00449"></a>00449 <span class="comment">  * @}</span>
<a name="l00450"></a>00450 <span class="comment">  */</span>
<a name="l00451"></a>00451 <span class="comment"></span>
<a name="l00452"></a>00452 <span class="comment">/** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels</span>
<a name="l00453"></a>00453 <span class="comment">  * @{</span>
<a name="l00454"></a>00454 <span class="comment">  */</span>
<a name="l00455"></a>00455 <span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span>
<a name="l00456"></a>00456 <span class="comment">/*       (connections to other peripherals).                                  */</span>
<a name="l00457"></a>00457 <span class="comment">/*       If they are not listed below, they do not require any specific       */</span>
<a name="l00458"></a>00458 <span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span>
<a name="l00459"></a>00459 <span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span>
<a name="l00460"></a><a class="code" href="group__ADC__LL__EC__COMMON__PATH__INTERNAL.html#gaf3d97a2ae42f522e1ad16895fa588761">00460</a> <span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          0x00000000U            </span><span class="comment">/*!&lt; ADC measurement pathes all disabled */</span>
<a name="l00461"></a><a class="code" href="group__ADC__LL__EC__COMMON__PATH__INTERNAL.html#gadef036fa2471d5626da1fae923527481">00461</a> <span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CR2_TSVREFE)      </span><span class="comment">/*!&lt; ADC measurement path to internal channel VrefInt */</span>
<a name="l00462"></a><a class="code" href="group__ADC__LL__EC__COMMON__PATH__INTERNAL.html#ga68cf8184b162d63b31777791e9a26c6f">00462</a> <span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CR2_TSVREFE)      </span><span class="comment">/*!&lt; ADC measurement path to internal channel temperature sensor */</span>
<a name="l00463"></a>00463 <span class="comment">/**</span>
<a name="l00464"></a>00464 <span class="comment">  * @}</span>
<a name="l00465"></a>00465 <span class="comment">  */</span>
<a name="l00466"></a>00466 <span class="comment"></span>
<a name="l00467"></a>00467 <span class="comment">/** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution</span>
<a name="l00468"></a>00468 <span class="comment">  * @{</span>
<a name="l00469"></a>00469 <span class="comment">  */</span>
<a name="l00470"></a><a class="code" href="group__ADC__LL__EC__RESOLUTION.html#ga51db34f993f02ce3ae25e70488ddb106">00470</a> <span class="preprocessor">#define LL_ADC_RESOLUTION_12B              0x00000000U                         </span><span class="comment">/*!&lt; ADC resolution 12 bits */</span>
<a name="l00471"></a>00471 <span class="comment">/**</span>
<a name="l00472"></a>00472 <span class="comment">  * @}</span>
<a name="l00473"></a>00473 <span class="comment">  */</span>
<a name="l00474"></a>00474 <span class="comment"></span>
<a name="l00475"></a>00475 <span class="comment">/** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment</span>
<a name="l00476"></a>00476 <span class="comment">  * @{</span>
<a name="l00477"></a>00477 <span class="comment">  */</span>
<a name="l00478"></a><a class="code" href="group__ADC__LL__EC__DATA__ALIGN.html#ga6bb1015a409e372bc898cbfebb7b9e73">00478</a> <span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            0x00000000U            </span><span class="comment">/*!&lt; ADC conversion data alignment: right aligned (alignment on data register LSB bit 0)*/</span>
<a name="l00479"></a><a class="code" href="group__ADC__LL__EC__DATA__ALIGN.html#ga4d5b3177fc109600e455812866a65528">00479</a> <span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CR2_ALIGN)        </span><span class="comment">/*!&lt; ADC conversion data alignment: left aligned (aligment on data register MSB bit 15)*/</span>
<a name="l00480"></a>00480 <span class="comment">/**</span>
<a name="l00481"></a>00481 <span class="comment">  * @}</span>
<a name="l00482"></a>00482 <span class="comment">  */</span>
<a name="l00483"></a>00483 <span class="comment"></span>
<a name="l00484"></a>00484 <span class="comment">/** @defgroup ADC_LL_EC_SCAN_SELECTION ADC instance - Scan selection</span>
<a name="l00485"></a>00485 <span class="comment">  * @{</span>
<a name="l00486"></a>00486 <span class="comment">  */</span>
<a name="l00487"></a><a class="code" href="group__ADC__LL__EC__SCAN__SELECTION.html#ga19e410759c8fcbdebf7f0d4d10b6bf4e">00487</a> <span class="preprocessor">#define LL_ADC_SEQ_SCAN_DISABLE            0x00000000U    </span><span class="comment">/*!&lt; ADC conversion is performed in unitary conversion mode (one channel converted, that defined in rank 1). Configuration of both groups regular and injected sequencers (sequence length, ...) is discarded: equivalent to length of 1 rank.*/</span>
<a name="l00488"></a><a class="code" href="group__ADC__LL__EC__SCAN__SELECTION.html#ga80fd835218759eb4252628f9af01dd1d">00488</a> <span class="preprocessor">#define LL_ADC_SEQ_SCAN_ENABLE             (ADC_CR1_SCAN) </span><span class="comment">/*!&lt; ADC conversions are performed in sequence conversions mode, according to configuration of both groups regular and injected sequencers (sequence length, ...). */</span>
<a name="l00489"></a>00489 <span class="comment">/**</span>
<a name="l00490"></a>00490 <span class="comment">  * @}</span>
<a name="l00491"></a>00491 <span class="comment">  */</span>
<a name="l00492"></a>00492 <span class="comment"></span>
<a name="l00493"></a>00493 <span class="comment">/** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups</span>
<a name="l00494"></a>00494 <span class="comment">  * @{</span>
<a name="l00495"></a>00495 <span class="comment">  */</span>
<a name="l00496"></a><a class="code" href="group__ADC__LL__EC__GROUPS.html#gaf39dfacf14bd1d1178b7cafa69d24d1d">00496</a> <span class="preprocessor">#define LL_ADC_GROUP_REGULAR               0x00000001U   </span><span class="comment">/*!&lt; ADC group regular (available on all STM32 devices) */</span>
<a name="l00497"></a><a class="code" href="group__ADC__LL__EC__GROUPS.html#gade3017ea04c39c6599957d5b82f04077">00497</a> <span class="preprocessor">#define LL_ADC_GROUP_INJECTED              0x00000002U   </span><span class="comment">/*!&lt; ADC group injected (not available on all STM32 devices)*/</span>
<a name="l00498"></a><a class="code" href="group__ADC__LL__EC__GROUPS.html#gadf73c1c1a335928ca4ff87d3401b09ab">00498</a> <span class="preprocessor">#define LL_ADC_GROUP_REGULAR_INJECTED      0x00000003U   </span><span class="comment">/*!&lt; ADC both groups regular and injected */</span>
<a name="l00499"></a>00499 <span class="comment">/**</span>
<a name="l00500"></a>00500 <span class="comment">  * @}</span>
<a name="l00501"></a>00501 <span class="comment">  */</span>
<a name="l00502"></a>00502 <span class="comment"></span>
<a name="l00503"></a>00503 <span class="comment">/** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number</span>
<a name="l00504"></a>00504 <span class="comment">  * @{</span>
<a name="l00505"></a>00505 <span class="comment">  */</span>
<a name="l00506"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga65ab7da5776ec034ad969fb6bdb23144">00506</a> <span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN0  */</span>
<a name="l00507"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga810add73c60874916547b5d8cde1970f">00507</a> <span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN1  */</span>
<a name="l00508"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#gadee2200298b004e8908c83d26dabbce5">00508</a> <span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN2  */</span>
<a name="l00509"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#gad49456a49014e2ab6fb8da3ac718d21f">00509</a> <span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN3  */</span>
<a name="l00510"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga06dec8046aed75d352d8541e64e7b3da">00510</a> <span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN4  */</span>
<a name="l00511"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#gaed34ad28fea75c6baaaba3e2c7a71c8b">00511</a> <span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN5  */</span>
<a name="l00512"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga4f460233be3024d07bad405c3c835d22">00512</a> <span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN6  */</span>
<a name="l00513"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#gac4c5065aeb7f1b18f7f3957d19ce1901">00513</a> <span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN7  */</span>
<a name="l00514"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#gaa0095223cfdf58479d1ffef2e811a26b">00514</a> <span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN8  */</span>
<a name="l00515"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga0322ab63547820a4e8c43d007a1e86d9">00515</a> <span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP)  </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN9  */</span>
<a name="l00516"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga8a2d6a4765ddedfcfba8b4ab5fcc8ea6">00516</a> <span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP) </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN10 */</span>
<a name="l00517"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga7d2c990bf0e1af4b1a827bb7ecec5a44">00517</a> <span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP) </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN11 */</span>
<a name="l00518"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga0707b9e85eb0d9981c290cfb7959abfa">00518</a> <span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP) </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN12 */</span>
<a name="l00519"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#gace8ee39580bad4a5c6ba486935e58cbb">00519</a> <span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP) </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN13 */</span>
<a name="l00520"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#gaad10ae7be97d4ce2b144ffd53cd3774b">00520</a> <span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP) </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN14 */</span>
<a name="l00521"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga71a5a4a134ece82d297e2ca65b09ddb8">00521</a> <span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP) </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN15 */</span>
<a name="l00522"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga2a94655da139c7bd8b65103f71a8d819">00522</a> <span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP) </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN16 */</span>
<a name="l00523"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga58724577e3f5127259f5d11493b2fbfc">00523</a> <span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP) </span><span class="comment">/*!&lt; ADC external channel (channel connected to GPIO pin) ADCx_IN17 */</span>
<a name="l00524"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#ga46bdc1ff0e256ee31a4cadf7e5989250">00524</a> <span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) </span><span class="comment">/*!&lt; ADC internal channel connected to VrefInt: Internal voltage reference. On STM32F1, ADC channel available only on ADC instance: ADC1. */</span>
<a name="l00525"></a><a class="code" href="group__ADC__LL__EC__CHANNEL.html#gafcc04965dbb0191c8d1e326b377c745a">00525</a> <span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) </span><span class="comment">/*!&lt; ADC internal channel connected to Temperature sensor. */</span>
<a name="l00526"></a>00526 <span class="comment">/**</span>
<a name="l00527"></a>00527 <span class="comment">  * @}</span>
<a name="l00528"></a>00528 <span class="comment">  */</span>
<a name="l00529"></a>00529 <span class="comment"></span>
<a name="l00530"></a>00530 <span class="comment">/** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source</span>
<a name="l00531"></a>00531 <span class="comment">  * @{</span>
<a name="l00532"></a>00532 <span class="comment">  */</span>
<a name="l00533"></a>00533 <span class="comment">/* ADC group regular external triggers for ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device) */</span>
<a name="l00534"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">00534</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE           (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0) </span><span class="comment">/*!&lt; ADC group regular conversion trigger internal: SW start. */</span>
<a name="l00535"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga3f60bb8af5f9c47678e785e3a2a96f2c">00535</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CR2_EXTSEL_1)                                       </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM1 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00536"></a>00536 <span class="comment">/* ADC group regular external triggers for ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device) */</span>
<a name="l00537"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga338ecdbaff3e144bf9f92b3323198ef1">00537</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH1       0x00000000U                                              </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM1 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00538"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#gac78425449f98de2bd378cbb4055328d4">00538</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CR2_EXTSEL_0)                                       </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM1 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00539"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga0cd96b28f1f907767c2f6409905fb158">00539</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)                    </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM2 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00540"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga514aa3dcb9eebf7b6762d1fdcafc7c57">00540</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CR2_EXTSEL_2)                                       </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM3 TRGO. Trigger edge set to rising edge (default setting). */</span>
<a name="l00541"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga441f7667ba7d76593058b101006148d9">00541</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0)                    </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM4 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00542"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga67c34cd6a13e26b44f01937abad442a6">00542</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1)                    </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: external interrupt line 11. Trigger edge set to rising edge (default setting). */</span>
<a name="l00543"></a>00543 <span class="preprocessor">#if defined (STM32F101xE) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="comment">/* Note: TIM8_TRGO is available on ADC1 and ADC2 only in high-density and     */</span>
<a name="l00545"></a>00545 <span class="comment">/*       XL-density devices.                                                  */</span>
<a name="l00546"></a>00546 <span class="comment">/* Note: To use TIM8_TRGO on ADC1 or ADC2, a remap of trigger must be done    */</span>
<a name="l00547"></a>00547 <span class="comment">/*       A remap of trigger must be done at top level (refer to               */</span>
<a name="l00548"></a>00548 <span class="comment">/*       AFIO peripheral).                                                    */</span>
<a name="l00549"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga11a085e349b1ae316be6b3eff5f5dffa">00549</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (LL_ADC_REG_TRIG_EXT_EXTI_LINE11)                        </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM8 TRGO. Trigger edge set to rising edge (default setting). Available only on high-density and XL-density devices. A remap of trigger must be done at top level (refer to AFIO peripheral).*/</span>
<a name="l00550"></a>00550 <span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l00551"></a>00551 <span class="preprocessor">#if defined (STM32F103xE) || defined (STM32F103xG)</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="comment">/* ADC group regular external triggers for ADC instances: ADC3 (for ADC instances ADCx available on the selected device) */</span>
<a name="l00553"></a>00553 <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_CH1       (LL_ADC_REG_TRIG_EXT_TIM1_CH1)                           </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM3 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00554"></a>00554 <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH3       (LL_ADC_REG_TRIG_EXT_TIM1_CH2)                           </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM2 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00555"></a>00555 <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_CH1       (LL_ADC_REG_TRIG_EXT_TIM2_CH2)                           </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM8 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00556"></a>00556 <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC3 (LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                          </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM8 TRGO. Trigger edge set to rising edge (default setting). */</span>
<a name="l00557"></a>00557 <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM5_CH1       (LL_ADC_REG_TRIG_EXT_TIM4_CH4)                           </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM5 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM5_CH3       (LL_ADC_REG_TRIG_EXT_EXTI_LINE11)                        </span><span class="comment">/*!&lt; ADC group regular conversion trigger from external IP: TIM5 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#endif</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00561"></a>00561 <span class="comment">  * @}</span>
<a name="l00562"></a>00562 <span class="comment">  */</span>
<a name="l00563"></a>00563 <span class="comment"></span>
<a name="l00564"></a>00564 <span class="comment">/** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge</span>
<a name="l00565"></a>00565 <span class="comment">  * @{</span>
<a name="l00566"></a>00566 <span class="comment">  */</span>
<a name="l00567"></a><a class="code" href="group__ADC__LL__EC__REG__TRIGGER__EDGE.html#ga897b5c599c19bbe54014e5e61cc637ce">00567</a> <span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         ADC_CR2_EXTTRIG                         </span><span class="comment">/*!&lt; ADC group regular conversion trigger polarity set to rising edge */</span>
<a name="l00568"></a>00568 <span class="comment">/**</span>
<a name="l00569"></a>00569 <span class="comment">  * @}</span>
<a name="l00570"></a>00570 <span class="comment">  */</span>
<a name="l00571"></a>00571 <span class="comment"></span>
<a name="l00572"></a>00572 <span class="comment">/** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode</span>
<a name="l00573"></a>00573 <span class="comment">* @{</span>
<a name="l00574"></a>00574 <span class="comment">*/</span>
<a name="l00575"></a><a class="code" href="group__ADC__LL__EC__REG__CONTINUOUS__MODE.html#ga4e47576fcc0329cd8059910d98d96d06">00575</a> <span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             0x00000000U             </span><span class="comment">/*!&lt; ADC conversions are performed in single mode: one conversion per trigger */</span>
<a name="l00576"></a><a class="code" href="group__ADC__LL__EC__REG__CONTINUOUS__MODE.html#ga2556d2b18ef7a501f177d8bb73e96236">00576</a> <span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CR2_CONT)          </span><span class="comment">/*!&lt; ADC conversions are performed in continuous mode: after the first trigger, following conversions launched successively automatically */</span>
<a name="l00577"></a>00577 <span class="comment">/**</span>
<a name="l00578"></a>00578 <span class="comment">  * @}</span>
<a name="l00579"></a>00579 <span class="comment">  */</span>
<a name="l00580"></a>00580 <span class="comment"></span>
<a name="l00581"></a>00581 <span class="comment">/** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data</span>
<a name="l00582"></a>00582 <span class="comment">  * @{</span>
<a name="l00583"></a>00583 <span class="comment">  */</span>
<a name="l00584"></a><a class="code" href="group__ADC__LL__EC__REG__DMA__TRANSFER.html#gaf1d5dbb354d4159e0b60504afb8185df">00584</a> <span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_NONE       0x00000000U              </span><span class="comment">/*!&lt; ADC conversions are not transferred by DMA */</span>
<a name="l00585"></a><a class="code" href="group__ADC__LL__EC__REG__DMA__TRANSFER.html#gaebb4b0407224c29e1733184675281124">00585</a> <span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CR2_DMA)                        </span><span class="comment">/*!&lt; ADC conversion data are transferred by DMA, in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions). This ADC mode is intended to be used with DMA mode circular. */</span>
<a name="l00586"></a>00586 <span class="comment">/**</span>
<a name="l00587"></a>00587 <span class="comment">  * @}</span>
<a name="l00588"></a>00588 <span class="comment">  */</span>
<a name="l00589"></a>00589 <span class="comment"></span>
<a name="l00590"></a>00590 <span class="comment">/** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length</span>
<a name="l00591"></a>00591 <span class="comment">  * @{</span>
<a name="l00592"></a>00592 <span class="comment">  */</span>
<a name="l00593"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga2a7652f545e01619eeb6c6266abad125">00593</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DISABLE        0x00000000U                                                 </span><span class="comment">/*!&lt; ADC group regular sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) */</span>
<a name="l00594"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaba9aa6483504ce412fef84e3cf2dd586">00594</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L_0) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 2 ranks in the sequence */</span>
<a name="l00595"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae7d83439cf87943b96824bf87edd1d85">00595</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1               ) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 3 ranks in the sequence */</span>
<a name="l00596"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga73bcb62cdd2acbca096e05256d957fcc">00596</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L_0) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 4 ranks in the sequence */</span>
<a name="l00597"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga0be51256dbbf26cc7f9bf5cba735f8b4">00597</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                              ) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 5 ranks in the sequence */</span>
<a name="l00598"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae9cfed1e9a3868eaf5d526db60fd2b6d">00598</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L_0) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 6 ranks in the sequence */</span>
<a name="l00599"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga9618f7be22a0f9d5a0d37d10deb0ed8d">00599</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 7 ranks in the sequence */</span>
<a name="l00600"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab50dd937cf25333fa2d8d36390cde22f">00600</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 8 ranks in the sequence */</span>
<a name="l00601"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7952a369ebb0715cccb6f71c7fe1591b">00601</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                             ) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 9 ranks in the sequence */</span>
<a name="l00602"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga4d84b01feda8dfcb30bacc2d5f07d1a3">00602</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L_0) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 10 ranks in the sequence */</span>
<a name="l00603"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab6b111a3b05cbd4e2f75e8e8e07c630c">00603</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1               ) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 11 ranks in the sequence */</span>
<a name="l00604"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaa94627326da9dd0af8d799da3b91b086">00604</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 12 ranks in the sequence */</span>
<a name="l00605"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7b8947b8c34fc3d4818051c04e83ba8b">00605</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                              ) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 13 ranks in the sequence */</span>
<a name="l00606"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga013964c54fbd3c7cd3c92c72c4037690">00606</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L_0) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 14 ranks in the sequence */</span>
<a name="l00607"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab9c034633c54f908a8ecc682d46e1081">00607</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 15 ranks in the sequence */</span>
<a name="l00608"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7185ebf4324a9d1a7e5e0ac194424494">00608</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span><span class="comment">/*!&lt; ADC group regular sequencer enable with 16 ranks in the sequence */</span>
<a name="l00609"></a>00609 <span class="comment">/**</span>
<a name="l00610"></a>00610 <span class="comment">  * @}</span>
<a name="l00611"></a>00611 <span class="comment">  */</span>
<a name="l00612"></a>00612 <span class="comment"></span>
<a name="l00613"></a>00613 <span class="comment">/** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode</span>
<a name="l00614"></a>00614 <span class="comment">  * @{</span>
<a name="l00615"></a>00615 <span class="comment">  */</span>
<a name="l00616"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gac9d8e2af4bdd5751042ac8687007f9a1">00616</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     0x00000000U                                                                  </span><span class="comment">/*!&lt; ADC group regular sequencer discontinuous mode disable */</span>
<a name="l00617"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae95964658c7cf4e1751191e6b55c19e6">00617</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                            ADC_CR1_DISCEN) </span><span class="comment">/*!&lt; ADC group regular sequencer discontinuous mode enable with sequence interruption every rank */</span>
<a name="l00618"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga0df9670806918ac573f46d6a545dfbaa">00618</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                        ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span><span class="comment">/*!&lt; ADC group regular sequencer discontinuous mode enabled with sequence interruption every 2 ranks */</span>
<a name="l00619"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga94d8d04c2d9c9f2f970369a0e471a5b4">00619</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                    ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) </span><span class="comment">/*!&lt; ADC group regular sequencer discontinuous mode enable with sequence interruption every 3 ranks */</span>
<a name="l00620"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga2c1e4075245d26ab3c2560b480339334">00620</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                    ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span><span class="comment">/*!&lt; ADC group regular sequencer discontinuous mode enable with sequence interruption every 4 ranks */</span>
<a name="l00621"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae4893fb7d8aaa402982aa17dbb13f4f0">00621</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CR1_DISCNUM_2                                         | ADC_CR1_DISCEN) </span><span class="comment">/*!&lt; ADC group regular sequencer discontinuous mode enable with sequence interruption every 5 ranks */</span>
<a name="l00622"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga57247acf7e195810b9dc682626acf317">00622</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CR1_DISCNUM_2                     | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span><span class="comment">/*!&lt; ADC group regular sequencer discontinuous mode enable with sequence interruption every 6 ranks */</span>
<a name="l00623"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gaf8557000a6791bfa5409249cc63f8a20">00623</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) </span><span class="comment">/*!&lt; ADC group regular sequencer discontinuous mode enable with sequence interruption every 7 ranks */</span>
<a name="l00624"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gada253f7e342eb5ced2cc20b8271bd699">00624</a> <span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span><span class="comment">/*!&lt; ADC group regular sequencer discontinuous mode enable with sequence interruption every 8 ranks */</span>
<a name="l00625"></a>00625 <span class="comment">/**</span>
<a name="l00626"></a>00626 <span class="comment">  * @}</span>
<a name="l00627"></a>00627 <span class="comment">  */</span>
<a name="l00628"></a>00628 <span class="comment"></span>
<a name="l00629"></a>00629 <span class="comment">/** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks</span>
<a name="l00630"></a>00630 <span class="comment">  * @{</span>
<a name="l00631"></a>00631 <span class="comment">  */</span>
<a name="l00632"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gaedd844c8d1ea5401d7fd496c7e658cb0">00632</a> <span class="preprocessor">#define LL_ADC_REG_RANK_1                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)  </span><span class="comment">/*!&lt; ADC group regular sequencer rank 1 */</span>
<a name="l00633"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga2a2e243bc7bb004ebbf37ea61e068198">00633</a> <span class="preprocessor">#define LL_ADC_REG_RANK_2                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)  </span><span class="comment">/*!&lt; ADC group regular sequencer rank 2 */</span>
<a name="l00634"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga239a6e1946db00d0f8106441d328487c">00634</a> <span class="preprocessor">#define LL_ADC_REG_RANK_3                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)  </span><span class="comment">/*!&lt; ADC group regular sequencer rank 3 */</span>
<a name="l00635"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gacf702cfb0fd8aa62bc866910db904192">00635</a> <span class="preprocessor">#define LL_ADC_REG_RANK_4                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)  </span><span class="comment">/*!&lt; ADC group regular sequencer rank 4 */</span>
<a name="l00636"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga0c65e652c7815ef5a1c21c2ea81e99a4">00636</a> <span class="preprocessor">#define LL_ADC_REG_RANK_5                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)  </span><span class="comment">/*!&lt; ADC group regular sequencer rank 5 */</span>
<a name="l00637"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga1be6af93286e32cd24610f2693ca6c77">00637</a> <span class="preprocessor">#define LL_ADC_REG_RANK_6                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)  </span><span class="comment">/*!&lt; ADC group regular sequencer rank 6 */</span>
<a name="l00638"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga2f7a46b7917da8147fe9e5ac2694c9e7">00638</a> <span class="preprocessor">#define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)  </span><span class="comment">/*!&lt; ADC group regular sequencer rank 7 */</span>
<a name="l00639"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gade6f3c97ecc71bb512e818521551c203">00639</a> <span class="preprocessor">#define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)  </span><span class="comment">/*!&lt; ADC group regular sequencer rank 8 */</span>
<a name="l00640"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga3c874907e00421fef0f343244c1c80f8">00640</a> <span class="preprocessor">#define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)  </span><span class="comment">/*!&lt; ADC group regular sequencer rank 9 */</span>
<a name="l00641"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga08ed714d2308f4d94891de6eabfc9942">00641</a> <span class="preprocessor">#define LL_ADC_REG_RANK_10                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) </span><span class="comment">/*!&lt; ADC group regular sequencer rank 10 */</span>
<a name="l00642"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gae9faa41c4b56134dc425ef1f35a97c15">00642</a> <span class="preprocessor">#define LL_ADC_REG_RANK_11                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) </span><span class="comment">/*!&lt; ADC group regular sequencer rank 11 */</span>
<a name="l00643"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga9f69de14b277fbbda520d4818ade99a2">00643</a> <span class="preprocessor">#define LL_ADC_REG_RANK_12                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) </span><span class="comment">/*!&lt; ADC group regular sequencer rank 12 */</span>
<a name="l00644"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gaa1ad80bbc08f88a3fe817b7200fb2e7f">00644</a> <span class="preprocessor">#define LL_ADC_REG_RANK_13                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) </span><span class="comment">/*!&lt; ADC group regular sequencer rank 13 */</span>
<a name="l00645"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga54113f00c0b8d8183457fc6aa864e381">00645</a> <span class="preprocessor">#define LL_ADC_REG_RANK_14                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) </span><span class="comment">/*!&lt; ADC group regular sequencer rank 14 */</span>
<a name="l00646"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gacb691c227a320b2829c40bdb5b0ce669">00646</a> <span class="preprocessor">#define LL_ADC_REG_RANK_15                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) </span><span class="comment">/*!&lt; ADC group regular sequencer rank 15 */</span>
<a name="l00647"></a><a class="code" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga1da1070538e36e4532076a8a465925c1">00647</a> <span class="preprocessor">#define LL_ADC_REG_RANK_16                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) </span><span class="comment">/*!&lt; ADC group regular sequencer rank 16 */</span>
<a name="l00648"></a>00648 <span class="comment">/**</span>
<a name="l00649"></a>00649 <span class="comment">  * @}</span>
<a name="l00650"></a>00650 <span class="comment">  */</span>
<a name="l00651"></a>00651 <span class="comment"></span>
<a name="l00652"></a>00652 <span class="comment">/** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source</span>
<a name="l00653"></a>00653 <span class="comment">  * @{</span>
<a name="l00654"></a>00654 <span class="comment">  */</span>
<a name="l00655"></a>00655 <span class="comment">/* ADC group injected external triggers for ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device) */</span>
<a name="l00656"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#ga59323553c029c5328dc8d5328ac9b4fc">00656</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_SOFTWARE           (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0) </span><span class="comment">/*!&lt; ADC group injected conversion trigger internal: SW start. */</span>
<a name="l00657"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#ga444f44f9a59b9f5b4b65cade19d3b991">00657</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      0x00000000U                                                 </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM1 TRGO. Trigger edge set to rising edge (default setting). */</span>
<a name="l00658"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#gac42274bd30139c76977dc48de95dc883">00658</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_CR2_JEXTSEL_0)                                         </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM1 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00659"></a>00659 <span class="comment">/* ADC group injected external triggers for ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device) */</span>
<a name="l00660"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#ga288ac33597d415deeaf37712e2cd4a8b">00660</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_CR2_JEXTSEL_1)                                         </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM2 TRGO. Trigger edge set to rising edge (default setting). */</span>
<a name="l00661"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#gadd9779f015ca96c23d88d319b950ad47">00661</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0)                     </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM2 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00662"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#ga48654a63a2aed97eb3fc3cc511eea09c">00662</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_CR2_JEXTSEL_2)                                         </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM3 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00663"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#ga7548823639fdd75e2e8e92be9a556d6b">00663</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0)                     </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM4 TRGO. Trigger edge set to rising edge (default setting). */</span>
<a name="l00664"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#ga89d06173409bc0bf2f12cdfa2e104f2b">00664</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1)                     </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: external interrupt line 15. Trigger edge set to rising edge (default setting). */</span>
<a name="l00665"></a>00665 <span class="preprocessor">#if defined (STM32F101xE) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="comment">/* Note: TIM8_CH4 is available on ADC1 and ADC2 only in high-density and      */</span>
<a name="l00667"></a>00667 <span class="comment">/*       XL-density devices.                                                  */</span>
<a name="l00668"></a>00668 <span class="comment">/* Note: To use TIM8_TRGO on ADC1 or ADC2, a remap of trigger must be done    */</span>
<a name="l00669"></a>00669 <span class="comment">/*       A remap of trigger must be done at top level (refer to               */</span>
<a name="l00670"></a>00670 <span class="comment">/*       AFIO peripheral).                                                    */</span>
<a name="l00671"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#gab04f57a105a5329f6ae33c7aebf261d6">00671</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4        (LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)                          </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM8 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). Available only on high-density and XL-density devices. A remap of trigger must be done at top level (refer to AFIO peripheral). */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l00673"></a>00673 <span class="preprocessor">#if defined (STM32F103xE) || defined (STM32F103xG)</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span><span class="comment">/* ADC group injected external triggers for ADC instances: ADC3 (for ADC instances ADCx available on the selected device) */</span>
<a name="l00675"></a>00675 <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_CH3        (LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                            </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM4 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00676"></a>00676 <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH2        (LL_ADC_INJ_TRIG_EXT_TIM2_CH1)                             </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM8 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00677"></a>00677 <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4_ADC3   (LL_ADC_INJ_TRIG_EXT_TIM3_CH4)                             </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM8 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00678"></a>00678 <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM5_TRGO       (LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                            </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM5 TRGO. Trigger edge set to rising edge (default setting). */</span>
<a name="l00679"></a>00679 <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM5_CH4        (LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)                          </span><span class="comment">/*!&lt; ADC group injected conversion trigger from external IP: TIM5 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */</span>
<a name="l00680"></a>00680 <span class="preprocessor">#endif</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00682"></a>00682 <span class="comment">  * @}</span>
<a name="l00683"></a>00683 <span class="comment">  */</span>
<a name="l00684"></a>00684 <span class="comment"></span>
<a name="l00685"></a>00685 <span class="comment">/** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge</span>
<a name="l00686"></a>00686 <span class="comment">  * @{</span>
<a name="l00687"></a>00687 <span class="comment">  */</span>
<a name="l00688"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__EDGE.html#ga7f4d0069a767e1317e4a4eab372c910d">00688</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISING         ADC_CR2_JEXTTRIG                        </span><span class="comment">/*!&lt; ADC group injected conversion trigger polarity set to rising edge */</span>
<a name="l00689"></a>00689 <span class="comment">/**</span>
<a name="l00690"></a>00690 <span class="comment">  * @}</span>
<a name="l00691"></a>00691 <span class="comment">  */</span>
<a name="l00692"></a>00692 <span class="comment"></span>
<a name="l00693"></a>00693 <span class="comment">/** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode</span>
<a name="l00694"></a>00694 <span class="comment">* @{</span>
<a name="l00695"></a>00695 <span class="comment">*/</span>
<a name="l00696"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIG__AUTO.html#ga497d56b9938e64af3814840fefc57a54">00696</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_INDEPENDENT        0x00000000U            </span><span class="comment">/*!&lt; ADC group injected conversion trigger independent. Setting mandatory if ADC group injected injected trigger source is set to an external trigger. */</span>
<a name="l00697"></a><a class="code" href="group__ADC__LL__EC__INJ__TRIG__AUTO.html#ga82fe4aa71d7775477476c579b68f81a4">00697</a> <span class="preprocessor">#define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CR1_JAUTO)        </span><span class="comment">/*!&lt; ADC group injected conversion trigger from ADC group regular. Setting compliant only with group injected trigger source set to SW start, without any further action on  ADC group injected conversion start or stop: in this case, ADC group injected is controlled only from ADC group regular. */</span>
<a name="l00698"></a>00698 <span class="comment">/**</span>
<a name="l00699"></a>00699 <span class="comment">  * @}</span>
<a name="l00700"></a>00700 <span class="comment">  */</span>
<a name="l00701"></a>00701 
<a name="l00702"></a>00702 <span class="comment"></span>
<a name="l00703"></a>00703 <span class="comment">/** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length</span>
<a name="l00704"></a>00704 <span class="comment">  * @{</span>
<a name="l00705"></a>00705 <span class="comment">  */</span>
<a name="l00706"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__SCAN__LENGTH.html#gaa2f63cfa4df8b648da32e2d480ffde33">00706</a> <span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_DISABLE        0x00000000U                     </span><span class="comment">/*!&lt; ADC group injected sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) */</span>
<a name="l00707"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__SCAN__LENGTH.html#ga4279448119a91fff7c6687e88fd196ba">00707</a> <span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) </span><span class="comment">/*!&lt; ADC group injected sequencer enable with 2 ranks in the sequence */</span>
<a name="l00708"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__SCAN__LENGTH.html#ga21c31b7bf4d4fbb56c65d8e5f8b8ed73">00708</a> <span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) </span><span class="comment">/*!&lt; ADC group injected sequencer enable with 3 ranks in the sequence */</span>
<a name="l00709"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__SCAN__LENGTH.html#gaf20797c238f2fe69b562e4917a22b5e5">00709</a> <span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) </span><span class="comment">/*!&lt; ADC group injected sequencer enable with 4 ranks in the sequence */</span>
<a name="l00710"></a>00710 <span class="comment">/**</span>
<a name="l00711"></a>00711 <span class="comment">  * @}</span>
<a name="l00712"></a>00712 <span class="comment">  */</span>
<a name="l00713"></a>00713 <span class="comment"></span>
<a name="l00714"></a>00714 <span class="comment">/** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode</span>
<a name="l00715"></a>00715 <span class="comment">  * @{</span>
<a name="l00716"></a>00716 <span class="comment">  */</span>
<a name="l00717"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__DISCONT__MODE.html#ga9b8c280d34aa8a4a31a9c6ddb424d007">00717</a> <span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_DISABLE     0x00000000U            </span><span class="comment">/*!&lt; ADC group injected sequencer discontinuous mode disable */</span>
<a name="l00718"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__DISCONT__MODE.html#ga5ff9f7edae2886d653d2c036068cd6c1">00718</a> <span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CR1_JDISCEN)      </span><span class="comment">/*!&lt; ADC group injected sequencer discontinuous mode enable with sequence interruption every rank */</span>
<a name="l00719"></a>00719 <span class="comment">/**</span>
<a name="l00720"></a>00720 <span class="comment">  * @}</span>
<a name="l00721"></a>00721 <span class="comment">  */</span>
<a name="l00722"></a>00722 <span class="comment"></span>
<a name="l00723"></a>00723 <span class="comment">/** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks</span>
<a name="l00724"></a>00724 <span class="comment">  * @{</span>
<a name="l00725"></a>00725 <span class="comment">  */</span>
<a name="l00726"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__RANKS.html#ga9acd3e701d4a350dc1c4a93bb2d86eec">00726</a> <span class="preprocessor">#define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_JOFR1_REGOFFSET | 0x00000001U) </span><span class="comment">/*!&lt; ADC group injected sequencer rank 1 */</span>
<a name="l00727"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__RANKS.html#ga976bd17b85cc7d15324f9007f0ec2161">00727</a> <span class="preprocessor">#define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_JOFR2_REGOFFSET | 0x00000002U) </span><span class="comment">/*!&lt; ADC group injected sequencer rank 2 */</span>
<a name="l00728"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__RANKS.html#gaba0e5784fb0e4d4648b3a346199d022a">00728</a> <span class="preprocessor">#define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_JOFR3_REGOFFSET | 0x00000003U) </span><span class="comment">/*!&lt; ADC group injected sequencer rank 3 */</span>
<a name="l00729"></a><a class="code" href="group__ADC__LL__EC__INJ__SEQ__RANKS.html#gab84a39b7e109641493e524c9437110a1">00729</a> <span class="preprocessor">#define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_JOFR4_REGOFFSET | 0x00000004U) </span><span class="comment">/*!&lt; ADC group injected sequencer rank 4 */</span>
<a name="l00730"></a>00730 <span class="comment">/**</span>
<a name="l00731"></a>00731 <span class="comment">  * @}</span>
<a name="l00732"></a>00732 <span class="comment">  */</span>
<a name="l00733"></a>00733 <span class="comment"></span>
<a name="l00734"></a>00734 <span class="comment">/** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time</span>
<a name="l00735"></a>00735 <span class="comment">  * @{</span>
<a name="l00736"></a>00736 <span class="comment">  */</span>
<a name="l00737"></a><a class="code" href="group__ADC__LL__EC__CHANNEL__SAMPLINGTIME.html#gaea17259945cc5fd3088386221728c013">00737</a> <span class="preprocessor">#define LL_ADC_SAMPLINGTIME_1CYCLE_5       0x00000000U                                              </span><span class="comment">/*!&lt; Sampling time 1.5 ADC clock cycle */</span>
<a name="l00738"></a><a class="code" href="group__ADC__LL__EC__CHANNEL__SAMPLINGTIME.html#ga7f881cd5d74a2076990015ef22e0468e">00738</a> <span class="preprocessor">#define LL_ADC_SAMPLINGTIME_7CYCLES_5      (ADC_SMPR2_SMP0_0)                                       </span><span class="comment">/*!&lt; Sampling time 7.5 ADC clock cycles */</span>
<a name="l00739"></a><a class="code" href="group__ADC__LL__EC__CHANNEL__SAMPLINGTIME.html#ga3c0119c271a228a68f1ecaf5bb65a073">00739</a> <span class="preprocessor">#define LL_ADC_SAMPLINGTIME_13CYCLES_5     (ADC_SMPR2_SMP0_1)                                       </span><span class="comment">/*!&lt; Sampling time 13.5 ADC clock cycles */</span>
<a name="l00740"></a><a class="code" href="group__ADC__LL__EC__CHANNEL__SAMPLINGTIME.html#ga4f23d0131bf9c7470e83eeea39974b07">00740</a> <span class="preprocessor">#define LL_ADC_SAMPLINGTIME_28CYCLES_5     (ADC_SMPR2_SMP0_1 | ADC_SMPR2_SMP0_0)                    </span><span class="comment">/*!&lt; Sampling time 28.5 ADC clock cycles */</span>
<a name="l00741"></a><a class="code" href="group__ADC__LL__EC__CHANNEL__SAMPLINGTIME.html#gad574897ca7f58a2dd84d5405ce0579ed">00741</a> <span class="preprocessor">#define LL_ADC_SAMPLINGTIME_41CYCLES_5     (ADC_SMPR2_SMP0_2)                                       </span><span class="comment">/*!&lt; Sampling time 41.5 ADC clock cycles */</span>
<a name="l00742"></a><a class="code" href="group__ADC__LL__EC__CHANNEL__SAMPLINGTIME.html#ga64dce53b6b0466c99a2cd1a9fb4db1d8">00742</a> <span class="preprocessor">#define LL_ADC_SAMPLINGTIME_55CYCLES_5     (ADC_SMPR2_SMP0_2 | ADC_SMPR2_SMP0_0)                    </span><span class="comment">/*!&lt; Sampling time 55.5 ADC clock cycles */</span>
<a name="l00743"></a><a class="code" href="group__ADC__LL__EC__CHANNEL__SAMPLINGTIME.html#ga20c8d451024bc18921ce14b8fb60e9d5">00743</a> <span class="preprocessor">#define LL_ADC_SAMPLINGTIME_71CYCLES_5     (ADC_SMPR2_SMP0_2 | ADC_SMPR2_SMP0_1)                    </span><span class="comment">/*!&lt; Sampling time 71.5 ADC clock cycles */</span>
<a name="l00744"></a><a class="code" href="group__ADC__LL__EC__CHANNEL__SAMPLINGTIME.html#gaa07b7cf20039769b60c6c56841c991bc">00744</a> <span class="preprocessor">#define LL_ADC_SAMPLINGTIME_239CYCLES_5    (ADC_SMPR2_SMP0_2 | ADC_SMPR2_SMP0_1 | ADC_SMPR2_SMP0_0) </span><span class="comment">/*!&lt; Sampling time 239.5 ADC clock cycles */</span>
<a name="l00745"></a>00745 <span class="comment">/**</span>
<a name="l00746"></a>00746 <span class="comment">  * @}</span>
<a name="l00747"></a>00747 <span class="comment">  */</span>
<a name="l00748"></a>00748 <span class="comment"></span>
<a name="l00749"></a>00749 <span class="comment">/** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number</span>
<a name="l00750"></a>00750 <span class="comment">  * @{</span>
<a name="l00751"></a>00751 <span class="comment">  */</span>
<a name="l00752"></a><a class="code" href="group__ADC__LL__EC__AWD__NUMBER.html#gad3230697b5b298df7e663ec1a0fc2de6">00752</a> <span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) </span><span class="comment">/*!&lt; ADC analog watchdog number 1 */</span>
<a name="l00753"></a>00753 <span class="comment">/**</span>
<a name="l00754"></a>00754 <span class="comment">  * @}</span>
<a name="l00755"></a>00755 <span class="comment">  */</span>
<a name="l00756"></a>00756 <span class="comment"></span>
<a name="l00757"></a>00757 <span class="comment">/** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels</span>
<a name="l00758"></a>00758 <span class="comment">  * @{</span>
<a name="l00759"></a>00759 <span class="comment">  */</span>
<a name="l00760"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga9ebfe5a499db40f87b9eb9e98d56f08f">00760</a> <span class="preprocessor">#define LL_ADC_AWD_DISABLE                 0x00000000U                                                                                   </span><span class="comment">/*!&lt; ADC analog watchdog monitoring disabled */</span>
<a name="l00761"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga75ca2706e687106e85561262998c2577">00761</a> <span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (                                                             ADC_CR1_AWDEN                 ) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of all channels, converted by group regular only */</span>
<a name="l00762"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga477665ceb4983b24435d4d703e94c723">00762</a> <span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_INJ        (                                            ADC_CR1_JAWDEN                                 ) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of all channels, converted by group injected only */</span>
<a name="l00763"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gae03a54e862957504f04ed2178588cf07">00763</a> <span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (                                            ADC_CR1_JAWDEN | ADC_CR1_AWDEN                 ) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of all channels, converted by either group regular or injected */</span>
<a name="l00764"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga255bae5c5f9e9368f18090b0698d2e22">00764</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by group regular only */</span>
<a name="l00765"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga5466ee77166acc3c0ee9c68f7a869901">00765</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by group injected only */</span>
<a name="l00766"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gaadda84b13fe1341b10845a7603f35060">00766</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by either group regular or injected */</span>
<a name="l00767"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga645eebdc1ba871fc2793c208cf8e9a5b">00767</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by group regular only */</span>
<a name="l00768"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga4ff35f980baa695ae3e32abab24b888a">00768</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by group injected only */</span>
<a name="l00769"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga7e2785f112eefda9dddd3de9e4d592d7">00769</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by either group regular or injected */</span>
<a name="l00770"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga32093a0d9f2956b7be9b6dd918671aab">00770</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by group regular only */</span>
<a name="l00771"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga0455b0abac99da9705a5c82749f3d111">00771</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by group injected only */</span>
<a name="l00772"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga90ab41519bc8be8795b6687d6bf9bbb0">00772</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by either group regular or injected */</span>
<a name="l00773"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga09ae45d1567b23fccf0fd47fe9145904">00773</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by group regular only */</span>
<a name="l00774"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gaf674bbe70ae2ace7fb99f4a27de7063b">00774</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by group injected only */</span>
<a name="l00775"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga1b2bc279bbaa5a20a0f081c60926c2b1">00775</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by either group regular or injected */</span>
<a name="l00776"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga83074f9f9f4cefbf52005a946b26f570">00776</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by group regular only */</span>
<a name="l00777"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gadf5731060c7a5781a2a9770942f23ae1">00777</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by group injected only */</span>
<a name="l00778"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga7eee17f245d84e34cf41299b53e5acbd">00778</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by either group regular or injected */</span>
<a name="l00779"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga89c0bc1e591b8aebe6a4783c7dc6ad15">00779</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by group regular only */</span>
<a name="l00780"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga2bf527b9b770ee71057102a9288bc79c">00780</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by group injected only */</span>
<a name="l00781"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gadcf4b1d9d1dd971ab542cd615cf1bb06">00781</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by either group regular or injected */</span>
<a name="l00782"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga06423213ad952e3fdf6717a1ea766cca">00782</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by group regular only */</span>
<a name="l00783"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga28fc2d6a43e7beb60d2f6050ebaf90a0">00783</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by group injected only */</span>
<a name="l00784"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga6a5f5094cda9d7c63b2f599ec4a39bef">00784</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by either group regular or injected */</span>
<a name="l00785"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga34a076cfbb9e03670631789f089aec97">00785</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by group regular only */</span>
<a name="l00786"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gad0b46ff84613efcedcd48cbef05db5f9">00786</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by group injected only */</span>
<a name="l00787"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga7b06c6c344e04abe41af739087794309">00787</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by either group regular or injected */</span>
<a name="l00788"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga4d9a91e8483fb73cc07bd3d084fed969">00788</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by group regular only */</span>
<a name="l00789"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga2f063978ee2792f146d9cb6ad4a3214c">00789</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by group injected only */</span>
<a name="l00790"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga1b8789fa9286ed933be0d5bd5bba3124">00790</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by either group regular or injected */</span>
<a name="l00791"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gac239050c45c3ac127499204abd0fc24f">00791</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by group regular only */</span>
<a name="l00792"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga1120253ba14cc0619e197d6bdbd51b32">00792</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by group injected only */</span>
<a name="l00793"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gac01ae56de33e5e18190869e1f385bc39">00793</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by either group regular or injected */</span>
<a name="l00794"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga45ff20ba9bf17c1530d9b88e8b16a2b0">00794</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by group regular only */</span>
<a name="l00795"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga3464c8f012cbd853c8d48c22ff386d33">00795</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by group injected only */</span>
<a name="l00796"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gaa844fecac50587cf12dc8685e7d8f1e2">00796</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by either group regular or injected */</span>
<a name="l00797"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gafed1585c005b7a6d2fbe1f8c905491eb">00797</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by group regular only */</span>
<a name="l00798"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga956418db427b438ee77e613b29d71d8f">00798</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by group injected only */</span>
<a name="l00799"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gadcb3b8a2980264804d81b736d2bcc0e8">00799</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by either group regular or injected */</span>
<a name="l00800"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gae2c2602752f435f321f158564571e377">00800</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by group regular only */</span>
<a name="l00801"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga498293bde174d8827681c1f5d04154c4">00801</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by group injected only */</span>
<a name="l00802"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gad7e2c72c572881056ba7b4e143476760">00802</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by either group regular or injected */</span>
<a name="l00803"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga236301b36b921d6425e02bb4f5ecd3ac">00803</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by group regular only */</span>
<a name="l00804"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga52827d83af2b92e31f1b7f4d283950df">00804</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by group injected only */</span>
<a name="l00805"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga3007f509eed4b057b08be8be895ac52b">00805</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by either group regular or injected */</span>
<a name="l00806"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga1117c07106022c579f87ae7d664f1fce">00806</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by group regular only */</span>
<a name="l00807"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga48b6cab808b3c1d629c2d457f0217290">00807</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by group injected only */</span>
<a name="l00808"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gac1dfab342801edf23d8813e836cac355">00808</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by either group regular or injected */</span>
<a name="l00809"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gaf21d41b3ac5e8982f03f0ec6c8bc9012">00809</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by group regular only */</span>
<a name="l00810"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga578ce840cb0bcd78828aa9d9824071f3">00810</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by group injected only */</span>
<a name="l00811"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga031a9a5f553f8582352221161c11b89e">00811</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by either group regular or injected */</span>
<a name="l00812"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga93d9c1aa54330c6b0ff8f49a57851d55">00812</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by group regular only */</span>
<a name="l00813"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gaa6e7f9769c6110067ac65ae3a5fb7ca2">00813</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by group injected only */</span>
<a name="l00814"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga379f30a806784636a0f851768e6f6452">00814</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by either group regular or injected */</span>
<a name="l00815"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga72747c23175fb5867967f465ea0485d6">00815</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by group regular only */</span>
<a name="l00816"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga2a49475b98761b2322c39a9f1025ea71">00816</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by group injected only */</span>
<a name="l00817"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gae8a8c3058c40854280e2e235c9de167a">00817</a> <span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by either group regular or injected */</span>
<a name="l00818"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gae6bf344a37d002a57e9b9b4e749eeff8">00818</a> <span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group regular only */</span>
<a name="l00819"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gafbb4d421f2c85360b559a2c6829840ad">00819</a> <span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group injected only */</span>
<a name="l00820"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga1fd7287ac44177a92067f095bfd16d83">00820</a> <span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by either group regular or injected */</span>
<a name="l00821"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#ga7d3ccd25179002a95f06ea3b1e84ba2d">00821</a> <span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group regular only */</span>
<a name="l00822"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gae2f25aa60ff0287dd6630265890c9a99">00822</a> <span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group injected only */</span>
<a name="l00823"></a><a class="code" href="group__ADC__LL__EC__AWD__CHANNELS.html#gaaed7a17024fef86c233ce4fba4fc7cf7">00823</a> <span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span><span class="comment">/*!&lt; ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by either group regular or injected */</span>
<a name="l00824"></a>00824 <span class="comment">/**</span>
<a name="l00825"></a>00825 <span class="comment">  * @}</span>
<a name="l00826"></a>00826 <span class="comment">  */</span>
<a name="l00827"></a>00827 <span class="comment"></span>
<a name="l00828"></a>00828 <span class="comment">/** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds</span>
<a name="l00829"></a>00829 <span class="comment">  * @{</span>
<a name="l00830"></a>00830 <span class="comment">  */</span>
<a name="l00831"></a><a class="code" href="group__ADC__LL__EC__AWD__THRESHOLDS.html#gafcbab650f422dc97e3a7937adff244b6">00831</a> <span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_AWD_TR1_HIGH_REGOFFSET) </span><span class="comment">/*!&lt; ADC analog watchdog threshold high */</span>
<a name="l00832"></a><a class="code" href="group__ADC__LL__EC__AWD__THRESHOLDS.html#gad714d9676b4e47368ea59423fb9bafed">00832</a> <span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (ADC_AWD_TR1_LOW_REGOFFSET)  </span><span class="comment">/*!&lt; ADC analog watchdog threshold low */</span>
<a name="l00833"></a>00833 <span class="comment">/**</span>
<a name="l00834"></a>00834 <span class="comment">  * @}</span>
<a name="l00835"></a>00835 <span class="comment">  */</span>
<a name="l00836"></a>00836 
<a name="l00837"></a>00837 <span class="preprocessor">#if !defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="comment">/** @defgroup ADC_LL_EC_MULTI_MODE Multimode - Mode</span>
<a name="l00839"></a>00839 <span class="comment">  * @{</span>
<a name="l00840"></a>00840 <span class="comment">  */</span>
<a name="l00841"></a>00841 <span class="preprocessor">#define LL_ADC_MULTI_INDEPENDENT              0x00000000U                                                         </span><span class="comment">/*!&lt; ADC dual mode disabled (ADC independent mode) */</span>
<a name="l00842"></a>00842 <span class="comment">/**</span>
<a name="l00843"></a>00843 <span class="comment">  * @}</span>
<a name="l00844"></a>00844 <span class="comment">  */</span>
<a name="l00845"></a>00845 <span class="preprocessor">#endif</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="comment">/** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode</span>
<a name="l00848"></a>00848 <span class="comment">  * @{</span>
<a name="l00849"></a>00849 <span class="comment">  */</span>
<a name="l00850"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#gac2fc08072a3bb2b5e097a52ebf24facc">00850</a> <span class="preprocessor">#define LL_ADC_MULTI_INDEPENDENT              0x00000000U                                                                     </span><span class="comment">/*!&lt; ADC dual mode disabled (ADC independent mode) */</span>
<a name="l00851"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#ga25a28032bec7d54ef2a7a518f7b64424">00851</a> <span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIMULT          (                    ADC_CR1_DUALMOD_2 | ADC_CR1_DUALMOD_1                    ) </span><span class="comment">/*!&lt; ADC dual mode enabled: group regular simultaneous */</span>
<a name="l00852"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#ga3196b34de93c504e692fff0bfa78f955">00852</a> <span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTERL_FAST     (                    ADC_CR1_DUALMOD_2 | ADC_CR1_DUALMOD_1 | ADC_CR1_DUALMOD_0) </span><span class="comment">/*!&lt; ADC dual mode enabled: Combined group regular interleaved fast (delay between ADC sampling phases: 7 ADC clock cycles) (equivalent to multimode sampling delay set to &quot;LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES&quot; on other STM32 devices)) */</span>
<a name="l00853"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#gaaee17e5da8f20f1a9fd22c8c0800c084">00853</a> <span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTERL_SLOW     (ADC_CR1_DUALMOD_3                                                            ) </span><span class="comment">/*!&lt; ADC dual mode enabled: Combined group regular interleaved slow (delay between ADC sampling phases: 14 ADC clock cycles) (equivalent to multimode sampling delay set to &quot;LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES&quot; on other STM32 devices)) */</span>
<a name="l00854"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#ga466834ec5a918027dfa758d0c4ebd829">00854</a> <span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_SIMULT          (                    ADC_CR1_DUALMOD_2                     | ADC_CR1_DUALMOD_0) </span><span class="comment">/*!&lt; ADC dual mode enabled: group injected simultaneous slow (delay between ADC sampling phases: 14 ADC clock cycles) (equivalent to multimode sampling delay set to &quot;LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES&quot; on other STM32 devices)) */</span>
<a name="l00855"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#gaedd1f609887cf62ef92d174164d73527">00855</a> <span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_ALTERN          (ADC_CR1_DUALMOD_3                                         | ADC_CR1_DUALMOD_0) </span><span class="comment">/*!&lt; ADC dual mode enabled: group injected alternate trigger. Works only with external triggers (not internal SW start) */</span>
<a name="l00856"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#gacf3ec5421217f18bca8a7061ec81237a">00856</a> <span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM     (                                                            ADC_CR1_DUALMOD_0) </span><span class="comment">/*!&lt; ADC dual mode enabled: Combined group regular simultaneous + group injected simultaneous */</span>
<a name="l00857"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#gad970868c4b6bc64b6deba5f5b70b5339">00857</a> <span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT     (                                        ADC_CR1_DUALMOD_1                    ) </span><span class="comment">/*!&lt; ADC dual mode enabled: Combined group regular simultaneous + group injected alternate trigger */</span>
<a name="l00858"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#ga74f579385679c55aa7e9e8cad09df92c">00858</a> <span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTFAST_INJ_SIM (                                        ADC_CR1_DUALMOD_1 | ADC_CR1_DUALMOD_0) </span><span class="comment">/*!&lt; ADC dual mode enabled: Combined group regular interleaved fast (delay between ADC sampling phases: 7 ADC clock cycles) + group injected simultaneous */</span>
<a name="l00859"></a><a class="code" href="group__ADC__LL__EC__MULTI__MODE.html#ga119b5f07682c5c5242c5043f0119e9bb">00859</a> <span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTSLOW_INJ_SIM (                    ADC_CR1_DUALMOD_2                                        ) </span><span class="comment">/*!&lt; ADC dual mode enabled: Combined group regular interleaved slow (delay between ADC sampling phases: 14 ADC clock cycles) + group injected simultaneous */</span>
<a name="l00860"></a>00860 <span class="comment"></span>
<a name="l00861"></a>00861 <span class="comment">/**</span>
<a name="l00862"></a>00862 <span class="comment">  * @}</span>
<a name="l00863"></a>00863 <span class="comment">  */</span>
<a name="l00864"></a>00864 <span class="comment"></span>
<a name="l00865"></a>00865 <span class="comment">/** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave</span>
<a name="l00866"></a>00866 <span class="comment">  * @{</span>
<a name="l00867"></a>00867 <span class="comment">  */</span>
<a name="l00868"></a><a class="code" href="group__ADC__LL__EC__MULTI__MASTER__SLAVE.html#gad3540a8cedf792f06f558b2f68a0d6a1">00868</a> <span class="preprocessor">#define LL_ADC_MULTI_MASTER                (                  ADC_DR_DATA) </span><span class="comment">/*!&lt; In multimode, selection among several ADC instances: ADC master */</span>
<a name="l00869"></a><a class="code" href="group__ADC__LL__EC__MULTI__MASTER__SLAVE.html#ga457b6bf1afeb9e7741a01bf6af5eec08">00869</a> <span class="preprocessor">#define LL_ADC_MULTI_SLAVE                 (ADC_DR_ADC2DATA              ) </span><span class="comment">/*!&lt; In multimode, selection among several ADC instances: ADC slave */</span>
<a name="l00870"></a><a class="code" href="group__ADC__LL__EC__MULTI__MASTER__SLAVE.html#gabf0db3bbfff593017a1475d4a3dee8b3">00870</a> <span class="preprocessor">#define LL_ADC_MULTI_MASTER_SLAVE          (ADC_DR_ADC2DATA | ADC_DR_DATA) </span><span class="comment">/*!&lt; In multimode, selection among several ADC instances: both ADC master and ADC slave */</span>
<a name="l00871"></a>00871 <span class="comment">/**</span>
<a name="l00872"></a>00872 <span class="comment">  * @}</span>
<a name="l00873"></a>00873 <span class="comment">  */</span>
<a name="l00874"></a>00874 
<a name="l00875"></a>00875 <span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span>
<a name="l00876"></a>00876 
<a name="l00877"></a>00877 <span class="comment"></span>
<a name="l00878"></a>00878 <span class="comment">/** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays</span>
<a name="l00879"></a>00879 <span class="comment">  * @note   Only ADC IP HW delays are defined in ADC LL driver driver,</span>
<a name="l00880"></a>00880 <span class="comment">  *         not timeout values.</span>
<a name="l00881"></a>00881 <span class="comment">  *         For details on delays values, refer to descriptions in source code</span>
<a name="l00882"></a>00882 <span class="comment">  *         above each literal definition.</span>
<a name="l00883"></a>00883 <span class="comment">  * @{</span>
<a name="l00884"></a>00884 <span class="comment">  */</span>
<a name="l00885"></a>00885   
<a name="l00886"></a>00886 <span class="comment">/* Note: Only ADC IP HW delays are defined in ADC LL driver driver,           */</span>
<a name="l00887"></a>00887 <span class="comment">/*       not timeout values.                                                  */</span>
<a name="l00888"></a>00888 <span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span>
<a name="l00889"></a>00889 <span class="comment">/*       configuration (system clock versus ADC clock),                       */</span>
<a name="l00890"></a>00890 <span class="comment">/*       and therefore must be defined in user application.                   */</span>
<a name="l00891"></a>00891 <span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span>
<a name="l00892"></a>00892 <span class="comment">/*       STM32 serie:                                                         */</span>
<a name="l00893"></a>00893 <span class="comment">/*       - ADC enable time: maximum delay is 1us                              */</span>
<a name="l00894"></a>00894 <span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span>
<a name="l00895"></a>00895 <span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span>
<a name="l00896"></a>00896 <span class="comment">/*         configuration.                                                     */</span>
<a name="l00897"></a>00897 <span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span>
<a name="l00898"></a>00898 
<a name="l00899"></a>00899 <span class="comment">/* Delay for temperature sensor stabilization time.                           */</span>
<a name="l00900"></a>00900 <span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span>
<a name="l00901"></a>00901 <span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span>
<a name="l00902"></a>00902 <span class="comment">/* Unit: us                                                                   */</span>
<a name="l00903"></a><a class="code" href="group__ADC__LL__EC__HW__DELAYS.html#ga857a932dbab6a3dafef8e51fe179461c">00903</a> <span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US       (10U)  </span><span class="comment">/*!&lt; Delay for internal voltage reference stabilization time */</span>
<a name="l00904"></a>00904 
<a name="l00905"></a>00905 <span class="comment">/* Delay required between ADC disable and ADC calibration start.              */</span>
<a name="l00906"></a>00906 <span class="comment">/* Note: On this STM32 serie, before starting a calibration,                  */</span>
<a name="l00907"></a>00907 <span class="comment">/*       ADC must be disabled.                                                */</span>
<a name="l00908"></a>00908 <span class="comment">/*       A minimum number of ADC clock cycles are required                    */</span>
<a name="l00909"></a>00909 <span class="comment">/*       between ADC disable state and calibration start.                     */</span>
<a name="l00910"></a>00910 <span class="comment">/*       Refer to literal @ref LL_ADC_DELAY_ENABLE_CALIB_ADC_CYCLES.          */</span>
<a name="l00911"></a>00911 <span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span>
<a name="l00912"></a>00912 <span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span>
<a name="l00913"></a>00913 <span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span>
<a name="l00914"></a>00914 <span class="comment">/* Unit: ADC clock cycles.                                                    */</span>
<a name="l00915"></a><a class="code" href="group__ADC__LL__EC__HW__DELAYS.html#gaff420ab4d5879d00d5f0f6fba1585135">00915</a> <span class="preprocessor">#define LL_ADC_DELAY_DISABLE_CALIB_ADC_CYCLES  (2U)  </span><span class="comment">/*!&lt; Delay required between ADC disable and ADC calibration start */</span>
<a name="l00916"></a>00916 
<a name="l00917"></a>00917 <span class="comment">/* Delay required between end of ADC Enable and the start of ADC calibration. */</span>
<a name="l00918"></a>00918 <span class="comment">/* Note: On this STM32 serie, a minimum number of ADC clock cycles            */</span>
<a name="l00919"></a>00919 <span class="comment">/*       are required between the end of ADC enable and the start of ADC      */</span>
<a name="l00920"></a>00920 <span class="comment">/*       calibration.                                                         */</span>
<a name="l00921"></a>00921 <span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span>
<a name="l00922"></a>00922 <span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span>
<a name="l00923"></a>00923 <span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span>
<a name="l00924"></a>00924 <span class="comment">/* Unit: ADC clock cycles.                                                    */</span>
<a name="l00925"></a><a class="code" href="group__ADC__LL__EC__HW__DELAYS.html#gac11d7843db7a2cb30bd9efb202d9b54b">00925</a> <span class="preprocessor">#define LL_ADC_DELAY_ENABLE_CALIB_ADC_CYCLES  (2U)  </span><span class="comment">/*!&lt; Delay required between end of ADC enable and the start of ADC calibration */</span>
<a name="l00926"></a>00926 <span class="comment"></span>
<a name="l00927"></a>00927 <span class="comment">/**</span>
<a name="l00928"></a>00928 <span class="comment">  * @}</span>
<a name="l00929"></a>00929 <span class="comment">  */</span>
<a name="l00930"></a>00930 <span class="comment"></span>
<a name="l00931"></a>00931 <span class="comment">/**</span>
<a name="l00932"></a>00932 <span class="comment">  * @}</span>
<a name="l00933"></a>00933 <span class="comment">  */</span>
<a name="l00934"></a>00934 
<a name="l00935"></a>00935 
<a name="l00936"></a>00936 <span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00937"></a>00937 <span class="comment">/** @defgroup ADC_LL_Exported_Macros ADC Exported Macros</span>
<a name="l00938"></a>00938 <span class="comment">  * @{</span>
<a name="l00939"></a>00939 <span class="comment">  */</span>
<a name="l00940"></a>00940 <span class="comment"></span>
<a name="l00941"></a>00941 <span class="comment">/** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros</span>
<a name="l00942"></a>00942 <span class="comment">  * @{</span>
<a name="l00943"></a>00943 <span class="comment">  */</span>
<a name="l00944"></a>00944 <span class="comment"></span>
<a name="l00945"></a>00945 <span class="comment">/**</span>
<a name="l00946"></a>00946 <span class="comment">  * @brief  Write a value in ADC register</span>
<a name="l00947"></a>00947 <span class="comment">  * @param  __INSTANCE__ ADC Instance</span>
<a name="l00948"></a>00948 <span class="comment">  * @param  __REG__ Register to be written</span>
<a name="l00949"></a>00949 <span class="comment">  * @param  __VALUE__ Value to be written in the register</span>
<a name="l00950"></a>00950 <span class="comment">  * @retval None</span>
<a name="l00951"></a>00951 <span class="comment">  */</span>
<a name="l00952"></a><a class="code" href="group__ADC__LL__EM__WRITE__READ.html#ga3f46b8688c4e3f0c427a933dc1f9f74e">00952</a> <span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span>
<a name="l00953"></a>00953 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00954"></a>00954 <span class="comment">/**</span>
<a name="l00955"></a>00955 <span class="comment">  * @brief  Read a value in ADC register</span>
<a name="l00956"></a>00956 <span class="comment">  * @param  __INSTANCE__ ADC Instance</span>
<a name="l00957"></a>00957 <span class="comment">  * @param  __REG__ Register to be read</span>
<a name="l00958"></a>00958 <span class="comment">  * @retval Register value</span>
<a name="l00959"></a>00959 <span class="comment">  */</span>
<a name="l00960"></a><a class="code" href="group__ADC__LL__EM__WRITE__READ.html#ga53564f343024f5ae6a1e05a49724c227">00960</a> <span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00962"></a>00962 <span class="comment">  * @}</span>
<a name="l00963"></a>00963 <span class="comment">  */</span>
<a name="l00964"></a>00964 <span class="comment"></span>
<a name="l00965"></a>00965 <span class="comment">/** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro</span>
<a name="l00966"></a>00966 <span class="comment">  * @{</span>
<a name="l00967"></a>00967 <span class="comment">  */</span>
<a name="l00968"></a>00968 <span class="comment"></span>
<a name="l00969"></a>00969 <span class="comment">/**</span>
<a name="l00970"></a>00970 <span class="comment">  * @brief  Helper macro to get ADC channel number in decimal format</span>
<a name="l00971"></a>00971 <span class="comment">  *         from literals LL_ADC_CHANNEL_x.</span>
<a name="l00972"></a>00972 <span class="comment">  * @note   Example:</span>
<a name="l00973"></a>00973 <span class="comment">  *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)</span>
<a name="l00974"></a>00974 <span class="comment">  *           will return decimal number &quot;4&quot;.</span>
<a name="l00975"></a>00975 <span class="comment">  * @note   The input can be a value from functions where a channel</span>
<a name="l00976"></a>00976 <span class="comment">  *         number is returned, either defined with number</span>
<a name="l00977"></a>00977 <span class="comment">  *         or with bitfield (only one bit must be set).</span>
<a name="l00978"></a>00978 <span class="comment">  * @param  __CHANNEL__ This parameter can be one of the following values:</span>
<a name="l00979"></a>00979 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l00980"></a>00980 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l00981"></a>00981 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l00982"></a>00982 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l00983"></a>00983 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l00984"></a>00984 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l00985"></a>00985 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l00986"></a>00986 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l00987"></a>00987 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l00988"></a>00988 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l00989"></a>00989 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l00990"></a>00990 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l00991"></a>00991 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l00992"></a>00992 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l00993"></a>00993 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l00994"></a>00994 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l00995"></a>00995 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l00996"></a>00996 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l00997"></a>00997 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l00998"></a>00998 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l00999"></a>00999 <span class="comment">  *         </span>
<a name="l01000"></a>01000 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l01001"></a>01001 <span class="comment">  * @retval Value between Min_Data=0 and Max_Data=18</span>
<a name="l01002"></a>01002 <span class="comment">  */</span>
<a name="l01003"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#ga11b528ebb75ee65deafce2dd57bb7569">01003</a> <span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \</span>
<a name="l01004"></a>01004 <span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01006"></a>01006 <span class="comment">/**</span>
<a name="l01007"></a>01007 <span class="comment">  * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x</span>
<a name="l01008"></a>01008 <span class="comment">  *         from number in decimal format.</span>
<a name="l01009"></a>01009 <span class="comment">  * @note   Example:</span>
<a name="l01010"></a>01010 <span class="comment">  *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)</span>
<a name="l01011"></a>01011 <span class="comment">  *           will return a data equivalent to &quot;LL_ADC_CHANNEL_4&quot;.</span>
<a name="l01012"></a>01012 <span class="comment">  * @param  __DECIMAL_NB__: Value between Min_Data=0 and Max_Data=18</span>
<a name="l01013"></a>01013 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01014"></a>01014 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l01015"></a>01015 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l01016"></a>01016 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l01017"></a>01017 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l01018"></a>01018 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l01019"></a>01019 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l01020"></a>01020 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l01021"></a>01021 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l01022"></a>01022 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l01023"></a>01023 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l01024"></a>01024 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l01025"></a>01025 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l01026"></a>01026 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l01027"></a>01027 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l01028"></a>01028 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l01029"></a>01029 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l01030"></a>01030 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l01031"></a>01031 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l01032"></a>01032 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l01033"></a>01033 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l01034"></a>01034 <span class="comment">  *         </span>
<a name="l01035"></a>01035 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.\n</span>
<a name="l01036"></a>01036 <span class="comment">  *         (1) For ADC channel read back from ADC register,</span>
<a name="l01037"></a>01037 <span class="comment">  *             comparison with internal channel parameter to be done</span>
<a name="l01038"></a>01038 <span class="comment">  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().</span>
<a name="l01039"></a>01039 <span class="comment">  */</span>
<a name="l01040"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#ga3959d839cda9c4a3022efd325fa1341c">01040</a> <span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                                          \</span>
<a name="l01041"></a>01041 <span class="preprocessor">  (((__DECIMAL_NB__) &lt;= 9U)                                                                                     \</span>
<a name="l01042"></a>01042 <span class="preprocessor">    ? (                                                                                                         \</span>
<a name="l01043"></a>01043 <span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                       |        \</span>
<a name="l01044"></a>01044 <span class="preprocessor">       (ADC_SMPR2_REGOFFSET | (((uint32_t) (3U * (__DECIMAL_NB__))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))         \</span>
<a name="l01045"></a>01045 <span class="preprocessor">      )                                                                                                         \</span>
<a name="l01046"></a>01046 <span class="preprocessor">      :                                                                                                         \</span>
<a name="l01047"></a>01047 <span class="preprocessor">      (                                                                                                         \</span>
<a name="l01048"></a>01048 <span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                              | \</span>
<a name="l01049"></a>01049 <span class="preprocessor">       (ADC_SMPR1_REGOFFSET | (((uint32_t) (3U * ((__DECIMAL_NB__) - 10U))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) \</span>
<a name="l01050"></a>01050 <span class="preprocessor">      )                                                                                                         \</span>
<a name="l01051"></a>01051 <span class="preprocessor">  )</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01053"></a>01053 <span class="comment">/**</span>
<a name="l01054"></a>01054 <span class="comment">  * @brief  Helper macro to determine whether the selected channel</span>
<a name="l01055"></a>01055 <span class="comment">  *         corresponds to literal definitions of driver.</span>
<a name="l01056"></a>01056 <span class="comment">  * @note   The different literal definitions of ADC channels are:</span>
<a name="l01057"></a>01057 <span class="comment">  *         - ADC internal channel:</span>
<a name="l01058"></a>01058 <span class="comment">  *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...</span>
<a name="l01059"></a>01059 <span class="comment">  *         - ADC external channel (channel connected to a GPIO pin):</span>
<a name="l01060"></a>01060 <span class="comment">  *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...</span>
<a name="l01061"></a>01061 <span class="comment">  * @note   The channel parameter must be a value defined from literal</span>
<a name="l01062"></a>01062 <span class="comment">  *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,</span>
<a name="l01063"></a>01063 <span class="comment">  *         LL_ADC_CHANNEL_TEMPSENSOR, ...),</span>
<a name="l01064"></a>01064 <span class="comment">  *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),</span>
<a name="l01065"></a>01065 <span class="comment">  *         must not be a value from functions where a channel number is</span>
<a name="l01066"></a>01066 <span class="comment">  *         returned from ADC registers,</span>
<a name="l01067"></a>01067 <span class="comment">  *         because internal and external channels share the same channel</span>
<a name="l01068"></a>01068 <span class="comment">  *         number in ADC registers. The differentiation is made only with</span>
<a name="l01069"></a>01069 <span class="comment">  *         parameters definitions of driver.</span>
<a name="l01070"></a>01070 <span class="comment">  * @param  __CHANNEL__ This parameter can be one of the following values:</span>
<a name="l01071"></a>01071 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l01072"></a>01072 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l01073"></a>01073 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l01074"></a>01074 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l01075"></a>01075 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l01076"></a>01076 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l01077"></a>01077 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l01078"></a>01078 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l01079"></a>01079 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l01080"></a>01080 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l01081"></a>01081 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l01082"></a>01082 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l01083"></a>01083 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l01084"></a>01084 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l01085"></a>01085 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l01086"></a>01086 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l01087"></a>01087 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l01088"></a>01088 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l01089"></a>01089 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l01090"></a>01090 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l01091"></a>01091 <span class="comment">  *         </span>
<a name="l01092"></a>01092 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l01093"></a>01093 <span class="comment">  * @retval Value &quot;0&quot; if the channel corresponds to a parameter definition of a ADC external channel (channel connected to a GPIO pin).</span>
<a name="l01094"></a>01094 <span class="comment">  *         Value &quot;1&quot; if the channel corresponds to a parameter definition of a ADC internal channel.</span>
<a name="l01095"></a>01095 <span class="comment">  */</span>
<a name="l01096"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#gac0143222e7da440ede9c1adb0a340126">01096</a> <span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span>
<a name="l01097"></a>01097 <span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01099"></a>01099 <span class="comment">/**</span>
<a name="l01100"></a>01100 <span class="comment">  * @brief  Helper macro to convert a channel defined from parameter</span>
<a name="l01101"></a>01101 <span class="comment">  *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,</span>
<a name="l01102"></a>01102 <span class="comment">  *         LL_ADC_CHANNEL_TEMPSENSOR, ...),</span>
<a name="l01103"></a>01103 <span class="comment">  *         to its equivalent parameter definition of a ADC external channel</span>
<a name="l01104"></a>01104 <span class="comment">  *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).</span>
<a name="l01105"></a>01105 <span class="comment">  * @note   The channel parameter can be, additionally to a value</span>
<a name="l01106"></a>01106 <span class="comment">  *         defined from parameter definition of a ADC internal channel</span>
<a name="l01107"></a>01107 <span class="comment">  *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),</span>
<a name="l01108"></a>01108 <span class="comment">  *         a value defined from parameter definition of</span>
<a name="l01109"></a>01109 <span class="comment">  *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)</span>
<a name="l01110"></a>01110 <span class="comment">  *         or a value from functions where a channel number is returned</span>
<a name="l01111"></a>01111 <span class="comment">  *         from ADC registers.</span>
<a name="l01112"></a>01112 <span class="comment">  * @param  __CHANNEL__ This parameter can be one of the following values:</span>
<a name="l01113"></a>01113 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l01114"></a>01114 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l01115"></a>01115 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l01116"></a>01116 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l01117"></a>01117 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l01118"></a>01118 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l01119"></a>01119 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l01120"></a>01120 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l01121"></a>01121 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l01122"></a>01122 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l01123"></a>01123 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l01124"></a>01124 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l01125"></a>01125 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l01126"></a>01126 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l01127"></a>01127 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l01128"></a>01128 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l01129"></a>01129 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l01130"></a>01130 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l01131"></a>01131 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l01132"></a>01132 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l01133"></a>01133 <span class="comment">  *         </span>
<a name="l01134"></a>01134 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l01135"></a>01135 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01136"></a>01136 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l01137"></a>01137 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l01138"></a>01138 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l01139"></a>01139 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l01140"></a>01140 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l01141"></a>01141 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l01142"></a>01142 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l01143"></a>01143 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l01144"></a>01144 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l01145"></a>01145 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l01146"></a>01146 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l01147"></a>01147 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l01148"></a>01148 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l01149"></a>01149 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l01150"></a>01150 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l01151"></a>01151 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l01152"></a>01152 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l01153"></a>01153 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l01154"></a>01154 <span class="comment">  */</span>
<a name="l01155"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#gaf1de3f488fe365b29512610afaafedbd">01155</a> <span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span>
<a name="l01156"></a>01156 <span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01158"></a>01158 <span class="comment">/**</span>
<a name="l01159"></a>01159 <span class="comment">  * @brief  Helper macro to determine whether the internal channel</span>
<a name="l01160"></a>01160 <span class="comment">  *         selected is available on the ADC instance selected.</span>
<a name="l01161"></a>01161 <span class="comment">  * @note   The channel parameter must be a value defined from parameter</span>
<a name="l01162"></a>01162 <span class="comment">  *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,</span>
<a name="l01163"></a>01163 <span class="comment">  *         LL_ADC_CHANNEL_TEMPSENSOR, ...),</span>
<a name="l01164"></a>01164 <span class="comment">  *         must not be a value defined from parameter definition of</span>
<a name="l01165"></a>01165 <span class="comment">  *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)</span>
<a name="l01166"></a>01166 <span class="comment">  *         or a value from functions where a channel number is</span>
<a name="l01167"></a>01167 <span class="comment">  *         returned from ADC registers,</span>
<a name="l01168"></a>01168 <span class="comment">  *         because internal and external channels share the same channel</span>
<a name="l01169"></a>01169 <span class="comment">  *         number in ADC registers. The differentiation is made only with</span>
<a name="l01170"></a>01170 <span class="comment">  *         parameters definitions of driver.</span>
<a name="l01171"></a>01171 <span class="comment">  * @param  __ADC_INSTANCE__ ADC instance</span>
<a name="l01172"></a>01172 <span class="comment">  * @param  __CHANNEL__ This parameter can be one of the following values:</span>
<a name="l01173"></a>01173 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l01174"></a>01174 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l01175"></a>01175 <span class="comment">  *         </span>
<a name="l01176"></a>01176 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l01177"></a>01177 <span class="comment">  * @retval Value &quot;0&quot; if the internal channel selected is not available on the ADC instance selected.</span>
<a name="l01178"></a>01178 <span class="comment">  *         Value &quot;1&quot; if the internal channel selected is available on the ADC instance selected.</span>
<a name="l01179"></a>01179 <span class="comment">  */</span>
<a name="l01180"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#gac5a44923b4142e1f1acdf3a7c92ce034">01180</a> <span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span>
<a name="l01181"></a>01181 <span class="preprocessor">  (((__ADC_INSTANCE__) == ADC1)                                                \</span>
<a name="l01182"></a>01182 <span class="preprocessor">    ? (                                                                        \</span>
<a name="l01183"></a>01183 <span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                         \</span>
<a name="l01184"></a>01184 <span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)                            \</span>
<a name="l01185"></a>01185 <span class="preprocessor">      )                                                                        \</span>
<a name="l01186"></a>01186 <span class="preprocessor">      :                                                                        \</span>
<a name="l01187"></a>01187 <span class="preprocessor">      (0U)                                                                     \</span>
<a name="l01188"></a>01188 <span class="preprocessor">  )</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01190"></a>01190 <span class="comment">/**</span>
<a name="l01191"></a>01191 <span class="comment">  * @brief  Helper macro to define ADC analog watchdog parameter:</span>
<a name="l01192"></a>01192 <span class="comment">  *         define a single channel to monitor with analog watchdog</span>
<a name="l01193"></a>01193 <span class="comment">  *         from sequencer channel and groups definition.</span>
<a name="l01194"></a>01194 <span class="comment">  * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().</span>
<a name="l01195"></a>01195 <span class="comment">  *         Example:</span>
<a name="l01196"></a>01196 <span class="comment">  *           LL_ADC_SetAnalogWDMonitChannels(</span>
<a name="l01197"></a>01197 <span class="comment">  *             ADC1, LL_ADC_AWD1,</span>
<a name="l01198"></a>01198 <span class="comment">  *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))</span>
<a name="l01199"></a>01199 <span class="comment">  * @param  __CHANNEL__ This parameter can be one of the following values:</span>
<a name="l01200"></a>01200 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l01201"></a>01201 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l01202"></a>01202 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l01203"></a>01203 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l01204"></a>01204 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l01205"></a>01205 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l01206"></a>01206 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l01207"></a>01207 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l01208"></a>01208 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l01209"></a>01209 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l01210"></a>01210 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l01211"></a>01211 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l01212"></a>01212 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l01213"></a>01213 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l01214"></a>01214 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l01215"></a>01215 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l01216"></a>01216 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l01217"></a>01217 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l01218"></a>01218 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l01219"></a>01219 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l01220"></a>01220 <span class="comment">  *         </span>
<a name="l01221"></a>01221 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.\n</span>
<a name="l01222"></a>01222 <span class="comment">  *         (1) For ADC channel read back from ADC register,</span>
<a name="l01223"></a>01223 <span class="comment">  *             comparison with internal channel parameter to be done</span>
<a name="l01224"></a>01224 <span class="comment">  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().</span>
<a name="l01225"></a>01225 <span class="comment">  * @param  __GROUP__ This parameter can be one of the following values:</span>
<a name="l01226"></a>01226 <span class="comment">  *         @arg @ref LL_ADC_GROUP_REGULAR</span>
<a name="l01227"></a>01227 <span class="comment">  *         @arg @ref LL_ADC_GROUP_INJECTED</span>
<a name="l01228"></a>01228 <span class="comment">  *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED</span>
<a name="l01229"></a>01229 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01230"></a>01230 <span class="comment">  *         @arg @ref LL_ADC_AWD_DISABLE</span>
<a name="l01231"></a>01231 <span class="comment">  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG</span>
<a name="l01232"></a>01232 <span class="comment">  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ</span>
<a name="l01233"></a>01233 <span class="comment">  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ</span>
<a name="l01234"></a>01234 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG </span>
<a name="l01235"></a>01235 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ </span>
<a name="l01236"></a>01236 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ</span>
<a name="l01237"></a>01237 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG </span>
<a name="l01238"></a>01238 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ </span>
<a name="l01239"></a>01239 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ</span>
<a name="l01240"></a>01240 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG </span>
<a name="l01241"></a>01241 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ </span>
<a name="l01242"></a>01242 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ</span>
<a name="l01243"></a>01243 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG </span>
<a name="l01244"></a>01244 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ </span>
<a name="l01245"></a>01245 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ</span>
<a name="l01246"></a>01246 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG </span>
<a name="l01247"></a>01247 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ </span>
<a name="l01248"></a>01248 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ</span>
<a name="l01249"></a>01249 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG </span>
<a name="l01250"></a>01250 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ </span>
<a name="l01251"></a>01251 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ</span>
<a name="l01252"></a>01252 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG </span>
<a name="l01253"></a>01253 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ </span>
<a name="l01254"></a>01254 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ</span>
<a name="l01255"></a>01255 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG </span>
<a name="l01256"></a>01256 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ </span>
<a name="l01257"></a>01257 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ</span>
<a name="l01258"></a>01258 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG </span>
<a name="l01259"></a>01259 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ </span>
<a name="l01260"></a>01260 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ</span>
<a name="l01261"></a>01261 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG </span>
<a name="l01262"></a>01262 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ </span>
<a name="l01263"></a>01263 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ</span>
<a name="l01264"></a>01264 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG</span>
<a name="l01265"></a>01265 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ</span>
<a name="l01266"></a>01266 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ</span>
<a name="l01267"></a>01267 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG</span>
<a name="l01268"></a>01268 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ</span>
<a name="l01269"></a>01269 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ</span>
<a name="l01270"></a>01270 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG</span>
<a name="l01271"></a>01271 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ</span>
<a name="l01272"></a>01272 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ</span>
<a name="l01273"></a>01273 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG</span>
<a name="l01274"></a>01274 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ</span>
<a name="l01275"></a>01275 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ</span>
<a name="l01276"></a>01276 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG</span>
<a name="l01277"></a>01277 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ</span>
<a name="l01278"></a>01278 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ</span>
<a name="l01279"></a>01279 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG</span>
<a name="l01280"></a>01280 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ</span>
<a name="l01281"></a>01281 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ</span>
<a name="l01282"></a>01282 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG</span>
<a name="l01283"></a>01283 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ</span>
<a name="l01284"></a>01284 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ</span>
<a name="l01285"></a>01285 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG</span>
<a name="l01286"></a>01286 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ</span>
<a name="l01287"></a>01287 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ</span>
<a name="l01288"></a>01288 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (1)</span>
<a name="l01289"></a>01289 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (1)</span>
<a name="l01290"></a>01290 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ      (1)</span>
<a name="l01291"></a>01291 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (1)</span>
<a name="l01292"></a>01292 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (1)</span>
<a name="l01293"></a>01293 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   (1)</span>
<a name="l01294"></a>01294 <span class="comment">  *         </span>
<a name="l01295"></a>01295 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l01296"></a>01296 <span class="comment">  */</span>
<a name="l01297"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#gab842462663bf4c5aaf8f81bae98d8ab0">01297</a> <span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span>
<a name="l01298"></a>01298 <span class="preprocessor">  (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                                  \</span>
<a name="l01299"></a>01299 <span class="preprocessor">    ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)                            \</span>
<a name="l01300"></a>01300 <span class="preprocessor">      :                                                                                                   \</span>
<a name="l01301"></a>01301 <span class="preprocessor">      ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                              \</span>
<a name="l01302"></a>01302 <span class="preprocessor">       ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL)                        \</span>
<a name="l01303"></a>01303 <span class="preprocessor">         :                                                                                                \</span>
<a name="l01304"></a>01304 <span class="preprocessor">         (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)        \</span>
<a name="l01305"></a>01305 <span class="preprocessor">  )</span>
<a name="l01306"></a>01306 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01307"></a>01307 <span class="comment">/**</span>
<a name="l01308"></a>01308 <span class="comment">  * @brief  Helper macro to set the value of ADC analog watchdog threshold high</span>
<a name="l01309"></a>01309 <span class="comment">  *         or low in function of ADC resolution, when ADC resolution is</span>
<a name="l01310"></a>01310 <span class="comment">  *         different of 12 bits.</span>
<a name="l01311"></a>01311 <span class="comment">  * @note   To be used with function @ref LL_ADC_SetAnalogWDThresholds().</span>
<a name="l01312"></a>01312 <span class="comment">  *         Example, with a ADC resolution of 8 bits, to set the value of</span>
<a name="l01313"></a>01313 <span class="comment">  *         analog watchdog threshold high (on 8 bits):</span>
<a name="l01314"></a>01314 <span class="comment">  *           LL_ADC_SetAnalogWDThresholds</span>
<a name="l01315"></a>01315 <span class="comment">  *            (&lt; ADCx param &gt;,</span>
<a name="l01316"></a>01316 <span class="comment">  *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, &lt;threshold_value_8_bits&gt;)</span>
<a name="l01317"></a>01317 <span class="comment">  *            );</span>
<a name="l01318"></a>01318 <span class="comment">  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:</span>
<a name="l01319"></a>01319 <span class="comment">  *         @arg @ref LL_ADC_RESOLUTION_12B</span>
<a name="l01320"></a>01320 <span class="comment">  * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l01321"></a>01321 <span class="comment">  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l01322"></a>01322 <span class="comment">  */</span>
<a name="l01323"></a>01323 <span class="comment">/* Note: On this STM32 serie, ADC is fixed to resolution 12 bits.            */</span>
<a name="l01324"></a>01324 <span class="comment">/*       This macro has been kept anyway for compatibility with other         */</span>
<a name="l01325"></a>01325 <span class="comment">/*       STM32 families featuring different ADC resolutions.                  */</span>
<a name="l01326"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#ga3d1b3ad0d19fc86f40f9a916335a6f2c">01326</a> <span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span>
<a name="l01327"></a>01327 <span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; (0U))</span>
<a name="l01328"></a>01328 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01329"></a>01329 <span class="comment">/**</span>
<a name="l01330"></a>01330 <span class="comment">  * @brief  Helper macro to get the value of ADC analog watchdog threshold high</span>
<a name="l01331"></a>01331 <span class="comment">  *         or low in function of ADC resolution, when ADC resolution is </span>
<a name="l01332"></a>01332 <span class="comment">  *         different of 12 bits.</span>
<a name="l01333"></a>01333 <span class="comment">  * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().</span>
<a name="l01334"></a>01334 <span class="comment">  *         Example, with a ADC resolution of 8 bits, to get the value of</span>
<a name="l01335"></a>01335 <span class="comment">  *         analog watchdog threshold high (on 8 bits):</span>
<a name="l01336"></a>01336 <span class="comment">  *           &lt; threshold_value_6_bits &gt; = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION</span>
<a name="l01337"></a>01337 <span class="comment">  *            (LL_ADC_RESOLUTION_8B,</span>
<a name="l01338"></a>01338 <span class="comment">  *             LL_ADC_GetAnalogWDThresholds(&lt;ADCx param&gt;, LL_ADC_AWD_THRESHOLD_HIGH)</span>
<a name="l01339"></a>01339 <span class="comment">  *            );</span>
<a name="l01340"></a>01340 <span class="comment">  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:</span>
<a name="l01341"></a>01341 <span class="comment">  *         @arg @ref LL_ADC_RESOLUTION_12B</span>
<a name="l01342"></a>01342 <span class="comment">  * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l01343"></a>01343 <span class="comment">  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l01344"></a>01344 <span class="comment">  */</span>
<a name="l01345"></a>01345 <span class="comment">/* Note: On this STM32 serie, ADC is fixed to resolution 12 bits.            */</span>
<a name="l01346"></a>01346 <span class="comment">/*       This macro has been kept anyway for compatibility with other         */</span>
<a name="l01347"></a>01347 <span class="comment">/*       STM32 families featuring different ADC resolutions.                  */</span>
<a name="l01348"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#ga352e0833fe7776abbe2cd70d2962111f">01348</a> <span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \</span>
<a name="l01349"></a>01349 <span class="preprocessor">  (__AWD_THRESHOLD_12_BITS__)</span>
<a name="l01350"></a>01350 <span class="preprocessor"></span>
<a name="l01351"></a>01351 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01353"></a>01353 <span class="comment">  * @brief  Helper macro to get the ADC multimode conversion data of ADC master</span>
<a name="l01354"></a>01354 <span class="comment">  *         or ADC slave from raw value with both ADC conversion data concatenated.</span>
<a name="l01355"></a>01355 <span class="comment">  * @note   This macro is intended to be used when multimode transfer by DMA</span>
<a name="l01356"></a>01356 <span class="comment">  *         is enabled.</span>
<a name="l01357"></a>01357 <span class="comment">  *         In this case the transferred data need to processed with this macro</span>
<a name="l01358"></a>01358 <span class="comment">  *         to separate the conversion data of ADC master and ADC slave.</span>
<a name="l01359"></a>01359 <span class="comment">  * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:</span>
<a name="l01360"></a>01360 <span class="comment">  *         @arg @ref LL_ADC_MULTI_MASTER</span>
<a name="l01361"></a>01361 <span class="comment">  *         @arg @ref LL_ADC_MULTI_SLAVE</span>
<a name="l01362"></a>01362 <span class="comment">  * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l01363"></a>01363 <span class="comment">  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l01364"></a>01364 <span class="comment">  */</span>
<a name="l01365"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#ga684a597fa10d3ec2fafe1e4246107a22">01365</a> <span class="preprocessor">#define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__)  \</span>
<a name="l01366"></a>01366 <span class="preprocessor">  (((__ADC_MULTI_CONV_DATA__) &gt;&gt; POSITION_VAL((__ADC_MULTI_MASTER_SLAVE__))) &amp; ADC_DR_DATA)</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01368"></a>01368 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01369"></a>01369 <span class="comment">/**</span>
<a name="l01370"></a>01370 <span class="comment">  * @brief  Helper macro to select the ADC common instance</span>
<a name="l01371"></a>01371 <span class="comment">  *         to which is belonging the selected ADC instance.</span>
<a name="l01372"></a>01372 <span class="comment">  * @note   ADC common register instance can be used for:</span>
<a name="l01373"></a>01373 <span class="comment">  *         - Set parameters common to several ADC instances</span>
<a name="l01374"></a>01374 <span class="comment">  *         - Multimode (for devices with several ADC instances)</span>
<a name="l01375"></a>01375 <span class="comment">  *         Refer to functions having argument &quot;ADCxy_COMMON&quot; as parameter.</span>
<a name="l01376"></a>01376 <span class="comment">  * @note   On STM32F1, there is no common ADC instance.</span>
<a name="l01377"></a>01377 <span class="comment">  *         However, ADC instance ADC1 has a role of common ADC instance</span>
<a name="l01378"></a>01378 <span class="comment">  *         for ADC1 and ADC2:</span>
<a name="l01379"></a>01379 <span class="comment">  *         this instance is used to manage internal channels</span>
<a name="l01380"></a>01380 <span class="comment">  *         and multimode (these features are managed in ADC common</span>
<a name="l01381"></a>01381 <span class="comment">  *         instances on some other STM32 devices).</span>
<a name="l01382"></a>01382 <span class="comment">  *         ADC instance ADC3 (if available on the selected device)</span>
<a name="l01383"></a>01383 <span class="comment">  *         has no ADC common instance.</span>
<a name="l01384"></a>01384 <span class="comment">  * @param  __ADCx__ ADC instance</span>
<a name="l01385"></a>01385 <span class="comment">  * @retval ADC common register instance</span>
<a name="l01386"></a>01386 <span class="comment">  */</span>
<a name="l01387"></a>01387 <span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span>
<a name="l01388"></a>01388 <span class="preprocessor"></span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span>
<a name="l01389"></a>01389 <span class="preprocessor">  ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2))                              \</span>
<a name="l01390"></a>01390 <span class="preprocessor">    ? (                                                                        \</span>
<a name="l01391"></a>01391 <span class="preprocessor">       (ADC12_COMMON)                                                          \</span>
<a name="l01392"></a>01392 <span class="preprocessor">      )                                                                        \</span>
<a name="l01393"></a>01393 <span class="preprocessor">      :                                                                        \</span>
<a name="l01394"></a>01394 <span class="preprocessor">      (                                                                        \</span>
<a name="l01395"></a>01395 <span class="preprocessor">       (0U)                                                                    \</span>
<a name="l01396"></a>01396 <span class="preprocessor">      )                                                                        \</span>
<a name="l01397"></a>01397 <span class="preprocessor">  )</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span><span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span>
<a name="l01399"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#ga06222c0a27b40e8317cb67befccb7403">01399</a> <span class="preprocessor"></span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span>
<a name="l01400"></a>01400 <span class="preprocessor">  (ADC12_COMMON)</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l01402"></a>01402 <span class="preprocessor"></span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span>
<a name="l01403"></a>01403 <span class="preprocessor">  (ADC1_COMMON)</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01405"></a>01405 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01406"></a>01406 <span class="comment">/**</span>
<a name="l01407"></a>01407 <span class="comment">  * @brief  Helper macro to check if all ADC instances sharing the same</span>
<a name="l01408"></a>01408 <span class="comment">  *         ADC common instance are disabled.</span>
<a name="l01409"></a>01409 <span class="comment">  * @note   This check is required by functions with setting conditioned to</span>
<a name="l01410"></a>01410 <span class="comment">  *         ADC state:</span>
<a name="l01411"></a>01411 <span class="comment">  *         All ADC instances of the ADC common group must be disabled.</span>
<a name="l01412"></a>01412 <span class="comment">  *         Refer to functions having argument &quot;ADCxy_COMMON&quot; as parameter.</span>
<a name="l01413"></a>01413 <span class="comment">  * @note   On devices with only 1 ADC common instance, parameter of this macro</span>
<a name="l01414"></a>01414 <span class="comment">  *         is useless and can be ignored (parameter kept for compatibility</span>
<a name="l01415"></a>01415 <span class="comment">  *         with devices featuring several ADC common instances).</span>
<a name="l01416"></a>01416 <span class="comment">  * @note   On STM32F1, there is no common ADC instance.</span>
<a name="l01417"></a>01417 <span class="comment">  *         However, ADC instance ADC1 has a role of common ADC instance</span>
<a name="l01418"></a>01418 <span class="comment">  *         for ADC1 and ADC2:</span>
<a name="l01419"></a>01419 <span class="comment">  *         this instance is used to manage internal channels</span>
<a name="l01420"></a>01420 <span class="comment">  *         and multimode (these features are managed in ADC common</span>
<a name="l01421"></a>01421 <span class="comment">  *         instances on some other STM32 devices).</span>
<a name="l01422"></a>01422 <span class="comment">  *         ADC instance ADC3 (if available on the selected device)</span>
<a name="l01423"></a>01423 <span class="comment">  *         has no ADC common instance.</span>
<a name="l01424"></a>01424 <span class="comment">  * @param  __ADCXY_COMMON__ ADC common instance</span>
<a name="l01425"></a>01425 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l01426"></a>01426 <span class="comment">  * @retval Value &quot;0&quot; if all ADC instances sharing the same ADC common instance</span>
<a name="l01427"></a>01427 <span class="comment">  *         are disabled.</span>
<a name="l01428"></a>01428 <span class="comment">  *         Value &quot;1&quot; if at least one ADC instance sharing the same ADC common instance</span>
<a name="l01429"></a>01429 <span class="comment">  *         is enabled.</span>
<a name="l01430"></a>01430 <span class="comment">  */</span>
<a name="l01431"></a>01431 <span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span>
<a name="l01433"></a>01433 <span class="preprocessor">  (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \</span>
<a name="l01434"></a>01434 <span class="preprocessor">    ? (                                                                        \</span>
<a name="l01435"></a>01435 <span class="preprocessor">       (LL_ADC_IsEnabled(ADC1) |                                               \</span>
<a name="l01436"></a>01436 <span class="preprocessor">        LL_ADC_IsEnabled(ADC2)  )                                              \</span>
<a name="l01437"></a>01437 <span class="preprocessor">      )                                                                        \</span>
<a name="l01438"></a>01438 <span class="preprocessor">      :                                                                        \</span>
<a name="l01439"></a>01439 <span class="preprocessor">      (                                                                        \</span>
<a name="l01440"></a>01440 <span class="preprocessor">       LL_ADC_IsEnabled(ADC3)                                                  \</span>
<a name="l01441"></a>01441 <span class="preprocessor">      )                                                                        \</span>
<a name="l01442"></a>01442 <span class="preprocessor">  )</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span><span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span>
<a name="l01444"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#ga7389f2efada78ba7e5794169c8e7cfb6">01444</a> <span class="preprocessor"></span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span>
<a name="l01445"></a>01445 <span class="preprocessor">  (LL_ADC_IsEnabled(ADC1) |                                                    \</span>
<a name="l01446"></a>01446 <span class="preprocessor">   LL_ADC_IsEnabled(ADC2)  )</span>
<a name="l01447"></a>01447 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l01448"></a>01448 <span class="preprocessor"></span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span>
<a name="l01449"></a>01449 <span class="preprocessor">  LL_ADC_IsEnabled(ADC1)</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01452"></a>01452 <span class="comment">/**</span>
<a name="l01453"></a>01453 <span class="comment">  * @brief  Helper macro to define the ADC conversion data full-scale digital</span>
<a name="l01454"></a>01454 <span class="comment">  *         value corresponding to the selected ADC resolution.</span>
<a name="l01455"></a>01455 <span class="comment">  * @note   ADC conversion data full-scale corresponds to voltage range</span>
<a name="l01456"></a>01456 <span class="comment">  *         determined by analog voltage references Vref+ and Vref-</span>
<a name="l01457"></a>01457 <span class="comment">  *         (refer to reference manual).</span>
<a name="l01458"></a>01458 <span class="comment">  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:</span>
<a name="l01459"></a>01459 <span class="comment">  *         @arg @ref LL_ADC_RESOLUTION_12B</span>
<a name="l01460"></a>01460 <span class="comment">  * @retval ADC conversion data equivalent voltage value (unit: mVolt)</span>
<a name="l01461"></a>01461 <span class="comment">  */</span>
<a name="l01462"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#gaf282502c4c0bc20df730379dab7be94a">01462</a> <span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span>
<a name="l01463"></a>01463 <span class="preprocessor">  (0xFFFU)</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span>
<a name="l01465"></a>01465 <span class="comment"></span>
<a name="l01466"></a>01466 <span class="comment">/**</span>
<a name="l01467"></a>01467 <span class="comment">  * @brief  Helper macro to calculate the voltage (unit: mVolt)</span>
<a name="l01468"></a>01468 <span class="comment">  *         corresponding to a ADC conversion data (unit: digital value).</span>
<a name="l01469"></a>01469 <span class="comment">  * @note   Analog reference voltage (Vref+) must be known from</span>
<a name="l01470"></a>01470 <span class="comment">  *         user board environment or can be calculated using ADC measurement.</span>
<a name="l01471"></a>01471 <span class="comment">  * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)</span>
<a name="l01472"></a>01472 <span class="comment">  * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)</span>
<a name="l01473"></a>01473 <span class="comment">  *                       (unit: digital value).</span>
<a name="l01474"></a>01474 <span class="comment">  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:</span>
<a name="l01475"></a>01475 <span class="comment">  *         @arg @ref LL_ADC_RESOLUTION_12B</span>
<a name="l01476"></a>01476 <span class="comment">  * @retval ADC conversion data equivalent voltage value (unit: mVolt)</span>
<a name="l01477"></a>01477 <span class="comment">  */</span>
<a name="l01478"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#ga444f2b3a6c550a015a536f258a0bbd6c">01478</a> <span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span>
<a name="l01479"></a>01479 <span class="preprocessor">                                      __ADC_DATA__,\</span>
<a name="l01480"></a>01480 <span class="preprocessor">                                      __ADC_RESOLUTION__)                      \</span>
<a name="l01481"></a>01481 <span class="preprocessor">  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span>
<a name="l01482"></a>01482 <span class="preprocessor">   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span>
<a name="l01483"></a>01483 <span class="preprocessor">  )</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span>
<a name="l01485"></a>01485 <span class="comment"></span>
<a name="l01486"></a>01486 <span class="comment">/**</span>
<a name="l01487"></a>01487 <span class="comment">  * @brief  Helper macro to calculate the temperature (unit: degree Celsius)</span>
<a name="l01488"></a>01488 <span class="comment">  *         from ADC conversion data of internal temperature sensor.</span>
<a name="l01489"></a>01489 <span class="comment">  * @note   Computation is using temperature sensor typical values</span>
<a name="l01490"></a>01490 <span class="comment">  *         (refer to device datasheet).</span>
<a name="l01491"></a>01491 <span class="comment">  * @note   Calculation formula:</span>
<a name="l01492"></a>01492 <span class="comment">  *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)</span>
<a name="l01493"></a>01493 <span class="comment">  *                         / Avg_Slope + CALx_TEMP</span>
<a name="l01494"></a>01494 <span class="comment">  *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC</span>
<a name="l01495"></a>01495 <span class="comment">  *                                   (unit: digital value)</span>
<a name="l01496"></a>01496 <span class="comment">  *                Avg_Slope        = temperature sensor slope</span>
<a name="l01497"></a>01497 <span class="comment">  *                                   (unit: uV/Degree Celsius)</span>
<a name="l01498"></a>01498 <span class="comment">  *                TS_TYP_CALx_VOLT = temperature sensor digital value at</span>
<a name="l01499"></a>01499 <span class="comment">  *                                   temperature CALx_TEMP (unit: mV)</span>
<a name="l01500"></a>01500 <span class="comment">  *         Caution: Calculation relevancy under reserve the temperature sensor</span>
<a name="l01501"></a>01501 <span class="comment">  *                  of the current device has characteristics in line with</span>
<a name="l01502"></a>01502 <span class="comment">  *                  datasheet typical values.</span>
<a name="l01503"></a>01503 <span class="comment">  *                  If temperature sensor calibration values are available on</span>
<a name="l01504"></a>01504 <span class="comment">  *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),</span>
<a name="l01505"></a>01505 <span class="comment">  *                  temperature calculation will be more accurate using</span>
<a name="l01506"></a>01506 <span class="comment">  *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().</span>
<a name="l01507"></a>01507 <span class="comment">  * @note   As calculation input, the analog reference voltage (Vref+) must be</span>
<a name="l01508"></a>01508 <span class="comment">  *         defined as it impacts the ADC LSB equivalent voltage.</span>
<a name="l01509"></a>01509 <span class="comment">  * @note   Analog reference voltage (Vref+) must be known from</span>
<a name="l01510"></a>01510 <span class="comment">  *         user board environment or can be calculated using ADC measurement.</span>
<a name="l01511"></a>01511 <span class="comment">  * @note   ADC measurement data must correspond to a resolution of 12bits</span>
<a name="l01512"></a>01512 <span class="comment">  *         (full scale digital value 4095). If not the case, the data must be</span>
<a name="l01513"></a>01513 <span class="comment">  *         preliminarily rescaled to an equivalent resolution of 12 bits.</span>
<a name="l01514"></a>01514 <span class="comment">  * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical value (unit: uV/DegCelsius).</span>
<a name="l01515"></a>01515 <span class="comment">  *                                       On STM32F1, refer to device datasheet parameter &quot;Avg_Slope&quot;.</span>
<a name="l01516"></a>01516 <span class="comment">  * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical value (at temperature and Vref+ defined in parameters below) (unit: mV).</span>
<a name="l01517"></a>01517 <span class="comment">  *                                       On STM32F1, refer to device datasheet parameter &quot;V25&quot;.</span>
<a name="l01518"></a>01518 <span class="comment">  * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature sensor voltage (see parameter above) is corresponding (unit: mV)</span>
<a name="l01519"></a>01519 <span class="comment">  * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) voltage (unit: mV)</span>
<a name="l01520"></a>01520 <span class="comment">  * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit: digital value).</span>
<a name="l01521"></a>01521 <span class="comment">  * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor voltage has been measured.</span>
<a name="l01522"></a>01522 <span class="comment">  *         This parameter can be one of the following values:</span>
<a name="l01523"></a>01523 <span class="comment">  *         @arg @ref LL_ADC_RESOLUTION_12B</span>
<a name="l01524"></a>01524 <span class="comment">  * @retval Temperature (unit: degree Celsius)</span>
<a name="l01525"></a>01525 <span class="comment">  */</span>
<a name="l01526"></a><a class="code" href="group__ADC__LL__EM__HELPER__MACRO.html#gac0dbec1ace57042d961480fbc9dde762">01526</a> <span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span>
<a name="l01527"></a>01527 <span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span>
<a name="l01528"></a>01528 <span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span>
<a name="l01529"></a>01529 <span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span>
<a name="l01530"></a>01530 <span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span>
<a name="l01531"></a>01531 <span class="preprocessor">                                             __ADC_RESOLUTION__)               \</span>
<a name="l01532"></a>01532 <span class="preprocessor">  ((( (                                                                        \</span>
<a name="l01533"></a>01533 <span class="preprocessor">       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span>
<a name="l01534"></a>01534 <span class="preprocessor">                 * 1000)                                                       \</span>
<a name="l01535"></a>01535 <span class="preprocessor">       -                                                                       \</span>
<a name="l01536"></a>01536 <span class="preprocessor">       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span>
<a name="l01537"></a>01537 <span class="preprocessor">                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span>
<a name="l01538"></a>01538 <span class="preprocessor">                 * 1000)                                                       \</span>
<a name="l01539"></a>01539 <span class="preprocessor">      )                                                                        \</span>
<a name="l01540"></a>01540 <span class="preprocessor">    ) / (__TEMPSENSOR_TYP_AVGSLOPE__)                                          \</span>
<a name="l01541"></a>01541 <span class="preprocessor">   ) + (__TEMPSENSOR_CALX_TEMP__)                                              \</span>
<a name="l01542"></a>01542 <span class="preprocessor">  )</span>
<a name="l01543"></a>01543 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01544"></a>01544 <span class="comment">/**</span>
<a name="l01545"></a>01545 <span class="comment">  * @}</span>
<a name="l01546"></a>01546 <span class="comment">  */</span>
<a name="l01547"></a>01547 <span class="comment"></span>
<a name="l01548"></a>01548 <span class="comment">/**</span>
<a name="l01549"></a>01549 <span class="comment">  * @}</span>
<a name="l01550"></a>01550 <span class="comment">  */</span>
<a name="l01551"></a>01551 
<a name="l01552"></a>01552 
<a name="l01553"></a>01553 <span class="comment">/* Exported functions --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01554"></a>01554 <span class="comment">/** @defgroup ADC_LL_Exported_Functions ADC Exported Functions</span>
<a name="l01555"></a>01555 <span class="comment">  * @{</span>
<a name="l01556"></a>01556 <span class="comment">  */</span>
<a name="l01557"></a>01557 <span class="comment"></span>
<a name="l01558"></a>01558 <span class="comment">/** @defgroup ADC_LL_EF_DMA_Management ADC DMA management</span>
<a name="l01559"></a>01559 <span class="comment">  * @{</span>
<a name="l01560"></a>01560 <span class="comment">  */</span>
<a name="l01561"></a>01561 <span class="comment">/* Note: LL ADC functions to set DMA transfer are located into sections of    */</span>
<a name="l01562"></a>01562 <span class="comment">/*       configuration of ADC instance, groups and multimode (if available):  */</span>
<a name="l01563"></a>01563 <span class="comment">/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */</span>
<a name="l01564"></a>01564 <span class="comment"></span>
<a name="l01565"></a>01565 <span class="comment">/**</span>
<a name="l01566"></a>01566 <span class="comment">  * @brief  Function to help to configure DMA transfer from ADC: retrieve the</span>
<a name="l01567"></a>01567 <span class="comment">  *         ADC register address from ADC instance and a list of ADC registers</span>
<a name="l01568"></a>01568 <span class="comment">  *         intended to be used (most commonly) with DMA transfer.</span>
<a name="l01569"></a>01569 <span class="comment">  * @note   These ADC registers are data registers:</span>
<a name="l01570"></a>01570 <span class="comment">  *         when ADC conversion data is available in ADC data registers,</span>
<a name="l01571"></a>01571 <span class="comment">  *         ADC generates a DMA transfer request.</span>
<a name="l01572"></a>01572 <span class="comment">  * @note   This macro is intended to be used with LL DMA driver, refer to</span>
<a name="l01573"></a>01573 <span class="comment">  *         function &quot;LL_DMA_ConfigAddresses()&quot;.</span>
<a name="l01574"></a>01574 <span class="comment">  *         Example:</span>
<a name="l01575"></a>01575 <span class="comment">  *           LL_DMA_ConfigAddresses(DMA1,</span>
<a name="l01576"></a>01576 <span class="comment">  *                                  LL_DMA_CHANNEL_1,</span>
<a name="l01577"></a>01577 <span class="comment">  *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),</span>
<a name="l01578"></a>01578 <span class="comment">  *                                  (uint32_t)&amp;&lt; array or variable &gt;,</span>
<a name="l01579"></a>01579 <span class="comment">  *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);</span>
<a name="l01580"></a>01580 <span class="comment">  * @note   For devices with several ADC: in multimode, some devices</span>
<a name="l01581"></a>01581 <span class="comment">  *         use a different data register outside of ADC instance scope</span>
<a name="l01582"></a>01582 <span class="comment">  *         (common data register). This macro manages this register difference,</span>
<a name="l01583"></a>01583 <span class="comment">  *         only ADC instance has to be set as parameter.</span>
<a name="l01584"></a>01584 <span class="comment">  * @note   On STM32F1, only ADC instances ADC1 and ADC3 have DMA transfer</span>
<a name="l01585"></a>01585 <span class="comment">  *         capability, not ADC2 (ADC2 and ADC3 instances not available on</span>
<a name="l01586"></a>01586 <span class="comment">  *         all devices).</span>
<a name="l01587"></a>01587 <span class="comment">  * @note   On STM32F1, multimode can be used only with ADC1 and ADC2, not ADC3.</span>
<a name="l01588"></a>01588 <span class="comment">  *         Therefore, the corresponding parameter of data transfer</span>
<a name="l01589"></a>01589 <span class="comment">  *         for multimode can be used only with ADC1 and ADC2.</span>
<a name="l01590"></a>01590 <span class="comment">  *         (ADC2 and ADC3 instances not available on all devices).</span>
<a name="l01591"></a>01591 <span class="comment">  * @rmtoll DR       DATA           LL_ADC_DMA_GetRegAddr</span>
<a name="l01592"></a>01592 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01593"></a>01593 <span class="comment">  * @param  Register This parameter can be one of the following values:</span>
<a name="l01594"></a>01594 <span class="comment">  *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA</span>
<a name="l01595"></a>01595 <span class="comment">  *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)</span>
<a name="l01596"></a>01596 <span class="comment">  *         </span>
<a name="l01597"></a>01597 <span class="comment">  *         (1) Available on devices with several ADC instances.</span>
<a name="l01598"></a>01598 <span class="comment">  * @retval ADC register address</span>
<a name="l01599"></a>01599 <span class="comment">  */</span>
<a name="l01600"></a>01600 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l01601"></a><a class="code" href="group__ADC__LL__EF__DMA__Management.html#ga69758b04f38a928fabb87d4e3d40a402">01601</a> <span class="preprocessor"></span>__STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__DMA__Management.html#ga69758b04f38a928fabb87d4e3d40a402" title="Function to help to configure DMA transfer from ADC: retrieve the ADC register address from ADC insta...">LL_ADC_DMA_GetRegAddr</a>(ADC_TypeDef *ADCx, uint32_t Register)
<a name="l01602"></a>01602 {
<a name="l01603"></a>01603   <span class="keyword">register</span> uint32_t data_reg_addr = 0U;
<a name="l01604"></a>01604   
<a name="l01605"></a>01605   <span class="keywordflow">if</span> (Register == <a class="code" href="group__ADC__LL__EC__REGISTERS.html#gae6865719ded4c442347a9f47e28ae911">LL_ADC_DMA_REG_REGULAR_DATA</a>)
<a name="l01606"></a>01606   {
<a name="l01607"></a>01607     <span class="comment">/* Retrieve address of register DR */</span>
<a name="l01608"></a>01608     data_reg_addr = (uint32_t)&amp;(ADCx-&gt;DR);
<a name="l01609"></a>01609   }
<a name="l01610"></a>01610   <span class="keywordflow">else</span> <span class="comment">/* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */</span>
<a name="l01611"></a>01611   {
<a name="l01612"></a>01612     <span class="comment">/* Retrieve address of register of multimode data */</span>
<a name="l01613"></a>01613     data_reg_addr = (uint32_t)&amp;(ADC12_COMMON-&gt;DR);
<a name="l01614"></a>01614   }
<a name="l01615"></a>01615   
<a name="l01616"></a>01616   <span class="keywordflow">return</span> data_reg_addr;
<a name="l01617"></a>01617 }
<a name="l01618"></a>01618 <span class="preprocessor">#else</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span>__STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__DMA__Management.html#ga69758b04f38a928fabb87d4e3d40a402" title="Function to help to configure DMA transfer from ADC: retrieve the ADC register address from ADC insta...">LL_ADC_DMA_GetRegAddr</a>(ADC_TypeDef *ADCx, uint32_t Register)
<a name="l01620"></a>01620 {
<a name="l01621"></a>01621   <span class="comment">/* Retrieve address of register DR */</span>
<a name="l01622"></a>01622   <span class="keywordflow">return</span> (uint32_t)&amp;(ADCx-&gt;DR);
<a name="l01623"></a>01623 }
<a name="l01624"></a>01624 <span class="preprocessor">#endif</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01626"></a>01626 <span class="comment">/**</span>
<a name="l01627"></a>01627 <span class="comment">  * @}</span>
<a name="l01628"></a>01628 <span class="comment">  */</span>
<a name="l01629"></a>01629 <span class="comment"></span>
<a name="l01630"></a>01630 <span class="comment">/** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to several ADC instances</span>
<a name="l01631"></a>01631 <span class="comment">  * @{</span>
<a name="l01632"></a>01632 <span class="comment">  */</span>
<a name="l01633"></a>01633 <span class="comment"></span>
<a name="l01634"></a>01634 <span class="comment">/**</span>
<a name="l01635"></a>01635 <span class="comment">  * @brief  Set parameter common to several ADC: measurement path to internal</span>
<a name="l01636"></a>01636 <span class="comment">  *         channels (VrefInt, temperature sensor, ...).</span>
<a name="l01637"></a>01637 <span class="comment">  * @note   One or several values can be selected.</span>
<a name="l01638"></a>01638 <span class="comment">  *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |</span>
<a name="l01639"></a>01639 <span class="comment">  *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)</span>
<a name="l01640"></a>01640 <span class="comment">  * @note   Stabilization time of measurement path to internal channel:</span>
<a name="l01641"></a>01641 <span class="comment">  *         After enabling internal paths, before starting ADC conversion,</span>
<a name="l01642"></a>01642 <span class="comment">  *         a delay is required for internal voltage reference and</span>
<a name="l01643"></a>01643 <span class="comment">  *         temperature sensor stabilization time.</span>
<a name="l01644"></a>01644 <span class="comment">  *         Refer to device datasheet.</span>
<a name="l01645"></a>01645 <span class="comment">  *         Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US.</span>
<a name="l01646"></a>01646 <span class="comment">  * @note   ADC internal channel sampling time constraint:</span>
<a name="l01647"></a>01647 <span class="comment">  *         For ADC conversion of internal channels,</span>
<a name="l01648"></a>01648 <span class="comment">  *         a sampling time minimum value is required.</span>
<a name="l01649"></a>01649 <span class="comment">  *         Refer to device datasheet.</span>
<a name="l01650"></a>01650 <span class="comment">  * @rmtoll CR2      TSVREFE        LL_ADC_SetCommonPathInternalCh</span>
<a name="l01651"></a>01651 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l01652"></a>01652 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l01653"></a>01653 <span class="comment">  * @param  PathInternal This parameter can be a combination of the following values:</span>
<a name="l01654"></a>01654 <span class="comment">  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE</span>
<a name="l01655"></a>01655 <span class="comment">  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT</span>
<a name="l01656"></a>01656 <span class="comment">  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR</span>
<a name="l01657"></a>01657 <span class="comment">  * @retval None</span>
<a name="l01658"></a>01658 <span class="comment">  */</span>
<a name="l01659"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Common.html#gada4e99bea81f03d942d2f6d51b360154">01659</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Common.html#gada4e99bea81f03d942d2f6d51b360154" title="Set parameter common to several ADC: measurement path to internal channels (VrefInt, temperature sensor, ...).">LL_ADC_SetCommonPathInternalCh</a>(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
<a name="l01660"></a>01660 {
<a name="l01661"></a>01661   MODIFY_REG(ADCxy_COMMON-&gt;CR2, (ADC_CR2_TSVREFE), PathInternal);
<a name="l01662"></a>01662 }
<a name="l01663"></a>01663 <span class="comment"></span>
<a name="l01664"></a>01664 <span class="comment">/**</span>
<a name="l01665"></a>01665 <span class="comment">  * @brief  Get parameter common to several ADC: measurement path to internal</span>
<a name="l01666"></a>01666 <span class="comment">  *         channels (VrefInt, temperature sensor, ...).</span>
<a name="l01667"></a>01667 <span class="comment">  * @note   One or several values can be selected.</span>
<a name="l01668"></a>01668 <span class="comment">  *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |</span>
<a name="l01669"></a>01669 <span class="comment">  *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)</span>
<a name="l01670"></a>01670 <span class="comment">  * @rmtoll CR2      TSVREFE        LL_ADC_GetCommonPathInternalCh</span>
<a name="l01671"></a>01671 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l01672"></a>01672 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l01673"></a>01673 <span class="comment">  * @retval Returned value can be a combination of the following values:</span>
<a name="l01674"></a>01674 <span class="comment">  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE</span>
<a name="l01675"></a>01675 <span class="comment">  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT</span>
<a name="l01676"></a>01676 <span class="comment">  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR</span>
<a name="l01677"></a>01677 <span class="comment">  */</span>
<a name="l01678"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Common.html#ga7773518fcefaee9cb2976eb09e5b4e0d">01678</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Common.html#ga7773518fcefaee9cb2976eb09e5b4e0d" title="Get parameter common to several ADC: measurement path to internal channels (VrefInt, temperature sensor, ...).">LL_ADC_GetCommonPathInternalCh</a>(ADC_Common_TypeDef *ADCxy_COMMON)
<a name="l01679"></a>01679 {
<a name="l01680"></a>01680   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;CR2, ADC_CR2_TSVREFE));
<a name="l01681"></a>01681 }
<a name="l01682"></a>01682 <span class="comment"></span>
<a name="l01683"></a>01683 <span class="comment">/**</span>
<a name="l01684"></a>01684 <span class="comment">  * @}</span>
<a name="l01685"></a>01685 <span class="comment">  */</span>
<a name="l01686"></a>01686 <span class="comment"></span>
<a name="l01687"></a>01687 <span class="comment">/** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC instance</span>
<a name="l01688"></a>01688 <span class="comment">  * @{</span>
<a name="l01689"></a>01689 <span class="comment">  */</span>
<a name="l01690"></a>01690 <span class="comment"></span>
<a name="l01691"></a>01691 <span class="comment">/**</span>
<a name="l01692"></a>01692 <span class="comment">  * @brief  Set ADC conversion data alignment.</span>
<a name="l01693"></a>01693 <span class="comment">  * @note   Refer to reference manual for alignments formats</span>
<a name="l01694"></a>01694 <span class="comment">  *         dependencies to ADC resolutions.</span>
<a name="l01695"></a>01695 <span class="comment">  * @rmtoll CR2      ALIGN          LL_ADC_SetDataAlignment</span>
<a name="l01696"></a>01696 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01697"></a>01697 <span class="comment">  * @param  DataAlignment This parameter can be one of the following values:</span>
<a name="l01698"></a>01698 <span class="comment">  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT</span>
<a name="l01699"></a>01699 <span class="comment">  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT</span>
<a name="l01700"></a>01700 <span class="comment">  * @retval None</span>
<a name="l01701"></a>01701 <span class="comment">  */</span>
<a name="l01702"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#gaf6b8586d5462e96b4d55b66f1444d69c">01702</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#gaf6b8586d5462e96b4d55b66f1444d69c" title="Set ADC conversion data alignment.">LL_ADC_SetDataAlignment</a>(ADC_TypeDef *ADCx, uint32_t DataAlignment)
<a name="l01703"></a>01703 {
<a name="l01704"></a>01704   MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_ALIGN, DataAlignment);
<a name="l01705"></a>01705 }
<a name="l01706"></a>01706 <span class="comment"></span>
<a name="l01707"></a>01707 <span class="comment">/**</span>
<a name="l01708"></a>01708 <span class="comment">  * @brief  Get ADC conversion data alignment.</span>
<a name="l01709"></a>01709 <span class="comment">  * @note   Refer to reference manual for alignments formats</span>
<a name="l01710"></a>01710 <span class="comment">  *         dependencies to ADC resolutions.</span>
<a name="l01711"></a>01711 <span class="comment">  * @rmtoll CR2      ALIGN          LL_ADC_SetDataAlignment</span>
<a name="l01712"></a>01712 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01713"></a>01713 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01714"></a>01714 <span class="comment">  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT</span>
<a name="l01715"></a>01715 <span class="comment">  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT</span>
<a name="l01716"></a>01716 <span class="comment">  */</span>
<a name="l01717"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#ga2c79127b2eb78e83332defc8786be214">01717</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#ga2c79127b2eb78e83332defc8786be214" title="Get ADC conversion data alignment.">LL_ADC_GetDataAlignment</a>(ADC_TypeDef *ADCx)
<a name="l01718"></a>01718 {
<a name="l01719"></a>01719   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_ALIGN));
<a name="l01720"></a>01720 }
<a name="l01721"></a>01721 <span class="comment"></span>
<a name="l01722"></a>01722 <span class="comment">/**</span>
<a name="l01723"></a>01723 <span class="comment">  * @brief  Set ADC sequencers scan mode, for all ADC groups</span>
<a name="l01724"></a>01724 <span class="comment">  *         (group regular, group injected).</span>
<a name="l01725"></a>01725 <span class="comment">  * @note  According to sequencers scan mode :</span>
<a name="l01726"></a>01726 <span class="comment">  *         - If disabled: ADC conversion is performed in unitary conversion</span>
<a name="l01727"></a>01727 <span class="comment">  *           mode (one channel converted, that defined in rank 1).</span>
<a name="l01728"></a>01728 <span class="comment">  *           Configuration of sequencers of all ADC groups</span>
<a name="l01729"></a>01729 <span class="comment">  *           (sequencer scan length, ...) is discarded: equivalent to</span>
<a name="l01730"></a>01730 <span class="comment">  *           scan length of 1 rank.</span>
<a name="l01731"></a>01731 <span class="comment">  *         - If enabled: ADC conversions are performed in sequence conversions</span>
<a name="l01732"></a>01732 <span class="comment">  *           mode, according to configuration of sequencers of</span>
<a name="l01733"></a>01733 <span class="comment">  *           each ADC group (sequencer scan length, ...).</span>
<a name="l01734"></a>01734 <span class="comment">  *           Refer to function @ref LL_ADC_REG_SetSequencerLength()</span>
<a name="l01735"></a>01735 <span class="comment">  *           and to function @ref LL_ADC_INJ_SetSequencerLength().</span>
<a name="l01736"></a>01736 <span class="comment">  * @rmtoll CR1      SCAN           LL_ADC_SetSequencersScanMode</span>
<a name="l01737"></a>01737 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01738"></a>01738 <span class="comment">  * @param  ScanMode This parameter can be one of the following values:</span>
<a name="l01739"></a>01739 <span class="comment">  *         @arg @ref LL_ADC_SEQ_SCAN_DISABLE</span>
<a name="l01740"></a>01740 <span class="comment">  *         @arg @ref LL_ADC_SEQ_SCAN_ENABLE</span>
<a name="l01741"></a>01741 <span class="comment">  * @retval None</span>
<a name="l01742"></a>01742 <span class="comment">  */</span>
<a name="l01743"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#ga1bb71082e165391a3c834f32c29d6184">01743</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#ga1bb71082e165391a3c834f32c29d6184" title="Set ADC sequencers scan mode, for all ADC groups (group regular, group injected).">LL_ADC_SetSequencersScanMode</a>(ADC_TypeDef *ADCx, uint32_t ScanMode)
<a name="l01744"></a>01744 {
<a name="l01745"></a>01745   MODIFY_REG(ADCx-&gt;CR1, ADC_CR1_SCAN, ScanMode);
<a name="l01746"></a>01746 }
<a name="l01747"></a>01747 <span class="comment"></span>
<a name="l01748"></a>01748 <span class="comment">/**</span>
<a name="l01749"></a>01749 <span class="comment">  * @brief  Get ADC sequencers scan mode, for all ADC groups</span>
<a name="l01750"></a>01750 <span class="comment">  *         (group regular, group injected).</span>
<a name="l01751"></a>01751 <span class="comment">  * @note  According to sequencers scan mode :</span>
<a name="l01752"></a>01752 <span class="comment">  *         - If disabled: ADC conversion is performed in unitary conversion</span>
<a name="l01753"></a>01753 <span class="comment">  *           mode (one channel converted, that defined in rank 1).</span>
<a name="l01754"></a>01754 <span class="comment">  *           Configuration of sequencers of all ADC groups</span>
<a name="l01755"></a>01755 <span class="comment">  *           (sequencer scan length, ...) is discarded: equivalent to</span>
<a name="l01756"></a>01756 <span class="comment">  *           scan length of 1 rank.</span>
<a name="l01757"></a>01757 <span class="comment">  *         - If enabled: ADC conversions are performed in sequence conversions</span>
<a name="l01758"></a>01758 <span class="comment">  *           mode, according to configuration of sequencers of</span>
<a name="l01759"></a>01759 <span class="comment">  *           each ADC group (sequencer scan length, ...).</span>
<a name="l01760"></a>01760 <span class="comment">  *           Refer to function @ref LL_ADC_REG_SetSequencerLength()</span>
<a name="l01761"></a>01761 <span class="comment">  *           and to function @ref LL_ADC_INJ_SetSequencerLength().</span>
<a name="l01762"></a>01762 <span class="comment">  * @rmtoll CR1      SCAN           LL_ADC_GetSequencersScanMode</span>
<a name="l01763"></a>01763 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01764"></a>01764 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01765"></a>01765 <span class="comment">  *         @arg @ref LL_ADC_SEQ_SCAN_DISABLE</span>
<a name="l01766"></a>01766 <span class="comment">  *         @arg @ref LL_ADC_SEQ_SCAN_ENABLE</span>
<a name="l01767"></a>01767 <span class="comment">  */</span>
<a name="l01768"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#gad1d8f5d21dcc88dc80f125774b2a04d7">01768</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#gad1d8f5d21dcc88dc80f125774b2a04d7" title="Get ADC sequencers scan mode, for all ADC groups (group regular, group injected).">LL_ADC_GetSequencersScanMode</a>(ADC_TypeDef *ADCx)
<a name="l01769"></a>01769 {
<a name="l01770"></a>01770   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, ADC_CR1_SCAN));
<a name="l01771"></a>01771 }
<a name="l01772"></a>01772 <span class="comment"></span>
<a name="l01773"></a>01773 <span class="comment">/**</span>
<a name="l01774"></a>01774 <span class="comment">  * @}</span>
<a name="l01775"></a>01775 <span class="comment">  */</span>
<a name="l01776"></a>01776 <span class="comment"></span>
<a name="l01777"></a>01777 <span class="comment">/** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: group regular</span>
<a name="l01778"></a>01778 <span class="comment">  * @{</span>
<a name="l01779"></a>01779 <span class="comment">  */</span>
<a name="l01780"></a>01780 <span class="comment"></span>
<a name="l01781"></a>01781 <span class="comment">/**</span>
<a name="l01782"></a>01782 <span class="comment">  * @brief  Set ADC group regular conversion trigger source:</span>
<a name="l01783"></a>01783 <span class="comment">  *         internal (SW start) or from external IP (timer event,</span>
<a name="l01784"></a>01784 <span class="comment">  *         external interrupt line).</span>
<a name="l01785"></a>01785 <span class="comment">  * @note   On this STM32 serie, external trigger is set with trigger polarity:</span>
<a name="l01786"></a>01786 <span class="comment">  *         rising edge (only trigger polarity available on this STM32 serie).</span>
<a name="l01787"></a>01787 <span class="comment">  * @note   Availability of parameters of trigger sources from timer </span>
<a name="l01788"></a>01788 <span class="comment">  *         depends on timers availability on the selected device.</span>
<a name="l01789"></a>01789 <span class="comment">  * @rmtoll CR2      EXTSEL         LL_ADC_REG_SetTriggerSource</span>
<a name="l01790"></a>01790 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01791"></a>01791 <span class="comment">  * @param  TriggerSource This parameter can be one of the following values:</span>
<a name="l01792"></a>01792 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE</span>
<a name="l01793"></a>01793 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3       (1)</span>
<a name="l01794"></a>01794 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1       (2)</span>
<a name="l01795"></a>01795 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2       (2)</span>
<a name="l01796"></a>01796 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2       (2)</span>
<a name="l01797"></a>01797 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (2)</span>
<a name="l01798"></a>01798 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4       (2)</span>
<a name="l01799"></a>01799 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (2)</span>
<a name="l01800"></a>01800 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (2)(4)</span>
<a name="l01801"></a>01801 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC3 (3)</span>
<a name="l01802"></a>01802 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1       (3)</span>
<a name="l01803"></a>01803 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3       (3)</span>
<a name="l01804"></a>01804 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1       (3)</span>
<a name="l01805"></a>01805 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (3)</span>
<a name="l01806"></a>01806 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH1       (3)</span>
<a name="l01807"></a>01807 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH3       (3)</span>
<a name="l01808"></a>01808 <span class="comment">  *         </span>
<a name="l01809"></a>01809 <span class="comment">  *         (1) On STM32F1, parameter available on all ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l01810"></a>01810 <span class="comment">  *         (2) On STM32F1, parameter available only on ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l01811"></a>01811 <span class="comment">  *         (3) On STM32F1, parameter available only on ADC instances: ADC3 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l01812"></a>01812 <span class="comment">  *         (4) On STM32F1, parameter available only on high-density and XL-density devices. A remap of trigger must be done at top level (refer to AFIO peripheral).</span>
<a name="l01813"></a>01813 <span class="comment">  * @retval None</span>
<a name="l01814"></a>01814 <span class="comment">  */</span>
<a name="l01815"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga46331bb05afe971e9ad6b54efd5f07ee">01815</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga46331bb05afe971e9ad6b54efd5f07ee" title="Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event...">LL_ADC_REG_SetTriggerSource</a>(ADC_TypeDef *ADCx, uint32_t TriggerSource)
<a name="l01816"></a>01816 {
<a name="l01817"></a>01817 <span class="comment">/* Note: On this STM32 serie, ADC group regular external trigger edge        */</span>
<a name="l01818"></a>01818 <span class="comment">/*       is used to perform a ADC conversion start.                           */</span>
<a name="l01819"></a>01819 <span class="comment">/*       This function does not set external trigger edge.                    */</span>
<a name="l01820"></a>01820 <span class="comment">/*       This feature is set using function                                   */</span>
<a name="l01821"></a>01821 <span class="comment">/*       @ref LL_ADC_REG_StartConversionExtTrig().                            */</span>
<a name="l01822"></a>01822   MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_EXTSEL, (TriggerSource &amp; ADC_CR2_EXTSEL));
<a name="l01823"></a>01823 }
<a name="l01824"></a>01824 <span class="comment"></span>
<a name="l01825"></a>01825 <span class="comment">/**</span>
<a name="l01826"></a>01826 <span class="comment">  * @brief  Get ADC group regular conversion trigger source:</span>
<a name="l01827"></a>01827 <span class="comment">  *         internal (SW start) or from external IP (timer event,</span>
<a name="l01828"></a>01828 <span class="comment">  *         external interrupt line).</span>
<a name="l01829"></a>01829 <span class="comment">  * @note   To determine whether group regular trigger source is</span>
<a name="l01830"></a>01830 <span class="comment">  *         internal (SW start) or external, without detail</span>
<a name="l01831"></a>01831 <span class="comment">  *         of which peripheral is selected as external trigger,</span>
<a name="l01832"></a>01832 <span class="comment">  *         (equivalent to </span>
<a name="l01833"></a>01833 <span class="comment">  *         &quot;if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)&quot;)</span>
<a name="l01834"></a>01834 <span class="comment">  *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.</span>
<a name="l01835"></a>01835 <span class="comment">  * @note   Availability of parameters of trigger sources from timer </span>
<a name="l01836"></a>01836 <span class="comment">  *         depends on timers availability on the selected device.</span>
<a name="l01837"></a>01837 <span class="comment">  * @rmtoll CR2      EXTSEL         LL_ADC_REG_GetTriggerSource</span>
<a name="l01838"></a>01838 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01839"></a>01839 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01840"></a>01840 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE</span>
<a name="l01841"></a>01841 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3       (1)</span>
<a name="l01842"></a>01842 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1       (2)</span>
<a name="l01843"></a>01843 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2       (2)</span>
<a name="l01844"></a>01844 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2       (2)</span>
<a name="l01845"></a>01845 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (2)</span>
<a name="l01846"></a>01846 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4       (2)</span>
<a name="l01847"></a>01847 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (2)</span>
<a name="l01848"></a>01848 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (2)(4)</span>
<a name="l01849"></a>01849 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC3 (3)</span>
<a name="l01850"></a>01850 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1       (3)</span>
<a name="l01851"></a>01851 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3       (3)</span>
<a name="l01852"></a>01852 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1       (3)</span>
<a name="l01853"></a>01853 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (3)</span>
<a name="l01854"></a>01854 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH1       (3)</span>
<a name="l01855"></a>01855 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH3       (3)</span>
<a name="l01856"></a>01856 <span class="comment">  *         </span>
<a name="l01857"></a>01857 <span class="comment">  *         (1) On STM32F1, parameter available on all ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l01858"></a>01858 <span class="comment">  *         (2) On STM32F1, parameter available only on ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l01859"></a>01859 <span class="comment">  *         (3) On STM32F1, parameter available only on ADC instances: ADC3 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l01860"></a>01860 <span class="comment">  *         (4) On STM32F1, parameter available only on high-density and XL-density devices. A remap of trigger must be done at top level (refer to AFIO peripheral).</span>
<a name="l01861"></a>01861 <span class="comment">  */</span>
<a name="l01862"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e">01862</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e" title="Get ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event...">LL_ADC_REG_GetTriggerSource</a>(ADC_TypeDef *ADCx)
<a name="l01863"></a>01863 {
<a name="l01864"></a>01864   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_EXTSEL));
<a name="l01865"></a>01865 }
<a name="l01866"></a>01866 <span class="comment"></span>
<a name="l01867"></a>01867 <span class="comment">/**</span>
<a name="l01868"></a>01868 <span class="comment">  * @brief  Get ADC group regular conversion trigger source internal (SW start)</span>
<a name="l01869"></a>01869 <span class="comment">            or external.</span>
<a name="l01870"></a>01870 <span class="comment">  * @note   In case of group regular trigger source set to external trigger,</span>
<a name="l01871"></a>01871 <span class="comment">  *         to determine which peripheral is selected as external trigger,</span>
<a name="l01872"></a>01872 <span class="comment">  *         use function @ref LL_ADC_REG_GetTriggerSource().</span>
<a name="l01873"></a>01873 <span class="comment">  * @rmtoll CR2      EXTSEL         LL_ADC_REG_IsTriggerSourceSWStart</span>
<a name="l01874"></a>01874 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01875"></a>01875 <span class="comment">  * @retval Value &quot;0&quot; if trigger source external trigger</span>
<a name="l01876"></a>01876 <span class="comment">  *         Value &quot;1&quot; if trigger source SW start.</span>
<a name="l01877"></a>01877 <span class="comment">  */</span>
<a name="l01878"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3">01878</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3" title="Get ADC group regular conversion trigger source internal (SW start) or external.">LL_ADC_REG_IsTriggerSourceSWStart</a>(ADC_TypeDef *ADCx)
<a name="l01879"></a>01879 {
<a name="l01880"></a>01880   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, ADC_CR2_EXTSEL) == (<a class="code" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">LL_ADC_REG_TRIG_SOFTWARE</a>));
<a name="l01881"></a>01881 }
<a name="l01882"></a>01882 
<a name="l01883"></a>01883 <span class="comment"></span>
<a name="l01884"></a>01884 <span class="comment">/**</span>
<a name="l01885"></a>01885 <span class="comment">  * @brief  Set ADC group regular sequencer length and scan direction.</span>
<a name="l01886"></a>01886 <span class="comment">  * @note   Description of ADC group regular sequencer features:</span>
<a name="l01887"></a>01887 <span class="comment">  *         - For devices with sequencer fully configurable</span>
<a name="l01888"></a>01888 <span class="comment">  *           (function &quot;LL_ADC_REG_SetSequencerRanks()&quot; available):</span>
<a name="l01889"></a>01889 <span class="comment">  *           sequencer length and each rank affectation to a channel</span>
<a name="l01890"></a>01890 <span class="comment">  *           are configurable.</span>
<a name="l01891"></a>01891 <span class="comment">  *           This function performs configuration of:</span>
<a name="l01892"></a>01892 <span class="comment">  *           - Sequence length: Number of ranks in the scan sequence.</span>
<a name="l01893"></a>01893 <span class="comment">  *           - Sequence direction: Unless specified in parameters, sequencer</span>
<a name="l01894"></a>01894 <span class="comment">  *             scan direction is forward (from rank 1 to rank n).</span>
<a name="l01895"></a>01895 <span class="comment">  *           Sequencer ranks are selected using</span>
<a name="l01896"></a>01896 <span class="comment">  *           function &quot;LL_ADC_REG_SetSequencerRanks()&quot;.</span>
<a name="l01897"></a>01897 <span class="comment">  *         - For devices with sequencer not fully configurable</span>
<a name="l01898"></a>01898 <span class="comment">  *           (function &quot;LL_ADC_REG_SetSequencerChannels()&quot; available):</span>
<a name="l01899"></a>01899 <span class="comment">  *           sequencer length and each rank affectation to a channel</span>
<a name="l01900"></a>01900 <span class="comment">  *           are defined by channel number.</span>
<a name="l01901"></a>01901 <span class="comment">  *           This function performs configuration of:</span>
<a name="l01902"></a>01902 <span class="comment">  *           - Sequence length: Number of ranks in the scan sequence is</span>
<a name="l01903"></a>01903 <span class="comment">  *             defined by number of channels set in the sequence,</span>
<a name="l01904"></a>01904 <span class="comment">  *             rank of each channel is fixed by channel HW number.</span>
<a name="l01905"></a>01905 <span class="comment">  *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).</span>
<a name="l01906"></a>01906 <span class="comment">  *           - Sequence direction: Unless specified in parameters, sequencer</span>
<a name="l01907"></a>01907 <span class="comment">  *             scan direction is forward (from lowest channel number to</span>
<a name="l01908"></a>01908 <span class="comment">  *             highest channel number).</span>
<a name="l01909"></a>01909 <span class="comment">  *           Sequencer ranks are selected using</span>
<a name="l01910"></a>01910 <span class="comment">  *           function &quot;LL_ADC_REG_SetSequencerChannels()&quot;.</span>
<a name="l01911"></a>01911 <span class="comment">  * @note   On this STM32 serie, group regular sequencer configuration</span>
<a name="l01912"></a>01912 <span class="comment">  *         is conditioned to ADC instance sequencer mode.</span>
<a name="l01913"></a>01913 <span class="comment">  *         If ADC instance sequencer mode is disabled, sequencers of</span>
<a name="l01914"></a>01914 <span class="comment">  *         all groups (group regular, group injected) can be configured</span>
<a name="l01915"></a>01915 <span class="comment">  *         but their execution is disabled (limited to rank 1).</span>
<a name="l01916"></a>01916 <span class="comment">  *         Refer to function @ref LL_ADC_SetSequencersScanMode().</span>
<a name="l01917"></a>01917 <span class="comment">  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:</span>
<a name="l01918"></a>01918 <span class="comment">  *         ADC conversion on only 1 channel.</span>
<a name="l01919"></a>01919 <span class="comment">  * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength</span>
<a name="l01920"></a>01920 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01921"></a>01921 <span class="comment">  * @param  SequencerNbRanks This parameter can be one of the following values:</span>
<a name="l01922"></a>01922 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE</span>
<a name="l01923"></a>01923 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS</span>
<a name="l01924"></a>01924 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS</span>
<a name="l01925"></a>01925 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS</span>
<a name="l01926"></a>01926 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS</span>
<a name="l01927"></a>01927 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS</span>
<a name="l01928"></a>01928 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS</span>
<a name="l01929"></a>01929 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS</span>
<a name="l01930"></a>01930 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS</span>
<a name="l01931"></a>01931 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS</span>
<a name="l01932"></a>01932 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS</span>
<a name="l01933"></a>01933 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS</span>
<a name="l01934"></a>01934 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS</span>
<a name="l01935"></a>01935 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS</span>
<a name="l01936"></a>01936 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS</span>
<a name="l01937"></a>01937 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS</span>
<a name="l01938"></a>01938 <span class="comment">  * @retval None</span>
<a name="l01939"></a>01939 <span class="comment">  */</span>
<a name="l01940"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaad2d56f5d16468ef4672cc9d24883a64">01940</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaad2d56f5d16468ef4672cc9d24883a64" title="Set ADC group regular sequencer length and scan direction.">LL_ADC_REG_SetSequencerLength</a>(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
<a name="l01941"></a>01941 {
<a name="l01942"></a>01942   MODIFY_REG(ADCx-&gt;SQR1, ADC_SQR1_L, SequencerNbRanks);
<a name="l01943"></a>01943 }
<a name="l01944"></a>01944 <span class="comment"></span>
<a name="l01945"></a>01945 <span class="comment">/**</span>
<a name="l01946"></a>01946 <span class="comment">  * @brief  Get ADC group regular sequencer length and scan direction.</span>
<a name="l01947"></a>01947 <span class="comment">  * @note   Description of ADC group regular sequencer features:</span>
<a name="l01948"></a>01948 <span class="comment">  *         - For devices with sequencer fully configurable</span>
<a name="l01949"></a>01949 <span class="comment">  *           (function &quot;LL_ADC_REG_SetSequencerRanks()&quot; available):</span>
<a name="l01950"></a>01950 <span class="comment">  *           sequencer length and each rank affectation to a channel</span>
<a name="l01951"></a>01951 <span class="comment">  *           are configurable.</span>
<a name="l01952"></a>01952 <span class="comment">  *           This function retrieves:</span>
<a name="l01953"></a>01953 <span class="comment">  *           - Sequence length: Number of ranks in the scan sequence.</span>
<a name="l01954"></a>01954 <span class="comment">  *           - Sequence direction: Unless specified in parameters, sequencer</span>
<a name="l01955"></a>01955 <span class="comment">  *             scan direction is forward (from rank 1 to rank n).</span>
<a name="l01956"></a>01956 <span class="comment">  *           Sequencer ranks are selected using</span>
<a name="l01957"></a>01957 <span class="comment">  *           function &quot;LL_ADC_REG_SetSequencerRanks()&quot;.</span>
<a name="l01958"></a>01958 <span class="comment">  *         - For devices with sequencer not fully configurable</span>
<a name="l01959"></a>01959 <span class="comment">  *           (function &quot;LL_ADC_REG_SetSequencerChannels()&quot; available):</span>
<a name="l01960"></a>01960 <span class="comment">  *           sequencer length and each rank affectation to a channel</span>
<a name="l01961"></a>01961 <span class="comment">  *           are defined by channel number.</span>
<a name="l01962"></a>01962 <span class="comment">  *           This function retrieves:</span>
<a name="l01963"></a>01963 <span class="comment">  *           - Sequence length: Number of ranks in the scan sequence is</span>
<a name="l01964"></a>01964 <span class="comment">  *             defined by number of channels set in the sequence,</span>
<a name="l01965"></a>01965 <span class="comment">  *             rank of each channel is fixed by channel HW number.</span>
<a name="l01966"></a>01966 <span class="comment">  *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).</span>
<a name="l01967"></a>01967 <span class="comment">  *           - Sequence direction: Unless specified in parameters, sequencer</span>
<a name="l01968"></a>01968 <span class="comment">  *             scan direction is forward (from lowest channel number to</span>
<a name="l01969"></a>01969 <span class="comment">  *             highest channel number).</span>
<a name="l01970"></a>01970 <span class="comment">  *           Sequencer ranks are selected using</span>
<a name="l01971"></a>01971 <span class="comment">  *           function &quot;LL_ADC_REG_SetSequencerChannels()&quot;.</span>
<a name="l01972"></a>01972 <span class="comment">  * @note   On this STM32 serie, group regular sequencer configuration</span>
<a name="l01973"></a>01973 <span class="comment">  *         is conditioned to ADC instance sequencer mode.</span>
<a name="l01974"></a>01974 <span class="comment">  *         If ADC instance sequencer mode is disabled, sequencers of</span>
<a name="l01975"></a>01975 <span class="comment">  *         all groups (group regular, group injected) can be configured</span>
<a name="l01976"></a>01976 <span class="comment">  *         but their execution is disabled (limited to rank 1).</span>
<a name="l01977"></a>01977 <span class="comment">  *         Refer to function @ref LL_ADC_SetSequencersScanMode().</span>
<a name="l01978"></a>01978 <span class="comment">  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:</span>
<a name="l01979"></a>01979 <span class="comment">  *         ADC conversion on only 1 channel.</span>
<a name="l01980"></a>01980 <span class="comment">  * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength</span>
<a name="l01981"></a>01981 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l01982"></a>01982 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01983"></a>01983 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE</span>
<a name="l01984"></a>01984 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS</span>
<a name="l01985"></a>01985 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS</span>
<a name="l01986"></a>01986 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS</span>
<a name="l01987"></a>01987 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS</span>
<a name="l01988"></a>01988 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS</span>
<a name="l01989"></a>01989 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS</span>
<a name="l01990"></a>01990 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS</span>
<a name="l01991"></a>01991 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS</span>
<a name="l01992"></a>01992 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS</span>
<a name="l01993"></a>01993 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS</span>
<a name="l01994"></a>01994 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS</span>
<a name="l01995"></a>01995 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS</span>
<a name="l01996"></a>01996 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS</span>
<a name="l01997"></a>01997 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS</span>
<a name="l01998"></a>01998 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS</span>
<a name="l01999"></a>01999 <span class="comment">  */</span>
<a name="l02000"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga0b6cfe92543aae7cb919a0edb2c77846">02000</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga0b6cfe92543aae7cb919a0edb2c77846" title="Get ADC group regular sequencer length and scan direction.">LL_ADC_REG_GetSequencerLength</a>(ADC_TypeDef *ADCx)
<a name="l02001"></a>02001 {
<a name="l02002"></a>02002   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;SQR1, ADC_SQR1_L));
<a name="l02003"></a>02003 }
<a name="l02004"></a>02004 <span class="comment"></span>
<a name="l02005"></a>02005 <span class="comment">/**</span>
<a name="l02006"></a>02006 <span class="comment">  * @brief  Set ADC group regular sequencer discontinuous mode:</span>
<a name="l02007"></a>02007 <span class="comment">  *         sequence subdivided and scan conversions interrupted every selected</span>
<a name="l02008"></a>02008 <span class="comment">  *         number of ranks.</span>
<a name="l02009"></a>02009 <span class="comment">  * @note   It is not possible to enable both ADC group regular </span>
<a name="l02010"></a>02010 <span class="comment">  *         continuous mode and sequencer discontinuous mode.</span>
<a name="l02011"></a>02011 <span class="comment">  * @note   It is not possible to enable both ADC auto-injected mode</span>
<a name="l02012"></a>02012 <span class="comment">  *         and ADC group regular sequencer discontinuous mode.</span>
<a name="l02013"></a>02013 <span class="comment">  * @rmtoll CR1      DISCEN         LL_ADC_REG_SetSequencerDiscont\n</span>
<a name="l02014"></a>02014 <span class="comment">  *         CR1      DISCNUM        LL_ADC_REG_SetSequencerDiscont</span>
<a name="l02015"></a>02015 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02016"></a>02016 <span class="comment">  * @param  SeqDiscont This parameter can be one of the following values:</span>
<a name="l02017"></a>02017 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE</span>
<a name="l02018"></a>02018 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK</span>
<a name="l02019"></a>02019 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS</span>
<a name="l02020"></a>02020 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS</span>
<a name="l02021"></a>02021 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS</span>
<a name="l02022"></a>02022 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS</span>
<a name="l02023"></a>02023 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS</span>
<a name="l02024"></a>02024 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS</span>
<a name="l02025"></a>02025 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS</span>
<a name="l02026"></a>02026 <span class="comment">  * @retval None</span>
<a name="l02027"></a>02027 <span class="comment">  */</span>
<a name="l02028"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48">02028</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48" title="Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrup...">LL_ADC_REG_SetSequencerDiscont</a>(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
<a name="l02029"></a>02029 {
<a name="l02030"></a>02030   MODIFY_REG(ADCx-&gt;CR1, ADC_CR1_DISCEN | ADC_CR1_DISCNUM, SeqDiscont);
<a name="l02031"></a>02031 }
<a name="l02032"></a>02032 <span class="comment"></span>
<a name="l02033"></a>02033 <span class="comment">/**</span>
<a name="l02034"></a>02034 <span class="comment">  * @brief  Get ADC group regular sequencer discontinuous mode:</span>
<a name="l02035"></a>02035 <span class="comment">  *         sequence subdivided and scan conversions interrupted every selected</span>
<a name="l02036"></a>02036 <span class="comment">  *         number of ranks.</span>
<a name="l02037"></a>02037 <span class="comment">  * @rmtoll CR1      DISCEN         LL_ADC_REG_GetSequencerDiscont\n</span>
<a name="l02038"></a>02038 <span class="comment">  *         CR1      DISCNUM        LL_ADC_REG_GetSequencerDiscont</span>
<a name="l02039"></a>02039 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02040"></a>02040 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02041"></a>02041 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE</span>
<a name="l02042"></a>02042 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK</span>
<a name="l02043"></a>02043 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS</span>
<a name="l02044"></a>02044 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS</span>
<a name="l02045"></a>02045 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS</span>
<a name="l02046"></a>02046 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS</span>
<a name="l02047"></a>02047 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS</span>
<a name="l02048"></a>02048 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS</span>
<a name="l02049"></a>02049 <span class="comment">  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS</span>
<a name="l02050"></a>02050 <span class="comment">  */</span>
<a name="l02051"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gad88e5a0dfe8f2a9d7c24b379e59d92b3">02051</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gad88e5a0dfe8f2a9d7c24b379e59d92b3" title="Get ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrup...">LL_ADC_REG_GetSequencerDiscont</a>(ADC_TypeDef *ADCx)
<a name="l02052"></a>02052 {
<a name="l02053"></a>02053   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, ADC_CR1_DISCEN | ADC_CR1_DISCNUM));
<a name="l02054"></a>02054 }
<a name="l02055"></a>02055 <span class="comment"></span>
<a name="l02056"></a>02056 <span class="comment">/**</span>
<a name="l02057"></a>02057 <span class="comment">  * @brief  Set ADC group regular sequence: channel on the selected</span>
<a name="l02058"></a>02058 <span class="comment">  *         scan sequence rank.</span>
<a name="l02059"></a>02059 <span class="comment">  * @note   This function performs configuration of:</span>
<a name="l02060"></a>02060 <span class="comment">  *         - Channels ordering into each rank of scan sequence:</span>
<a name="l02061"></a>02061 <span class="comment">  *           whatever channel can be placed into whatever rank.</span>
<a name="l02062"></a>02062 <span class="comment">  * @note   On this STM32 serie, ADC group regular sequencer is</span>
<a name="l02063"></a>02063 <span class="comment">  *         fully configurable: sequencer length and each rank</span>
<a name="l02064"></a>02064 <span class="comment">  *         affectation to a channel are configurable.</span>
<a name="l02065"></a>02065 <span class="comment">  *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().</span>
<a name="l02066"></a>02066 <span class="comment">  * @note   Depending on devices and packages, some channels may not be available.</span>
<a name="l02067"></a>02067 <span class="comment">  *         Refer to device datasheet for channels availability.</span>
<a name="l02068"></a>02068 <span class="comment">  * @note   On this STM32 serie, to measure internal channels (VrefInt,</span>
<a name="l02069"></a>02069 <span class="comment">  *         TempSensor, ...), measurement paths to internal channels must be</span>
<a name="l02070"></a>02070 <span class="comment">  *         enabled separately.</span>
<a name="l02071"></a>02071 <span class="comment">  *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().</span>
<a name="l02072"></a>02072 <span class="comment">  * @rmtoll SQR3     SQ1            LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02073"></a>02073 <span class="comment">  *         SQR3     SQ2            LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02074"></a>02074 <span class="comment">  *         SQR3     SQ3            LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02075"></a>02075 <span class="comment">  *         SQR3     SQ4            LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02076"></a>02076 <span class="comment">  *         SQR3     SQ5            LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02077"></a>02077 <span class="comment">  *         SQR3     SQ6            LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02078"></a>02078 <span class="comment">  *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02079"></a>02079 <span class="comment">  *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02080"></a>02080 <span class="comment">  *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02081"></a>02081 <span class="comment">  *         SQR2     SQ10           LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02082"></a>02082 <span class="comment">  *         SQR2     SQ11           LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02083"></a>02083 <span class="comment">  *         SQR2     SQ12           LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02084"></a>02084 <span class="comment">  *         SQR1     SQ13           LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02085"></a>02085 <span class="comment">  *         SQR1     SQ14           LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02086"></a>02086 <span class="comment">  *         SQR1     SQ15           LL_ADC_REG_SetSequencerRanks\n</span>
<a name="l02087"></a>02087 <span class="comment">  *         SQR1     SQ16           LL_ADC_REG_SetSequencerRanks</span>
<a name="l02088"></a>02088 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02089"></a>02089 <span class="comment">  * @param  Rank This parameter can be one of the following values:</span>
<a name="l02090"></a>02090 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_1</span>
<a name="l02091"></a>02091 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_2</span>
<a name="l02092"></a>02092 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_3</span>
<a name="l02093"></a>02093 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_4</span>
<a name="l02094"></a>02094 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_5</span>
<a name="l02095"></a>02095 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_6</span>
<a name="l02096"></a>02096 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_7</span>
<a name="l02097"></a>02097 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_8</span>
<a name="l02098"></a>02098 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_9</span>
<a name="l02099"></a>02099 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_10</span>
<a name="l02100"></a>02100 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_11</span>
<a name="l02101"></a>02101 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_12</span>
<a name="l02102"></a>02102 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_13</span>
<a name="l02103"></a>02103 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_14</span>
<a name="l02104"></a>02104 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_15</span>
<a name="l02105"></a>02105 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_16</span>
<a name="l02106"></a>02106 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02107"></a>02107 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l02108"></a>02108 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l02109"></a>02109 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l02110"></a>02110 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l02111"></a>02111 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l02112"></a>02112 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l02113"></a>02113 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l02114"></a>02114 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l02115"></a>02115 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l02116"></a>02116 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l02117"></a>02117 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l02118"></a>02118 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l02119"></a>02119 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l02120"></a>02120 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l02121"></a>02121 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l02122"></a>02122 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l02123"></a>02123 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l02124"></a>02124 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l02125"></a>02125 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l02126"></a>02126 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l02127"></a>02127 <span class="comment">  *         </span>
<a name="l02128"></a>02128 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l02129"></a>02129 <span class="comment">  * @retval None</span>
<a name="l02130"></a>02130 <span class="comment">  */</span>
<a name="l02131"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaa2b090ec6eceed161cd96a04a9debc18">02131</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaa2b090ec6eceed161cd96a04a9debc18" title="Set ADC group regular sequence: channel on the selected scan sequence rank.">LL_ADC_REG_SetSequencerRanks</a>(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
<a name="l02132"></a>02132 {
<a name="l02133"></a>02133   <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span>
<a name="l02134"></a>02134   <span class="comment">/* in register and register position depending on parameter &quot;Rank&quot;.         */</span>
<a name="l02135"></a>02135   <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span>
<a name="l02136"></a>02136   <span class="comment">/* other bits reserved for other purpose.                                   */</span>
<a name="l02137"></a>02137   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;SQR1, <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Rank, <a class="code" href="group__ADC__LL__Private__Constants.html#ga43c2aac11b3172a7d985977f75cfcaa0">ADC_REG_SQRX_REGOFFSET_MASK</a>));
<a name="l02138"></a>02138   
<a name="l02139"></a>02139   MODIFY_REG(*preg,
<a name="l02140"></a>02140              <a class="code" href="group__ADC__LL__Private__Constants.html#gad355e392c28d1a838ffaac9492b1cd56">ADC_CHANNEL_ID_NUMBER_MASK</a> &lt;&lt; (Rank &amp; <a class="code" href="group__ADC__LL__Private__Constants.html#gab1785693410cad063c55c9724424d932">ADC_REG_RANK_ID_SQRX_MASK</a>),
<a name="l02141"></a>02141              (Channel &amp; <a class="code" href="group__ADC__LL__Private__Constants.html#gad355e392c28d1a838ffaac9492b1cd56">ADC_CHANNEL_ID_NUMBER_MASK</a>) &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK));
<a name="l02142"></a>02142 }
<a name="l02143"></a>02143 <span class="comment"></span>
<a name="l02144"></a>02144 <span class="comment">/**</span>
<a name="l02145"></a>02145 <span class="comment">  * @brief  Get ADC group regular sequence: channel on the selected</span>
<a name="l02146"></a>02146 <span class="comment">  *         scan sequence rank.</span>
<a name="l02147"></a>02147 <span class="comment">  * @note   On this STM32 serie, ADC group regular sequencer is</span>
<a name="l02148"></a>02148 <span class="comment">  *         fully configurable: sequencer length and each rank</span>
<a name="l02149"></a>02149 <span class="comment">  *         affectation to a channel are configurable.</span>
<a name="l02150"></a>02150 <span class="comment">  *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().</span>
<a name="l02151"></a>02151 <span class="comment">  * @note   Depending on devices and packages, some channels may not be available.</span>
<a name="l02152"></a>02152 <span class="comment">  *         Refer to device datasheet for channels availability.</span>
<a name="l02153"></a>02153 <span class="comment">  * @note   Usage of the returned channel number:</span>
<a name="l02154"></a>02154 <span class="comment">  *         - To reinject this channel into another function LL_ADC_xxx:</span>
<a name="l02155"></a>02155 <span class="comment">  *           the returned channel number is only partly formatted on definition</span>
<a name="l02156"></a>02156 <span class="comment">  *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared</span>
<a name="l02157"></a>02157 <span class="comment">  *           with parts of literals LL_ADC_CHANNEL_x or using</span>
<a name="l02158"></a>02158 <span class="comment">  *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().</span>
<a name="l02159"></a>02159 <span class="comment">  *           Then the selected literal LL_ADC_CHANNEL_x can be used</span>
<a name="l02160"></a>02160 <span class="comment">  *           as parameter for another function.</span>
<a name="l02161"></a>02161 <span class="comment">  *         - To get the channel number in decimal format:</span>
<a name="l02162"></a>02162 <span class="comment">  *           process the returned value with the helper macro</span>
<a name="l02163"></a>02163 <span class="comment">  *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().</span>
<a name="l02164"></a>02164 <span class="comment">  * @rmtoll SQR3     SQ1            LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02165"></a>02165 <span class="comment">  *         SQR3     SQ2            LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02166"></a>02166 <span class="comment">  *         SQR3     SQ3            LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02167"></a>02167 <span class="comment">  *         SQR3     SQ4            LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02168"></a>02168 <span class="comment">  *         SQR3     SQ5            LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02169"></a>02169 <span class="comment">  *         SQR3     SQ6            LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02170"></a>02170 <span class="comment">  *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02171"></a>02171 <span class="comment">  *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02172"></a>02172 <span class="comment">  *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02173"></a>02173 <span class="comment">  *         SQR2     SQ10           LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02174"></a>02174 <span class="comment">  *         SQR2     SQ11           LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02175"></a>02175 <span class="comment">  *         SQR2     SQ12           LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02176"></a>02176 <span class="comment">  *         SQR1     SQ13           LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02177"></a>02177 <span class="comment">  *         SQR1     SQ14           LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02178"></a>02178 <span class="comment">  *         SQR1     SQ15           LL_ADC_REG_GetSequencerRanks\n</span>
<a name="l02179"></a>02179 <span class="comment">  *         SQR1     SQ16           LL_ADC_REG_GetSequencerRanks</span>
<a name="l02180"></a>02180 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02181"></a>02181 <span class="comment">  * @param  Rank This parameter can be one of the following values:</span>
<a name="l02182"></a>02182 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_1</span>
<a name="l02183"></a>02183 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_2</span>
<a name="l02184"></a>02184 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_3</span>
<a name="l02185"></a>02185 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_4</span>
<a name="l02186"></a>02186 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_5</span>
<a name="l02187"></a>02187 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_6</span>
<a name="l02188"></a>02188 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_7</span>
<a name="l02189"></a>02189 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_8</span>
<a name="l02190"></a>02190 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_9</span>
<a name="l02191"></a>02191 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_10</span>
<a name="l02192"></a>02192 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_11</span>
<a name="l02193"></a>02193 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_12</span>
<a name="l02194"></a>02194 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_13</span>
<a name="l02195"></a>02195 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_14</span>
<a name="l02196"></a>02196 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_15</span>
<a name="l02197"></a>02197 <span class="comment">  *         @arg @ref LL_ADC_REG_RANK_16</span>
<a name="l02198"></a>02198 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02199"></a>02199 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l02200"></a>02200 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l02201"></a>02201 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l02202"></a>02202 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l02203"></a>02203 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l02204"></a>02204 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l02205"></a>02205 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l02206"></a>02206 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l02207"></a>02207 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l02208"></a>02208 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l02209"></a>02209 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l02210"></a>02210 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l02211"></a>02211 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l02212"></a>02212 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l02213"></a>02213 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l02214"></a>02214 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l02215"></a>02215 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l02216"></a>02216 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l02217"></a>02217 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l02218"></a>02218 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l02219"></a>02219 <span class="comment">  *         </span>
<a name="l02220"></a>02220 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.\n</span>
<a name="l02221"></a>02221 <span class="comment">  *         (1) For ADC channel read back from ADC register,</span>
<a name="l02222"></a>02222 <span class="comment">  *             comparison with internal channel parameter to be done</span>
<a name="l02223"></a>02223 <span class="comment">  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().</span>
<a name="l02224"></a>02224 <span class="comment">  */</span>
<a name="l02225"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaae7c4a7a145176189253b82c2c923e1a">02225</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaae7c4a7a145176189253b82c2c923e1a" title="Get ADC group regular sequence: channel on the selected scan sequence rank.">LL_ADC_REG_GetSequencerRanks</a>(ADC_TypeDef *ADCx, uint32_t Rank)
<a name="l02226"></a>02226 {
<a name="l02227"></a>02227   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;SQR1, <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Rank, <a class="code" href="group__ADC__LL__Private__Constants.html#ga43c2aac11b3172a7d985977f75cfcaa0">ADC_REG_SQRX_REGOFFSET_MASK</a>));
<a name="l02228"></a>02228   
<a name="l02229"></a>02229   <span class="keywordflow">return</span> (uint32_t) (READ_BIT(*preg,
<a name="l02230"></a>02230                               <a class="code" href="group__ADC__LL__Private__Constants.html#gad355e392c28d1a838ffaac9492b1cd56">ADC_CHANNEL_ID_NUMBER_MASK</a> &lt;&lt; (Rank &amp; <a class="code" href="group__ADC__LL__Private__Constants.html#gab1785693410cad063c55c9724424d932">ADC_REG_RANK_ID_SQRX_MASK</a>))
<a name="l02231"></a>02231                      &gt;&gt; (Rank &amp; <a class="code" href="group__ADC__LL__Private__Constants.html#gab1785693410cad063c55c9724424d932">ADC_REG_RANK_ID_SQRX_MASK</a>)
<a name="l02232"></a>02232                     );
<a name="l02233"></a>02233 }
<a name="l02234"></a>02234 <span class="comment"></span>
<a name="l02235"></a>02235 <span class="comment">/**</span>
<a name="l02236"></a>02236 <span class="comment">  * @brief  Set ADC continuous conversion mode on ADC group regular.</span>
<a name="l02237"></a>02237 <span class="comment">  * @note   Description of ADC continuous conversion mode:</span>
<a name="l02238"></a>02238 <span class="comment">  *         - single mode: one conversion per trigger</span>
<a name="l02239"></a>02239 <span class="comment">  *         - continuous mode: after the first trigger, following</span>
<a name="l02240"></a>02240 <span class="comment">  *           conversions launched successively automatically.</span>
<a name="l02241"></a>02241 <span class="comment">  * @note   It is not possible to enable both ADC group regular </span>
<a name="l02242"></a>02242 <span class="comment">  *         continuous mode and sequencer discontinuous mode.</span>
<a name="l02243"></a>02243 <span class="comment">  * @rmtoll CR2      CONT           LL_ADC_REG_SetContinuousMode</span>
<a name="l02244"></a>02244 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02245"></a>02245 <span class="comment">  * @param  Continuous This parameter can be one of the following values:</span>
<a name="l02246"></a>02246 <span class="comment">  *         @arg @ref LL_ADC_REG_CONV_SINGLE</span>
<a name="l02247"></a>02247 <span class="comment">  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS</span>
<a name="l02248"></a>02248 <span class="comment">  * @retval None</span>
<a name="l02249"></a>02249 <span class="comment">  */</span>
<a name="l02250"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga1f66e2c13cc70fec9584f58baf136f34">02250</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga1f66e2c13cc70fec9584f58baf136f34" title="Set ADC continuous conversion mode on ADC group regular.">LL_ADC_REG_SetContinuousMode</a>(ADC_TypeDef *ADCx, uint32_t Continuous)
<a name="l02251"></a>02251 {
<a name="l02252"></a>02252   MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_CONT, Continuous);
<a name="l02253"></a>02253 }
<a name="l02254"></a>02254 <span class="comment"></span>
<a name="l02255"></a>02255 <span class="comment">/**</span>
<a name="l02256"></a>02256 <span class="comment">  * @brief  Get ADC continuous conversion mode on ADC group regular.</span>
<a name="l02257"></a>02257 <span class="comment">  * @note   Description of ADC continuous conversion mode:</span>
<a name="l02258"></a>02258 <span class="comment">  *         - single mode: one conversion per trigger</span>
<a name="l02259"></a>02259 <span class="comment">  *         - continuous mode: after the first trigger, following</span>
<a name="l02260"></a>02260 <span class="comment">  *           conversions launched successively automatically.</span>
<a name="l02261"></a>02261 <span class="comment">  * @rmtoll CR2      CONT           LL_ADC_REG_GetContinuousMode</span>
<a name="l02262"></a>02262 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02263"></a>02263 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02264"></a>02264 <span class="comment">  *         @arg @ref LL_ADC_REG_CONV_SINGLE</span>
<a name="l02265"></a>02265 <span class="comment">  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS</span>
<a name="l02266"></a>02266 <span class="comment">  */</span>
<a name="l02267"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga42f7af9cc898097474db03c390657c3a">02267</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga42f7af9cc898097474db03c390657c3a" title="Get ADC continuous conversion mode on ADC group regular.">LL_ADC_REG_GetContinuousMode</a>(ADC_TypeDef *ADCx)
<a name="l02268"></a>02268 {
<a name="l02269"></a>02269   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_CONT));
<a name="l02270"></a>02270 }
<a name="l02271"></a>02271 <span class="comment"></span>
<a name="l02272"></a>02272 <span class="comment">/**</span>
<a name="l02273"></a>02273 <span class="comment">  * @brief  Set ADC group regular conversion data transfer: no transfer or</span>
<a name="l02274"></a>02274 <span class="comment">  *         transfer by DMA, and DMA requests mode.</span>
<a name="l02275"></a>02275 <span class="comment">  * @note   If transfer by DMA selected, specifies the DMA requests</span>
<a name="l02276"></a>02276 <span class="comment">  *         mode:</span>
<a name="l02277"></a>02277 <span class="comment">  *         - Limited mode (One shot mode): DMA transfer requests are stopped</span>
<a name="l02278"></a>02278 <span class="comment">  *           when number of DMA data transfers (number of</span>
<a name="l02279"></a>02279 <span class="comment">  *           ADC conversions) is reached.</span>
<a name="l02280"></a>02280 <span class="comment">  *           This ADC mode is intended to be used with DMA mode non-circular.</span>
<a name="l02281"></a>02281 <span class="comment">  *         - Unlimited mode: DMA transfer requests are unlimited,</span>
<a name="l02282"></a>02282 <span class="comment">  *           whatever number of DMA data transfers (number of</span>
<a name="l02283"></a>02283 <span class="comment">  *           ADC conversions).</span>
<a name="l02284"></a>02284 <span class="comment">  *           This ADC mode is intended to be used with DMA mode circular.</span>
<a name="l02285"></a>02285 <span class="comment">  * @note   If ADC DMA requests mode is set to unlimited and DMA is set to</span>
<a name="l02286"></a>02286 <span class="comment">  *         mode non-circular:</span>
<a name="l02287"></a>02287 <span class="comment">  *         when DMA transfers size will be reached, DMA will stop transfers of</span>
<a name="l02288"></a>02288 <span class="comment">  *         ADC conversions data ADC will raise an overrun error</span>
<a name="l02289"></a>02289 <span class="comment">  *        (overrun flag and interruption if enabled).</span>
<a name="l02290"></a>02290 <span class="comment">  * @note   To configure DMA source address (peripheral address),</span>
<a name="l02291"></a>02291 <span class="comment">  *         use function @ref LL_ADC_DMA_GetRegAddr().</span>
<a name="l02292"></a>02292 <span class="comment">  * @rmtoll CR2      DMA            LL_ADC_REG_SetDMATransfer</span>
<a name="l02293"></a>02293 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02294"></a>02294 <span class="comment">  * @param  DMATransfer This parameter can be one of the following values:</span>
<a name="l02295"></a>02295 <span class="comment">  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE</span>
<a name="l02296"></a>02296 <span class="comment">  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED</span>
<a name="l02297"></a>02297 <span class="comment">  * @retval None</span>
<a name="l02298"></a>02298 <span class="comment">  */</span>
<a name="l02299"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga9b37d974442ef9d415338c3174a7b8e2">02299</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga9b37d974442ef9d415338c3174a7b8e2" title="Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode...">LL_ADC_REG_SetDMATransfer</a>(ADC_TypeDef *ADCx, uint32_t DMATransfer)
<a name="l02300"></a>02300 {
<a name="l02301"></a>02301   MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_DMA, DMATransfer);
<a name="l02302"></a>02302 }
<a name="l02303"></a>02303 <span class="comment"></span>
<a name="l02304"></a>02304 <span class="comment">/**</span>
<a name="l02305"></a>02305 <span class="comment">  * @brief  Get ADC group regular conversion data transfer: no transfer or</span>
<a name="l02306"></a>02306 <span class="comment">  *         transfer by DMA, and DMA requests mode.</span>
<a name="l02307"></a>02307 <span class="comment">  * @note   If transfer by DMA selected, specifies the DMA requests</span>
<a name="l02308"></a>02308 <span class="comment">  *         mode:</span>
<a name="l02309"></a>02309 <span class="comment">  *         - Limited mode (One shot mode): DMA transfer requests are stopped</span>
<a name="l02310"></a>02310 <span class="comment">  *           when number of DMA data transfers (number of</span>
<a name="l02311"></a>02311 <span class="comment">  *           ADC conversions) is reached.</span>
<a name="l02312"></a>02312 <span class="comment">  *           This ADC mode is intended to be used with DMA mode non-circular.</span>
<a name="l02313"></a>02313 <span class="comment">  *         - Unlimited mode: DMA transfer requests are unlimited,</span>
<a name="l02314"></a>02314 <span class="comment">  *           whatever number of DMA data transfers (number of</span>
<a name="l02315"></a>02315 <span class="comment">  *           ADC conversions).</span>
<a name="l02316"></a>02316 <span class="comment">  *           This ADC mode is intended to be used with DMA mode circular.</span>
<a name="l02317"></a>02317 <span class="comment">  * @note   If ADC DMA requests mode is set to unlimited and DMA is set to</span>
<a name="l02318"></a>02318 <span class="comment">  *         mode non-circular:</span>
<a name="l02319"></a>02319 <span class="comment">  *         when DMA transfers size will be reached, DMA will stop transfers of</span>
<a name="l02320"></a>02320 <span class="comment">  *         ADC conversions data ADC will raise an overrun error</span>
<a name="l02321"></a>02321 <span class="comment">  *         (overrun flag and interruption if enabled).</span>
<a name="l02322"></a>02322 <span class="comment">  * @note   To configure DMA source address (peripheral address),</span>
<a name="l02323"></a>02323 <span class="comment">  *         use function @ref LL_ADC_DMA_GetRegAddr().</span>
<a name="l02324"></a>02324 <span class="comment">  * @rmtoll CR2      DMA            LL_ADC_REG_GetDMATransfer</span>
<a name="l02325"></a>02325 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02326"></a>02326 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02327"></a>02327 <span class="comment">  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE</span>
<a name="l02328"></a>02328 <span class="comment">  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED</span>
<a name="l02329"></a>02329 <span class="comment">  */</span>
<a name="l02330"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaa20ef05a5dbd5e22e2c25ab8916c8677">02330</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaa20ef05a5dbd5e22e2c25ab8916c8677" title="Get ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode...">LL_ADC_REG_GetDMATransfer</a>(ADC_TypeDef *ADCx)
<a name="l02331"></a>02331 {
<a name="l02332"></a>02332   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_DMA));
<a name="l02333"></a>02333 }
<a name="l02334"></a>02334 <span class="comment"></span>
<a name="l02335"></a>02335 <span class="comment">/**</span>
<a name="l02336"></a>02336 <span class="comment">  * @}</span>
<a name="l02337"></a>02337 <span class="comment">  */</span>
<a name="l02338"></a>02338 <span class="comment"></span>
<a name="l02339"></a>02339 <span class="comment">/** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: group injected</span>
<a name="l02340"></a>02340 <span class="comment">  * @{</span>
<a name="l02341"></a>02341 <span class="comment">  */</span>
<a name="l02342"></a>02342 <span class="comment"></span>
<a name="l02343"></a>02343 <span class="comment">/**</span>
<a name="l02344"></a>02344 <span class="comment">  * @brief  Set ADC group injected conversion trigger source:</span>
<a name="l02345"></a>02345 <span class="comment">  *         internal (SW start) or from external IP (timer event,</span>
<a name="l02346"></a>02346 <span class="comment">  *         external interrupt line).</span>
<a name="l02347"></a>02347 <span class="comment">  * @note   On this STM32 serie, external trigger is set with trigger polarity:</span>
<a name="l02348"></a>02348 <span class="comment">  *         rising edge (only trigger polarity available on this STM32 serie).</span>
<a name="l02349"></a>02349 <span class="comment">  * @note   Availability of parameters of trigger sources from timer </span>
<a name="l02350"></a>02350 <span class="comment">  *         depends on timers availability on the selected device.</span>
<a name="l02351"></a>02351 <span class="comment">  * @rmtoll CR2      JEXTSEL        LL_ADC_INJ_SetTriggerSource</span>
<a name="l02352"></a>02352 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02353"></a>02353 <span class="comment">  * @param  TriggerSource This parameter can be one of the following values:</span>
<a name="l02354"></a>02354 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE</span>
<a name="l02355"></a>02355 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO     (1)</span>
<a name="l02356"></a>02356 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4      (1)</span>
<a name="l02357"></a>02357 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO     (2)</span>
<a name="l02358"></a>02358 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1      (2)</span>
<a name="l02359"></a>02359 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4      (2)</span>
<a name="l02360"></a>02360 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO     (2)</span>
<a name="l02361"></a>02361 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15   (2)</span>
<a name="l02362"></a>02362 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4      (2)(4)</span>
<a name="l02363"></a>02363 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4_ADC3 (3)</span>
<a name="l02364"></a>02364 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3      (3)</span>
<a name="l02365"></a>02365 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2      (3)</span>
<a name="l02366"></a>02366 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4      (3)</span>
<a name="l02367"></a>02367 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_TRGO     (3)</span>
<a name="l02368"></a>02368 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_CH4      (3)</span>
<a name="l02369"></a>02369 <span class="comment">  *         </span>
<a name="l02370"></a>02370 <span class="comment">  *         (1) On STM32F1, parameter available on all ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l02371"></a>02371 <span class="comment">  *         (2) On STM32F1, parameter available only on ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l02372"></a>02372 <span class="comment">  *         (3) On STM32F1, parameter available only on ADC instances: ADC3 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l02373"></a>02373 <span class="comment">  *         (4) On STM32F1, parameter available only on high-density and XL-density devices. A remap of trigger must be done at top level (refer to AFIO peripheral).</span>
<a name="l02374"></a>02374 <span class="comment">  * @retval None</span>
<a name="l02375"></a>02375 <span class="comment">  */</span>
<a name="l02376"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga0fb7ff462ebb4012826511d784a695dd">02376</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga0fb7ff462ebb4012826511d784a695dd" title="Set ADC group injected conversion trigger source: internal (SW start) or from external IP (timer even...">LL_ADC_INJ_SetTriggerSource</a>(ADC_TypeDef *ADCx, uint32_t TriggerSource)
<a name="l02377"></a>02377 {
<a name="l02378"></a>02378 <span class="comment">/* Note: On this STM32 serie, ADC group injected external trigger edge       */</span>
<a name="l02379"></a>02379 <span class="comment">/*       is used to perform a ADC conversion start.                           */</span>
<a name="l02380"></a>02380 <span class="comment">/*       This function does not set external trigger edge.                    */</span>
<a name="l02381"></a>02381 <span class="comment">/*       This feature is set using function                                   */</span>
<a name="l02382"></a>02382 <span class="comment">/*       @ref LL_ADC_INJ_StartConversionExtTrig().                            */</span>
<a name="l02383"></a>02383   MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_JEXTSEL, (TriggerSource &amp; ADC_CR2_JEXTSEL));
<a name="l02384"></a>02384 }
<a name="l02385"></a>02385 <span class="comment"></span>
<a name="l02386"></a>02386 <span class="comment">/**</span>
<a name="l02387"></a>02387 <span class="comment">  * @brief  Get ADC group injected conversion trigger source:</span>
<a name="l02388"></a>02388 <span class="comment">  *         internal (SW start) or from external IP (timer event,</span>
<a name="l02389"></a>02389 <span class="comment">  *         external interrupt line).</span>
<a name="l02390"></a>02390 <span class="comment">  * @note   To determine whether group injected trigger source is</span>
<a name="l02391"></a>02391 <span class="comment">  *         internal (SW start) or external, without detail</span>
<a name="l02392"></a>02392 <span class="comment">  *         of which peripheral is selected as external trigger,</span>
<a name="l02393"></a>02393 <span class="comment">  *         (equivalent to </span>
<a name="l02394"></a>02394 <span class="comment">  *         &quot;if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)&quot;)</span>
<a name="l02395"></a>02395 <span class="comment">  *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.</span>
<a name="l02396"></a>02396 <span class="comment">  * @note   Availability of parameters of trigger sources from timer </span>
<a name="l02397"></a>02397 <span class="comment">  *         depends on timers availability on the selected device.</span>
<a name="l02398"></a>02398 <span class="comment">  * @rmtoll CR2      JEXTSEL        LL_ADC_INJ_GetTriggerSource</span>
<a name="l02399"></a>02399 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02400"></a>02400 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02401"></a>02401 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE</span>
<a name="l02402"></a>02402 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO     (1)</span>
<a name="l02403"></a>02403 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4      (1)</span>
<a name="l02404"></a>02404 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO     (2)</span>
<a name="l02405"></a>02405 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1      (2)</span>
<a name="l02406"></a>02406 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4      (2)</span>
<a name="l02407"></a>02407 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO     (2)</span>
<a name="l02408"></a>02408 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15   (2)</span>
<a name="l02409"></a>02409 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4      (2)(4)</span>
<a name="l02410"></a>02410 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4_ADC3 (3)</span>
<a name="l02411"></a>02411 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3      (3)</span>
<a name="l02412"></a>02412 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2      (3)</span>
<a name="l02413"></a>02413 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4      (3)</span>
<a name="l02414"></a>02414 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_TRGO     (3)</span>
<a name="l02415"></a>02415 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_CH4      (3)</span>
<a name="l02416"></a>02416 <span class="comment">  *         </span>
<a name="l02417"></a>02417 <span class="comment">  *         (1) On STM32F1, parameter available on all ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l02418"></a>02418 <span class="comment">  *         (2) On STM32F1, parameter available only on ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l02419"></a>02419 <span class="comment">  *         (3) On STM32F1, parameter available only on ADC instances: ADC3 (for ADC instances ADCx available on the selected device).\n</span>
<a name="l02420"></a>02420 <span class="comment">  *         (4) On STM32F1, parameter available only on high-density and XL-density devices. A remap of trigger must be done at top level (refer to AFIO peripheral).</span>
<a name="l02421"></a>02421 <span class="comment">  */</span>
<a name="l02422"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga444617efb91b3b5f792b10260518c3db">02422</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga444617efb91b3b5f792b10260518c3db" title="Get ADC group injected conversion trigger source: internal (SW start) or from external IP (timer even...">LL_ADC_INJ_GetTriggerSource</a>(ADC_TypeDef *ADCx)
<a name="l02423"></a>02423 {
<a name="l02424"></a>02424   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_JEXTSEL));
<a name="l02425"></a>02425 }
<a name="l02426"></a>02426 <span class="comment"></span>
<a name="l02427"></a>02427 <span class="comment">/**</span>
<a name="l02428"></a>02428 <span class="comment">  * @brief  Get ADC group injected conversion trigger source internal (SW start)</span>
<a name="l02429"></a>02429 <span class="comment">            or external</span>
<a name="l02430"></a>02430 <span class="comment">  * @note   In case of group injected trigger source set to external trigger,</span>
<a name="l02431"></a>02431 <span class="comment">  *         to determine which peripheral is selected as external trigger,</span>
<a name="l02432"></a>02432 <span class="comment">  *         use function @ref LL_ADC_INJ_GetTriggerSource.</span>
<a name="l02433"></a>02433 <span class="comment">  * @rmtoll CR2      JEXTSEL        LL_ADC_INJ_IsTriggerSourceSWStart</span>
<a name="l02434"></a>02434 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02435"></a>02435 <span class="comment">  * @retval Value &quot;0&quot; if trigger source external trigger</span>
<a name="l02436"></a>02436 <span class="comment">  *         Value &quot;1&quot; if trigger source SW start.</span>
<a name="l02437"></a>02437 <span class="comment">  */</span>
<a name="l02438"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712">02438</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712" title="Get ADC group injected conversion trigger source internal (SW start) or external.">LL_ADC_INJ_IsTriggerSourceSWStart</a>(ADC_TypeDef *ADCx)
<a name="l02439"></a>02439 {
<a name="l02440"></a>02440   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, ADC_CR2_JEXTSEL) == <a class="code" href="group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#ga59323553c029c5328dc8d5328ac9b4fc">LL_ADC_INJ_TRIG_SOFTWARE</a>);
<a name="l02441"></a>02441 }
<a name="l02442"></a>02442 <span class="comment"></span>
<a name="l02443"></a>02443 <span class="comment">/**</span>
<a name="l02444"></a>02444 <span class="comment">  * @brief  Set ADC group injected sequencer length and scan direction.</span>
<a name="l02445"></a>02445 <span class="comment">  * @note   This function performs configuration of:</span>
<a name="l02446"></a>02446 <span class="comment">  *         - Sequence length: Number of ranks in the scan sequence.</span>
<a name="l02447"></a>02447 <span class="comment">  *         - Sequence direction: Unless specified in parameters, sequencer</span>
<a name="l02448"></a>02448 <span class="comment">  *           scan direction is forward (from rank 1 to rank n).</span>
<a name="l02449"></a>02449 <span class="comment">  * @note   On this STM32 serie, group injected sequencer configuration</span>
<a name="l02450"></a>02450 <span class="comment">  *         is conditioned to ADC instance sequencer mode.</span>
<a name="l02451"></a>02451 <span class="comment">  *         If ADC instance sequencer mode is disabled, sequencers of</span>
<a name="l02452"></a>02452 <span class="comment">  *         all groups (group regular, group injected) can be configured</span>
<a name="l02453"></a>02453 <span class="comment">  *         but their execution is disabled (limited to rank 1).</span>
<a name="l02454"></a>02454 <span class="comment">  *         Refer to function @ref LL_ADC_SetSequencersScanMode().</span>
<a name="l02455"></a>02455 <span class="comment">  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:</span>
<a name="l02456"></a>02456 <span class="comment">  *         ADC conversion on only 1 channel.</span>
<a name="l02457"></a>02457 <span class="comment">  * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength</span>
<a name="l02458"></a>02458 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02459"></a>02459 <span class="comment">  * @param  SequencerNbRanks This parameter can be one of the following values:</span>
<a name="l02460"></a>02460 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE</span>
<a name="l02461"></a>02461 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS</span>
<a name="l02462"></a>02462 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS</span>
<a name="l02463"></a>02463 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS</span>
<a name="l02464"></a>02464 <span class="comment">  * @retval None</span>
<a name="l02465"></a>02465 <span class="comment">  */</span>
<a name="l02466"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gaa49f5a606336cc4842e6825d40142933">02466</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gaa49f5a606336cc4842e6825d40142933" title="Set ADC group injected sequencer length and scan direction.">LL_ADC_INJ_SetSequencerLength</a>(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
<a name="l02467"></a>02467 {
<a name="l02468"></a>02468   MODIFY_REG(ADCx-&gt;JSQR, ADC_JSQR_JL, SequencerNbRanks);
<a name="l02469"></a>02469 }
<a name="l02470"></a>02470 <span class="comment"></span>
<a name="l02471"></a>02471 <span class="comment">/**</span>
<a name="l02472"></a>02472 <span class="comment">  * @brief  Get ADC group injected sequencer length and scan direction.</span>
<a name="l02473"></a>02473 <span class="comment">  * @note   This function retrieves:</span>
<a name="l02474"></a>02474 <span class="comment">  *         - Sequence length: Number of ranks in the scan sequence.</span>
<a name="l02475"></a>02475 <span class="comment">  *         - Sequence direction: Unless specified in parameters, sequencer</span>
<a name="l02476"></a>02476 <span class="comment">  *           scan direction is forward (from rank 1 to rank n).</span>
<a name="l02477"></a>02477 <span class="comment">  * @note   On this STM32 serie, group injected sequencer configuration</span>
<a name="l02478"></a>02478 <span class="comment">  *         is conditioned to ADC instance sequencer mode.</span>
<a name="l02479"></a>02479 <span class="comment">  *         If ADC instance sequencer mode is disabled, sequencers of</span>
<a name="l02480"></a>02480 <span class="comment">  *         all groups (group regular, group injected) can be configured</span>
<a name="l02481"></a>02481 <span class="comment">  *         but their execution is disabled (limited to rank 1).</span>
<a name="l02482"></a>02482 <span class="comment">  *         Refer to function @ref LL_ADC_SetSequencersScanMode().</span>
<a name="l02483"></a>02483 <span class="comment">  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:</span>
<a name="l02484"></a>02484 <span class="comment">  *         ADC conversion on only 1 channel.</span>
<a name="l02485"></a>02485 <span class="comment">  * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength</span>
<a name="l02486"></a>02486 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02487"></a>02487 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02488"></a>02488 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE</span>
<a name="l02489"></a>02489 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS</span>
<a name="l02490"></a>02490 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS</span>
<a name="l02491"></a>02491 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS</span>
<a name="l02492"></a>02492 <span class="comment">  */</span>
<a name="l02493"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga9563183be13ca2f892e73403115b3060">02493</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga9563183be13ca2f892e73403115b3060" title="Get ADC group injected sequencer length and scan direction.">LL_ADC_INJ_GetSequencerLength</a>(ADC_TypeDef *ADCx)
<a name="l02494"></a>02494 {
<a name="l02495"></a>02495   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JL));
<a name="l02496"></a>02496 }
<a name="l02497"></a>02497 <span class="comment"></span>
<a name="l02498"></a>02498 <span class="comment">/**</span>
<a name="l02499"></a>02499 <span class="comment">  * @brief  Set ADC group injected sequencer discontinuous mode:</span>
<a name="l02500"></a>02500 <span class="comment">  *         sequence subdivided and scan conversions interrupted every selected</span>
<a name="l02501"></a>02501 <span class="comment">  *         number of ranks.</span>
<a name="l02502"></a>02502 <span class="comment">  * @note   It is not possible to enable both ADC group injected</span>
<a name="l02503"></a>02503 <span class="comment">  *         auto-injected mode and sequencer discontinuous mode.</span>
<a name="l02504"></a>02504 <span class="comment">  * @rmtoll CR1      DISCEN         LL_ADC_INJ_SetSequencerDiscont</span>
<a name="l02505"></a>02505 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02506"></a>02506 <span class="comment">  * @param  SeqDiscont This parameter can be one of the following values:</span>
<a name="l02507"></a>02507 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE</span>
<a name="l02508"></a>02508 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK</span>
<a name="l02509"></a>02509 <span class="comment">  * @retval None</span>
<a name="l02510"></a>02510 <span class="comment">  */</span>
<a name="l02511"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gac792787e331db34668e433aa33337986">02511</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gac792787e331db34668e433aa33337986" title="Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interru...">LL_ADC_INJ_SetSequencerDiscont</a>(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
<a name="l02512"></a>02512 {
<a name="l02513"></a>02513   MODIFY_REG(ADCx-&gt;CR1, ADC_CR1_JDISCEN, SeqDiscont);
<a name="l02514"></a>02514 }
<a name="l02515"></a>02515 <span class="comment"></span>
<a name="l02516"></a>02516 <span class="comment">/**</span>
<a name="l02517"></a>02517 <span class="comment">  * @brief  Get ADC group injected sequencer discontinuous mode:</span>
<a name="l02518"></a>02518 <span class="comment">  *         sequence subdivided and scan conversions interrupted every selected</span>
<a name="l02519"></a>02519 <span class="comment">  *         number of ranks.</span>
<a name="l02520"></a>02520 <span class="comment">  * @rmtoll CR1      DISCEN         LL_ADC_REG_GetSequencerDiscont</span>
<a name="l02521"></a>02521 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02522"></a>02522 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02523"></a>02523 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE</span>
<a name="l02524"></a>02524 <span class="comment">  *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK</span>
<a name="l02525"></a>02525 <span class="comment">  */</span>
<a name="l02526"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga718e64e988363a42338675a871303548">02526</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga718e64e988363a42338675a871303548" title="Get ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interru...">LL_ADC_INJ_GetSequencerDiscont</a>(ADC_TypeDef *ADCx)
<a name="l02527"></a>02527 {
<a name="l02528"></a>02528   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, ADC_CR1_JDISCEN));
<a name="l02529"></a>02529 }
<a name="l02530"></a>02530 <span class="comment"></span>
<a name="l02531"></a>02531 <span class="comment">/**</span>
<a name="l02532"></a>02532 <span class="comment">  * @brief  Set ADC group injected sequence: channel on the selected</span>
<a name="l02533"></a>02533 <span class="comment">  *         sequence rank.</span>
<a name="l02534"></a>02534 <span class="comment">  * @note   Depending on devices and packages, some channels may not be available.</span>
<a name="l02535"></a>02535 <span class="comment">  *         Refer to device datasheet for channels availability.</span>
<a name="l02536"></a>02536 <span class="comment">  * @note   On this STM32 serie, to measure internal channels (VrefInt,</span>
<a name="l02537"></a>02537 <span class="comment">  *         TempSensor, ...), measurement paths to internal channels must be</span>
<a name="l02538"></a>02538 <span class="comment">  *         enabled separately.</span>
<a name="l02539"></a>02539 <span class="comment">  *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().</span>
<a name="l02540"></a>02540 <span class="comment">  * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n</span>
<a name="l02541"></a>02541 <span class="comment">  *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n</span>
<a name="l02542"></a>02542 <span class="comment">  *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n</span>
<a name="l02543"></a>02543 <span class="comment">  *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks</span>
<a name="l02544"></a>02544 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02545"></a>02545 <span class="comment">  * @param  Rank This parameter can be one of the following values:</span>
<a name="l02546"></a>02546 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_1</span>
<a name="l02547"></a>02547 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_2</span>
<a name="l02548"></a>02548 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_3</span>
<a name="l02549"></a>02549 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_4</span>
<a name="l02550"></a>02550 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02551"></a>02551 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l02552"></a>02552 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l02553"></a>02553 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l02554"></a>02554 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l02555"></a>02555 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l02556"></a>02556 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l02557"></a>02557 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l02558"></a>02558 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l02559"></a>02559 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l02560"></a>02560 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l02561"></a>02561 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l02562"></a>02562 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l02563"></a>02563 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l02564"></a>02564 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l02565"></a>02565 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l02566"></a>02566 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l02567"></a>02567 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l02568"></a>02568 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l02569"></a>02569 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l02570"></a>02570 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l02571"></a>02571 <span class="comment">  *         </span>
<a name="l02572"></a>02572 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l02573"></a>02573 <span class="comment">  * @retval None</span>
<a name="l02574"></a>02574 <span class="comment">  */</span>
<a name="l02575"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga9403bbed45a70a5643f241f3026a1110">02575</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga9403bbed45a70a5643f241f3026a1110" title="Set ADC group injected sequence: channel on the selected sequence rank.">LL_ADC_INJ_SetSequencerRanks</a>(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
<a name="l02576"></a>02576 {
<a name="l02577"></a>02577   <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span>
<a name="l02578"></a>02578   <span class="comment">/* in register depending on parameter &quot;Rank&quot;.                               */</span>
<a name="l02579"></a>02579   <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span>
<a name="l02580"></a>02580   <span class="comment">/* other bits reserved for other purpose.                                   */</span>
<a name="l02581"></a>02581   <span class="keyword">register</span> uint32_t tmpreg1 = (READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JL) &gt;&gt; ADC_JSQR_JL_Pos) + 1U;
<a name="l02582"></a>02582   
<a name="l02583"></a>02583   MODIFY_REG(ADCx-&gt;JSQR,
<a name="l02584"></a>02584              <a class="code" href="group__ADC__LL__Private__Constants.html#gad355e392c28d1a838ffaac9492b1cd56">ADC_CHANNEL_ID_NUMBER_MASK</a> &lt;&lt; (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1))),
<a name="l02585"></a>02585              (Channel &amp; <a class="code" href="group__ADC__LL__Private__Constants.html#gad355e392c28d1a838ffaac9492b1cd56">ADC_CHANNEL_ID_NUMBER_MASK</a>) &lt;&lt; (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1))));
<a name="l02586"></a>02586 }
<a name="l02587"></a>02587 <span class="comment"></span>
<a name="l02588"></a>02588 <span class="comment">/**</span>
<a name="l02589"></a>02589 <span class="comment">  * @brief  Get ADC group injected sequence: channel on the selected</span>
<a name="l02590"></a>02590 <span class="comment">  *         sequence rank.</span>
<a name="l02591"></a>02591 <span class="comment">  * @note   Depending on devices and packages, some channels may not be available.</span>
<a name="l02592"></a>02592 <span class="comment">  *         Refer to device datasheet for channels availability.</span>
<a name="l02593"></a>02593 <span class="comment">  * @note   Usage of the returned channel number:</span>
<a name="l02594"></a>02594 <span class="comment">  *         - To reinject this channel into another function LL_ADC_xxx:</span>
<a name="l02595"></a>02595 <span class="comment">  *           the returned channel number is only partly formatted on definition</span>
<a name="l02596"></a>02596 <span class="comment">  *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared</span>
<a name="l02597"></a>02597 <span class="comment">  *           with parts of literals LL_ADC_CHANNEL_x or using</span>
<a name="l02598"></a>02598 <span class="comment">  *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().</span>
<a name="l02599"></a>02599 <span class="comment">  *           Then the selected literal LL_ADC_CHANNEL_x can be used</span>
<a name="l02600"></a>02600 <span class="comment">  *           as parameter for another function.</span>
<a name="l02601"></a>02601 <span class="comment">  *         - To get the channel number in decimal format:</span>
<a name="l02602"></a>02602 <span class="comment">  *           process the returned value with the helper macro</span>
<a name="l02603"></a>02603 <span class="comment">  *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().</span>
<a name="l02604"></a>02604 <span class="comment">  * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n</span>
<a name="l02605"></a>02605 <span class="comment">  *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n</span>
<a name="l02606"></a>02606 <span class="comment">  *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n</span>
<a name="l02607"></a>02607 <span class="comment">  *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks</span>
<a name="l02608"></a>02608 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02609"></a>02609 <span class="comment">  * @param  Rank This parameter can be one of the following values:</span>
<a name="l02610"></a>02610 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_1</span>
<a name="l02611"></a>02611 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_2</span>
<a name="l02612"></a>02612 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_3</span>
<a name="l02613"></a>02613 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_4</span>
<a name="l02614"></a>02614 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02615"></a>02615 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l02616"></a>02616 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l02617"></a>02617 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l02618"></a>02618 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l02619"></a>02619 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l02620"></a>02620 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l02621"></a>02621 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l02622"></a>02622 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l02623"></a>02623 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l02624"></a>02624 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l02625"></a>02625 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l02626"></a>02626 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l02627"></a>02627 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l02628"></a>02628 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l02629"></a>02629 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l02630"></a>02630 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l02631"></a>02631 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l02632"></a>02632 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l02633"></a>02633 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l02634"></a>02634 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l02635"></a>02635 <span class="comment">  *         </span>
<a name="l02636"></a>02636 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.\n</span>
<a name="l02637"></a>02637 <span class="comment">  *         (1) For ADC channel read back from ADC register,</span>
<a name="l02638"></a>02638 <span class="comment">  *             comparison with internal channel parameter to be done</span>
<a name="l02639"></a>02639 <span class="comment">  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().</span>
<a name="l02640"></a>02640 <span class="comment">  */</span>
<a name="l02641"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga68c14c3b47a489989918701a0c4597a4">02641</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga68c14c3b47a489989918701a0c4597a4" title="Get ADC group injected sequence: channel on the selected sequence rank.">LL_ADC_INJ_GetSequencerRanks</a>(ADC_TypeDef *ADCx, uint32_t Rank)
<a name="l02642"></a>02642 {
<a name="l02643"></a>02643   <span class="keyword">register</span> uint32_t tmpreg1 = (READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JL) &gt;&gt; ADC_JSQR_JL_Pos)  + 1U;
<a name="l02644"></a>02644   
<a name="l02645"></a>02645   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;JSQR,
<a name="l02646"></a>02646                              <a class="code" href="group__ADC__LL__Private__Constants.html#gad355e392c28d1a838ffaac9492b1cd56">ADC_CHANNEL_ID_NUMBER_MASK</a> &lt;&lt; (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1))))
<a name="l02647"></a>02647                     &gt;&gt; (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1)))
<a name="l02648"></a>02648                    );
<a name="l02649"></a>02649 }
<a name="l02650"></a>02650 <span class="comment"></span>
<a name="l02651"></a>02651 <span class="comment">/**</span>
<a name="l02652"></a>02652 <span class="comment">  * @brief  Set ADC group injected conversion trigger:</span>
<a name="l02653"></a>02653 <span class="comment">  *         independent or from ADC group regular.</span>
<a name="l02654"></a>02654 <span class="comment">  * @note   This mode can be used to extend number of data registers</span>
<a name="l02655"></a>02655 <span class="comment">  *         updated after one ADC conversion trigger and with data </span>
<a name="l02656"></a>02656 <span class="comment">  *         permanently kept (not erased by successive conversions of scan of</span>
<a name="l02657"></a>02657 <span class="comment">  *         ADC sequencer ranks), up to 5 data registers:</span>
<a name="l02658"></a>02658 <span class="comment">  *         1 data register on ADC group regular, 4 data registers</span>
<a name="l02659"></a>02659 <span class="comment">  *         on ADC group injected.            </span>
<a name="l02660"></a>02660 <span class="comment">  * @note   If ADC group injected injected trigger source is set to an</span>
<a name="l02661"></a>02661 <span class="comment">  *         external trigger, this feature must be must be set to</span>
<a name="l02662"></a>02662 <span class="comment">  *         independent trigger.</span>
<a name="l02663"></a>02663 <span class="comment">  *         ADC group injected automatic trigger is compliant only with </span>
<a name="l02664"></a>02664 <span class="comment">  *         group injected trigger source set to SW start, without any </span>
<a name="l02665"></a>02665 <span class="comment">  *         further action on  ADC group injected conversion start or stop: </span>
<a name="l02666"></a>02666 <span class="comment">  *         in this case, ADC group injected is controlled only </span>
<a name="l02667"></a>02667 <span class="comment">  *         from ADC group regular.</span>
<a name="l02668"></a>02668 <span class="comment">  * @note   It is not possible to enable both ADC group injected</span>
<a name="l02669"></a>02669 <span class="comment">  *         auto-injected mode and sequencer discontinuous mode.</span>
<a name="l02670"></a>02670 <span class="comment">  * @rmtoll CR1      JAUTO          LL_ADC_INJ_SetTrigAuto</span>
<a name="l02671"></a>02671 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02672"></a>02672 <span class="comment">  * @param  TrigAuto This parameter can be one of the following values:</span>
<a name="l02673"></a>02673 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT</span>
<a name="l02674"></a>02674 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR</span>
<a name="l02675"></a>02675 <span class="comment">  * @retval None</span>
<a name="l02676"></a>02676 <span class="comment">  */</span>
<a name="l02677"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga7a281c2504d06c2617b6deba662c33f8">02677</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga7a281c2504d06c2617b6deba662c33f8" title="Set ADC group injected conversion trigger: independent or from ADC group regular.">LL_ADC_INJ_SetTrigAuto</a>(ADC_TypeDef *ADCx, uint32_t TrigAuto)
<a name="l02678"></a>02678 {
<a name="l02679"></a>02679   MODIFY_REG(ADCx-&gt;CR1, ADC_CR1_JAUTO, TrigAuto);
<a name="l02680"></a>02680 }
<a name="l02681"></a>02681 <span class="comment"></span>
<a name="l02682"></a>02682 <span class="comment">/**</span>
<a name="l02683"></a>02683 <span class="comment">  * @brief  Get ADC group injected conversion trigger:</span>
<a name="l02684"></a>02684 <span class="comment">  *         independent or from ADC group regular.</span>
<a name="l02685"></a>02685 <span class="comment">  * @rmtoll CR1      JAUTO          LL_ADC_INJ_GetTrigAuto</span>
<a name="l02686"></a>02686 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02687"></a>02687 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02688"></a>02688 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT</span>
<a name="l02689"></a>02689 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR</span>
<a name="l02690"></a>02690 <span class="comment">  */</span>
<a name="l02691"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gacb6333b478ecbaab5600eca04b737ab3">02691</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gacb6333b478ecbaab5600eca04b737ab3" title="Get ADC group injected conversion trigger: independent or from ADC group regular.">LL_ADC_INJ_GetTrigAuto</a>(ADC_TypeDef *ADCx)
<a name="l02692"></a>02692 {
<a name="l02693"></a>02693   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, ADC_CR1_JAUTO));
<a name="l02694"></a>02694 }
<a name="l02695"></a>02695 <span class="comment"></span>
<a name="l02696"></a>02696 <span class="comment">/**</span>
<a name="l02697"></a>02697 <span class="comment">  * @brief  Set ADC group injected offset.</span>
<a name="l02698"></a>02698 <span class="comment">  * @note   It sets:</span>
<a name="l02699"></a>02699 <span class="comment">  *         - ADC group injected rank to which the offset programmed</span>
<a name="l02700"></a>02700 <span class="comment">  *           will be applied</span>
<a name="l02701"></a>02701 <span class="comment">  *         - Offset level (offset to be subtracted from the raw</span>
<a name="l02702"></a>02702 <span class="comment">  *           converted data).</span>
<a name="l02703"></a>02703 <span class="comment">  *         Caution: Offset format is dependent to ADC resolution:</span>
<a name="l02704"></a>02704 <span class="comment">  *         offset has to be left-aligned on bit 11, the LSB (right bits)</span>
<a name="l02705"></a>02705 <span class="comment">  *         are set to 0.</span>
<a name="l02706"></a>02706 <span class="comment">  * @note   Offset cannot be enabled or disabled.</span>
<a name="l02707"></a>02707 <span class="comment">  *         To emulate offset disabled, set an offset value equal to 0.</span>
<a name="l02708"></a>02708 <span class="comment">  * @rmtoll JOFR1    JOFFSET1       LL_ADC_INJ_SetOffset\n</span>
<a name="l02709"></a>02709 <span class="comment">  *         JOFR2    JOFFSET2       LL_ADC_INJ_SetOffset\n</span>
<a name="l02710"></a>02710 <span class="comment">  *         JOFR3    JOFFSET3       LL_ADC_INJ_SetOffset\n</span>
<a name="l02711"></a>02711 <span class="comment">  *         JOFR4    JOFFSET4       LL_ADC_INJ_SetOffset</span>
<a name="l02712"></a>02712 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02713"></a>02713 <span class="comment">  * @param  Rank This parameter can be one of the following values:</span>
<a name="l02714"></a>02714 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_1</span>
<a name="l02715"></a>02715 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_2</span>
<a name="l02716"></a>02716 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_3</span>
<a name="l02717"></a>02717 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_4</span>
<a name="l02718"></a>02718 <span class="comment">  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l02719"></a>02719 <span class="comment">  * @retval None</span>
<a name="l02720"></a>02720 <span class="comment">  */</span>
<a name="l02721"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gaf3f002851f24bd2595cdd31f77389466">02721</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gaf3f002851f24bd2595cdd31f77389466" title="Set ADC group injected offset.">LL_ADC_INJ_SetOffset</a>(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t OffsetLevel)
<a name="l02722"></a>02722 {
<a name="l02723"></a>02723   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;JOFR1, <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Rank, <a class="code" href="group__ADC__LL__Private__Constants.html#ga91a9732af09a3b5e7e5365942f0ddfae">ADC_INJ_JOFRX_REGOFFSET_MASK</a>));
<a name="l02724"></a>02724   
<a name="l02725"></a>02725   MODIFY_REG(*preg,
<a name="l02726"></a>02726              ADC_JOFR1_JOFFSET1,
<a name="l02727"></a>02727              OffsetLevel);
<a name="l02728"></a>02728 }
<a name="l02729"></a>02729 <span class="comment"></span>
<a name="l02730"></a>02730 <span class="comment">/**</span>
<a name="l02731"></a>02731 <span class="comment">  * @brief  Get ADC group injected offset.</span>
<a name="l02732"></a>02732 <span class="comment">  * @note   It gives offset level (offset to be subtracted from the raw converted data).</span>
<a name="l02733"></a>02733 <span class="comment">  *         Caution: Offset format is dependent to ADC resolution:</span>
<a name="l02734"></a>02734 <span class="comment">  *         offset has to be left-aligned on bit 11, the LSB (right bits)</span>
<a name="l02735"></a>02735 <span class="comment">  *         are set to 0.</span>
<a name="l02736"></a>02736 <span class="comment">  * @rmtoll JOFR1    JOFFSET1       LL_ADC_INJ_GetOffset\n</span>
<a name="l02737"></a>02737 <span class="comment">  *         JOFR2    JOFFSET2       LL_ADC_INJ_GetOffset\n</span>
<a name="l02738"></a>02738 <span class="comment">  *         JOFR3    JOFFSET3       LL_ADC_INJ_GetOffset\n</span>
<a name="l02739"></a>02739 <span class="comment">  *         JOFR4    JOFFSET4       LL_ADC_INJ_GetOffset</span>
<a name="l02740"></a>02740 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02741"></a>02741 <span class="comment">  * @param  Rank This parameter can be one of the following values:</span>
<a name="l02742"></a>02742 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_1</span>
<a name="l02743"></a>02743 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_2</span>
<a name="l02744"></a>02744 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_3</span>
<a name="l02745"></a>02745 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_4</span>
<a name="l02746"></a>02746 <span class="comment">  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l02747"></a>02747 <span class="comment">  */</span>
<a name="l02748"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga02f8bc4d7b440759b13204050cd48af3">02748</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga02f8bc4d7b440759b13204050cd48af3" title="Get ADC group injected offset.">LL_ADC_INJ_GetOffset</a>(ADC_TypeDef *ADCx, uint32_t Rank)
<a name="l02749"></a>02749 {
<a name="l02750"></a>02750   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;JOFR1, <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Rank, <a class="code" href="group__ADC__LL__Private__Constants.html#ga91a9732af09a3b5e7e5365942f0ddfae">ADC_INJ_JOFRX_REGOFFSET_MASK</a>));
<a name="l02751"></a>02751   
<a name="l02752"></a>02752   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(*preg,
<a name="l02753"></a>02753                              ADC_JOFR1_JOFFSET1)
<a name="l02754"></a>02754                    );
<a name="l02755"></a>02755 }
<a name="l02756"></a>02756 <span class="comment"></span>
<a name="l02757"></a>02757 <span class="comment">/**</span>
<a name="l02758"></a>02758 <span class="comment">  * @}</span>
<a name="l02759"></a>02759 <span class="comment">  */</span>
<a name="l02760"></a>02760 <span class="comment"></span>
<a name="l02761"></a>02761 <span class="comment">/** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels</span>
<a name="l02762"></a>02762 <span class="comment">  * @{</span>
<a name="l02763"></a>02763 <span class="comment">  */</span>
<a name="l02764"></a>02764 <span class="comment"></span>
<a name="l02765"></a>02765 <span class="comment">/**</span>
<a name="l02766"></a>02766 <span class="comment">  * @brief  Set sampling time of the selected ADC channel</span>
<a name="l02767"></a>02767 <span class="comment">  *         Unit: ADC clock cycles.</span>
<a name="l02768"></a>02768 <span class="comment">  * @note   On this device, sampling time is on channel scope: independently</span>
<a name="l02769"></a>02769 <span class="comment">  *         of channel mapped on ADC group regular or injected.</span>
<a name="l02770"></a>02770 <span class="comment">  * @note   In case of internal channel (VrefInt, TempSensor, ...) to be</span>
<a name="l02771"></a>02771 <span class="comment">  *         converted:</span>
<a name="l02772"></a>02772 <span class="comment">  *         sampling time constraints must be respected (sampling time can be</span>
<a name="l02773"></a>02773 <span class="comment">  *         adjusted in function of ADC clock frequency and sampling time</span>
<a name="l02774"></a>02774 <span class="comment">  *         setting).</span>
<a name="l02775"></a>02775 <span class="comment">  *         Refer to device datasheet for timings values (parameters TS_vrefint,</span>
<a name="l02776"></a>02776 <span class="comment">  *         TS_temp, ...).</span>
<a name="l02777"></a>02777 <span class="comment">  * @note   Conversion time is the addition of sampling time and processing time.</span>
<a name="l02778"></a>02778 <span class="comment">  *         Refer to reference manual for ADC processing time of</span>
<a name="l02779"></a>02779 <span class="comment">  *         this STM32 serie.</span>
<a name="l02780"></a>02780 <span class="comment">  * @note   In case of ADC conversion of internal channel (VrefInt,</span>
<a name="l02781"></a>02781 <span class="comment">  *         temperature sensor, ...), a sampling time minimum value</span>
<a name="l02782"></a>02782 <span class="comment">  *         is required.</span>
<a name="l02783"></a>02783 <span class="comment">  *         Refer to device datasheet.</span>
<a name="l02784"></a>02784 <span class="comment">  * @rmtoll SMPR1    SMP17          LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02785"></a>02785 <span class="comment">  *         SMPR1    SMP16          LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02786"></a>02786 <span class="comment">  *         SMPR1    SMP15          LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02787"></a>02787 <span class="comment">  *         SMPR1    SMP14          LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02788"></a>02788 <span class="comment">  *         SMPR1    SMP13          LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02789"></a>02789 <span class="comment">  *         SMPR1    SMP12          LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02790"></a>02790 <span class="comment">  *         SMPR1    SMP11          LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02791"></a>02791 <span class="comment">  *         SMPR1    SMP10          LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02792"></a>02792 <span class="comment">  *         SMPR2    SMP9           LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02793"></a>02793 <span class="comment">  *         SMPR2    SMP8           LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02794"></a>02794 <span class="comment">  *         SMPR2    SMP7           LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02795"></a>02795 <span class="comment">  *         SMPR2    SMP6           LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02796"></a>02796 <span class="comment">  *         SMPR2    SMP5           LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02797"></a>02797 <span class="comment">  *         SMPR2    SMP4           LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02798"></a>02798 <span class="comment">  *         SMPR2    SMP3           LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02799"></a>02799 <span class="comment">  *         SMPR2    SMP2           LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02800"></a>02800 <span class="comment">  *         SMPR2    SMP1           LL_ADC_SetChannelSamplingTime\n</span>
<a name="l02801"></a>02801 <span class="comment">  *         SMPR2    SMP0           LL_ADC_SetChannelSamplingTime</span>
<a name="l02802"></a>02802 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02803"></a>02803 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02804"></a>02804 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l02805"></a>02805 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l02806"></a>02806 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l02807"></a>02807 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l02808"></a>02808 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l02809"></a>02809 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l02810"></a>02810 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l02811"></a>02811 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l02812"></a>02812 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l02813"></a>02813 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l02814"></a>02814 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l02815"></a>02815 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l02816"></a>02816 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l02817"></a>02817 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l02818"></a>02818 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l02819"></a>02819 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l02820"></a>02820 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l02821"></a>02821 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l02822"></a>02822 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l02823"></a>02823 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l02824"></a>02824 <span class="comment">  *         </span>
<a name="l02825"></a>02825 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l02826"></a>02826 <span class="comment">  * @param  SamplingTime This parameter can be one of the following values:</span>
<a name="l02827"></a>02827 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_1CYCLE_5</span>
<a name="l02828"></a>02828 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_7CYCLES_5</span>
<a name="l02829"></a>02829 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_13CYCLES_5</span>
<a name="l02830"></a>02830 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_28CYCLES_5</span>
<a name="l02831"></a>02831 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_41CYCLES_5</span>
<a name="l02832"></a>02832 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_55CYCLES_5</span>
<a name="l02833"></a>02833 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_71CYCLES_5</span>
<a name="l02834"></a>02834 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5</span>
<a name="l02835"></a>02835 <span class="comment">  * @retval None</span>
<a name="l02836"></a>02836 <span class="comment">  */</span>
<a name="l02837"></a><a class="code" href="group__ADC__LL__EF__Configuration__Channels.html#ga0b4dbd8bcd346ea912f8d431e839b577">02837</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__Channels.html#ga0b4dbd8bcd346ea912f8d431e839b577" title="Set sampling time of the selected ADC channel Unit: ADC clock cycles.">LL_ADC_SetChannelSamplingTime</a>(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
<a name="l02838"></a>02838 {
<a name="l02839"></a>02839   <span class="comment">/* Set bits with content of parameter &quot;SamplingTime&quot; with bits position     */</span>
<a name="l02840"></a>02840   <span class="comment">/* in register and register position depending on parameter &quot;Channel&quot;.      */</span>
<a name="l02841"></a>02841   <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span>
<a name="l02842"></a>02842   <span class="comment">/* other bits reserved for other purpose.                                   */</span>
<a name="l02843"></a>02843   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;SMPR1, <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Channel, <a class="code" href="group__ADC__LL__Private__Constants.html#ga6e4b2d8788445cec07ff37cc48bb0bba">ADC_CHANNEL_SMPRX_REGOFFSET_MASK</a>));
<a name="l02844"></a>02844   
<a name="l02845"></a>02845   MODIFY_REG(*preg,
<a name="l02846"></a>02846              ADC_SMPR2_SMP0 &lt;&lt; <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Channel, <a class="code" href="group__ADC__LL__Private__Constants.html#ga9e825743a4f14ef81fe7f9e2115f3d72">ADC_CHANNEL_SMPx_BITOFFSET_MASK</a>),
<a name="l02847"></a>02847              SamplingTime   &lt;&lt; <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Channel, <a class="code" href="group__ADC__LL__Private__Constants.html#ga9e825743a4f14ef81fe7f9e2115f3d72">ADC_CHANNEL_SMPx_BITOFFSET_MASK</a>));
<a name="l02848"></a>02848 }
<a name="l02849"></a>02849 <span class="comment"></span>
<a name="l02850"></a>02850 <span class="comment">/**</span>
<a name="l02851"></a>02851 <span class="comment">  * @brief  Get sampling time of the selected ADC channel</span>
<a name="l02852"></a>02852 <span class="comment">  *         Unit: ADC clock cycles.</span>
<a name="l02853"></a>02853 <span class="comment">  * @note   On this device, sampling time is on channel scope: independently</span>
<a name="l02854"></a>02854 <span class="comment">  *         of channel mapped on ADC group regular or injected.</span>
<a name="l02855"></a>02855 <span class="comment">  * @note   Conversion time is the addition of sampling time and processing time.</span>
<a name="l02856"></a>02856 <span class="comment">  *         Refer to reference manual for ADC processing time of</span>
<a name="l02857"></a>02857 <span class="comment">  *         this STM32 serie.</span>
<a name="l02858"></a>02858 <span class="comment">  * @rmtoll SMPR1    SMP17          LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02859"></a>02859 <span class="comment">  *         SMPR1    SMP16          LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02860"></a>02860 <span class="comment">  *         SMPR1    SMP15          LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02861"></a>02861 <span class="comment">  *         SMPR1    SMP14          LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02862"></a>02862 <span class="comment">  *         SMPR1    SMP13          LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02863"></a>02863 <span class="comment">  *         SMPR1    SMP12          LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02864"></a>02864 <span class="comment">  *         SMPR1    SMP11          LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02865"></a>02865 <span class="comment">  *         SMPR1    SMP10          LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02866"></a>02866 <span class="comment">  *         SMPR2    SMP9           LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02867"></a>02867 <span class="comment">  *         SMPR2    SMP8           LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02868"></a>02868 <span class="comment">  *         SMPR2    SMP7           LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02869"></a>02869 <span class="comment">  *         SMPR2    SMP6           LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02870"></a>02870 <span class="comment">  *         SMPR2    SMP5           LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02871"></a>02871 <span class="comment">  *         SMPR2    SMP4           LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02872"></a>02872 <span class="comment">  *         SMPR2    SMP3           LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02873"></a>02873 <span class="comment">  *         SMPR2    SMP2           LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02874"></a>02874 <span class="comment">  *         SMPR2    SMP1           LL_ADC_GetChannelSamplingTime\n</span>
<a name="l02875"></a>02875 <span class="comment">  *         SMPR2    SMP0           LL_ADC_GetChannelSamplingTime</span>
<a name="l02876"></a>02876 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02877"></a>02877 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02878"></a>02878 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_0</span>
<a name="l02879"></a>02879 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_1</span>
<a name="l02880"></a>02880 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_2</span>
<a name="l02881"></a>02881 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_3</span>
<a name="l02882"></a>02882 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_4</span>
<a name="l02883"></a>02883 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_5</span>
<a name="l02884"></a>02884 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_6</span>
<a name="l02885"></a>02885 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_7</span>
<a name="l02886"></a>02886 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_8</span>
<a name="l02887"></a>02887 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_9</span>
<a name="l02888"></a>02888 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_10</span>
<a name="l02889"></a>02889 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_11</span>
<a name="l02890"></a>02890 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_12</span>
<a name="l02891"></a>02891 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_13</span>
<a name="l02892"></a>02892 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_14</span>
<a name="l02893"></a>02893 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_15</span>
<a name="l02894"></a>02894 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_16</span>
<a name="l02895"></a>02895 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_17</span>
<a name="l02896"></a>02896 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)</span>
<a name="l02897"></a>02897 <span class="comment">  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)</span>
<a name="l02898"></a>02898 <span class="comment">  *         </span>
<a name="l02899"></a>02899 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l02900"></a>02900 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02901"></a>02901 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_1CYCLE_5</span>
<a name="l02902"></a>02902 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_7CYCLES_5</span>
<a name="l02903"></a>02903 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_13CYCLES_5</span>
<a name="l02904"></a>02904 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_28CYCLES_5</span>
<a name="l02905"></a>02905 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_41CYCLES_5</span>
<a name="l02906"></a>02906 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_55CYCLES_5</span>
<a name="l02907"></a>02907 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_71CYCLES_5</span>
<a name="l02908"></a>02908 <span class="comment">  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5</span>
<a name="l02909"></a>02909 <span class="comment">  */</span>
<a name="l02910"></a><a class="code" href="group__ADC__LL__EF__Configuration__Channels.html#ga126e08b70f420a59785d37baa9d62157">02910</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__Channels.html#ga126e08b70f420a59785d37baa9d62157" title="Get sampling time of the selected ADC channel Unit: ADC clock cycles.">LL_ADC_GetChannelSamplingTime</a>(ADC_TypeDef *ADCx, uint32_t Channel)
<a name="l02911"></a>02911 {
<a name="l02912"></a>02912   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;SMPR1, <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Channel, <a class="code" href="group__ADC__LL__Private__Constants.html#ga6e4b2d8788445cec07ff37cc48bb0bba">ADC_CHANNEL_SMPRX_REGOFFSET_MASK</a>));
<a name="l02913"></a>02913   
<a name="l02914"></a>02914   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(*preg,
<a name="l02915"></a>02915                              ADC_SMPR2_SMP0 &lt;&lt; <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Channel, <a class="code" href="group__ADC__LL__Private__Constants.html#ga9e825743a4f14ef81fe7f9e2115f3d72">ADC_CHANNEL_SMPx_BITOFFSET_MASK</a>))
<a name="l02916"></a>02916                     &gt;&gt; <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Channel, <a class="code" href="group__ADC__LL__Private__Constants.html#ga9e825743a4f14ef81fe7f9e2115f3d72">ADC_CHANNEL_SMPx_BITOFFSET_MASK</a>)
<a name="l02917"></a>02917                    );
<a name="l02918"></a>02918 }
<a name="l02919"></a>02919 <span class="comment"></span>
<a name="l02920"></a>02920 <span class="comment">/**</span>
<a name="l02921"></a>02921 <span class="comment">  * @}</span>
<a name="l02922"></a>02922 <span class="comment">  */</span>
<a name="l02923"></a>02923 <span class="comment"></span>
<a name="l02924"></a>02924 <span class="comment">/** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: analog watchdog</span>
<a name="l02925"></a>02925 <span class="comment">  * @{</span>
<a name="l02926"></a>02926 <span class="comment">  */</span>
<a name="l02927"></a>02927 <span class="comment"></span>
<a name="l02928"></a>02928 <span class="comment">/**</span>
<a name="l02929"></a>02929 <span class="comment">  * @brief  Set ADC analog watchdog monitored channels:</span>
<a name="l02930"></a>02930 <span class="comment">  *         a single channel or all channels,</span>
<a name="l02931"></a>02931 <span class="comment">  *         on ADC groups regular and-or injected.</span>
<a name="l02932"></a>02932 <span class="comment">  * @note   Once monitored channels are selected, analog watchdog</span>
<a name="l02933"></a>02933 <span class="comment">  *         is enabled.</span>
<a name="l02934"></a>02934 <span class="comment">  * @note   In case of need to define a single channel to monitor</span>
<a name="l02935"></a>02935 <span class="comment">  *         with analog watchdog from sequencer channel definition,</span>
<a name="l02936"></a>02936 <span class="comment">  *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().</span>
<a name="l02937"></a>02937 <span class="comment">  * @note   On this STM32 serie, there is only 1 kind of analog watchdog</span>
<a name="l02938"></a>02938 <span class="comment">  *         instance:</span>
<a name="l02939"></a>02939 <span class="comment">  *         - AWD standard (instance AWD1):</span>
<a name="l02940"></a>02940 <span class="comment">  *           - channels monitored: can monitor 1 channel or all channels.</span>
<a name="l02941"></a>02941 <span class="comment">  *           - groups monitored: ADC groups regular and-or injected.</span>
<a name="l02942"></a>02942 <span class="comment">  *           - resolution: resolution is not limited (corresponds to</span>
<a name="l02943"></a>02943 <span class="comment">  *             ADC resolution configured).</span>
<a name="l02944"></a>02944 <span class="comment">  * @rmtoll CR1      AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n</span>
<a name="l02945"></a>02945 <span class="comment">  *         CR1      AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n</span>
<a name="l02946"></a>02946 <span class="comment">  *         CR1      AWD1EN         LL_ADC_SetAnalogWDMonitChannels</span>
<a name="l02947"></a>02947 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l02948"></a>02948 <span class="comment">  * @param  AWDChannelGroup This parameter can be one of the following values:</span>
<a name="l02949"></a>02949 <span class="comment">  *         @arg @ref LL_ADC_AWD_DISABLE</span>
<a name="l02950"></a>02950 <span class="comment">  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG</span>
<a name="l02951"></a>02951 <span class="comment">  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ</span>
<a name="l02952"></a>02952 <span class="comment">  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ</span>
<a name="l02953"></a>02953 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG </span>
<a name="l02954"></a>02954 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ </span>
<a name="l02955"></a>02955 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ</span>
<a name="l02956"></a>02956 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG </span>
<a name="l02957"></a>02957 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ </span>
<a name="l02958"></a>02958 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ</span>
<a name="l02959"></a>02959 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG </span>
<a name="l02960"></a>02960 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ </span>
<a name="l02961"></a>02961 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ</span>
<a name="l02962"></a>02962 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG </span>
<a name="l02963"></a>02963 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ </span>
<a name="l02964"></a>02964 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ</span>
<a name="l02965"></a>02965 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG </span>
<a name="l02966"></a>02966 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ </span>
<a name="l02967"></a>02967 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ</span>
<a name="l02968"></a>02968 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG </span>
<a name="l02969"></a>02969 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ </span>
<a name="l02970"></a>02970 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ</span>
<a name="l02971"></a>02971 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG </span>
<a name="l02972"></a>02972 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ </span>
<a name="l02973"></a>02973 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ</span>
<a name="l02974"></a>02974 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG </span>
<a name="l02975"></a>02975 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ </span>
<a name="l02976"></a>02976 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ</span>
<a name="l02977"></a>02977 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG </span>
<a name="l02978"></a>02978 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ </span>
<a name="l02979"></a>02979 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ</span>
<a name="l02980"></a>02980 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG </span>
<a name="l02981"></a>02981 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ </span>
<a name="l02982"></a>02982 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ</span>
<a name="l02983"></a>02983 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG</span>
<a name="l02984"></a>02984 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ</span>
<a name="l02985"></a>02985 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ</span>
<a name="l02986"></a>02986 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG</span>
<a name="l02987"></a>02987 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ</span>
<a name="l02988"></a>02988 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ</span>
<a name="l02989"></a>02989 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG</span>
<a name="l02990"></a>02990 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ</span>
<a name="l02991"></a>02991 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ</span>
<a name="l02992"></a>02992 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG</span>
<a name="l02993"></a>02993 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ</span>
<a name="l02994"></a>02994 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ</span>
<a name="l02995"></a>02995 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG</span>
<a name="l02996"></a>02996 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ</span>
<a name="l02997"></a>02997 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ</span>
<a name="l02998"></a>02998 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG</span>
<a name="l02999"></a>02999 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ</span>
<a name="l03000"></a>03000 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ</span>
<a name="l03001"></a>03001 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG</span>
<a name="l03002"></a>03002 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ</span>
<a name="l03003"></a>03003 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ</span>
<a name="l03004"></a>03004 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG</span>
<a name="l03005"></a>03005 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ</span>
<a name="l03006"></a>03006 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ</span>
<a name="l03007"></a>03007 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (1)</span>
<a name="l03008"></a>03008 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (1)</span>
<a name="l03009"></a>03009 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ      (1)</span>
<a name="l03010"></a>03010 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (1)</span>
<a name="l03011"></a>03011 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (1)</span>
<a name="l03012"></a>03012 <span class="comment">  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   (1)</span>
<a name="l03013"></a>03013 <span class="comment">  *         </span>
<a name="l03014"></a>03014 <span class="comment">  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.</span>
<a name="l03015"></a>03015 <span class="comment">  * @retval None</span>
<a name="l03016"></a>03016 <span class="comment">  */</span>
<a name="l03017"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__AnalogWatchdog.html#gaa4dce3d147514b21b5b2cc6c31009e45">03017</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__AnalogWatchdog.html#gaa4dce3d147514b21b5b2cc6c31009e45" title="Set ADC analog watchdog monitored channels: a single channel or all channels, on ADC groups regular a...">LL_ADC_SetAnalogWDMonitChannels</a>(ADC_TypeDef *ADCx, uint32_t AWDChannelGroup)
<a name="l03018"></a>03018 {
<a name="l03019"></a>03019   MODIFY_REG(ADCx-&gt;CR1,
<a name="l03020"></a>03020              (ADC_CR1_AWDEN | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL | ADC_CR1_AWDCH),
<a name="l03021"></a>03021              AWDChannelGroup);
<a name="l03022"></a>03022 }
<a name="l03023"></a>03023 <span class="comment"></span>
<a name="l03024"></a>03024 <span class="comment">/**</span>
<a name="l03025"></a>03025 <span class="comment">  * @brief  Get ADC analog watchdog monitored channel.</span>
<a name="l03026"></a>03026 <span class="comment">  * @note   Usage of the returned channel number:</span>
<a name="l03027"></a>03027 <span class="comment">  *         - To reinject this channel into another function LL_ADC_xxx:</span>
<a name="l03028"></a>03028 <span class="comment">  *           the returned channel number is only partly formatted on definition</span>
<a name="l03029"></a>03029 <span class="comment">  *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared</span>
<a name="l03030"></a>03030 <span class="comment">  *           with parts of literals LL_ADC_CHANNEL_x or using</span>
<a name="l03031"></a>03031 <span class="comment">  *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().</span>
<a name="l03032"></a>03032 <span class="comment">  *           Then the selected literal LL_ADC_CHANNEL_x can be used</span>
<a name="l03033"></a>03033 <span class="comment">  *           as parameter for another function.</span>
<a name="l03034"></a>03034 <span class="comment">  *         - To get the channel number in decimal format:</span>
<a name="l03035"></a>03035 <span class="comment">  *           process the returned value with the helper macro</span>
<a name="l03036"></a>03036 <span class="comment">  *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().</span>
<a name="l03037"></a>03037 <span class="comment">  *           Applicable only when the analog watchdog is set to monitor</span>
<a name="l03038"></a>03038 <span class="comment">  *           one channel.</span>
<a name="l03039"></a>03039 <span class="comment">  * @note   On this STM32 serie, there is only 1 kind of analog watchdog</span>
<a name="l03040"></a>03040 <span class="comment">  *         instance:</span>
<a name="l03041"></a>03041 <span class="comment">  *         - AWD standard (instance AWD1):</span>
<a name="l03042"></a>03042 <span class="comment">  *           - channels monitored: can monitor 1 channel or all channels.</span>
<a name="l03043"></a>03043 <span class="comment">  *           - groups monitored: ADC groups regular and-or injected.</span>
<a name="l03044"></a>03044 <span class="comment">  *           - resolution: resolution is not limited (corresponds to</span>
<a name="l03045"></a>03045 <span class="comment">  *             ADC resolution configured).</span>
<a name="l03046"></a>03046 <span class="comment">  * @rmtoll CR1      AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n</span>
<a name="l03047"></a>03047 <span class="comment">  *         CR1      AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n</span>
<a name="l03048"></a>03048 <span class="comment">  *         CR1      AWD1EN         LL_ADC_GetAnalogWDMonitChannels</span>
<a name="l03049"></a>03049 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03050"></a>03050 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l03051"></a>03051 <span class="comment">  *         @arg @ref LL_ADC_AWD_DISABLE</span>
<a name="l03052"></a>03052 <span class="comment">  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG</span>
<a name="l03053"></a>03053 <span class="comment">  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ</span>
<a name="l03054"></a>03054 <span class="comment">  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ</span>
<a name="l03055"></a>03055 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG </span>
<a name="l03056"></a>03056 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ </span>
<a name="l03057"></a>03057 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ</span>
<a name="l03058"></a>03058 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG </span>
<a name="l03059"></a>03059 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ </span>
<a name="l03060"></a>03060 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ</span>
<a name="l03061"></a>03061 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG </span>
<a name="l03062"></a>03062 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ </span>
<a name="l03063"></a>03063 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ</span>
<a name="l03064"></a>03064 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG </span>
<a name="l03065"></a>03065 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ </span>
<a name="l03066"></a>03066 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ</span>
<a name="l03067"></a>03067 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG </span>
<a name="l03068"></a>03068 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ </span>
<a name="l03069"></a>03069 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ</span>
<a name="l03070"></a>03070 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG </span>
<a name="l03071"></a>03071 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ </span>
<a name="l03072"></a>03072 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ</span>
<a name="l03073"></a>03073 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG </span>
<a name="l03074"></a>03074 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ </span>
<a name="l03075"></a>03075 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ</span>
<a name="l03076"></a>03076 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG </span>
<a name="l03077"></a>03077 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ </span>
<a name="l03078"></a>03078 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ</span>
<a name="l03079"></a>03079 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG </span>
<a name="l03080"></a>03080 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ </span>
<a name="l03081"></a>03081 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ</span>
<a name="l03082"></a>03082 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG </span>
<a name="l03083"></a>03083 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ </span>
<a name="l03084"></a>03084 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ</span>
<a name="l03085"></a>03085 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG</span>
<a name="l03086"></a>03086 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ</span>
<a name="l03087"></a>03087 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ</span>
<a name="l03088"></a>03088 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG</span>
<a name="l03089"></a>03089 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ</span>
<a name="l03090"></a>03090 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ</span>
<a name="l03091"></a>03091 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG</span>
<a name="l03092"></a>03092 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ</span>
<a name="l03093"></a>03093 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ</span>
<a name="l03094"></a>03094 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG</span>
<a name="l03095"></a>03095 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ</span>
<a name="l03096"></a>03096 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ</span>
<a name="l03097"></a>03097 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG</span>
<a name="l03098"></a>03098 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ</span>
<a name="l03099"></a>03099 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ</span>
<a name="l03100"></a>03100 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG</span>
<a name="l03101"></a>03101 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ</span>
<a name="l03102"></a>03102 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ</span>
<a name="l03103"></a>03103 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG</span>
<a name="l03104"></a>03104 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ</span>
<a name="l03105"></a>03105 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ</span>
<a name="l03106"></a>03106 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG</span>
<a name="l03107"></a>03107 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ</span>
<a name="l03108"></a>03108 <span class="comment">  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ</span>
<a name="l03109"></a>03109 <span class="comment">  */</span>
<a name="l03110"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__AnalogWatchdog.html#ga75b242057124000050c6766bcef35c25">03110</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__AnalogWatchdog.html#ga75b242057124000050c6766bcef35c25" title="Get ADC analog watchdog monitored channel.">LL_ADC_GetAnalogWDMonitChannels</a>(ADC_TypeDef *ADCx)
<a name="l03111"></a>03111 {
<a name="l03112"></a>03112   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, (ADC_CR1_AWDEN | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL | ADC_CR1_AWDCH)));
<a name="l03113"></a>03113 }
<a name="l03114"></a>03114 <span class="comment"></span>
<a name="l03115"></a>03115 <span class="comment">/**</span>
<a name="l03116"></a>03116 <span class="comment">  * @brief  Set ADC analog watchdog threshold value of threshold</span>
<a name="l03117"></a>03117 <span class="comment">  *         high or low.</span>
<a name="l03118"></a>03118 <span class="comment">  * @note   On this STM32 serie, there is only 1 kind of analog watchdog</span>
<a name="l03119"></a>03119 <span class="comment">  *         instance:</span>
<a name="l03120"></a>03120 <span class="comment">  *         - AWD standard (instance AWD1):</span>
<a name="l03121"></a>03121 <span class="comment">  *           - channels monitored: can monitor 1 channel or all channels.</span>
<a name="l03122"></a>03122 <span class="comment">  *           - groups monitored: ADC groups regular and-or injected.</span>
<a name="l03123"></a>03123 <span class="comment">  *           - resolution: resolution is not limited (corresponds to</span>
<a name="l03124"></a>03124 <span class="comment">  *             ADC resolution configured).</span>
<a name="l03125"></a>03125 <span class="comment">  * @rmtoll HTR      HT             LL_ADC_SetAnalogWDThresholds\n</span>
<a name="l03126"></a>03126 <span class="comment">  *         LTR      LT             LL_ADC_SetAnalogWDThresholds</span>
<a name="l03127"></a>03127 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03128"></a>03128 <span class="comment">  * @param  AWDThresholdsHighLow This parameter can be one of the following values:</span>
<a name="l03129"></a>03129 <span class="comment">  *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH</span>
<a name="l03130"></a>03130 <span class="comment">  *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW</span>
<a name="l03131"></a>03131 <span class="comment">  * @param  AWDThresholdValue: Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l03132"></a>03132 <span class="comment">  * @retval None</span>
<a name="l03133"></a>03133 <span class="comment">  */</span>
<a name="l03134"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__AnalogWatchdog.html#ga3fba4807ab9315805d6e49e5764faa2a">03134</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__AnalogWatchdog.html#ga3fba4807ab9315805d6e49e5764faa2a" title="Set ADC analog watchdog threshold value of threshold high or low.">LL_ADC_SetAnalogWDThresholds</a>(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)
<a name="l03135"></a>03135 {
<a name="l03136"></a>03136   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;HTR, AWDThresholdsHighLow);
<a name="l03137"></a>03137   
<a name="l03138"></a>03138   MODIFY_REG(*preg,
<a name="l03139"></a>03139              ADC_HTR_HT,
<a name="l03140"></a>03140              AWDThresholdValue);
<a name="l03141"></a>03141 }
<a name="l03142"></a>03142 <span class="comment"></span>
<a name="l03143"></a>03143 <span class="comment">/**</span>
<a name="l03144"></a>03144 <span class="comment">  * @brief  Get ADC analog watchdog threshold value of threshold high or</span>
<a name="l03145"></a>03145 <span class="comment">  *         threshold low.</span>
<a name="l03146"></a>03146 <span class="comment">  * @note   In case of ADC resolution different of 12 bits,</span>
<a name="l03147"></a>03147 <span class="comment">  *         analog watchdog thresholds data require a specific shift.</span>
<a name="l03148"></a>03148 <span class="comment">  *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().</span>
<a name="l03149"></a>03149 <span class="comment">  * @rmtoll HTR      HT             LL_ADC_GetAnalogWDThresholds\n</span>
<a name="l03150"></a>03150 <span class="comment">  *         LTR      LT             LL_ADC_GetAnalogWDThresholds</span>
<a name="l03151"></a>03151 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03152"></a>03152 <span class="comment">  * @param  AWDThresholdsHighLow This parameter can be one of the following values:</span>
<a name="l03153"></a>03153 <span class="comment">  *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH</span>
<a name="l03154"></a>03154 <span class="comment">  *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW</span>
<a name="l03155"></a>03155 <span class="comment">  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l03156"></a>03156 <span class="comment">*/</span>
<a name="l03157"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__AnalogWatchdog.html#ga2f707b0c69825695b2207b8eaef1a712">03157</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__AnalogWatchdog.html#ga2f707b0c69825695b2207b8eaef1a712" title="Get ADC analog watchdog threshold value of threshold high or threshold low.">LL_ADC_GetAnalogWDThresholds</a>(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow)
<a name="l03158"></a>03158 {
<a name="l03159"></a>03159   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;HTR, AWDThresholdsHighLow);
<a name="l03160"></a>03160   
<a name="l03161"></a>03161   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(*preg, ADC_HTR_HT));
<a name="l03162"></a>03162 }
<a name="l03163"></a>03163 <span class="comment"></span>
<a name="l03164"></a>03164 <span class="comment">/**</span>
<a name="l03165"></a>03165 <span class="comment">  * @}</span>
<a name="l03166"></a>03166 <span class="comment">  */</span>
<a name="l03167"></a>03167 <span class="comment"></span>
<a name="l03168"></a>03168 <span class="comment">/** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multimode</span>
<a name="l03169"></a>03169 <span class="comment">  * @{</span>
<a name="l03170"></a>03170 <span class="comment">  */</span>
<a name="l03171"></a>03171 
<a name="l03172"></a>03172 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l03173"></a>03173 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l03174"></a>03174 <span class="comment">  * @brief  Set ADC multimode configuration to operate in independent mode</span>
<a name="l03175"></a>03175 <span class="comment">  *         or multimode (for devices with several ADC instances).</span>
<a name="l03176"></a>03176 <span class="comment">  * @note   If multimode configuration: the selected ADC instance is</span>
<a name="l03177"></a>03177 <span class="comment">  *         either master or slave depending on hardware.</span>
<a name="l03178"></a>03178 <span class="comment">  *         Refer to reference manual.</span>
<a name="l03179"></a>03179 <span class="comment">  * @rmtoll CR1      DUALMOD        LL_ADC_SetMultimode</span>
<a name="l03180"></a>03180 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l03181"></a>03181 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l03182"></a>03182 <span class="comment">  * @param  Multimode This parameter can be one of the following values:</span>
<a name="l03183"></a>03183 <span class="comment">  *         @arg @ref LL_ADC_MULTI_INDEPENDENT             </span>
<a name="l03184"></a>03184 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT         </span>
<a name="l03185"></a>03185 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL_FAST    </span>
<a name="l03186"></a>03186 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL_SLOW    </span>
<a name="l03187"></a>03187 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT         </span>
<a name="l03188"></a>03188 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN         </span>
<a name="l03189"></a>03189 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM    </span>
<a name="l03190"></a>03190 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT    </span>
<a name="l03191"></a>03191 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTFAST_INJ_SIM</span>
<a name="l03192"></a>03192 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTSLOW_INJ_SIM</span>
<a name="l03193"></a>03193 <span class="comment">  * @retval None</span>
<a name="l03194"></a>03194 <span class="comment">  */</span>
<a name="l03195"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Multimode.html#gad7ea2c5886c7c9fa4deefc73508f9712">03195</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Multimode.html#gad7ea2c5886c7c9fa4deefc73508f9712" title="Set ADC multimode configuration to operate in independent mode or multimode (for devices with several...">LL_ADC_SetMultimode</a>(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
<a name="l03196"></a>03196 {
<a name="l03197"></a>03197   MODIFY_REG(ADCxy_COMMON-&gt;CR1, ADC_CR1_DUALMOD, Multimode);
<a name="l03198"></a>03198 }
<a name="l03199"></a>03199 <span class="comment"></span>
<a name="l03200"></a>03200 <span class="comment">/**</span>
<a name="l03201"></a>03201 <span class="comment">  * @brief  Get ADC multimode configuration to operate in independent mode</span>
<a name="l03202"></a>03202 <span class="comment">  *         or multimode (for devices with several ADC instances).</span>
<a name="l03203"></a>03203 <span class="comment">  * @note   If multimode configuration: the selected ADC instance is</span>
<a name="l03204"></a>03204 <span class="comment">  *         either master or slave depending on hardware.</span>
<a name="l03205"></a>03205 <span class="comment">  *         Refer to reference manual.</span>
<a name="l03206"></a>03206 <span class="comment">  * @rmtoll CR1      DUALMOD        LL_ADC_GetMultimode</span>
<a name="l03207"></a>03207 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l03208"></a>03208 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l03209"></a>03209 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l03210"></a>03210 <span class="comment">  *         @arg @ref LL_ADC_MULTI_INDEPENDENT</span>
<a name="l03211"></a>03211 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT         </span>
<a name="l03212"></a>03212 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL_FAST    </span>
<a name="l03213"></a>03213 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL_SLOW    </span>
<a name="l03214"></a>03214 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT         </span>
<a name="l03215"></a>03215 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN         </span>
<a name="l03216"></a>03216 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM    </span>
<a name="l03217"></a>03217 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT    </span>
<a name="l03218"></a>03218 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTFAST_INJ_SIM</span>
<a name="l03219"></a>03219 <span class="comment">  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTSLOW_INJ_SIM</span>
<a name="l03220"></a>03220 <span class="comment">  */</span>
<a name="l03221"></a><a class="code" href="group__ADC__LL__EF__Configuration__ADC__Multimode.html#ga6451f14ef7a4e19273c86555b61b86fa">03221</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Configuration__ADC__Multimode.html#ga6451f14ef7a4e19273c86555b61b86fa" title="Get ADC multimode configuration to operate in independent mode or multimode (for devices with several...">LL_ADC_GetMultimode</a>(ADC_Common_TypeDef *ADCxy_COMMON)
<a name="l03222"></a>03222 {
<a name="l03223"></a>03223   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;CR1, ADC_CR1_DUALMOD));
<a name="l03224"></a>03224 }
<a name="l03225"></a>03225 
<a name="l03226"></a>03226 <span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span>
<a name="l03227"></a>03227 <span class="comment"></span>
<a name="l03228"></a>03228 <span class="comment">/**</span>
<a name="l03229"></a>03229 <span class="comment">  * @}</span>
<a name="l03230"></a>03230 <span class="comment">  */</span><span class="comment"></span>
<a name="l03231"></a>03231 <span class="comment">/** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance</span>
<a name="l03232"></a>03232 <span class="comment">  * @{</span>
<a name="l03233"></a>03233 <span class="comment">  */</span>
<a name="l03234"></a>03234 <span class="comment"></span>
<a name="l03235"></a>03235 <span class="comment">/**</span>
<a name="l03236"></a>03236 <span class="comment">  * @brief  Enable the selected ADC instance.</span>
<a name="l03237"></a>03237 <span class="comment">  * @note   On this STM32 serie, after ADC enable, a delay for </span>
<a name="l03238"></a>03238 <span class="comment">  *         ADC internal analog stabilization is required before performing a</span>
<a name="l03239"></a>03239 <span class="comment">  *         ADC conversion start.</span>
<a name="l03240"></a>03240 <span class="comment">  *         Refer to device datasheet, parameter tSTAB.</span>
<a name="l03241"></a>03241 <span class="comment">  * @rmtoll CR2      ADON           LL_ADC_Enable</span>
<a name="l03242"></a>03242 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03243"></a>03243 <span class="comment">  * @retval None</span>
<a name="l03244"></a>03244 <span class="comment">  */</span>
<a name="l03245"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#ga1906bd38951afdb26c0dc9ceecd86cac">03245</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#ga1906bd38951afdb26c0dc9ceecd86cac" title="Enable the selected ADC instance.">LL_ADC_Enable</a>(ADC_TypeDef *ADCx)
<a name="l03246"></a>03246 {
<a name="l03247"></a>03247   SET_BIT(ADCx-&gt;CR2, ADC_CR2_ADON);
<a name="l03248"></a>03248 }
<a name="l03249"></a>03249 <span class="comment"></span>
<a name="l03250"></a>03250 <span class="comment">/**</span>
<a name="l03251"></a>03251 <span class="comment">  * @brief  Disable the selected ADC instance.</span>
<a name="l03252"></a>03252 <span class="comment">  * @rmtoll CR2      ADON           LL_ADC_Disable</span>
<a name="l03253"></a>03253 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03254"></a>03254 <span class="comment">  * @retval None</span>
<a name="l03255"></a>03255 <span class="comment">  */</span>
<a name="l03256"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#ga31da4d9d6e18538b71d54d253de8428e">03256</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#ga31da4d9d6e18538b71d54d253de8428e" title="Disable the selected ADC instance.">LL_ADC_Disable</a>(ADC_TypeDef *ADCx)
<a name="l03257"></a>03257 {
<a name="l03258"></a>03258   CLEAR_BIT(ADCx-&gt;CR2, ADC_CR2_ADON);
<a name="l03259"></a>03259 }
<a name="l03260"></a>03260 <span class="comment"></span>
<a name="l03261"></a>03261 <span class="comment">/**</span>
<a name="l03262"></a>03262 <span class="comment">  * @brief  Get the selected ADC instance enable state.</span>
<a name="l03263"></a>03263 <span class="comment">  * @rmtoll CR2      ADON           LL_ADC_IsEnabled</span>
<a name="l03264"></a>03264 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03265"></a>03265 <span class="comment">  * @retval 0: ADC is disabled, 1: ADC is enabled.</span>
<a name="l03266"></a>03266 <span class="comment">  */</span>
<a name="l03267"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#ga454aa94716b38980c9aba0cee71074a7">03267</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#ga454aa94716b38980c9aba0cee71074a7" title="Get the selected ADC instance enable state.">LL_ADC_IsEnabled</a>(ADC_TypeDef *ADCx)
<a name="l03268"></a>03268 {
<a name="l03269"></a>03269   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
<a name="l03270"></a>03270 }
<a name="l03271"></a>03271 <span class="comment"></span>
<a name="l03272"></a>03272 <span class="comment">/**</span>
<a name="l03273"></a>03273 <span class="comment">  * @brief  Start ADC calibration in the mode single-ended</span>
<a name="l03274"></a>03274 <span class="comment">  *         or differential (for devices with differential mode available).</span>
<a name="l03275"></a>03275 <span class="comment">  * @note   On this STM32 serie, before starting a calibration,</span>
<a name="l03276"></a>03276 <span class="comment">  *         ADC must be disabled.</span>
<a name="l03277"></a>03277 <span class="comment">  *         A minimum number of ADC clock cycles are required</span>
<a name="l03278"></a>03278 <span class="comment">  *         between ADC disable state and calibration start.</span>
<a name="l03279"></a>03279 <span class="comment">  *         Refer to literal @ref LL_ADC_DELAY_DISABLE_CALIB_ADC_CYCLES.</span>
<a name="l03280"></a>03280 <span class="comment">  * @note   On this STM32 serie, hardware prerequisite before starting a calibration:</span>
<a name="l03281"></a>03281 <span class="comment">            the ADC must have been in power-on state for at least</span>
<a name="l03282"></a>03282 <span class="comment">            two ADC clock cycles.</span>
<a name="l03283"></a>03283 <span class="comment">  * @rmtoll CR2      CAL            LL_ADC_StartCalibration</span>
<a name="l03284"></a>03284 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03285"></a>03285 <span class="comment">  * @retval None</span>
<a name="l03286"></a>03286 <span class="comment">  */</span>
<a name="l03287"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#gaed6dc24b4a63f43a55beae72e062552c">03287</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#gaed6dc24b4a63f43a55beae72e062552c" title="Start ADC calibration in the mode single-ended or differential (for devices with differential mode av...">LL_ADC_StartCalibration</a>(ADC_TypeDef *ADCx)
<a name="l03288"></a>03288 {
<a name="l03289"></a>03289   SET_BIT(ADCx-&gt;CR2, ADC_CR2_CAL);
<a name="l03290"></a>03290 }
<a name="l03291"></a>03291 <span class="comment"></span>
<a name="l03292"></a>03292 <span class="comment">/**</span>
<a name="l03293"></a>03293 <span class="comment">  * @brief  Get ADC calibration state.</span>
<a name="l03294"></a>03294 <span class="comment">  * @rmtoll CR2      CAL            LL_ADC_IsCalibrationOnGoing</span>
<a name="l03295"></a>03295 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03296"></a>03296 <span class="comment">  * @retval 0: calibration complete, 1: calibration in progress.</span>
<a name="l03297"></a>03297 <span class="comment">  */</span>
<a name="l03298"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#ga3c5c189afd79c99ebdcb51a7f580b818">03298</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Operation__ADC__Instance.html#ga3c5c189afd79c99ebdcb51a7f580b818" title="Get ADC calibration state.">LL_ADC_IsCalibrationOnGoing</a>(ADC_TypeDef *ADCx)
<a name="l03299"></a>03299 {
<a name="l03300"></a>03300   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, ADC_CR2_CAL) == (ADC_CR2_CAL));
<a name="l03301"></a>03301 }
<a name="l03302"></a>03302 <span class="comment"></span>
<a name="l03303"></a>03303 <span class="comment">/**</span>
<a name="l03304"></a>03304 <span class="comment">  * @}</span>
<a name="l03305"></a>03305 <span class="comment">  */</span>
<a name="l03306"></a>03306 <span class="comment"></span>
<a name="l03307"></a>03307 <span class="comment">/** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regular</span>
<a name="l03308"></a>03308 <span class="comment">  * @{</span>
<a name="l03309"></a>03309 <span class="comment">  */</span>
<a name="l03310"></a>03310 <span class="comment"></span>
<a name="l03311"></a>03311 <span class="comment">/**</span>
<a name="l03312"></a>03312 <span class="comment">  * @brief  Start ADC group regular conversion.</span>
<a name="l03313"></a>03313 <span class="comment">  * @note   On this STM32 serie, this function is relevant only for</span>
<a name="l03314"></a>03314 <span class="comment">  *         internal trigger (SW start), not for external trigger:</span>
<a name="l03315"></a>03315 <span class="comment">  *         - If ADC trigger has been set to software start, ADC conversion</span>
<a name="l03316"></a>03316 <span class="comment">  *           starts immediately.</span>
<a name="l03317"></a>03317 <span class="comment">  *         - If ADC trigger has been set to external trigger, ADC conversion</span>
<a name="l03318"></a>03318 <span class="comment">  *           start must be performed using function </span>
<a name="l03319"></a>03319 <span class="comment">  *           @ref LL_ADC_REG_StartConversionExtTrig().</span>
<a name="l03320"></a>03320 <span class="comment">  *           (if external trigger edge would have been set during ADC other </span>
<a name="l03321"></a>03321 <span class="comment">  *           settings, ADC conversion would start at trigger event</span>
<a name="l03322"></a>03322 <span class="comment">  *           as soon as ADC is enabled).</span>
<a name="l03323"></a>03323 <span class="comment">  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart</span>
<a name="l03324"></a>03324 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03325"></a>03325 <span class="comment">  * @retval None</span>
<a name="l03326"></a>03326 <span class="comment">  */</span>
<a name="l03327"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#ga578dc7dd2adc8f1e0c0452abfeec7e92">03327</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#ga578dc7dd2adc8f1e0c0452abfeec7e92" title="Start ADC group regular conversion.">LL_ADC_REG_StartConversionSWStart</a>(ADC_TypeDef *ADCx)
<a name="l03328"></a>03328 {
<a name="l03329"></a>03329   SET_BIT(ADCx-&gt;CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
<a name="l03330"></a>03330 }
<a name="l03331"></a>03331 <span class="comment"></span>
<a name="l03332"></a>03332 <span class="comment">/**</span>
<a name="l03333"></a>03333 <span class="comment">  * @brief  Start ADC group regular conversion from external trigger.</span>
<a name="l03334"></a>03334 <span class="comment">  * @note   ADC conversion will start at next trigger event (on the selected</span>
<a name="l03335"></a>03335 <span class="comment">  *         trigger edge) following the ADC start conversion command.</span>
<a name="l03336"></a>03336 <span class="comment">  * @note   On this STM32 serie, this function is relevant for </span>
<a name="l03337"></a>03337 <span class="comment">  *         ADC conversion start from external trigger.</span>
<a name="l03338"></a>03338 <span class="comment">  *         If internal trigger (SW start) is needed, perform ADC conversion</span>
<a name="l03339"></a>03339 <span class="comment">  *         start using function @ref LL_ADC_REG_StartConversionSWStart().</span>
<a name="l03340"></a>03340 <span class="comment">  * @rmtoll CR2      EXTEN          LL_ADC_REG_StartConversionExtTrig</span>
<a name="l03341"></a>03341 <span class="comment">  * @param  ExternalTriggerEdge This parameter can be one of the following values:</span>
<a name="l03342"></a>03342 <span class="comment">  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING</span>
<a name="l03343"></a>03343 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03344"></a>03344 <span class="comment">  * @retval None</span>
<a name="l03345"></a>03345 <span class="comment">  */</span>
<a name="l03346"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#gad25ab601eb144086a0eddc7b393b5343">03346</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#gad25ab601eb144086a0eddc7b393b5343" title="Start ADC group regular conversion from external trigger.">LL_ADC_REG_StartConversionExtTrig</a>(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
<a name="l03347"></a>03347 {
<a name="l03348"></a>03348   SET_BIT(ADCx-&gt;CR2, ExternalTriggerEdge);
<a name="l03349"></a>03349 }
<a name="l03350"></a>03350 <span class="comment"></span>
<a name="l03351"></a>03351 <span class="comment">/**</span>
<a name="l03352"></a>03352 <span class="comment">  * @brief  Stop ADC group regular conversion from external trigger.</span>
<a name="l03353"></a>03353 <span class="comment">  * @note   No more ADC conversion will start at next trigger event</span>
<a name="l03354"></a>03354 <span class="comment">  *         following the ADC stop conversion command.</span>
<a name="l03355"></a>03355 <span class="comment">  *         If a conversion is on-going, it will be completed.</span>
<a name="l03356"></a>03356 <span class="comment">  * @note   On this STM32 serie, there is no specific command</span>
<a name="l03357"></a>03357 <span class="comment">  *         to stop a conversion on-going or to stop ADC converting</span>
<a name="l03358"></a>03358 <span class="comment">  *         in continuous mode. These actions can be performed</span>
<a name="l03359"></a>03359 <span class="comment">  *         using function @ref LL_ADC_Disable().</span>
<a name="l03360"></a>03360 <span class="comment">  * @rmtoll CR2      EXTSEL         LL_ADC_REG_StopConversionExtTrig</span>
<a name="l03361"></a>03361 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03362"></a>03362 <span class="comment">  * @retval None</span>
<a name="l03363"></a>03363 <span class="comment">  */</span>
<a name="l03364"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#ga56dad4dd5db7cb84a1f6a2b2811711f3">03364</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#ga56dad4dd5db7cb84a1f6a2b2811711f3" title="Stop ADC group regular conversion from external trigger.">LL_ADC_REG_StopConversionExtTrig</a>(ADC_TypeDef *ADCx)
<a name="l03365"></a>03365 {
<a name="l03366"></a>03366   CLEAR_BIT(ADCx-&gt;CR2, ADC_CR2_EXTSEL);
<a name="l03367"></a>03367 }
<a name="l03368"></a>03368 <span class="comment"></span>
<a name="l03369"></a>03369 <span class="comment">/**</span>
<a name="l03370"></a>03370 <span class="comment">  * @brief  Get ADC group regular conversion data, range fit for</span>
<a name="l03371"></a>03371 <span class="comment">  *         all ADC configurations: all ADC resolutions and</span>
<a name="l03372"></a>03372 <span class="comment">  *         all oversampling increased data width (for devices</span>
<a name="l03373"></a>03373 <span class="comment">  *         with feature oversampling).</span>
<a name="l03374"></a>03374 <span class="comment">  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData32</span>
<a name="l03375"></a>03375 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03376"></a>03376 <span class="comment">  * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF</span>
<a name="l03377"></a>03377 <span class="comment">  */</span>
<a name="l03378"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#ga2f21f66472d5b8f5a280d5d91169b38e">03378</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#ga2f21f66472d5b8f5a280d5d91169b38e" title="Get ADC group regular conversion data, range fit for all ADC configurations: all ADC resolutions and ...">LL_ADC_REG_ReadConversionData32</a>(ADC_TypeDef *ADCx)
<a name="l03379"></a>03379 {
<a name="l03380"></a>03380   <span class="keywordflow">return</span> (uint16_t)(READ_BIT(ADCx-&gt;DR, ADC_DR_DATA));
<a name="l03381"></a>03381 }
<a name="l03382"></a>03382 <span class="comment"></span>
<a name="l03383"></a>03383 <span class="comment">/**</span>
<a name="l03384"></a>03384 <span class="comment">  * @brief  Get ADC group regular conversion data, range fit for</span>
<a name="l03385"></a>03385 <span class="comment">  *         ADC resolution 12 bits.</span>
<a name="l03386"></a>03386 <span class="comment">  * @note   For devices with feature oversampling: Oversampling</span>
<a name="l03387"></a>03387 <span class="comment">  *         can increase data width, function for extended range</span>
<a name="l03388"></a>03388 <span class="comment">  *         may be needed: @ref LL_ADC_REG_ReadConversionData32.</span>
<a name="l03389"></a>03389 <span class="comment">  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12</span>
<a name="l03390"></a>03390 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03391"></a>03391 <span class="comment">  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l03392"></a>03392 <span class="comment">  */</span>
<a name="l03393"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#ga20611d1c7a2fb8d01e08f8e5234afba7">03393</a> __STATIC_INLINE uint16_t <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#ga20611d1c7a2fb8d01e08f8e5234afba7" title="Get ADC group regular conversion data, range fit for ADC resolution 12 bits.">LL_ADC_REG_ReadConversionData12</a>(ADC_TypeDef *ADCx)
<a name="l03394"></a>03394 {
<a name="l03395"></a>03395   <span class="keywordflow">return</span> (uint16_t)(READ_BIT(ADCx-&gt;DR, ADC_DR_DATA));
<a name="l03396"></a>03396 }
<a name="l03397"></a>03397 
<a name="l03398"></a>03398 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l03399"></a>03399 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l03400"></a>03400 <span class="comment">  * @brief  Get ADC multimode conversion data of ADC master, ADC slave</span>
<a name="l03401"></a>03401 <span class="comment">  *         or raw data with ADC master and slave concatenated.</span>
<a name="l03402"></a>03402 <span class="comment">  * @note   If raw data with ADC master and slave concatenated is retrieved,</span>
<a name="l03403"></a>03403 <span class="comment">  *         a macro is available to get the conversion data of</span>
<a name="l03404"></a>03404 <span class="comment">  *         ADC master or ADC slave: see helper macro</span>
<a name="l03405"></a>03405 <span class="comment">  *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().</span>
<a name="l03406"></a>03406 <span class="comment">  *         (however this macro is mainly intended for multimode</span>
<a name="l03407"></a>03407 <span class="comment">  *         transfer by DMA, because this function can do the same</span>
<a name="l03408"></a>03408 <span class="comment">  *         by getting multimode conversion data of ADC master or ADC slave</span>
<a name="l03409"></a>03409 <span class="comment">  *         separately).</span>
<a name="l03410"></a>03410 <span class="comment">  * @rmtoll DR       DATA           LL_ADC_REG_ReadMultiConversionData32\n</span>
<a name="l03411"></a>03411 <span class="comment">  *         DR       ADC2DATA       LL_ADC_REG_ReadMultiConversionData32</span>
<a name="l03412"></a>03412 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03413"></a>03413 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l03414"></a>03414 <span class="comment">  * @param  ConversionData This parameter can be one of the following values:</span>
<a name="l03415"></a>03415 <span class="comment">  *         @arg @ref LL_ADC_MULTI_MASTER</span>
<a name="l03416"></a>03416 <span class="comment">  *         @arg @ref LL_ADC_MULTI_SLAVE</span>
<a name="l03417"></a>03417 <span class="comment">  *         @arg @ref LL_ADC_MULTI_MASTER_SLAVE</span>
<a name="l03418"></a>03418 <span class="comment">  * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF</span>
<a name="l03419"></a>03419 <span class="comment">  */</span>
<a name="l03420"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#gace2dbd31aeda207153890c1fa77ac77f">03420</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Regular.html#gace2dbd31aeda207153890c1fa77ac77f" title="Get ADC multimode conversion data of ADC master, ADC slave or raw data with ADC master and slave conc...">LL_ADC_REG_ReadMultiConversionData32</a>(ADC_TypeDef *ADCx, uint32_t ConversionData)
<a name="l03421"></a>03421 {
<a name="l03422"></a>03422   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;DR,
<a name="l03423"></a>03423                              ADC_DR_ADC2DATA)
<a name="l03424"></a>03424                     &gt;&gt; POSITION_VAL(ConversionData)
<a name="l03425"></a>03425                    );
<a name="l03426"></a>03426 }
<a name="l03427"></a>03427 <span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span>
<a name="l03428"></a>03428 <span class="comment"></span>
<a name="l03429"></a>03429 <span class="comment">/**</span>
<a name="l03430"></a>03430 <span class="comment">  * @}</span>
<a name="l03431"></a>03431 <span class="comment">  */</span>
<a name="l03432"></a>03432 <span class="comment"></span>
<a name="l03433"></a>03433 <span class="comment">/** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group injected</span>
<a name="l03434"></a>03434 <span class="comment">  * @{</span>
<a name="l03435"></a>03435 <span class="comment">  */</span>
<a name="l03436"></a>03436 <span class="comment"></span>
<a name="l03437"></a>03437 <span class="comment">/**</span>
<a name="l03438"></a>03438 <span class="comment">  * @brief  Start ADC group injected conversion.</span>
<a name="l03439"></a>03439 <span class="comment">  * @note   On this STM32 serie, this function is relevant only for</span>
<a name="l03440"></a>03440 <span class="comment">  *         internal trigger (SW start), not for external trigger:</span>
<a name="l03441"></a>03441 <span class="comment">  *         - If ADC trigger has been set to software start, ADC conversion</span>
<a name="l03442"></a>03442 <span class="comment">  *           starts immediately.</span>
<a name="l03443"></a>03443 <span class="comment">  *         - If ADC trigger has been set to external trigger, ADC conversion</span>
<a name="l03444"></a>03444 <span class="comment">  *           start must be performed using function </span>
<a name="l03445"></a>03445 <span class="comment">  *           @ref LL_ADC_INJ_StartConversionExtTrig().</span>
<a name="l03446"></a>03446 <span class="comment">  *           (if external trigger edge would have been set during ADC other </span>
<a name="l03447"></a>03447 <span class="comment">  *           settings, ADC conversion would start at trigger event</span>
<a name="l03448"></a>03448 <span class="comment">  *           as soon as ADC is enabled).</span>
<a name="l03449"></a>03449 <span class="comment">  * @rmtoll CR2      JSWSTART       LL_ADC_INJ_StartConversionSWStart</span>
<a name="l03450"></a>03450 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03451"></a>03451 <span class="comment">  * @retval None</span>
<a name="l03452"></a>03452 <span class="comment">  */</span>
<a name="l03453"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#ga3cbd42c6b062c874cae05973ae1b88ec">03453</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#ga3cbd42c6b062c874cae05973ae1b88ec" title="Start ADC group injected conversion.">LL_ADC_INJ_StartConversionSWStart</a>(ADC_TypeDef *ADCx)
<a name="l03454"></a>03454 {
<a name="l03455"></a>03455   SET_BIT(ADCx-&gt;CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
<a name="l03456"></a>03456 }
<a name="l03457"></a>03457 <span class="comment"></span>
<a name="l03458"></a>03458 <span class="comment">/**</span>
<a name="l03459"></a>03459 <span class="comment">  * @brief  Start ADC group injected conversion from external trigger.</span>
<a name="l03460"></a>03460 <span class="comment">  * @note   ADC conversion will start at next trigger event (on the selected</span>
<a name="l03461"></a>03461 <span class="comment">  *         trigger edge) following the ADC start conversion command.</span>
<a name="l03462"></a>03462 <span class="comment">  * @note   On this STM32 serie, this function is relevant for </span>
<a name="l03463"></a>03463 <span class="comment">  *         ADC conversion start from external trigger.</span>
<a name="l03464"></a>03464 <span class="comment">  *         If internal trigger (SW start) is needed, perform ADC conversion</span>
<a name="l03465"></a>03465 <span class="comment">  *         start using function @ref LL_ADC_INJ_StartConversionSWStart().</span>
<a name="l03466"></a>03466 <span class="comment">  * @rmtoll CR2      JEXTEN         LL_ADC_INJ_StartConversionExtTrig</span>
<a name="l03467"></a>03467 <span class="comment">  * @param  ExternalTriggerEdge This parameter can be one of the following values:</span>
<a name="l03468"></a>03468 <span class="comment">  *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING</span>
<a name="l03469"></a>03469 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03470"></a>03470 <span class="comment">  * @retval None</span>
<a name="l03471"></a>03471 <span class="comment">  */</span>
<a name="l03472"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#gab3eb67a7b76ed4f64541b5e94b757201">03472</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#gab3eb67a7b76ed4f64541b5e94b757201" title="Start ADC group injected conversion from external trigger.">LL_ADC_INJ_StartConversionExtTrig</a>(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
<a name="l03473"></a>03473 {
<a name="l03474"></a>03474   SET_BIT(ADCx-&gt;CR2, ExternalTriggerEdge);
<a name="l03475"></a>03475 }
<a name="l03476"></a>03476 <span class="comment"></span>
<a name="l03477"></a>03477 <span class="comment">/**</span>
<a name="l03478"></a>03478 <span class="comment">  * @brief  Stop ADC group injected conversion from external trigger.</span>
<a name="l03479"></a>03479 <span class="comment">  * @note   No more ADC conversion will start at next trigger event</span>
<a name="l03480"></a>03480 <span class="comment">  *         following the ADC stop conversion command.</span>
<a name="l03481"></a>03481 <span class="comment">  *         If a conversion is on-going, it will be completed.</span>
<a name="l03482"></a>03482 <span class="comment">  * @note   On this STM32 serie, there is no specific command</span>
<a name="l03483"></a>03483 <span class="comment">  *         to stop a conversion on-going or to stop ADC converting</span>
<a name="l03484"></a>03484 <span class="comment">  *         in continuous mode. These actions can be performed</span>
<a name="l03485"></a>03485 <span class="comment">  *         using function @ref LL_ADC_Disable().</span>
<a name="l03486"></a>03486 <span class="comment">  * @rmtoll CR2      JEXTSEL        LL_ADC_INJ_StopConversionExtTrig</span>
<a name="l03487"></a>03487 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03488"></a>03488 <span class="comment">  * @retval None</span>
<a name="l03489"></a>03489 <span class="comment">  */</span>
<a name="l03490"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#ga25b794fc3a20d3aad7f831d3b433e309">03490</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#ga25b794fc3a20d3aad7f831d3b433e309" title="Stop ADC group injected conversion from external trigger.">LL_ADC_INJ_StopConversionExtTrig</a>(ADC_TypeDef *ADCx)
<a name="l03491"></a>03491 {
<a name="l03492"></a>03492   CLEAR_BIT(ADCx-&gt;CR2, ADC_CR2_JEXTSEL);
<a name="l03493"></a>03493 }
<a name="l03494"></a>03494 <span class="comment"></span>
<a name="l03495"></a>03495 <span class="comment">/**</span>
<a name="l03496"></a>03496 <span class="comment">  * @brief  Get ADC group regular conversion data, range fit for</span>
<a name="l03497"></a>03497 <span class="comment">  *         all ADC configurations: all ADC resolutions and</span>
<a name="l03498"></a>03498 <span class="comment">  *         all oversampling increased data width (for devices</span>
<a name="l03499"></a>03499 <span class="comment">  *         with feature oversampling).</span>
<a name="l03500"></a>03500 <span class="comment">  * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData32\n</span>
<a name="l03501"></a>03501 <span class="comment">  *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData32\n</span>
<a name="l03502"></a>03502 <span class="comment">  *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData32\n</span>
<a name="l03503"></a>03503 <span class="comment">  *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData32</span>
<a name="l03504"></a>03504 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03505"></a>03505 <span class="comment">  * @param  Rank This parameter can be one of the following values:</span>
<a name="l03506"></a>03506 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_1</span>
<a name="l03507"></a>03507 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_2</span>
<a name="l03508"></a>03508 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_3</span>
<a name="l03509"></a>03509 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_4</span>
<a name="l03510"></a>03510 <span class="comment">  * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF</span>
<a name="l03511"></a>03511 <span class="comment">  */</span>
<a name="l03512"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#ga2445ff8c4be4f4a7d30c38c8dbca2544">03512</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#ga2445ff8c4be4f4a7d30c38c8dbca2544" title="Get ADC group regular conversion data, range fit for all ADC configurations: all ADC resolutions and ...">LL_ADC_INJ_ReadConversionData32</a>(ADC_TypeDef *ADCx, uint32_t Rank)
<a name="l03513"></a>03513 {
<a name="l03514"></a>03514   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;JDR1, <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Rank, <a class="code" href="group__ADC__LL__Private__Constants.html#ga9d17c8457e96a8ae8f458e807f7f4bbd">ADC_INJ_JDRX_REGOFFSET_MASK</a>));
<a name="l03515"></a>03515   
<a name="l03516"></a>03516   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(*preg,
<a name="l03517"></a>03517                              ADC_JDR1_JDATA)
<a name="l03518"></a>03518                    );
<a name="l03519"></a>03519 }
<a name="l03520"></a>03520 <span class="comment"></span>
<a name="l03521"></a>03521 <span class="comment">/**</span>
<a name="l03522"></a>03522 <span class="comment">  * @brief  Get ADC group injected conversion data, range fit for</span>
<a name="l03523"></a>03523 <span class="comment">  *         ADC resolution 12 bits.</span>
<a name="l03524"></a>03524 <span class="comment">  * @note   For devices with feature oversampling: Oversampling</span>
<a name="l03525"></a>03525 <span class="comment">  *         can increase data width, function for extended range</span>
<a name="l03526"></a>03526 <span class="comment">  *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.</span>
<a name="l03527"></a>03527 <span class="comment">  * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData12\n</span>
<a name="l03528"></a>03528 <span class="comment">  *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData12\n</span>
<a name="l03529"></a>03529 <span class="comment">  *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData12\n</span>
<a name="l03530"></a>03530 <span class="comment">  *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData12</span>
<a name="l03531"></a>03531 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03532"></a>03532 <span class="comment">  * @param  Rank This parameter can be one of the following values:</span>
<a name="l03533"></a>03533 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_1</span>
<a name="l03534"></a>03534 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_2</span>
<a name="l03535"></a>03535 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_3</span>
<a name="l03536"></a>03536 <span class="comment">  *         @arg @ref LL_ADC_INJ_RANK_4</span>
<a name="l03537"></a>03537 <span class="comment">  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF</span>
<a name="l03538"></a>03538 <span class="comment">  */</span>
<a name="l03539"></a><a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#ga12c47329818fd750ae1f3d8b97c79f28">03539</a> __STATIC_INLINE uint16_t <a class="code" href="group__ADC__LL__EF__Operation__ADC__Group__Injected.html#ga12c47329818fd750ae1f3d8b97c79f28" title="Get ADC group injected conversion data, range fit for ADC resolution 12 bits.">LL_ADC_INJ_ReadConversionData12</a>(ADC_TypeDef *ADCx, uint32_t Rank)
<a name="l03540"></a>03540 {
<a name="l03541"></a>03541   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCx-&gt;JDR1, <a class="code" href="group__ADC__LL__Private__Macros.html#ga3e5d5415763bfc60855a25a089248fbd" title="Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the reg...">__ADC_MASK_SHIFT</a>(Rank, <a class="code" href="group__ADC__LL__Private__Constants.html#ga9d17c8457e96a8ae8f458e807f7f4bbd">ADC_INJ_JDRX_REGOFFSET_MASK</a>));
<a name="l03542"></a>03542   
<a name="l03543"></a>03543   <span class="keywordflow">return</span> (uint16_t)(READ_BIT(*preg,
<a name="l03544"></a>03544                              ADC_JDR1_JDATA)
<a name="l03545"></a>03545                    );
<a name="l03546"></a>03546 }
<a name="l03547"></a>03547 <span class="comment"></span>
<a name="l03548"></a>03548 <span class="comment">/**</span>
<a name="l03549"></a>03549 <span class="comment">  * @}</span>
<a name="l03550"></a>03550 <span class="comment">  */</span>
<a name="l03551"></a>03551 <span class="comment"></span>
<a name="l03552"></a>03552 <span class="comment">/** @defgroup ADC_LL_EF_FLAG_Management ADC flag management</span>
<a name="l03553"></a>03553 <span class="comment">  * @{</span>
<a name="l03554"></a>03554 <span class="comment">  */</span>
<a name="l03555"></a>03555 <span class="comment"></span>
<a name="l03556"></a>03556 <span class="comment">/**</span>
<a name="l03557"></a>03557 <span class="comment">  * @brief  Get flag ADC group regular end of sequence conversions.</span>
<a name="l03558"></a>03558 <span class="comment">  * @rmtoll SR       EOC            LL_ADC_IsActiveFlag_EOS</span>
<a name="l03559"></a>03559 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03560"></a>03560 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03561"></a>03561 <span class="comment">  */</span>
<a name="l03562"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga5a535fd4ec9000c7d26dd60476cd4f42">03562</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga5a535fd4ec9000c7d26dd60476cd4f42" title="Get flag ADC group regular end of sequence conversions.">LL_ADC_IsActiveFlag_EOS</a>(ADC_TypeDef *ADCx)
<a name="l03563"></a>03563 {
<a name="l03564"></a>03564   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span>
<a name="l03565"></a>03565   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03566"></a>03566   <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span>
<a name="l03567"></a>03567   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03568"></a>03568   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, <a class="code" href="group__ADC__LL__EC__FLAG.html#ga769f70361a80b7d226dc8c81f2919b27">LL_ADC_FLAG_EOS</a>) == (<a class="code" href="group__ADC__LL__EC__FLAG.html#ga769f70361a80b7d226dc8c81f2919b27">LL_ADC_FLAG_EOS</a>));
<a name="l03569"></a>03569 }
<a name="l03570"></a>03570 
<a name="l03571"></a>03571 <span class="comment"></span>
<a name="l03572"></a>03572 <span class="comment">/**</span>
<a name="l03573"></a>03573 <span class="comment">  * @brief  Get flag ADC group injected end of sequence conversions.</span>
<a name="l03574"></a>03574 <span class="comment">  * @rmtoll SR       JEOC           LL_ADC_IsActiveFlag_JEOS</span>
<a name="l03575"></a>03575 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03576"></a>03576 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03577"></a>03577 <span class="comment">  */</span>
<a name="l03578"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga89af510586f77048add66a5061641ea5">03578</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga89af510586f77048add66a5061641ea5" title="Get flag ADC group injected end of sequence conversions.">LL_ADC_IsActiveFlag_JEOS</a>(ADC_TypeDef *ADCx)
<a name="l03579"></a>03579 {
<a name="l03580"></a>03580   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span>
<a name="l03581"></a>03581   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03582"></a>03582   <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span>
<a name="l03583"></a>03583   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03584"></a>03584   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, <a class="code" href="group__ADC__LL__EC__FLAG.html#ga2554751824e0d4697fbaaf650d3daa59">LL_ADC_FLAG_JEOS</a>) == (<a class="code" href="group__ADC__LL__EC__FLAG.html#ga2554751824e0d4697fbaaf650d3daa59">LL_ADC_FLAG_JEOS</a>));
<a name="l03585"></a>03585 }
<a name="l03586"></a>03586 <span class="comment"></span>
<a name="l03587"></a>03587 <span class="comment">/**</span>
<a name="l03588"></a>03588 <span class="comment">  * @brief  Get flag ADC analog watchdog 1 flag</span>
<a name="l03589"></a>03589 <span class="comment">  * @rmtoll SR       AWD            LL_ADC_IsActiveFlag_AWD1</span>
<a name="l03590"></a>03590 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03591"></a>03591 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03592"></a>03592 <span class="comment">  */</span>
<a name="l03593"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga6db31553eff9363bed38d13e515ab7f6">03593</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga6db31553eff9363bed38d13e515ab7f6" title="Get flag ADC analog watchdog 1 flag.">LL_ADC_IsActiveFlag_AWD1</a>(ADC_TypeDef *ADCx)
<a name="l03594"></a>03594 {
<a name="l03595"></a>03595   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, <a class="code" href="group__ADC__LL__EC__FLAG.html#gacb7440f3b658b2628e340655b099f868">LL_ADC_FLAG_AWD1</a>) == (<a class="code" href="group__ADC__LL__EC__FLAG.html#gacb7440f3b658b2628e340655b099f868">LL_ADC_FLAG_AWD1</a>));
<a name="l03596"></a>03596 }
<a name="l03597"></a>03597 <span class="comment"></span>
<a name="l03598"></a>03598 <span class="comment">/**</span>
<a name="l03599"></a>03599 <span class="comment">  * @brief  Clear flag ADC group regular end of sequence conversions.</span>
<a name="l03600"></a>03600 <span class="comment">  * @rmtoll SR       EOC            LL_ADC_ClearFlag_EOS</span>
<a name="l03601"></a>03601 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03602"></a>03602 <span class="comment">  * @retval None</span>
<a name="l03603"></a>03603 <span class="comment">  */</span>
<a name="l03604"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga58b63fae49f98a0ba03285fa88249c94">03604</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga58b63fae49f98a0ba03285fa88249c94" title="Clear flag ADC group regular end of sequence conversions.">LL_ADC_ClearFlag_EOS</a>(ADC_TypeDef *ADCx)
<a name="l03605"></a>03605 {
<a name="l03606"></a>03606   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span>
<a name="l03607"></a>03607   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03608"></a>03608   <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span>
<a name="l03609"></a>03609   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03610"></a>03610   WRITE_REG(ADCx-&gt;SR, ~<a class="code" href="group__ADC__LL__EC__FLAG.html#ga769f70361a80b7d226dc8c81f2919b27">LL_ADC_FLAG_EOS</a>);
<a name="l03611"></a>03611 }
<a name="l03612"></a>03612 
<a name="l03613"></a>03613 <span class="comment"></span>
<a name="l03614"></a>03614 <span class="comment">/**</span>
<a name="l03615"></a>03615 <span class="comment">  * @brief  Clear flag ADC group injected end of sequence conversions.</span>
<a name="l03616"></a>03616 <span class="comment">  * @rmtoll SR       JEOC           LL_ADC_ClearFlag_JEOS</span>
<a name="l03617"></a>03617 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03618"></a>03618 <span class="comment">  * @retval None</span>
<a name="l03619"></a>03619 <span class="comment">  */</span>
<a name="l03620"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga1abd5935dc0f66213985845c7e47afb9">03620</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga1abd5935dc0f66213985845c7e47afb9" title="Clear flag ADC group injected end of sequence conversions.">LL_ADC_ClearFlag_JEOS</a>(ADC_TypeDef *ADCx)
<a name="l03621"></a>03621 {
<a name="l03622"></a>03622   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span>
<a name="l03623"></a>03623   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03624"></a>03624   <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span>
<a name="l03625"></a>03625   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03626"></a>03626   WRITE_REG(ADCx-&gt;SR, ~<a class="code" href="group__ADC__LL__EC__FLAG.html#ga2554751824e0d4697fbaaf650d3daa59">LL_ADC_FLAG_JEOS</a>);
<a name="l03627"></a>03627 }
<a name="l03628"></a>03628 <span class="comment"></span>
<a name="l03629"></a>03629 <span class="comment">/**</span>
<a name="l03630"></a>03630 <span class="comment">  * @brief  Clear flag ADC analog watchdog 1.</span>
<a name="l03631"></a>03631 <span class="comment">  * @rmtoll SR       AWD            LL_ADC_ClearFlag_AWD1</span>
<a name="l03632"></a>03632 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03633"></a>03633 <span class="comment">  * @retval None</span>
<a name="l03634"></a>03634 <span class="comment">  */</span>
<a name="l03635"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga2381f0dd705ebe0233fad4515b0818d3">03635</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga2381f0dd705ebe0233fad4515b0818d3" title="Clear flag ADC analog watchdog 1.">LL_ADC_ClearFlag_AWD1</a>(ADC_TypeDef *ADCx)
<a name="l03636"></a>03636 {
<a name="l03637"></a>03637   WRITE_REG(ADCx-&gt;SR, ~<a class="code" href="group__ADC__LL__EC__FLAG.html#gacb7440f3b658b2628e340655b099f868">LL_ADC_FLAG_AWD1</a>);
<a name="l03638"></a>03638 }
<a name="l03639"></a>03639 
<a name="l03640"></a>03640 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l03641"></a>03641 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l03642"></a>03642 <span class="comment">  * @brief  Get flag multimode ADC group regular end of sequence conversions of the ADC master.</span>
<a name="l03643"></a>03643 <span class="comment">  * @rmtoll SR       EOC            LL_ADC_IsActiveFlag_MST_EOS</span>
<a name="l03644"></a>03644 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l03645"></a>03645 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l03646"></a>03646 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03647"></a>03647 <span class="comment">  */</span>
<a name="l03648"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga8096f1b6286b984dab5ee8baf9f855c7">03648</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga8096f1b6286b984dab5ee8baf9f855c7" title="Get flag multimode ADC group regular end of sequence conversions of the ADC master.">LL_ADC_IsActiveFlag_MST_EOS</a>(ADC_Common_TypeDef *ADCxy_COMMON)
<a name="l03649"></a>03649 {
<a name="l03650"></a>03650   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span>
<a name="l03651"></a>03651   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03652"></a>03652   <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span>
<a name="l03653"></a>03653   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03654"></a>03654   <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;SR, ADC_SR_EOC) == (ADC_SR_EOC));
<a name="l03655"></a>03655 }
<a name="l03656"></a>03656 <span class="comment"></span>
<a name="l03657"></a>03657 <span class="comment">/**</span>
<a name="l03658"></a>03658 <span class="comment">  * @brief  Get flag multimode ADC group regular end of sequence conversions of the ADC slave.</span>
<a name="l03659"></a>03659 <span class="comment">  * @rmtoll SR       EOC            LL_ADC_IsActiveFlag_SLV_EOS</span>
<a name="l03660"></a>03660 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l03661"></a>03661 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l03662"></a>03662 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03663"></a>03663 <span class="comment">  */</span>
<a name="l03664"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga208a5572c09473b1290b5ec9fa22005a">03664</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga208a5572c09473b1290b5ec9fa22005a" title="Get flag multimode ADC group regular end of sequence conversions of the ADC slave.">LL_ADC_IsActiveFlag_SLV_EOS</a>(ADC_Common_TypeDef *ADCxy_COMMON)
<a name="l03665"></a>03665 {
<a name="l03666"></a>03666   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span>
<a name="l03667"></a>03667   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03668"></a>03668   <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span>
<a name="l03669"></a>03669   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03670"></a>03670   
<a name="l03671"></a>03671   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCxy_COMMON-&gt;SR, 1U);
<a name="l03672"></a>03672   
<a name="l03673"></a>03673   <span class="keywordflow">return</span> (READ_BIT(*preg, <a class="code" href="group__ADC__LL__EC__FLAG.html#gab05a8c8ab66899a1bc28fcdd5d189851">LL_ADC_FLAG_EOS_SLV</a>) == (<a class="code" href="group__ADC__LL__EC__FLAG.html#gab05a8c8ab66899a1bc28fcdd5d189851">LL_ADC_FLAG_EOS_SLV</a>));
<a name="l03674"></a>03674 }
<a name="l03675"></a>03675 
<a name="l03676"></a>03676 <span class="comment"></span>
<a name="l03677"></a>03677 <span class="comment">/**</span>
<a name="l03678"></a>03678 <span class="comment">  * @brief  Get flag multimode ADC group injected end of sequence conversions of the ADC master.</span>
<a name="l03679"></a>03679 <span class="comment">  * @rmtoll SR       JEOC           LL_ADC_IsActiveFlag_MST_JEOS</span>
<a name="l03680"></a>03680 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l03681"></a>03681 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l03682"></a>03682 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03683"></a>03683 <span class="comment">  */</span>
<a name="l03684"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga20d61b583430559872eb5ba46a5f3bde">03684</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga20d61b583430559872eb5ba46a5f3bde" title="Get flag multimode ADC group injected end of sequence conversions of the ADC master.">LL_ADC_IsActiveFlag_MST_JEOS</a>(ADC_Common_TypeDef *ADCxy_COMMON)
<a name="l03685"></a>03685 {
<a name="l03686"></a>03686   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span>
<a name="l03687"></a>03687   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03688"></a>03688   <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span>
<a name="l03689"></a>03689   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03690"></a>03690   <span class="keywordflow">return</span> (READ_BIT(ADC1-&gt;SR, ADC_SR_JEOC) == (ADC_SR_JEOC));
<a name="l03691"></a>03691 }
<a name="l03692"></a>03692 <span class="comment"></span>
<a name="l03693"></a>03693 <span class="comment">/**</span>
<a name="l03694"></a>03694 <span class="comment">  * @brief  Get flag multimode ADC group injected end of sequence conversions of the ADC slave.</span>
<a name="l03695"></a>03695 <span class="comment">  * @rmtoll SR       JEOC           LL_ADC_IsActiveFlag_SLV_JEOS</span>
<a name="l03696"></a>03696 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l03697"></a>03697 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l03698"></a>03698 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03699"></a>03699 <span class="comment">  */</span>
<a name="l03700"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga17190328f84ca1cbeda3e8f34cabefd9">03700</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga17190328f84ca1cbeda3e8f34cabefd9" title="Get flag multimode ADC group injected end of sequence conversions of the ADC slave.">LL_ADC_IsActiveFlag_SLV_JEOS</a>(ADC_Common_TypeDef *ADCxy_COMMON)
<a name="l03701"></a>03701 {
<a name="l03702"></a>03702   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span>
<a name="l03703"></a>03703   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03704"></a>03704   <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span>
<a name="l03705"></a>03705   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03706"></a>03706   
<a name="l03707"></a>03707   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCxy_COMMON-&gt;SR, 1U);
<a name="l03708"></a>03708   
<a name="l03709"></a>03709   <span class="keywordflow">return</span> (READ_BIT(*preg, <a class="code" href="group__ADC__LL__EC__FLAG.html#gad8bda76eb8de2f72fc15e0634e9f5c65">LL_ADC_FLAG_JEOS_SLV</a>) == (<a class="code" href="group__ADC__LL__EC__FLAG.html#gad8bda76eb8de2f72fc15e0634e9f5c65">LL_ADC_FLAG_JEOS_SLV</a>));
<a name="l03710"></a>03710 }
<a name="l03711"></a>03711 <span class="comment"></span>
<a name="l03712"></a>03712 <span class="comment">/**</span>
<a name="l03713"></a>03713 <span class="comment">  * @brief  Get flag multimode ADC analog watchdog 1 of the ADC master.</span>
<a name="l03714"></a>03714 <span class="comment">  * @rmtoll SR       AWD            LL_ADC_IsActiveFlag_MST_AWD1</span>
<a name="l03715"></a>03715 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l03716"></a>03716 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l03717"></a>03717 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03718"></a>03718 <span class="comment">  */</span>
<a name="l03719"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga7ad1cf2a805ab15f410975c6036d75b1">03719</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga7ad1cf2a805ab15f410975c6036d75b1" title="Get flag multimode ADC analog watchdog 1 of the ADC master.">LL_ADC_IsActiveFlag_MST_AWD1</a>(ADC_Common_TypeDef *ADCxy_COMMON)
<a name="l03720"></a>03720 {
<a name="l03721"></a>03721   <span class="keywordflow">return</span> (READ_BIT(ADC1-&gt;SR, <a class="code" href="group__ADC__LL__EC__FLAG.html#gacb7440f3b658b2628e340655b099f868">LL_ADC_FLAG_AWD1</a>) == (<a class="code" href="group__ADC__LL__EC__FLAG.html#gacb7440f3b658b2628e340655b099f868">LL_ADC_FLAG_AWD1</a>));
<a name="l03722"></a>03722 }
<a name="l03723"></a>03723 <span class="comment"></span>
<a name="l03724"></a>03724 <span class="comment">/**</span>
<a name="l03725"></a>03725 <span class="comment">  * @brief  Get flag multimode analog watchdog 1 of the ADC slave.</span>
<a name="l03726"></a>03726 <span class="comment">  * @rmtoll SR       AWD            LL_ADC_IsActiveFlag_SLV_AWD1</span>
<a name="l03727"></a>03727 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l03728"></a>03728 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l03729"></a>03729 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03730"></a>03730 <span class="comment">  */</span>
<a name="l03731"></a><a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga950a2bd039776d45b9a414b8f140ab49">03731</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__FLAG__Management.html#ga950a2bd039776d45b9a414b8f140ab49" title="Get flag multimode analog watchdog 1 of the ADC slave.">LL_ADC_IsActiveFlag_SLV_AWD1</a>(ADC_Common_TypeDef *ADCxy_COMMON)
<a name="l03732"></a>03732 {
<a name="l03733"></a>03733   <span class="keyword">register</span> __IO uint32_t *preg = <a class="code" href="group__ADC__LL__Private__Macros.html#ga592d1b4673f3094d03f3fe01848cea41" title="Driver macro reserved for internal use: set a pointer to a register from a register basis from which ...">__ADC_PTR_REG_OFFSET</a>(ADCxy_COMMON-&gt;SR, 1U);
<a name="l03734"></a>03734   
<a name="l03735"></a>03735   <span class="keywordflow">return</span> (READ_BIT(*preg, <a class="code" href="group__ADC__LL__EC__FLAG.html#gacb7440f3b658b2628e340655b099f868">LL_ADC_FLAG_AWD1</a>) == (<a class="code" href="group__ADC__LL__EC__FLAG.html#gacb7440f3b658b2628e340655b099f868">LL_ADC_FLAG_AWD1</a>));
<a name="l03736"></a>03736 }
<a name="l03737"></a>03737 
<a name="l03738"></a>03738 <span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span>
<a name="l03739"></a>03739 <span class="comment"></span>
<a name="l03740"></a>03740 <span class="comment">/**</span>
<a name="l03741"></a>03741 <span class="comment">  * @}</span>
<a name="l03742"></a>03742 <span class="comment">  */</span>
<a name="l03743"></a>03743 <span class="comment"></span>
<a name="l03744"></a>03744 <span class="comment">/** @defgroup ADC_LL_EF_IT_Management ADC IT management</span>
<a name="l03745"></a>03745 <span class="comment">  * @{</span>
<a name="l03746"></a>03746 <span class="comment">  */</span>
<a name="l03747"></a>03747 <span class="comment"></span>
<a name="l03748"></a>03748 <span class="comment">/**</span>
<a name="l03749"></a>03749 <span class="comment">  * @brief  Enable interruption ADC group regular end of sequence conversions.</span>
<a name="l03750"></a>03750 <span class="comment">  * @rmtoll CR1      EOCIE          LL_ADC_EnableIT_EOS</span>
<a name="l03751"></a>03751 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03752"></a>03752 <span class="comment">  * @retval None</span>
<a name="l03753"></a>03753 <span class="comment">  */</span>
<a name="l03754"></a><a class="code" href="group__ADC__LL__EF__IT__Management.html#ga83cd0c99b1eb3ea3592a8baa09f062e0">03754</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__IT__Management.html#ga83cd0c99b1eb3ea3592a8baa09f062e0" title="Enable interruption ADC group regular end of sequence conversions.">LL_ADC_EnableIT_EOS</a>(ADC_TypeDef *ADCx)
<a name="l03755"></a>03755 {
<a name="l03756"></a>03756   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span>
<a name="l03757"></a>03757   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03758"></a>03758   <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span>
<a name="l03759"></a>03759   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03760"></a>03760   SET_BIT(ADCx-&gt;CR1, ADC_CR1_EOCIE);
<a name="l03761"></a>03761 }
<a name="l03762"></a>03762 
<a name="l03763"></a>03763 <span class="comment"></span>
<a name="l03764"></a>03764 <span class="comment">/**</span>
<a name="l03765"></a>03765 <span class="comment">  * @brief  Enable interruption ADC group injected end of sequence conversions.</span>
<a name="l03766"></a>03766 <span class="comment">  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS</span>
<a name="l03767"></a>03767 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03768"></a>03768 <span class="comment">  * @retval None</span>
<a name="l03769"></a>03769 <span class="comment">  */</span>
<a name="l03770"></a><a class="code" href="group__ADC__LL__EF__IT__Management.html#ga55cfee4ea81d963b134ee4a9b59d3540">03770</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__IT__Management.html#ga55cfee4ea81d963b134ee4a9b59d3540" title="Enable interruption ADC group injected end of sequence conversions.">LL_ADC_EnableIT_JEOS</a>(ADC_TypeDef *ADCx)
<a name="l03771"></a>03771 {
<a name="l03772"></a>03772   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span>
<a name="l03773"></a>03773   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03774"></a>03774   <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span>
<a name="l03775"></a>03775   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03776"></a>03776   SET_BIT(ADCx-&gt;CR1, <a class="code" href="group__ADC__LL__EC__IT.html#ga42a6abf6265a0a42b09a145d8b4fb1d3">LL_ADC_IT_JEOS</a>);
<a name="l03777"></a>03777 }
<a name="l03778"></a>03778 <span class="comment"></span>
<a name="l03779"></a>03779 <span class="comment">/**</span>
<a name="l03780"></a>03780 <span class="comment">  * @brief  Enable interruption ADC analog watchdog 1.</span>
<a name="l03781"></a>03781 <span class="comment">  * @rmtoll CR1      AWDIE          LL_ADC_EnableIT_AWD1</span>
<a name="l03782"></a>03782 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03783"></a>03783 <span class="comment">  * @retval None</span>
<a name="l03784"></a>03784 <span class="comment">  */</span>
<a name="l03785"></a><a class="code" href="group__ADC__LL__EF__IT__Management.html#ga9ff7fbd8b35c1197334614d4bcbafd0c">03785</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__IT__Management.html#ga9ff7fbd8b35c1197334614d4bcbafd0c" title="Enable interruption ADC analog watchdog 1.">LL_ADC_EnableIT_AWD1</a>(ADC_TypeDef *ADCx)
<a name="l03786"></a>03786 {
<a name="l03787"></a>03787   SET_BIT(ADCx-&gt;CR1, <a class="code" href="group__ADC__LL__EC__IT.html#ga6985de0e857ab671d9354b2450a9c9f4">LL_ADC_IT_AWD1</a>);
<a name="l03788"></a>03788 }
<a name="l03789"></a>03789 <span class="comment"></span>
<a name="l03790"></a>03790 <span class="comment">/**</span>
<a name="l03791"></a>03791 <span class="comment">  * @brief  Disable interruption ADC group regular end of sequence conversions.</span>
<a name="l03792"></a>03792 <span class="comment">  * @rmtoll CR1      EOCIE          LL_ADC_DisableIT_EOS</span>
<a name="l03793"></a>03793 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03794"></a>03794 <span class="comment">  * @retval None</span>
<a name="l03795"></a>03795 <span class="comment">  */</span>
<a name="l03796"></a><a class="code" href="group__ADC__LL__EF__IT__Management.html#ga151c280542fd8d7d69fdf3f1b2ab279c">03796</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__IT__Management.html#ga151c280542fd8d7d69fdf3f1b2ab279c" title="Disable interruption ADC group regular end of sequence conversions.">LL_ADC_DisableIT_EOS</a>(ADC_TypeDef *ADCx)
<a name="l03797"></a>03797 {
<a name="l03798"></a>03798   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span>
<a name="l03799"></a>03799   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03800"></a>03800   <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span>
<a name="l03801"></a>03801   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03802"></a>03802   CLEAR_BIT(ADCx-&gt;CR1, ADC_CR1_EOCIE);
<a name="l03803"></a>03803 }
<a name="l03804"></a>03804 
<a name="l03805"></a>03805 <span class="comment"></span>
<a name="l03806"></a>03806 <span class="comment">/**</span>
<a name="l03807"></a>03807 <span class="comment">  * @brief  Disable interruption ADC group injected end of sequence conversions.</span>
<a name="l03808"></a>03808 <span class="comment">  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS</span>
<a name="l03809"></a>03809 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03810"></a>03810 <span class="comment">  * @retval None</span>
<a name="l03811"></a>03811 <span class="comment">  */</span>
<a name="l03812"></a><a class="code" href="group__ADC__LL__EF__IT__Management.html#gaf513100582659d43b8ad3a8eb2b89c5c">03812</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__IT__Management.html#gaf513100582659d43b8ad3a8eb2b89c5c" title="Disable interruption ADC group injected end of sequence conversions.">LL_ADC_DisableIT_JEOS</a>(ADC_TypeDef *ADCx)
<a name="l03813"></a>03813 {
<a name="l03814"></a>03814   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span>
<a name="l03815"></a>03815   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03816"></a>03816   <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span>
<a name="l03817"></a>03817   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03818"></a>03818   CLEAR_BIT(ADCx-&gt;CR1, <a class="code" href="group__ADC__LL__EC__IT.html#ga42a6abf6265a0a42b09a145d8b4fb1d3">LL_ADC_IT_JEOS</a>);
<a name="l03819"></a>03819 }
<a name="l03820"></a>03820 <span class="comment"></span>
<a name="l03821"></a>03821 <span class="comment">/**</span>
<a name="l03822"></a>03822 <span class="comment">  * @brief  Disable interruption ADC analog watchdog 1.</span>
<a name="l03823"></a>03823 <span class="comment">  * @rmtoll CR1      AWDIE          LL_ADC_EnableIT_AWD1</span>
<a name="l03824"></a>03824 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03825"></a>03825 <span class="comment">  * @retval None</span>
<a name="l03826"></a>03826 <span class="comment">  */</span>
<a name="l03827"></a><a class="code" href="group__ADC__LL__EF__IT__Management.html#ga7d91ac77931cb2716a319d089ca8bfc6">03827</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__ADC__LL__EF__IT__Management.html#ga7d91ac77931cb2716a319d089ca8bfc6" title="Disable interruption ADC analog watchdog 1.">LL_ADC_DisableIT_AWD1</a>(ADC_TypeDef *ADCx)
<a name="l03828"></a>03828 {
<a name="l03829"></a>03829   CLEAR_BIT(ADCx-&gt;CR1, <a class="code" href="group__ADC__LL__EC__IT.html#ga6985de0e857ab671d9354b2450a9c9f4">LL_ADC_IT_AWD1</a>);
<a name="l03830"></a>03830 }
<a name="l03831"></a>03831 <span class="comment"></span>
<a name="l03832"></a>03832 <span class="comment">/**</span>
<a name="l03833"></a>03833 <span class="comment">  * @brief  Get state of interruption ADC group regular end of sequence conversions</span>
<a name="l03834"></a>03834 <span class="comment">  *         (0: interrupt disabled, 1: interrupt enabled).</span>
<a name="l03835"></a>03835 <span class="comment">  * @rmtoll CR1      EOCIE          LL_ADC_IsEnabledIT_EOS</span>
<a name="l03836"></a>03836 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03837"></a>03837 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03838"></a>03838 <span class="comment">  */</span>
<a name="l03839"></a><a class="code" href="group__ADC__LL__EF__IT__Management.html#ga569637eef6d8196c76674bbb71650bb1">03839</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__IT__Management.html#ga569637eef6d8196c76674bbb71650bb1" title="Get state of interruption ADC group regular end of sequence conversions (0: interrupt disabled...">LL_ADC_IsEnabledIT_EOS</a>(ADC_TypeDef *ADCx)
<a name="l03840"></a>03840 {
<a name="l03841"></a>03841   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span>
<a name="l03842"></a>03842   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03843"></a>03843   <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span>
<a name="l03844"></a>03844   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03845"></a>03845   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, <a class="code" href="group__ADC__LL__EC__IT.html#ga17a3357822cd234de4c546cf054f4f70">LL_ADC_IT_EOS</a>) == (<a class="code" href="group__ADC__LL__EC__IT.html#ga17a3357822cd234de4c546cf054f4f70">LL_ADC_IT_EOS</a>));
<a name="l03846"></a>03846 }
<a name="l03847"></a>03847 
<a name="l03848"></a>03848 <span class="comment"></span>
<a name="l03849"></a>03849 <span class="comment">/**</span>
<a name="l03850"></a>03850 <span class="comment">  * @brief  Get state of interruption ADC group injected end of sequence conversions</span>
<a name="l03851"></a>03851 <span class="comment">  *         (0: interrupt disabled, 1: interrupt enabled).</span>
<a name="l03852"></a>03852 <span class="comment">  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS</span>
<a name="l03853"></a>03853 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03854"></a>03854 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03855"></a>03855 <span class="comment">  */</span>
<a name="l03856"></a><a class="code" href="group__ADC__LL__EF__IT__Management.html#ga020edec849fa3aca997c471105e9c8eb">03856</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__IT__Management.html#ga020edec849fa3aca997c471105e9c8eb" title="Get state of interruption ADC group injected end of sequence conversions (0: interrupt disabled...">LL_ADC_IsEnabledIT_JEOS</a>(ADC_TypeDef *ADCx)
<a name="l03857"></a>03857 {
<a name="l03858"></a>03858   <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span>
<a name="l03859"></a>03859   <span class="comment">/*       end of unitary conversion.                                         */</span>
<a name="l03860"></a>03860   <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span>
<a name="l03861"></a>03861   <span class="comment">/*       in other STM32 families).                                          */</span>
<a name="l03862"></a>03862   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, <a class="code" href="group__ADC__LL__EC__IT.html#ga42a6abf6265a0a42b09a145d8b4fb1d3">LL_ADC_IT_JEOS</a>) == (<a class="code" href="group__ADC__LL__EC__IT.html#ga42a6abf6265a0a42b09a145d8b4fb1d3">LL_ADC_IT_JEOS</a>));
<a name="l03863"></a>03863 }
<a name="l03864"></a>03864 <span class="comment"></span>
<a name="l03865"></a>03865 <span class="comment">/**</span>
<a name="l03866"></a>03866 <span class="comment">  * @brief  Get state of interruption ADC analog watchdog 1</span>
<a name="l03867"></a>03867 <span class="comment">  *         (0: interrupt disabled, 1: interrupt enabled).</span>
<a name="l03868"></a>03868 <span class="comment">  * @rmtoll CR1      AWDIE          LL_ADC_EnableIT_AWD1</span>
<a name="l03869"></a>03869 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l03870"></a>03870 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03871"></a>03871 <span class="comment">  */</span>
<a name="l03872"></a><a class="code" href="group__ADC__LL__EF__IT__Management.html#ga9a95c7be074169c5fdf3da73e69d1188">03872</a> __STATIC_INLINE uint32_t <a class="code" href="group__ADC__LL__EF__IT__Management.html#ga9a95c7be074169c5fdf3da73e69d1188" title="Get state of interruption ADC analog watchdog 1 (0: interrupt disabled, 1: interrupt enabled)...">LL_ADC_IsEnabledIT_AWD1</a>(ADC_TypeDef *ADCx)
<a name="l03873"></a>03873 {
<a name="l03874"></a>03874   <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, <a class="code" href="group__ADC__LL__EC__IT.html#ga6985de0e857ab671d9354b2450a9c9f4">LL_ADC_IT_AWD1</a>) == (<a class="code" href="group__ADC__LL__EC__IT.html#ga6985de0e857ab671d9354b2450a9c9f4">LL_ADC_IT_AWD1</a>));
<a name="l03875"></a>03875 }
<a name="l03876"></a>03876 <span class="comment"></span>
<a name="l03877"></a>03877 <span class="comment">/**</span>
<a name="l03878"></a>03878 <span class="comment">  * @}</span>
<a name="l03879"></a>03879 <span class="comment">  */</span>
<a name="l03880"></a>03880 
<a name="l03881"></a>03881 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l03882"></a>03882 <span class="preprocessor"></span><span class="comment">/** @defgroup ADC_LL_EF_Init Initialization and de-initialization functions</span>
<a name="l03883"></a>03883 <span class="comment">  * @{</span>
<a name="l03884"></a>03884 <span class="comment">  */</span>
<a name="l03885"></a>03885 
<a name="l03886"></a>03886 <span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span>
<a name="l03887"></a>03887 ErrorStatus <a class="code" href="group__ADC__LL__EF__Init.html#gaabf4980383a969a50936309e5ce84627" title="De-initialize registers of all ADC instances belonging to the same ADC common instance to their defau...">LL_ADC_CommonDeInit</a>(ADC_Common_TypeDef *ADCxy_COMMON);
<a name="l03888"></a>03888 ErrorStatus <a class="code" href="group__ADC__LL__EF__Init.html#ga4a9e97a6e29cb1d9d997171600830c24" title="Initialize some features of ADC common parameters (all ADC instances belonging to the same ADC common...">LL_ADC_CommonInit</a>(ADC_Common_TypeDef *ADCxy_COMMON, <a class="code" href="structLL__ADC__CommonInitTypeDef.html" title="Structure definition of some features of ADC common parameters and multimode (all ADC instances belon...">LL_ADC_CommonInitTypeDef</a> *ADC_CommonInitStruct);
<a name="l03889"></a>03889 <span class="keywordtype">void</span>        <a class="code" href="group__ADC__LL__EF__Init.html#gad89d3f232fa24cc05c4332dc237e4105" title="Set each LL_ADC_CommonInitTypeDef field to default value.">LL_ADC_CommonStructInit</a>(<a class="code" href="structLL__ADC__CommonInitTypeDef.html" title="Structure definition of some features of ADC common parameters and multimode (all ADC instances belon...">LL_ADC_CommonInitTypeDef</a> *ADC_CommonInitStruct);
<a name="l03890"></a>03890 
<a name="l03891"></a>03891 <span class="comment">/* De-initialization of ADC instance, ADC group regular and ADC group injected */</span>
<a name="l03892"></a>03892 <span class="comment">/* (availability of ADC group injected depends on STM32 families) */</span>
<a name="l03893"></a>03893 ErrorStatus <a class="code" href="group__ADC__LL__EF__Init.html#gaa9250cf719912495b65f1b3598a5540f" title="De-initialize registers of the selected ADC instance to their default reset values.">LL_ADC_DeInit</a>(ADC_TypeDef *ADCx);
<a name="l03894"></a>03894 
<a name="l03895"></a>03895 <span class="comment">/* Initialization of some features of ADC instance */</span>
<a name="l03896"></a>03896 ErrorStatus <a class="code" href="group__ADC__LL__EF__Init.html#gaf56b9dfe03236adc5be79e69748a894e" title="Initialize some features of ADC instance.">LL_ADC_Init</a>(ADC_TypeDef *ADCx, <a class="code" href="structLL__ADC__InitTypeDef.html" title="Structure definition of some features of ADC instance.">LL_ADC_InitTypeDef</a> *ADC_InitStruct);
<a name="l03897"></a>03897 <span class="keywordtype">void</span>        <a class="code" href="group__ADC__LL__EF__Init.html#ga5b6f8e2487153c8b4de0fe554188df31" title="Set each LL_ADC_InitTypeDef field to default value.">LL_ADC_StructInit</a>(<a class="code" href="structLL__ADC__InitTypeDef.html" title="Structure definition of some features of ADC instance.">LL_ADC_InitTypeDef</a> *ADC_InitStruct);
<a name="l03898"></a>03898 
<a name="l03899"></a>03899 <span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span>
<a name="l03900"></a>03900 ErrorStatus <a class="code" href="group__ADC__LL__EF__Init.html#ga842216ce3c54aca39aac803a5f005c94" title="Initialize some features of ADC group regular.">LL_ADC_REG_Init</a>(ADC_TypeDef *ADCx, <a class="code" href="structLL__ADC__REG__InitTypeDef.html" title="Structure definition of some features of ADC group regular.">LL_ADC_REG_InitTypeDef</a> *ADC_REG_InitStruct);
<a name="l03901"></a>03901 <span class="keywordtype">void</span>        <a class="code" href="group__ADC__LL__EF__Init.html#gadce6267720bcc1292a4345c9c3e12830" title="Set each LL_ADC_REG_InitTypeDef field to default value.">LL_ADC_REG_StructInit</a>(<a class="code" href="structLL__ADC__REG__InitTypeDef.html" title="Structure definition of some features of ADC group regular.">LL_ADC_REG_InitTypeDef</a> *ADC_REG_InitStruct);
<a name="l03902"></a>03902 
<a name="l03903"></a>03903 <span class="comment">/* Initialization of some features of ADC instance and ADC group injected */</span>
<a name="l03904"></a>03904 ErrorStatus <a class="code" href="group__ADC__LL__EF__Init.html#gaf461b1071fe92a822a59f2c83d399482" title="Initialize some features of ADC group injected.">LL_ADC_INJ_Init</a>(ADC_TypeDef *ADCx, <a class="code" href="structLL__ADC__INJ__InitTypeDef.html" title="Structure definition of some features of ADC group injected.">LL_ADC_INJ_InitTypeDef</a> *ADC_INJ_InitStruct);
<a name="l03905"></a>03905 <span class="keywordtype">void</span>        <a class="code" href="group__ADC__LL__EF__Init.html#ga53338c211cee9c750ab4c97345600578" title="Set each LL_ADC_INJ_InitTypeDef field to default value.">LL_ADC_INJ_StructInit</a>(<a class="code" href="structLL__ADC__INJ__InitTypeDef.html" title="Structure definition of some features of ADC group injected.">LL_ADC_INJ_InitTypeDef</a> *ADC_INJ_InitStruct);
<a name="l03906"></a>03906 <span class="comment"></span>
<a name="l03907"></a>03907 <span class="comment">/**</span>
<a name="l03908"></a>03908 <span class="comment">  * @}</span>
<a name="l03909"></a>03909 <span class="comment">  */</span>
<a name="l03910"></a>03910 <span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span>
<a name="l03911"></a>03911 <span class="comment"></span>
<a name="l03912"></a>03912 <span class="comment">/**</span>
<a name="l03913"></a>03913 <span class="comment">  * @}</span>
<a name="l03914"></a>03914 <span class="comment">  */</span>
<a name="l03915"></a>03915 <span class="comment"></span>
<a name="l03916"></a>03916 <span class="comment">/**</span>
<a name="l03917"></a>03917 <span class="comment">  * @}</span>
<a name="l03918"></a>03918 <span class="comment">  */</span>
<a name="l03919"></a>03919 
<a name="l03920"></a>03920 <span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 || ADC3 */</span>
<a name="l03921"></a>03921 <span class="comment"></span>
<a name="l03922"></a>03922 <span class="comment">/**</span>
<a name="l03923"></a>03923 <span class="comment">  * @}</span>
<a name="l03924"></a>03924 <span class="comment">  */</span>
<a name="l03925"></a>03925 
<a name="l03926"></a>03926 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l03927"></a>03927 <span class="preprocessor"></span>}
<a name="l03928"></a>03928 <span class="preprocessor">#endif</span>
<a name="l03929"></a>03929 <span class="preprocessor"></span>
<a name="l03930"></a>03930 <span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_LL_ADC_H */</span>
<a name="l03931"></a>03931 
<a name="l03932"></a>03932 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:58:37 for STM32F107xC HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
