#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 22 10:40:17 2023
# Process ID: 20232
# Current directory: C:/Users/Asif/VivadoProjects/Lab14_Task1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20332 C:\Users\Asif\VivadoProjects\Lab14_Task1\Lab14_Task1.xpr
# Log file: C:/Users/Asif/VivadoProjects/Lab14_Task1/vivado.log
# Journal file: C:/Users/Asif/VivadoProjects/Lab14_Task1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab14_Task1/Basys-3-Master.xdc
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/impl_1/Mealy_sequence_detector.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
open_project C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab14_Task2/Basys-3-Master.xdc
reorder_files -fileset constrs_1 -before C:/Users/Asif/VivadoProjects/Lab14_Task2/Basys-3-Master.xdc C:/Users/Asif/VivadoProjects/Lab14_Task2/Basys-3-Master.xdc
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/Moore_sequence_detector.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/Moore_sequence_detector.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/Moore_sequence_detector.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/Moore_sequence_detector.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
open_project C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/ROM.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/ROM.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Mealy_FSM_ROM.v]
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Moore_FSM_ROM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Mealy_FSM_ROM.v] -no_script -reset -force -quiet
remove_files  C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Mealy_FSM_ROM.v
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v w ]
add_files -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v w ]
add_files -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v]
export_ip_user_files -of_objects  [get_files C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v
launch_simulation
source Moore_FSM_ROM_Sim.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source Moore_FSM_ROM_Sim.tcl
close_sim
launch_simulation
source Moore_FSM_ROM_Sim.tcl
close_sim
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab14_Task3/Basys-3-Master.xdc
launch_simulation
launch_simulation
source Moore_FSM_ROM_Sim.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Moore_FSM_ROM_Sim.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.runs/impl_1/Moore_FSM_ROM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
create_project Lab14_Task4 C:/Users/Asif/VivadoProjects/Lab14_Task4 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_controller.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_controller.v
update_compile_order -fileset sources_1
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_ROM.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_ROM.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new/Traffic_light_control_Sim.v w ]
add_files -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new/Traffic_light_control_Sim.v
update_compile_order -fileset sim_1
launch_simulation
source Traffic_light_controller.tcl
close_sim
close_project
open_project C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source Traffic_light_control_Sim.tcl
close_sim
launch_simulation
source Traffic_light_control_Sim.tcl
close_sim
launch_simulation
source Traffic_light_control_Sim.tcl
close_sim
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab14_Task4/Basys-3-Master.xdc
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.runs/impl_1/Traffic_light_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
create_project Lab15_Task1 C:/Users/Asif/VivadoProjects/Lab15_Task1 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new
close [ open C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v
update_compile_order -fileset sources_1
file mkdir C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v w ]
add_files -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source Sequence_detector_Sim.tcl
close_sim
launch_simulation
source Sequence_detector_Sim.tcl
close_sim
launch_simulation
source Sequence_detector_Sim.tcl
close_sim
launch_simulation
source Sequence_detector_Sim.tcl
close_sim
launch_simulation
source Sequence_detector_Sim.tcl
close_sim
close_project
