
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v
# synth_design -part xc7z020clg484-3 -top resultwriter -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top resultwriter -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49503 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.996 ; gain = 68.895 ; free physical = 246598 ; free virtual = 315114
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'resultwriter' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:3]
INFO: [Synth 8-6157] synthesizing module 'col16to21' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:1017]
INFO: [Synth 8-6155] done synthesizing module 'col16to21' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:1017]
INFO: [Synth 8-6157] synthesizing module 'linearmap' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:947]
INFO: [Synth 8-6155] done synthesizing module 'linearmap' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:947]
INFO: [Synth 8-6157] synthesizing module 'bilinearintrp' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:821]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1b_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:939]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1g_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1r_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:933]
WARNING: [Synth 8-3936] Found unconnected internal register 'ul_reg' and it is trimmed from '8' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:922]
WARNING: [Synth 8-3936] Found unconnected internal register 'i3b_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:941]
WARNING: [Synth 8-3936] Found unconnected internal register 'i3g_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:938]
WARNING: [Synth 8-3936] Found unconnected internal register 'i3r_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:935]
WARNING: [Synth 8-3936] Found unconnected internal register 'wl_reg' and it is trimmed from '8' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:921]
WARNING: [Synth 8-3936] Found unconnected internal register 'i2b_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:940]
WARNING: [Synth 8-3936] Found unconnected internal register 'i2g_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:937]
WARNING: [Synth 8-3936] Found unconnected internal register 'i2r_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:934]
WARNING: [Synth 8-3936] Found unconnected internal register 'vl_reg' and it is trimmed from '8' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:923]
INFO: [Synth 8-6155] done synthesizing module 'bilinearintrp' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:821]
INFO: [Synth 8-6157] synthesizing module 'fifo3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:734]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:802]
INFO: [Synth 8-6155] done synthesizing module 'fifo3' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:734]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:221]
WARNING: [Synth 8-567] referenced signal 'valid01' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
WARNING: [Synth 8-567] referenced signal 'valid10' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
WARNING: [Synth 8-567] referenced signal 'bkcolour' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
WARNING: [Synth 8-567] referenced signal 'texinfo' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
WARNING: [Synth 8-567] referenced signal 'blb' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
WARNING: [Synth 8-567] referenced signal 'blg' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
WARNING: [Synth 8-567] referenced signal 'blr' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
WARNING: [Synth 8-567] referenced signal 'texelb' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
WARNING: [Synth 8-567] referenced signal 'texelg' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
WARNING: [Synth 8-567] referenced signal 'texelr' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:217]
INFO: [Synth 8-6155] done synthesizing module 'resultwriter' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.762 ; gain = 114.660 ; free physical = 246529 ; free virtual = 315046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.762 ; gain = 114.660 ; free physical = 246525 ; free virtual = 315042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.762 ; gain = 122.660 ; free physical = 246525 ; free virtual = 315042
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:978]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resultwriter'
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_process01" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_shadedataa" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_texinfol" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_shadedatab" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_shadedatac" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'triID_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:225]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:231]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:231]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0010
                 iSTATE0 |                             0010 |                             0011
                iSTATE10 |                             0011 |                             1000
                 iSTATE4 |                             0100 |                             1011
                  iSTATE |                             0101 |                             0100
                iSTATE11 |                             0110 |                             0110
                 iSTATE8 |                             0111 |                             1001
                 iSTATE3 |                             1000 |                             1100
                iSTATE12 |                             1001 |                             0101
                 iSTATE9 |                             1010 |                             0111
                 iSTATE5 |                             1011 |                             1010
                 iSTATE1 |                             1100 |                             1101
                 iSTATE6 |                             1101 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'resultwriter'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:231]
WARNING: [Synth 8-327] inferring latch for variable 'wantshadedata_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:224]
WARNING: [Synth 8-327] inferring latch for variable 'wanttexel_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:228]
WARNING: [Synth 8-327] inferring latch for variable 'temp_shadedatac_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:461]
WARNING: [Synth 8-327] inferring latch for variable 'temp_shadedatab_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:427]
WARNING: [Synth 8-327] inferring latch for variable 'temp_shadedataa_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:296]
WARNING: [Synth 8-327] inferring latch for variable 'temp_process01_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:246]
WARNING: [Synth 8-327] inferring latch for variable 'temp_write_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'temp_pending10_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:244]
WARNING: [Synth 8-327] inferring latch for variable 'temp_pending01_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:240]
WARNING: [Synth 8-327] inferring latch for variable 'temp_texmap_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:297]
WARNING: [Synth 8-327] inferring latch for variable 'temp_texinfol_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:327]
WARNING: [Synth 8-327] inferring latch for variable 'lmenable_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'temp_shiften01_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'selectuv_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1587.789 ; gain = 155.688 ; free physical = 246426 ; free virtual = 314943
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               21 Bit    Registers := 4     
	               18 Bit    Registers := 7     
	                7 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	  14 Input     21 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 11    
	   4 Input     18 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  14 Input     16 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module resultwriter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               21 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	  14 Input     21 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  14 Input     16 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	  14 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 24    
Module col16to21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module linearmap 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 2     
Module bilinearintrp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 9     
Module fifo3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 5     
	   4 Input     18 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bilinearimp/ul_reg[6:0]' into 'bilinearimp/ul_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:922]
INFO: [Synth 8-4471] merging register 'bilinearimp/wl_reg[6:0]' into 'bilinearimp/wl_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:921]
INFO: [Synth 8-4471] merging register 'bilinearimp/vl_reg[6:0]' into 'bilinearimp/vl_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:923]
INFO: [Synth 8-4471] merging register 'bilinearimp/ul_reg[6:0]' into 'bilinearimp/ul_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:922]
INFO: [Synth 8-4471] merging register 'bilinearimp/wl_reg[6:0]' into 'bilinearimp/wl_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:921]
INFO: [Synth 8-4471] merging register 'bilinearimp/vl_reg[6:0]' into 'bilinearimp/vl_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v:923]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u01a[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u01b[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u01c[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v01a[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v01b[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v01c[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u10a[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u10b[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u10c[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v10a[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v10b[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v10c[7]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataout_reg[63] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247116 ; free virtual = 315638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247104 ; free virtual = 315624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247072 ; free virtual = 315592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247015 ; free virtual = 315535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247014 ; free virtual = 315534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247008 ; free virtual = 315528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247008 ; free virtual = 315528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247000 ; free virtual = 315520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247001 ; free virtual = 315520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    55|
|2     |LUT1   |     7|
|3     |LUT2   |   150|
|4     |LUT3   |    40|
|5     |LUT4   |   109|
|6     |LUT5   |   131|
|7     |LUT6   |   282|
|8     |FDRE   |   446|
|9     |LD     |   116|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |  1336|
|2     |  bilinearimp   |bilinearintrp |   572|
|3     |  fifo3insta    |fifo3         |   133|
|4     |  fifo3instb    |fifo3_0       |   115|
|5     |  linearmapinst |linearmap     |   119|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247000 ; free virtual = 315520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 246996 ; free virtual = 315515
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.422 ; gain = 287.320 ; free physical = 247001 ; free virtual = 315521
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.578 ; gain = 0.000 ; free physical = 246741 ; free virtual = 315261
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  LD => LDCE: 116 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1851.578 ; gain = 419.574 ; free physical = 246797 ; free virtual = 315317
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.234 ; gain = 561.656 ; free physical = 245336 ; free virtual = 313858
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.234 ; gain = 0.000 ; free physical = 245335 ; free virtual = 313857
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.242 ; gain = 0.000 ; free physical = 245390 ; free virtual = 313913
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ack" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01a" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01b" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01c" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10a" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10b" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10c" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "valid01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "valid10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2547.523 ; gain = 0.004 ; free physical = 245042 ; free virtual = 313565

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c81fc3ac

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 245036 ; free virtual = 313560

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c81fc3ac

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244985 ; free virtual = 313509
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1658fda3f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244983 ; free virtual = 313507
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13137233a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244975 ; free virtual = 313498
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13137233a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244968 ; free virtual = 313492
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b083dcae

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244967 ; free virtual = 313491
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b083dcae

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244967 ; free virtual = 313491
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244967 ; free virtual = 313491
Ending Logic Optimization Task | Checksum: 1b083dcae

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244967 ; free virtual = 313491

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b083dcae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244959 ; free virtual = 313483

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b083dcae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244958 ; free virtual = 313482

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244958 ; free virtual = 313482
Ending Netlist Obfuscation Task | Checksum: 1b083dcae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.523 ; gain = 0.000 ; free physical = 244958 ; free virtual = 313482
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2547.523 ; gain = 0.004 ; free physical = 244955 ; free virtual = 313479
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1b083dcae
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module resultwriter ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2579.520 ; gain = 0.000 ; free physical = 244860 ; free virtual = 313384
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2579.520 ; gain = 0.000 ; free physical = 244752 ; free virtual = 313276
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ack" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01a" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01b" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01c" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10a" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10b" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10c" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "valid01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "valid10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.841 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2581.508 ; gain = 1.988 ; free physical = 244682 ; free virtual = 313206
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2778.699 ; gain = 199.180 ; free physical = 244662 ; free virtual = 313186
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2778.699 ; gain = 199.180 ; free physical = 244662 ; free virtual = 313186

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244688 ; free virtual = 313212


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design resultwriter ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 446
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1b083dcae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244688 ; free virtual = 313212
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1b083dcae
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2778.699 ; gain = 231.176 ; free physical = 244692 ; free virtual = 313215
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28394584 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b083dcae

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244723 ; free virtual = 313247
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1b083dcae

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244723 ; free virtual = 313247
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1b083dcae

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244723 ; free virtual = 313247
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1b083dcae

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244722 ; free virtual = 313246
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b083dcae

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244720 ; free virtual = 313244

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244720 ; free virtual = 313244
Ending Netlist Obfuscation Task | Checksum: 1b083dcae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244720 ; free virtual = 313244
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244557 ; free virtual = 313081
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ddadafea

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244555 ; free virtual = 313080
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244553 ; free virtual = 313078

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b8b03dfc

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244552 ; free virtual = 313077

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e7631bc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244577 ; free virtual = 313101

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e7631bc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244576 ; free virtual = 313101
Phase 1 Placer Initialization | Checksum: e7631bc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244576 ; free virtual = 313100

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 133cc0da9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244547 ; free virtual = 313071

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244224 ; free virtual = 312749

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1150a7ca2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244224 ; free virtual = 312749
Phase 2 Global Placement | Checksum: 195309c52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312746

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 195309c52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244218 ; free virtual = 312743

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d877752f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244204 ; free virtual = 312729

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d54c32f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244184 ; free virtual = 312709

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22db7ae4d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244176 ; free virtual = 312701

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23e72d070

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244137 ; free virtual = 312662

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bdc7ff89

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312707

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ac839fa2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312707
Phase 3 Detail Placement | Checksum: 1ac839fa2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 153fea8e7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 153fea8e7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244182 ; free virtual = 312707
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.385. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11fc2220e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244182 ; free virtual = 312707
Phase 4.1 Post Commit Optimization | Checksum: 11fc2220e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244182 ; free virtual = 312707

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11fc2220e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312707

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11fc2220e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312707

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312707
Phase 4.4 Final Placement Cleanup | Checksum: ff5c07dd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312707
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ff5c07dd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312707
Ending Placer Task | Checksum: 6cd5c924

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244196 ; free virtual = 312721
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244196 ; free virtual = 312721
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244166 ; free virtual = 312690
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244160 ; free virtual = 312685
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244135 ; free virtual = 312662
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ack" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01a" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01b" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01c" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10a" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10b" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10c" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "valid01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "valid10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4c2e27f6 ConstDB: 0 ShapeSum: 20a7a12e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "as10" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "as10". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "as01" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "as01". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 12c4f2f12

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244194 ; free virtual = 312724
Post Restoration Checksum: NetGraph: 4c2c05f5 NumContArr: e023291d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12c4f2f12

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244193 ; free virtual = 312722

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12c4f2f12

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244159 ; free virtual = 312688

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12c4f2f12

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244159 ; free virtual = 312688
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d4cc1328

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244152 ; free virtual = 312682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.462  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 17d4760ef

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244142 ; free virtual = 312672

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ebd77d03

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244137 ; free virtual = 312667

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.266  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bf134f6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244130 ; free virtual = 312660
Phase 4 Rip-up And Reroute | Checksum: 1bf134f6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244130 ; free virtual = 312660

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bf134f6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244130 ; free virtual = 312660

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bf134f6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244130 ; free virtual = 312660
Phase 5 Delay and Skew Optimization | Checksum: 1bf134f6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244130 ; free virtual = 312660

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e2a917d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244129 ; free virtual = 312659
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.266  | TNS=0.000  | WHS=0.122  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e2a917d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244129 ; free virtual = 312659
Phase 6 Post Hold Fix | Checksum: 1e2a917d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244129 ; free virtual = 312659

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0879673 %
  Global Horizontal Routing Utilization  = 0.117732 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 160fbea2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244128 ; free virtual = 312658

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 160fbea2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244127 ; free virtual = 312657

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dd72e669

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244126 ; free virtual = 312656

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.266  | TNS=0.000  | WHS=0.122  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dd72e669

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244126 ; free virtual = 312656
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244159 ; free virtual = 312689

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244160 ; free virtual = 312689
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244159 ; free virtual = 312689
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244154 ; free virtual = 312685
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 244153 ; free virtual = 312685
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ack" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01a" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01b" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit01c" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10a" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10b" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "hit10c" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "valid01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "valid10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2798.145 ; gain = 0.000 ; free physical = 245035 ; free virtual = 313565
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:21:54 2022...
