<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Block_design_coun_0_0_synth_1" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_coun_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_pwm_mod_0_0_synth_1" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_pwm_mod_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_util_vector_logic_3_0_synth_1" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_util_vector_logic_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_util_vector_logic_0_0_synth_1" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_util_vector_logic_1_0_synth_1" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_util_vector_logic_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Block_design_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Run Id="Block_design_util_vector_logic_2_0_synth_1" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_util_vector_logic_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_axi_gpio_0_0_synth_1" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_xbar_1_synth_1" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_3" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/synth_3" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Block_design_coun_0_0_synth_1"/>
		<Parent Id="Block_design_pwm_mod_0_0_synth_1"/>
		<Parent Id="Block_design_util_vector_logic_3_0_synth_1"/>
		<Parent Id="Block_design_util_vector_logic_0_0_synth_1"/>
		<Parent Id="Block_design_util_vector_logic_1_0_synth_1"/>
		<Parent Id="Block_design_util_vector_logic_2_0_synth_1"/>
		<Parent Id="Block_design_axi_gpio_0_0_synth_1"/>
		<Parent Id="Block_design_xbar_1_synth_1"/>
	</Run>
	<Run Id="impl_3" LaunchDir="D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/impl_3" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_3"/>
		<Parent Id="Block_design_coun_0_0_synth_1"/>
		<Parent Id="Block_design_pwm_mod_0_0_synth_1"/>
		<Parent Id="Block_design_util_vector_logic_3_0_synth_1"/>
		<Parent Id="Block_design_util_vector_logic_0_0_synth_1"/>
		<Parent Id="Block_design_util_vector_logic_1_0_synth_1"/>
		<Parent Id="Block_design_util_vector_logic_2_0_synth_1"/>
		<Parent Id="Block_design_axi_gpio_0_0_synth_1"/>
		<Parent Id="Block_design_xbar_1_synth_1"/>
	</Run>
</Runs>

