v 20100214 2
C 40000 40000 0 0 0 title-C.sym
T 58900 40100 9 10 1 0 0 0 1
Evan Foss
T 58800 40400 9 10 1 0 0 0 1
V 1.0
T 55000 40100 9 10 1 0 0 0 1
1
T 56500 40100 9 10 1 0 0 0 1
5
T 54900 40400 9 10 1 0 0 0 1
uProcessor.sch
T 55000 40700 9 10 1 0 0 0 1
uProcessor
C 48000 45500 1 0 0 STM32F40xRxT-1.sym
{
T 51295 49095 5 10 1 1 0 4 1
refdes=U1
T 51295 48895 5 10 1 1 0 4 1
device=STM32F40xRxT
T 51295 48695 5 10 1 1 0 4 1
footprint=LQFP64_xx
}
N 53500 45500 53500 45000 4
N 55000 45000 55000 52500 4
N 48600 45000 55000 45000 4
N 49600 45500 49600 45000 4
N 49000 52000 49000 52500 4
N 48400 52500 55000 52500 4
C 49200 43900 1 0 0 gnd-1.sym
N 49300 44200 49300 45500 4
N 49300 52000 49300 53500 4
N 49300 53500 47000 53500 4
N 47000 53500 47000 44500 4
N 47000 44500 49300 44500 4
C 44800 50500 1 270 0 capacitor-2.sym
{
T 45500 50300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 45300 50300 5 10 1 1 270 0 1
refdes=C?
T 45700 50300 5 10 0 0 270 0 1
symversion=0.1
T 44800 50500 5 10 1 1 0 0 1
comment=SuperCap
}
N 45000 50500 45000 51000 4
N 45000 51000 48000 51000 4
C 44900 48900 1 0 0 gnd-1.sym
N 45000 49200 45000 49600 4
N 53200 45500 53200 44000 4
C 53100 43000 1 0 0 jumper-1.sym
{
T 53400 43500 5 8 0 0 0 0 1
device=JUMPER
T 53400 43500 5 10 1 1 0 0 1
refdes=J1
}
C 53100 41900 1 0 0 gnd-1.sym
N 53200 42200 53200 43000 4
C 54300 44000 1 270 0 capacitor-1.sym
{
T 55000 43800 5 10 0 0 270 0 1
device=CAPACITOR
T 54800 43800 5 10 1 1 270 0 1
refdes=C?
T 55200 43800 5 10 0 0 270 0 1
symversion=0.1
}
N 54500 44000 54500 44500 4
N 54500 44500 53200 44500 4
N 54500 43100 54500 42500 4
N 54500 42500 53200 42500 4
C 55900 44900 1 0 0 jumper-1.sym
{
T 56200 45400 5 8 0 0 0 0 1
device=JUMPER
T 56200 45400 5 10 1 1 0 0 1
refdes=J2
}
C 55900 44200 1 0 0 gnd-1.sym
N 56000 44500 56000 44900 4
C 57000 45900 1 270 0 capacitor-1.sym
{
T 57700 45700 5 10 0 0 270 0 1
device=CAPACITOR
T 57500 45700 5 10 1 1 270 0 1
refdes=C?
T 57900 45700 5 10 0 0 270 0 1
symversion=0.1
T 57000 45900 5 10 1 1 0 0 1
value=2.2uF
T 57000 45900 5 10 1 1 0 0 1
comment=ESR 2Ohms
}
N 57200 45000 57200 44800 4
N 57200 44800 56000 44800 4
C 47700 44800 1 0 0 capacitor-1.sym
{
T 47900 45500 5 10 0 0 0 0 1
device=CAPACITOR
T 47900 45300 5 10 1 1 0 0 1
refdes=C?
T 47900 45700 5 10 0 0 0 0 1
symversion=0.1
}
N 47700 45000 47000 45000 4
C 47500 52300 1 0 0 capacitor-1.sym
{
T 47700 53000 5 10 0 0 0 0 1
device=CAPACITOR
T 47700 52800 5 10 1 1 0 0 1
refdes=C?
T 47700 53200 5 10 0 0 0 0 1
symversion=0.1
}
N 47500 52500 47000 52500 4
T 55500 50800 9 10 1 0 0 0 1
1.8V <= Vss <= 3.3V see page 60 for current consumption see page 66
T 57500 47600 9 10 1 0 0 0 1
Note: J1 & J2 refer to DM00037051.pdf page 15.
T 43000 53700 9 10 1 0 0 0 1
SuperCap refer to DM00037051.pdf page 27 2.2.19 Vbat Operation.
T 56200 51400 9 10 1 0 0 0 1
DM00037051.pdf
T 55500 51900 9 10 1 0 0 0 2
Note: JTAG is refrenced in DM00037051.pdf page 36 2.2.37
Serial wire JTAG debug port (SWJ-DP).
T 55200 50500 9 10 1 0 0 0 1
DM00037051.pdf page 38.fig. 10 STM32F40x LQFP64 pinout.
T 57200 51700 9 10 1 0 0 0 1
for a laugh see pages 68-72.
T 55200 52500 9 10 1 0 0 0 1
Boot modes (very important) & USB fw update page 21.
T 56000 51200 9 10 1 0 0 0 1
fig 15 for mem/reg map and configuration info.
N 45500 48300 48000 48300 4
{
T 45500 48300 5 10 1 1 0 0 1
netname=SPI2_MISO
}
N 48000 48000 45500 48000 4
{
T 45500 48000 5 10 1 1 0 0 1
netname=SPI2_MOSI
}
N 49900 45500 49900 43300 4
N 49900 43300 45500 43300 4
{
T 45500 43300 5 10 1 1 0 0 1
netname=SPI1_NSS
}
N 50200 45500 50200 42900 4
N 50200 42900 45500 42900 4
{
T 45500 42900 5 10 1 1 0 0 1
netname=SPI1_SCK
}
N 50500 45500 50500 42500 4
N 50500 42500 45500 42500 4
{
T 45500 42500 5 10 1 1 0 0 1
netname=SPI1_MISO
}
N 50800 42100 50800 45500 4
N 50800 42100 45500 42100 4
{
T 45500 42100 5 10 1 1 0 0 1
netname=SPI1_MOS
}
N 52600 45500 52600 41700 4
N 52600 41700 45500 41700 4
{
T 45500 41700 5 10 1 1 0 0 1
netname=I2S2_CK / I2C2_SCL
}
N 52900 45500 52900 41300 4
N 52900 41300 45500 41300 4
{
T 45500 41300 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 54500 46500 57500 46500 4
{
T 54800 46500 5 10 1 1 0 0 1
netname=I2S2_WS / I2C2_SMBA
}
N 54500 46800 57500 46800 4
{
T 54500 46800 5 10 1 1 0 0 1
netname=I2S2_CK
}
N 54500 47100 57500 47100 4
{
T 54500 47100 5 10 1 1 0 0 1
netname=I2S2ext_SD
}
N 54500 47400 57500 47400 4
{
T 54500 47400 5 10 1 1 0 0 1
netname=I2S2_SD
}
N 54500 47700 57500 47700 4
{
T 54500 47700 5 10 1 1 0 0 1
netname=I2S2_MCK
}
N 54500 48000 57500 48000 4
{
T 54500 48000 5 10 1 1 0 0 1
netname=I2S3_MCK
}
N 54500 48600 57500 48600 4
{
T 54500 48600 5 10 1 1 0 0 1
netname=I2S_CKIN / I2C3_SDA
}
N 54500 48900 57500 48900 4
{
T 54500 48900 5 10 1 1 0 0 1
netname=I2C3_SCL
}
N 54500 49200 57500 49200 4
{
T 54500 49200 5 10 1 1 0 0 1
netname=I2C3_SMBA
}
N 53200 52000 53200 53100 4
N 53200 53100 58500 53100 4
{
T 53200 53100 5 10 1 1 0 0 1
netname=I2S3_WS / SPI1_NSS
}
N 52900 52000 52900 53500 4
N 52900 53500 58500 53500 4
{
T 52900 53500 5 10 1 1 0 0 1
netname=SPI3_SCK / I2S3_CK
}
N 52600 52000 52600 54000 4
N 52600 54000 58500 54000 4
{
T 52600 54000 5 10 1 1 0 0 1
netname=SPI3_MISO / I2S3ext_SD
}
N 51700 52000 51700 54500 4
N 51700 54500 58500 54500 4
{
T 51700 54500 5 10 1 1 0 0 1
netname=SPI3_SCK / I2S3_CK / SPI1_SCK
}
N 51400 52000 51400 55000 4
N 51400 55000 58400 55000 4
{
T 51400 55000 5 10 1 1 0 0 1
netname=SPI3_MISO / SPI1_MISO/I2S3ext_SD
}
N 51100 52000 51100 55300 4
N 51100 55300 58500 55300 4
{
T 51100 55300 5 10 1 1 0 0 1
netname=I2C1_SMBA/ SPI1_MOSI/ I2S3_SD
}
N 50800 52000 50800 55900 4
N 50800 55900 56600 55900 4
{
T 50800 55900 5 10 1 1 0 0 1
netname=I2C1_SCL
}
N 50500 52000 50500 56200 4
N 50500 56200 53500 56200 4
{
T 50500 56200 5 10 1 1 0 0 1
netname=I2C1_SDA
}
N 49900 52000 49900 55300 4
N 49900 55300 48200 55300 4
{
T 49100 55300 5 10 1 1 0 0 1
netname=I2C1_SC
}
N 49600 52000 49600 54700 4
N 49600 54700 48200 54700 4
{
T 46800 54700 5 10 1 1 0 0 1
netname=I2S2_WS / I2C1_SDA
}
