# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture {C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:00:13 on May 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture" C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v 
# -- Compiling module mainMemory
# 
# Top level modules:
# 	mainMemory
# End time: 05:00:13 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture {C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:00:13 on May 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture" C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v 
# -- Compiling module mainMemory
# 
# Top level modules:
# 	mainMemory
# End time: 05:00:13 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture {C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:00:13 on May 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture" C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv 
# -- Compiling module mainMemory_tb
# 
# Top level modules:
# 	mainMemory_tb
# End time: 05:00:13 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mainMemory_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mainMemory_tb 
# Start time: 05:00:13 on May 16,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.mainMemory_tb(fast)
# Loading work.mainMemory(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (24) for port 'data_a'. The port definition is at: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /mainMemory_tb/myMainMemory File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (24) for port 'data_b'. The port definition is at: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /mainMemory_tb/myMainMemory File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (24) for port 'q_a'. The port definition is at: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /mainMemory_tb/myMainMemory File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (24) for port 'q_b'. The port definition is at: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /mainMemory_tb/myMainMemory File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 10
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yraul  Hostname: DESKTOP-PJ5L1KF  ProcessID: 9360
#           Attempting to use alternate WLF file "./wlft36ykq8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft36ykq8
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../dataMemory.mif" for reading.
# No such file or directory. (errno = ENOENT)    : C:/intelFPGA_lite/22.1std/questa_fse/win64/../intel/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /mainMemory_tb/myMainMemory/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../dataMemory.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../dataMemory.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/intelFPGA_lite/22.1std/questa_fse/win64/../intel/verilog/src/altera_mf.v(48978)
#    Time: 0 ps  Iteration: 0  Instance: /mainMemory_tb/myMainMemory/altsyncram_component/m_default/altsyncram_inst
# ** Error: Lectura incorrecta de estado inicial
#    Time: 20 ns  Scope: mainMemory_tb File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 40
# ** Error: Escritura no realizada correctamente con wren_a en alto
#    Time: 40 ns  Scope: mainMemory_tb File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 47
# ** Error: Escritura realizada con wren_a en bajo
#    Time: 60 ns  Scope: mainMemory_tb File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 54
# ** Error: Escritura no realizada con wren_b en alto
#    Time: 80 ns  Scope: mainMemory_tb File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 64
# ** Error: Escritura no realizada con wren_a en alto
#    Time: 100 ns  Scope: mainMemory_tb File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 72
# ** Error: Escritura realizada con wren_b en bajo
#    Time: 120 ns  Scope: mainMemory_tb File: C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory_tb.sv Line: 82
