M. Abramovici , P. R. Menon , D. T. Miller, Critical path tracing - an alternative to fault simulation, Proceedings of the 20th Design Automation Conference, p.214-220, June 27-29, 1983, Miami Beach, Florida, USA
Swarup Bhunia , Hamid Mahmoodi , Arijit Raychowdhury , Kaushik Roy, A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application, Proceedings of the conference on Design, Automation and Test in Europe, p.1136-1141, March 07-11, 2005[doi>10.1109/DATE.2005.27]
Bulent I. Dervisoglu , Gayvin E. Stong, Design for Testability: Using Scanpath Techniques for Path-Delay Test and Measurement, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.365-374, October 26-30, 1991
V. R. Devanathan , C. P. Ravikumar , V. Kamakoti, Glitch-Aware Pattern Generation and Optimization Framework for Power-Safe Scan Test, Proceedings of the 25th IEEE VLSI Test Symmposium, p.167-172, May 06-10, 2007[doi>10.1109/VTS.2007.34]
V. R. Devanathan, C. P. Ravikumar, and V. Kamakoti. 2007b. A stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test. In Proceedings of the International Test Conference. IEEE, 1--10.
S. Ganesan and S. P. Khatri. 2008. A modified scan-D flip-flop design to reduce test power. In Proceedings of the International Test Synthesis Workshop.
Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002[doi>10.1109/MDT.2002.1003802]
P. Girard, C. Landrault, S. Pravossoudovitch, and D. Severac. 1998. Reducing power consumption during test application by test vector ordering. In Proceedings of the International Symposium on Circuits and Systems. IEEE, 296--299.
C. Thomas Glover , M. Ray Mercer, A method of delay fault test generation, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.90-95, June 12-15, 1988, Atlantic City, New Jersey, USA
X. Kavousianos, D. Bakalis, M. Bellos, and D. Nikolos. 2004. An efficient test vector ordering method for low power testing. In Proceedings of the International Symposium on VLSI. IEEE Computer Society, 285--288.
George Kurian, V. V. Narayana Rao, Virendra Patidhar, and V. Kamakoti. 2009. Test power reduction using integrated scan cell and test vector reordering techniques on linear scan and double tree scan architectures. ASP J. Low Power Electron. 5, 1 (April 2009), 58--68.
John Larusic , Abraham P. Punnen , Eric Aubanel, Experimental analysis of heuristics for the bottleneck traveling salesman problem, Journal of Heuristics, v.18 n.3, p.473-503, June      2012[doi>10.1007/s10732-012-9194-6]
Xijiang Lin , Janusz Rajski , Irith Pomeranz , Sudhakar M. Reddy, On static test compaction and test pattern ordering for scan designs, Proceedings of the IEEE International Test Conference 2001, p.1088-1097, October 30-November 01, 2001
Xiao Liu , Michael S. Hsiao, Atpg and dft algorithms for delay fault testing, Virginia Polytechnic Institute & State University, Blacksburg, VA, 2004
Amit Mishra , Nidhi Sinha , Satdev , Virendra Singh , Sreejit Chakravarty , Adit D. Singh, Modified Scan Flip-Flop for Low Power Testing, Proceedings of the 2010 19th IEEE Asian Test Symposium, p.367-370, December 01-04, 2010[doi>10.1109/ATS.2010.69]
K. Najeeb , Karthik Gururaj , V. Kamakoti , Vivekanand M. Vedula, Controllability-driven Power Virus Generation for Digital Circuits, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.407-412, January 06-10, 2007[doi>10.1109/VLSID.2007.55]
P. Pant, J. Zelman, G. Colon-Bonet, J. Flint, and S. Yurash. 2010. Lessons from at-speed scan deployment on an Intel Itanium microprocessor. In Proceedings of the IEEE International Test Conference (ITC). 1--8. DOI:http://dx.doi.org/10.1109/TEST.2010.5699256
S. Pant. 2008. Design and analysis of power distribution networks in VLSI circuits. Ph.D. Thesis, University of Michigan.
Songwei Pei , Huawei Li , Xiaowei Li, An on-chip clock generation scheme for faster-than-at-speed delay testing, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Seetal Potluri, Satya Trinadh, Roopashree Baskaran, Nitin Chandrachoodan, and V. Kamakoti. 2013. PinPoint: An algorithm for enhancing diagnostic resolution using capture cycle power information. In Proceedings of the 18th IEEE European Test Symposium (ETS). DOI:http://dx.doi.org/10.1109/ETS.2013.6569384
L. N. Reddy, I. Pomeranz, and S. M. Reddy. 1992. ROTCO: A reversed order test compaction technique. In Proceedings of the Euro-ASIC. IEEE, 189--194.
Jayashree Saxena, Kenneth M. Butler, Vinay B. Jayaram, Subhendu Kundu, N. V. Arvind, Pravin Sreeprakash, and Manfred Hachinger. 2003. A case study of IR-drop in structured at-speed testing. In Proceedings of the International Test Conference. 1098--1104.
M. H. Schulz , E. Trischler , T. M. Sarfert, SOCRATES: a highly efficient automatic test pattern generation system, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.7 n.1, p.126-137, November 2006[doi>10.1109/43.3140]
J. Sparso and S. Furber. 2001. Principles of Asynchronous Circuit Design, A Systems Perspective. Kluwer Publishers.
F. Wu, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, M. Tehranipoor, K. Miyase, X. Wen, and N. Ahmed. 2011. Power reduction through X-filling of transition fault test vectors for LOS testing. In Proceedings of the 6th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS). 1--6. DOI:http://dx.doi.org/10.1109/DTIS.2011.5941434
Gefu Xu. 2007. Delay test scan flip-flop (DTSFF) design and its applications for scan based delay testing. Ph.D. Dissertation, Auburn University.
