Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/server_039.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3451836 heartbeat IPC: 2.89701 cumulative IPC: 2.89701 (Simulation time: 0 hr 0 min 22 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6896796 heartbeat IPC: 2.90279 cumulative IPC: 2.8999 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10343642 heartbeat IPC: 2.9012 cumulative IPC: 2.90033 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13785839 heartbeat IPC: 2.90512 cumulative IPC: 2.90153 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17227218 heartbeat IPC: 2.90581 cumulative IPC: 2.90238 (Simulation time: 0 hr 1 min 50 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17227218 (Simulation time: 0 hr 1 min 50 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23056749 heartbeat IPC: 1.7154 cumulative IPC: 1.7154 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 28878992 heartbeat IPC: 1.71755 cumulative IPC: 1.71648 (Simulation time: 0 hr 2 min 33 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 34710021 heartbeat IPC: 1.71496 cumulative IPC: 1.71597 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 40528880 heartbeat IPC: 1.71855 cumulative IPC: 1.71662 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 46357822 heartbeat IPC: 1.71558 cumulative IPC: 1.71641 (Simulation time: 0 hr 3 min 38 sec) 
Finished CPU 0 instructions: 50000001 cycles: 29130604 cumulative IPC: 1.71641 (Simulation time: 0 hr 3 min 38 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71641 instructions: 50000001 cycles: 29130604
L1D TOTAL     ACCESS:   19969391  HIT:   19474650  MISS:     494741
L1D LOAD      ACCESS:    6531067  HIT:    6309376  MISS:     221691
L1D RFO       ACCESS:    7090840  HIT:    7023947  MISS:      66893
L1D PREFETCH  ACCESS:    6347484  HIT:    6141327  MISS:     206157
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6546917  ISSUED:    6418221  USEFUL:      50020  USELESS:     156141
L1D AVERAGE MISS LATENCY: 15.076 cycles
L1I TOTAL     ACCESS:   15340418  HIT:   10218432  MISS:    5121986
L1I LOAD      ACCESS:    9261305  HIT:    8871375  MISS:     389930
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6079113  HIT:    1347057  MISS:    4732056
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7042397  ISSUED:    7042397  USEFUL:    3836179  USELESS:     895891
L1I AVERAGE MISS LATENCY: 13.7705 cycles
L2C TOTAL     ACCESS:    7572403  HIT:    7572157  MISS:        246
L2C LOAD      ACCESS:     313967  HIT:     313964  MISS:          3
L2C RFO       ACCESS:      66752  HIT:      66752  MISS:          0
L2C PREFETCH  ACCESS:    7011641  HIT:    7011398  MISS:        243
L2C WRITEBACK ACCESS:     180043  HIT:     180043  MISS:          0
L2C PREFETCH  REQUESTED:    4187331  ISSUED:    4186273  USEFUL:          1  USELESS:          1
L2C AVERAGE MISS LATENCY: 39.6463 cycles
LLC TOTAL     ACCESS:     891371  HIT:     890554  MISS:        817
LLC LOAD      ACCESS:          3  HIT:          2  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:     891368  HIT:     890552  MISS:        816
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          2  USELESS:          0
LLC AVERAGE MISS LATENCY: 173.354 cycles
Major fault: 0 Minor fault: 356
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         98  ROW_BUFFER_MISS:        719
 DBUS_CONGESTED:         61
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.9091% MPKI: 0.1547 Average ROB Occupancy at Mispredict: 245.199

Branch types
NOT_BRANCH: 41494998 82.99%
BRANCH_DIRECT_JUMP: 491308 0.982616%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5595257 11.1905%
BRANCH_DIRECT_CALL: 1028408 2.05682%
BRANCH_INDIRECT_CALL: 180756 0.361512%
BRANCH_RETURN: 1209169 2.41834%
BRANCH_OTHER: 0 0%

