Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 4B21A929B2B
	for <lists+qemu-devel@lfdr.de>; Mon,  8 Jul 2024 05:56:21 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sQfSf-0008Ko-0L; Sun, 07 Jul 2024 23:54:45 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1sQfSc-0008Jb-K8
 for qemu-devel@nongnu.org; Sun, 07 Jul 2024 23:54:42 -0400
Received: from mail-ua1-x931.google.com ([2607:f8b0:4864:20::931])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1sQfSZ-0003fJ-Uf
 for qemu-devel@nongnu.org; Sun, 07 Jul 2024 23:54:42 -0400
Received: by mail-ua1-x931.google.com with SMTP id
 a1e0cc1a2514c-81065391658so70327241.3
 for <qemu-devel@nongnu.org>; Sun, 07 Jul 2024 20:54:39 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1720410878; x=1721015678; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=rjOzUiZJebPIBYaFCOV5MevMuhib34udOjbqZmBsrBM=;
 b=PbbByMKUJl25f+9o7kdcrHn0Bnw1Y9mOtfjiOwCwhg57n2IosBuu87ZrBP0NpS2enz
 tTMmqUfMPLtQ5/67SfY7hJJFIWm5VKGMmoC2OClws6A77c7T/eRWlvdaqDm0rb/e+xSv
 9/pFa1GE8km4RdS0S1gTMzWItHRh7r7YVroJW8ZIfVqzoH+8UFoVG/dkxhkF5i4EPcL4
 ntFt0qcURh4iuXVpC8xL6u4H4boCm6yQ0/ffc1Xt/B60AvUGGnVrhyesQkOxhDYutI4Z
 jK9ywFstVhIMB670VB8Ah4eAoiYalCs8wCR3+96OlBz9ifdneebaR4aLPhx7+ZY6CpaG
 DUYA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1720410878; x=1721015678;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=rjOzUiZJebPIBYaFCOV5MevMuhib34udOjbqZmBsrBM=;
 b=H6k54duUuzXDNJ80TzQ1lm2VHE+aezcNnbeKb77TIh9tpmLjs0s7YDE8LAiZNMhxhd
 q8Ks2QeOOVdGLdWWCp/uwoVDqyZQpm24yldr1vn+L2z8qn1lEedvWCkD2HEGsXW+9rR5
 gTs8veQsTRY7LV5mcvWN/Nnfu1BXSHUBVvx7vxS89kmb5OWi5GESCY0leOX6DhzSpgQ/
 uTx7qBk9cRHOnRdZ5rpMczsteNrnKuqB1cHmT+mioblF0Mw/qGO2p+zl6rQ+DwiixxNt
 kJM7O8AW9+OHJG97GDsI/XSQrULJT4iJ2rL/rep8ka2K18SrKdiqtUNkbwqkXsTC4Q5a
 vUiw==
X-Gm-Message-State: AOJu0YyW6UxW9netvFyjP5HLK8gZC40sXjqb9ot7KziVvc3mNk7ITzNy
 3FZiviJq+peC/sU9QpSUscDslQA2HFG3DBWHq1P5a/sSW0eUKhgayLpKk0Nsba/hI735cKk2Spo
 JlqdRlzKK1DMtAbwfXGAqOBTeI3/pig==
X-Google-Smtp-Source: AGHT+IHRdDg2WftBmXDWwdcg1ovTfrAbSgu3Z3+tuXHtd8aXT2nJqt7d0VpjZaf8yfqVF/26KVzUP/H+i+Nzyxb6LU4=
X-Received: by 2002:a67:fd54:0:b0:48f:3740:b32d with SMTP id
 ada2fe7eead31-48fee827ab4mr6370906137.25.1720410878450; Sun, 07 Jul 2024
 20:54:38 -0700 (PDT)
MIME-Version: 1.0
References: <171997728731.22972.8946294105229314138-0@git.sr.ht>
In-Reply-To: <171997728731.22972.8946294105229314138-0@git.sr.ht>
From: Alistair Francis <alistair23@gmail.com>
Date: Mon, 8 Jul 2024 13:54:11 +1000
Message-ID: <CAKmqyKM-HWcOotouXLWXqJxvAV+5OisU4LpVvUz45phiRZfMtw@mail.gmail.com>
Subject: Re: [PATCH qemu] target/riscv: Add Zilsd and Zcmlsd extension support
To: "~liuxu" <liuxu@nucleisys.com>
Cc: qemu-devel@nongnu.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::931;
 envelope-from=alistair23@gmail.com; helo=mail-ua1-x931.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Wed, Jul 3, 2024 at 1:29=E2=80=AFPM ~liuxu <liuxu@git.sr.ht> wrote:
>
> From: lxx <1733205434@qq.com>
>
> This patch adds support for the Zilsd and Zcmlsd extension,
> which is documented at https://github.com/riscv/riscv-zilsd/releases/tag/=
v0.9.0
>
> Co-developed-by: SUN Dongya <sundongya@nucleisys.com>
> Co-developed-by: LIU Xu <liuxu@nucleisys.com>
> Co-developed-by: ZHAO Fujin <zhaofujin@nucleisys.com>
> ---
>  target/riscv/cpu.c                         |  4 +
>  target/riscv/cpu_cfg.h                     |  2 +
>  target/riscv/insn16.decode                 |  8 ++
>  target/riscv/insn32.decode                 | 12 ++-
>  target/riscv/insn_trans/trans_zcmlsd.c.inc | 98 ++++++++++++++++++++++
>  target/riscv/insn_trans/trans_zilsd.c.inc  | 97 +++++++++++++++++++++
>  target/riscv/tcg/tcg-cpu.c                 | 13 +++
>  target/riscv/translate.c                   |  2 +
>  8 files changed, 234 insertions(+), 2 deletions(-)
>  create mode 100644 target/riscv/insn_trans/trans_zcmlsd.c.inc
>  create mode 100644 target/riscv/insn_trans/trans_zilsd.c.inc
>
> diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
> index 36e3e5fdaf..71274e36f8 100644
> --- a/target/riscv/cpu.c
> +++ b/target/riscv/cpu.c
> @@ -113,6 +113,7 @@ const RISCVIsaExtData isa_edata_arr[] =3D {
>      ISA_EXT_DATA_ENTRY(zihintntl, PRIV_VERSION_1_10_0, ext_zihintntl),
>      ISA_EXT_DATA_ENTRY(zihintpause, PRIV_VERSION_1_10_0, ext_zihintpause=
),
>      ISA_EXT_DATA_ENTRY(zihpm, PRIV_VERSION_1_12_0, ext_zihpm),
> +    ISA_EXT_DATA_ENTRY(zilsd, PRIV_VERSION_1_12_0, ext_zilsd),
>      ISA_EXT_DATA_ENTRY(zmmul, PRIV_VERSION_1_12_0, ext_zmmul),
>      ISA_EXT_DATA_ENTRY(za64rs, PRIV_VERSION_1_12_0, has_priv_1_11),
>      ISA_EXT_DATA_ENTRY(zaamo, PRIV_VERSION_1_12_0, ext_zaamo),
> @@ -132,6 +133,7 @@ const RISCVIsaExtData isa_edata_arr[] =3D {
>      ISA_EXT_DATA_ENTRY(zce, PRIV_VERSION_1_12_0, ext_zce),
>      ISA_EXT_DATA_ENTRY(zcmp, PRIV_VERSION_1_12_0, ext_zcmp),
>      ISA_EXT_DATA_ENTRY(zcmt, PRIV_VERSION_1_12_0, ext_zcmt),
> +    ISA_EXT_DATA_ENTRY(zcmlsd, PRIV_VERSION_1_12_0, ext_zcmlsd),
>      ISA_EXT_DATA_ENTRY(zba, PRIV_VERSION_1_12_0, ext_zba),
>      ISA_EXT_DATA_ENTRY(zbb, PRIV_VERSION_1_12_0, ext_zbb),
>      ISA_EXT_DATA_ENTRY(zbc, PRIV_VERSION_1_12_0, ext_zbc),
> @@ -1492,6 +1494,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[]=
 =3D {
>
>      MULTI_EXT_CFG_BOOL("zicntr", ext_zicntr, true),
>      MULTI_EXT_CFG_BOOL("zihpm", ext_zihpm, true),
> +    MULTI_EXT_CFG_BOOL("zilsd", ext_zilsd, false),
>
>      MULTI_EXT_CFG_BOOL("zba", ext_zba, true),
>      MULTI_EXT_CFG_BOOL("zbb", ext_zbb, true),
> @@ -1531,6 +1534,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[]=
 =3D {
>      MULTI_EXT_CFG_BOOL("zcmp", ext_zcmp, false),
>      MULTI_EXT_CFG_BOOL("zcmt", ext_zcmt, false),
>      MULTI_EXT_CFG_BOOL("zicond", ext_zicond, false),
> +    MULTI_EXT_CFG_BOOL("zcmlsd", ext_zcmlsd, false),
>
>      /* Vector cryptography extensions */
>      MULTI_EXT_CFG_BOOL("zvbb", ext_zvbb, false),
> diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
> index cb750154bd..54e93897ee 100644
> --- a/target/riscv/cpu_cfg.h
> +++ b/target/riscv/cpu_cfg.h
> @@ -51,6 +51,7 @@ struct RISCVCPUConfig {
>      bool ext_zcf;
>      bool ext_zcmp;
>      bool ext_zcmt;
> +    bool ext_zcmlsd;
>      bool ext_zk;
>      bool ext_zkn;
>      bool ext_zknd;
> @@ -71,6 +72,7 @@ struct RISCVCPUConfig {
>      bool ext_zihintntl;
>      bool ext_zihintpause;
>      bool ext_zihpm;
> +    bool ext_zilsd;
>      bool ext_ztso;
>      bool ext_smstateen;
>      bool ext_sstc;
> diff --git a/target/riscv/insn16.decode b/target/riscv/insn16.decode
> index b96c534e73..5014caa128 100644
> --- a/target/riscv/insn16.decode
> +++ b/target/riscv/insn16.decode
> @@ -130,10 +130,14 @@ sw                110  ... ... .. ... 00 @cs_w
>  {
>    ld              011  ... ... .. ... 00 @cl_d
>    c_flw           011  ... ... .. ... 00 @cl_w
> +  # *** Zcmlsd Extension ***
> +  zcmlsd_ld       011  ... ... .. ... 00 @cl_d
>  }
>  {
>    sd              111  ... ... .. ... 00 @cs_d
>    c_fsw           111  ... ... .. ... 00 @cs_w
> +  # *** Zcmlsd Extension ***
> +  zcmlsd_sd       111  ... ... .. ... 00 @cs_d
>  }
>
>  # *** RV32/64C Standard Extension (Quadrant 1) ***
> @@ -207,10 +211,14 @@ sw                110 .  .....  ..... 10 @c_swsp
>    c64_illegal     011 -  00000  ----- 10 # c.ldsp, RES rd=3D0
>    ld              011 .  .....  ..... 10 @c_ldsp
>    c_flw           011 .  .....  ..... 10 @c_lwsp
> +  # *** Zcmlsd Extension ***
> +  zcmlsd_ldsp     011 .  .....  ..... 10 @c_ldsp
>  }
>  {
>    sd              111 .  .....  ..... 10 @c_sdsp
>    c_fsw           111 .  .....  ..... 10 @c_swsp
> +  # *** Zcmlsd Extension ***
> +  zcmlsd_sdsp     111 .  .....  ..... 10 @c_sdsp
>  }
>
>  # *** RV64 and RV32 Zcb Extension ***
> diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
> index f22df04cfd..f6f4b7950b 100644
> --- a/target/riscv/insn32.decode
> +++ b/target/riscv/insn32.decode
> @@ -169,8 +169,16 @@ csrrci   ............     ..... 111 ..... 1110011 @c=
sr
>
>  # *** RV64I Base Instruction Set (in addition to RV32I) ***
>  lwu      ............   ..... 110 ..... 0000011 @i
> -ld       ............   ..... 011 ..... 0000011 @i
> -sd       ....... .....  ..... 011 ..... 0100011 @s
> +{
> +  ld       ............   ..... 011 ..... 0000011 @i
> +  # *** Zilsd instructions ***
> +  zilsd_ld ............   ..... 011 ..... 0000011 @i
> +}
> +{
> +  sd       ....... .....  ..... 011 ..... 0100011 @s
> +  # *** Zilsd instructions ***
> +  zilsd_sd ....... .....  ..... 011 ..... 0100011 @s
> +}
>  addiw    ............   ..... 000 ..... 0011011 @i
>  slliw    0000000 .....  ..... 001 ..... 0011011 @sh5
>  srliw    0000000 .....  ..... 101 ..... 0011011 @sh5
> diff --git a/target/riscv/insn_trans/trans_zcmlsd.c.inc b/target/riscv/in=
sn_trans/trans_zcmlsd.c.inc
> new file mode 100644
> index 0000000000..b3587d8a7c
> --- /dev/null
> +++ b/target/riscv/insn_trans/trans_zcmlsd.c.inc
> @@ -0,0 +1,98 @@
> +/*
> + * RISC-V translation routines for the Zcmlsd Extension.
> + *
> + * Copyright (c) 2024 Nucleisys, Inc.
> + *
> + * This program is free software; you can redistribute it and/or modify =
it
> + * under the terms and conditions of the GNU General Public License,
> + * version 2 or later, as published by the Free Software Foundation.
> + *
> + * This program is distributed in the hope it will be useful, but WITHOU=
T
> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
> + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License=
 for
> + * more details.
> + *
> + * You should have received a copy of the GNU General Public License alo=
ng with
> + * this program.  If not, see <http://www.gnu.org/licenses/>.
> + */
> +
> +#define REQUIRE_ZCMLSD(ctx) do {    \
> +    if (!ctx->cfg_ptr->ext_zcmlsd)  \
> +        return false;               \
> +} while (0)
> +
> +
> +static bool gen_load_ld(DisasContext *ctx, arg_lb *a, MemOp memop, int f=
lag)
> +{
> +    REQUIRE_ZCMLSD(ctx);
> +    REQUIRE_32BIT(ctx);
> +
> +    if (flag&&a->rd=3D=3D0){

This is missing spaces, make sure you run checkpatch before sending

> +        return false;
> +    }
> +
> +    TCGv dest_low=3D dest_gpr(ctx, a->rd);
> +    TCGv addr =3D get_address(ctx, a->rs1, a->imm);
> +    tcg_gen_qemu_ld_tl(dest_low, addr, ctx->mem_idx, memop);
> +
> +    TCGv dest_high=3D dest_gpr(ctx, a->rd+1);
> +    tcg_gen_addi_tl(addr, addr, 32);

Doesn't this take bytes as an argument? Shouldn't this be 4 instead of 32?

Alistair

> +    tcg_gen_qemu_ld_tl(dest_high, addr, ctx->mem_idx, memop);
> +
> +    gen_set_gpr(ctx, a->rd, dest_low);
> +    gen_set_gpr(ctx, a->rd+1, dest_high);
> +
> +    return true;
> +}
> +
> +// zcmlsd c.ldsp
> +static bool trans_zcmlsd_ldsp(DisasContext *ctx, arg_zcmlsd_ldsp *a)
> +{
> +    return gen_load_ld(ctx, a, MO_TESL, 1);
> +}
> +
> +//zcmlsd c.ld
> +static bool trans_zcmlsd_ld(DisasContext *ctx, arg_zcmlsd_ld *a)
> +{
> +    return gen_load_ld(ctx, a, MO_TESL, 0);
> +}
> +
> +static bool gen_store_sd(DisasContext *ctx, arg_sb *a, MemOp memop, int =
flag)
> +{
> +    REQUIRE_ZCMLSD(ctx);
> +    REQUIRE_32BIT(ctx);
> +
> +    if(flag&&a->rs2=3D=3D0){
> +        TCGv data =3D get_gpr(ctx, a->rs2, EXT_NONE);
> +        TCGv addr =3D get_address(ctx, a->rs1, a->imm);
> +        tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, memop);
> +
> +        tcg_gen_addi_tl(addr, addr, 32);
> +        tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, memop);
> +
> +        return true;
> +    }
> +
> +    TCGv data_low =3D get_gpr(ctx, a->rs2, EXT_NONE);
> +    TCGv data_high =3D get_gpr(ctx, a->rs2+1, EXT_NONE);
> +
> +
> +    TCGv addr =3D get_address(ctx, a->rs1, a->imm);
> +    tcg_gen_qemu_st_tl(data_low, addr, ctx->mem_idx, memop);
> +
> +    tcg_gen_addi_tl(addr, addr, 32);
> +    tcg_gen_qemu_st_tl(data_high, addr, ctx->mem_idx, memop);
> +    return true;
> +}
> +
> +//zcmlsd c.sdsp
> +static bool trans_zcmlsd_sdsp(DisasContext *ctx, arg_zcmlsd_sdsp *a)
> +{
> +    return gen_store_sd(ctx, a, MO_TESL, 1);
> +}
> +
> +//zcmlsd c.sd
> +static bool trans_zcmlsd_sd(DisasContext *ctx, arg_zcmlsd_sd *a)
> +{
> +    return gen_store_sd(ctx, a, MO_TESL, 0);
> +}
> diff --git a/target/riscv/insn_trans/trans_zilsd.c.inc b/target/riscv/ins=
n_trans/trans_zilsd.c.inc
> new file mode 100644
> index 0000000000..25d93d3f50
> --- /dev/null
> +++ b/target/riscv/insn_trans/trans_zilsd.c.inc
> @@ -0,0 +1,97 @@
> +/*
> + * RISC-V translation routines for the Zilsd Extension.
> + *
> + * Copyright (c) 2024 Nucleisys, Inc.
> + *
> + * This program is free software; you can redistribute it and/or modify =
it
> + * under the terms and conditions of the GNU General Public License,
> + * version 2 or later, as published by the Free Software Foundation.
> + *
> + * This program is distributed in the hope it will be useful, but WITHOU=
T
> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
> + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License=
 for
> + * more details.
> + *
> + * You should have received a copy of the GNU General Public License alo=
ng with
> + * this program.  If not, see <http://www.gnu.org/licenses/>.
> + */
> +
> +#define REQUIRE_ZILSD(ctx) do {    \
> +    if (!ctx->cfg_ptr->ext_zilsd)  \
> +        return false;              \
> +} while (0)
> +
> +static bool gen_load_i32(DisasContext *ctx, arg_ld *a, MemOp memop)
> +{
> +    REQUIRE_ZILSD(ctx);
> +    REQUIRE_32BIT(ctx);
> +
> +    if((a->rd) %2){
> +        return false;
> +    }
> +    if(a->rd=3D=3D0){
> +        TCGv dest =3D dest_gpr(ctx, a->rd);
> +
> +        TCGv addr =3D get_address(ctx, a->rs1, a->imm);
> +        tcg_gen_qemu_ld_tl(dest, addr, ctx->mem_idx, memop);
> +
> +        gen_set_gpr(ctx, a->rd, dest);
> +        return true;
> +    }
> +
> +    TCGv dest_low =3D dest_gpr(ctx, a->rd);
> +    TCGv dest_high =3D dest_gpr(ctx, a->rd+1);
> +
> +    TCGv addr =3D get_address(ctx, a->rs1, a->imm);
> +    tcg_gen_qemu_ld_tl(dest_low, addr, ctx->mem_idx, memop);
> +
> +    tcg_gen_addi_tl(addr, addr, 32);
> +    tcg_gen_qemu_ld_tl(dest_high, addr, ctx->mem_idx, memop);
> +
> +    gen_set_gpr(ctx, a->rd, dest_low);
> +    gen_set_gpr(ctx, a->rd+1, dest_high);
> +
> +    return true;
> +}
> +
> +static bool trans_zilsd_ld(DisasContext *ctx, arg_zilsd_ld *a)
> +{
> +    return gen_load_i32(ctx, a, MO_TESL);
> +}
> +
> +static bool gen_store_i32(DisasContext *ctx, arg_sd *a, MemOp memop)
> +{
> +    REQUIRE_ZILSD(ctx);
> +    REQUIRE_32BIT(ctx);
> +
> +    if((a->rs2) %2){
> +        return false;
> +    }
> +    if(a->rs2=3D=3D0){
> +        TCGv data =3D get_gpr(ctx, a->rs2, EXT_NONE);
> +        TCGv addr =3D get_address(ctx, a->rs1, a->imm);
> +        tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, memop);
> +
> +        tcg_gen_addi_tl(addr, addr, 32);
> +        tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, memop);
> +
> +        return true;
> +    }
> +
> +    TCGv data_low =3D get_gpr(ctx, a->rs2, EXT_NONE);
> +    TCGv data_high =3D get_gpr(ctx, a->rs2+1, EXT_NONE);
> +
> +    TCGv addr =3D get_address(ctx, a->rs1, a->imm);
> +    tcg_gen_qemu_st_tl(data_low, addr, ctx->mem_idx, memop);
> +
> +    tcg_gen_addi_tl(addr, addr, 32);
> +    tcg_gen_qemu_st_tl(data_high, addr, ctx->mem_idx, memop);
> +
> +    return true;
> +}
> +
> +static bool trans_zilsd_sd(DisasContext *ctx, arg_zilsd_sd *a)
> +{
> +    return gen_store_i32(ctx, a, MO_TESL);
> +}
> +
> diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
> index b5b95e052d..8321586513 100644
> --- a/target/riscv/tcg/tcg-cpu.c
> +++ b/target/riscv/tcg/tcg-cpu.c
> @@ -721,6 +721,19 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu=
, Error **errp)
>          cpu->pmu_avail_ctrs =3D 0;
>      }
>
> +    if (cpu->cfg.ext_zcmlsd) {
> +        if (riscv_has_ext(env, RVC) && riscv_has_ext(env, RVF)) {
> +            error_setg(errp,
> +                    "Zcmlsd cannot be supported together with C and F ex=
tension");
> +            return;
> +        }
> +        if (cpu->cfg.ext_zcf) {
> +            error_setg(errp,
> +                    "Zcmlsd cannot be supported together with Zcf extens=
ion");
> +            return;
> +        }
> +    }
> +
>      /*
>       * Disable isa extensions based on priv spec after we
>       * validated and set everything we need.
> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> index 9ff09ebdb6..ec39897ef6 100644
> --- a/target/riscv/translate.c
> +++ b/target/riscv/translate.c
> @@ -1109,10 +1109,12 @@ static uint32_t opcode_at(DisasContextBase *dcbas=
e, target_ulong pc)
>  #include "decode-xthead.c.inc"
>  #include "insn_trans/trans_xthead.c.inc"
>  #include "insn_trans/trans_xventanacondops.c.inc"
> +#include "insn_trans/trans_zilsd.c.inc"
>
>  /* Include the auto-generated decoder for 16 bit insn */
>  #include "decode-insn16.c.inc"
>  #include "insn_trans/trans_rvzce.c.inc"
> +#include "insn_trans/trans_zcmlsd.c.inc"
>
>  /* Include decoders for factored-out extensions */
>  #include "decode-XVentanaCondOps.c.inc"
> --
> 2.43.4
>

