ARM GAS  /tmp/ccYkkzUL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Library/stm32f4xx_tim.c"
  20              		.section	.text.TI1_Config,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	TI1_Config:
  27              	.LVL0:
  28              	.LFB211:
   1:./Library/stm32f4xx_tim.c **** /**
   2:./Library/stm32f4xx_tim.c ****   ******************************************************************************
   3:./Library/stm32f4xx_tim.c ****   * @file    stm32f4xx_tim.c
   4:./Library/stm32f4xx_tim.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_tim.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_tim.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_tim.c ****   * @brief   This file provides firmware functions to manage the following 
   8:./Library/stm32f4xx_tim.c ****   *          functionalities of the TIM peripheral:
   9:./Library/stm32f4xx_tim.c ****   *            + TimeBase management
  10:./Library/stm32f4xx_tim.c ****   *            + Output Compare management
  11:./Library/stm32f4xx_tim.c ****   *            + Input Capture management
  12:./Library/stm32f4xx_tim.c ****   *            + Advanced-control timers (TIM1 and TIM8) specific features  
  13:./Library/stm32f4xx_tim.c ****   *            + Interrupts, DMA and flags management
  14:./Library/stm32f4xx_tim.c ****   *            + Clocks management
  15:./Library/stm32f4xx_tim.c ****   *            + Synchronization management
  16:./Library/stm32f4xx_tim.c ****   *            + Specific interface management
  17:./Library/stm32f4xx_tim.c ****   *            + Specific remapping management      
  18:./Library/stm32f4xx_tim.c ****   *              
  19:./Library/stm32f4xx_tim.c ****   @verbatim   
  20:./Library/stm32f4xx_tim.c ****  ===============================================================================
  21:./Library/stm32f4xx_tim.c ****                    #####  How to use this driver #####
  22:./Library/stm32f4xx_tim.c ****  ===============================================================================
  23:./Library/stm32f4xx_tim.c ****     [..]
  24:./Library/stm32f4xx_tim.c ****     This driver provides functions to configure and program the TIM 
  25:./Library/stm32f4xx_tim.c ****     of all STM32F4xx devices.
  26:./Library/stm32f4xx_tim.c ****     These functions are split in 9 groups: 
  27:./Library/stm32f4xx_tim.c ****      
  28:./Library/stm32f4xx_tim.c ****       (#) TIM TimeBase management: this group includes all needed functions 
  29:./Library/stm32f4xx_tim.c ****           to configure the TM Timebase unit:
  30:./Library/stm32f4xx_tim.c ****         (++) Set/Get Prescaler
ARM GAS  /tmp/ccYkkzUL.s 			page 2


  31:./Library/stm32f4xx_tim.c ****         (++) Set/Get Autoreload  
  32:./Library/stm32f4xx_tim.c ****         (++) Counter modes configuration
  33:./Library/stm32f4xx_tim.c ****         (++) Set Clock division  
  34:./Library/stm32f4xx_tim.c ****         (++) Select the One Pulse mode
  35:./Library/stm32f4xx_tim.c ****         (++) Update Request Configuration
  36:./Library/stm32f4xx_tim.c ****         (++) Update Disable Configuration
  37:./Library/stm32f4xx_tim.c ****         (++) Auto-Preload Configuration 
  38:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable the counter     
  39:./Library/stm32f4xx_tim.c ****                    
  40:./Library/stm32f4xx_tim.c ****       (#) TIM Output Compare management: this group includes all needed 
  41:./Library/stm32f4xx_tim.c ****           functions to configure the Capture/Compare unit used in Output 
  42:./Library/stm32f4xx_tim.c ****           compare mode: 
  43:./Library/stm32f4xx_tim.c ****         (++) Configure each channel, independently, in Output Compare mode
  44:./Library/stm32f4xx_tim.c ****         (++) Select the output compare modes
  45:./Library/stm32f4xx_tim.c ****         (++) Select the Polarities of each channel
  46:./Library/stm32f4xx_tim.c ****         (++) Set/Get the Capture/Compare register values
  47:./Library/stm32f4xx_tim.c ****         (++) Select the Output Compare Fast mode 
  48:./Library/stm32f4xx_tim.c ****         (++) Select the Output Compare Forced mode  
  49:./Library/stm32f4xx_tim.c ****         (++) Output Compare-Preload Configuration 
  50:./Library/stm32f4xx_tim.c ****         (++) Clear Output Compare Reference
  51:./Library/stm32f4xx_tim.c ****         (++) Select the OCREF Clear signal
  52:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable the Capture/Compare Channels    
  53:./Library/stm32f4xx_tim.c ****                      
  54:./Library/stm32f4xx_tim.c ****       (#) TIM Input Capture management: this group includes all needed 
  55:./Library/stm32f4xx_tim.c ****           functions to configure the Capture/Compare unit used in 
  56:./Library/stm32f4xx_tim.c ****           Input Capture mode:
  57:./Library/stm32f4xx_tim.c ****         (++) Configure each channel in input capture mode
  58:./Library/stm32f4xx_tim.c ****         (++) Configure Channel1/2 in PWM Input mode
  59:./Library/stm32f4xx_tim.c ****         (++) Set the Input Capture Prescaler
  60:./Library/stm32f4xx_tim.c ****         (++) Get the Capture/Compare values      
  61:./Library/stm32f4xx_tim.c ****                      
  62:./Library/stm32f4xx_tim.c ****       (#) Advanced-control timers (TIM1 and TIM8) specific features
  63:./Library/stm32f4xx_tim.c ****         (++) Configures the Break input, dead time, Lock level, the OSSI,
  64:./Library/stm32f4xx_tim.c ****              the OSSR State and the AOE(automatic output enable)
  65:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable the TIM peripheral Main Outputs
  66:./Library/stm32f4xx_tim.c ****         (++) Select the Commutation event
  67:./Library/stm32f4xx_tim.c ****         (++) Set/Reset the Capture Compare Preload Control bit
  68:./Library/stm32f4xx_tim.c ****                                 
  69:./Library/stm32f4xx_tim.c ****       (#) TIM interrupts, DMA and flags management
  70:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable interrupt sources
  71:./Library/stm32f4xx_tim.c ****         (++) Get flags status
  72:./Library/stm32f4xx_tim.c ****         (++) Clear flags/ Pending bits
  73:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable DMA requests 
  74:./Library/stm32f4xx_tim.c ****         (++) Configure DMA burst mode
  75:./Library/stm32f4xx_tim.c ****         (++) Select CaptureCompare DMA request  
  76:./Library/stm32f4xx_tim.c ****                 
  77:./Library/stm32f4xx_tim.c ****       (#) TIM clocks management: this group includes all needed functions 
  78:./Library/stm32f4xx_tim.c ****           to configure the clock controller unit:
  79:./Library/stm32f4xx_tim.c ****         (++) Select internal/External clock
  80:./Library/stm32f4xx_tim.c ****         (++) Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx
  81:./Library/stm32f4xx_tim.c ****            
  82:./Library/stm32f4xx_tim.c ****       (#) TIM synchronization management: this group includes all needed 
  83:./Library/stm32f4xx_tim.c ****           functions to configure the Synchronization unit:
  84:./Library/stm32f4xx_tim.c ****         (++) Select Input Trigger  
  85:./Library/stm32f4xx_tim.c ****         (++) Select Output Trigger  
  86:./Library/stm32f4xx_tim.c ****         (++) Select Master Slave Mode 
  87:./Library/stm32f4xx_tim.c ****         (++) ETR Configuration when used as external trigger   
ARM GAS  /tmp/ccYkkzUL.s 			page 3


  88:./Library/stm32f4xx_tim.c ****        
  89:./Library/stm32f4xx_tim.c ****       (#) TIM specific interface management, this group includes all 
  90:./Library/stm32f4xx_tim.c ****           needed functions to use the specific TIM interface:
  91:./Library/stm32f4xx_tim.c ****         (++) Encoder Interface Configuration
  92:./Library/stm32f4xx_tim.c ****         (++) Select Hall Sensor   
  93:./Library/stm32f4xx_tim.c ****            
  94:./Library/stm32f4xx_tim.c ****       (#) TIM specific remapping management includes the Remapping 
  95:./Library/stm32f4xx_tim.c ****           configuration of specific timers               
  96:./Library/stm32f4xx_tim.c ****      
  97:./Library/stm32f4xx_tim.c ****   @endverbatim    
  98:./Library/stm32f4xx_tim.c ****   ******************************************************************************
  99:./Library/stm32f4xx_tim.c ****   * @attention
 100:./Library/stm32f4xx_tim.c ****   *
 101:./Library/stm32f4xx_tim.c ****   * Copyright (c) 2016 STMicroelectronics.
 102:./Library/stm32f4xx_tim.c ****   * All rights reserved.
 103:./Library/stm32f4xx_tim.c ****   *
 104:./Library/stm32f4xx_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
 105:./Library/stm32f4xx_tim.c ****   * in the root directory of this software component.
 106:./Library/stm32f4xx_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
 107:./Library/stm32f4xx_tim.c ****   *
 108:./Library/stm32f4xx_tim.c ****   ******************************************************************************
 109:./Library/stm32f4xx_tim.c ****   */
 110:./Library/stm32f4xx_tim.c **** 
 111:./Library/stm32f4xx_tim.c **** /* Includes ------------------------------------------------------------------*/
 112:./Library/stm32f4xx_tim.c **** #include "stm32f4xx_tim.h"
 113:./Library/stm32f4xx_tim.c **** #include "stm32f4xx_rcc.h"
 114:./Library/stm32f4xx_tim.c **** 
 115:./Library/stm32f4xx_tim.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 116:./Library/stm32f4xx_tim.c ****   * @{
 117:./Library/stm32f4xx_tim.c ****   */
 118:./Library/stm32f4xx_tim.c **** 
 119:./Library/stm32f4xx_tim.c **** /** @defgroup TIM 
 120:./Library/stm32f4xx_tim.c ****   * @brief TIM driver modules
 121:./Library/stm32f4xx_tim.c ****   * @{
 122:./Library/stm32f4xx_tim.c ****   */
 123:./Library/stm32f4xx_tim.c **** 
 124:./Library/stm32f4xx_tim.c **** /* Private typedef -----------------------------------------------------------*/
 125:./Library/stm32f4xx_tim.c **** /* Private define ------------------------------------------------------------*/
 126:./Library/stm32f4xx_tim.c **** 
 127:./Library/stm32f4xx_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
 128:./Library/stm32f4xx_tim.c **** #define SMCR_ETR_MASK      ((uint16_t)0x00FF) 
 129:./Library/stm32f4xx_tim.c **** #define CCMR_OFFSET        ((uint16_t)0x0018)
 130:./Library/stm32f4xx_tim.c **** #define CCER_CCE_SET       ((uint16_t)0x0001)  
 131:./Library/stm32f4xx_tim.c **** #define	CCER_CCNE_SET      ((uint16_t)0x0004) 
 132:./Library/stm32f4xx_tim.c **** #define CCMR_OC13M_MASK    ((uint16_t)0xFF8F)
 133:./Library/stm32f4xx_tim.c **** #define CCMR_OC24M_MASK    ((uint16_t)0x8FFF) 
 134:./Library/stm32f4xx_tim.c **** 
 135:./Library/stm32f4xx_tim.c **** /* Private macro -------------------------------------------------------------*/
 136:./Library/stm32f4xx_tim.c **** /* Private variables ---------------------------------------------------------*/
 137:./Library/stm32f4xx_tim.c **** /* Private function prototypes -----------------------------------------------*/
 138:./Library/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 139:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 140:./Library/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 141:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 142:./Library/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 143:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 144:./Library/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
ARM GAS  /tmp/ccYkkzUL.s 			page 4


 145:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 146:./Library/stm32f4xx_tim.c **** 
 147:./Library/stm32f4xx_tim.c **** /* Private functions ---------------------------------------------------------*/
 148:./Library/stm32f4xx_tim.c **** 
 149:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Private_Functions
 150:./Library/stm32f4xx_tim.c ****   * @{
 151:./Library/stm32f4xx_tim.c ****   */
 152:./Library/stm32f4xx_tim.c **** 
 153:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group1 TimeBase management functions
 154:./Library/stm32f4xx_tim.c ****  *  @brief   TimeBase management functions 
 155:./Library/stm32f4xx_tim.c ****  *
 156:./Library/stm32f4xx_tim.c **** @verbatim   
 157:./Library/stm32f4xx_tim.c ****  ===============================================================================
 158:./Library/stm32f4xx_tim.c ****                      ##### TimeBase management functions #####
 159:./Library/stm32f4xx_tim.c ****  ===============================================================================  
 160:./Library/stm32f4xx_tim.c ****   
 161:./Library/stm32f4xx_tim.c ****      
 162:./Library/stm32f4xx_tim.c ****             ##### TIM Driver: how to use it in Timing(Time base) Mode #####
 163:./Library/stm32f4xx_tim.c ****  ===============================================================================
 164:./Library/stm32f4xx_tim.c ****     [..] 
 165:./Library/stm32f4xx_tim.c ****     To use the Timer in Timing(Time base) mode, the following steps are mandatory:
 166:./Library/stm32f4xx_tim.c ****        
 167:./Library/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
 168:./Library/stm32f4xx_tim.c ****                     
 169:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_TimeBaseInitStruct with the desired parameters.
 170:./Library/stm32f4xx_tim.c ****        
 171:./Library/stm32f4xx_tim.c ****       (#) Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure the Time Base unit
 172:./Library/stm32f4xx_tim.c ****           with the corresponding configuration
 173:./Library/stm32f4xx_tim.c ****           
 174:./Library/stm32f4xx_tim.c ****       (#) Enable the NVIC if you need to generate the update interrupt. 
 175:./Library/stm32f4xx_tim.c ****           
 176:./Library/stm32f4xx_tim.c ****       (#) Enable the corresponding interrupt using the function TIM_ITConfig(TIMx, TIM_IT_Update) 
 177:./Library/stm32f4xx_tim.c ****        
 178:./Library/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 179:./Library/stm32f4xx_tim.c ****              
 180:./Library/stm32f4xx_tim.c ****        -@- All other functions can be used separately to modify, if needed,
 181:./Library/stm32f4xx_tim.c ****            a specific feature of the Timer. 
 182:./Library/stm32f4xx_tim.c **** 
 183:./Library/stm32f4xx_tim.c **** @endverbatim
 184:./Library/stm32f4xx_tim.c ****   * @{
 185:./Library/stm32f4xx_tim.c ****   */
 186:./Library/stm32f4xx_tim.c ****   
 187:./Library/stm32f4xx_tim.c **** /**
 188:./Library/stm32f4xx_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 189:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 190:./Library/stm32f4xx_tim.c ****   * @retval None
 191:./Library/stm32f4xx_tim.c **** 
 192:./Library/stm32f4xx_tim.c ****   */
 193:./Library/stm32f4xx_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 194:./Library/stm32f4xx_tim.c **** {
 195:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 196:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 197:./Library/stm32f4xx_tim.c ****  
 198:./Library/stm32f4xx_tim.c ****   if (TIMx == TIM1)
 199:./Library/stm32f4xx_tim.c ****   {
 200:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 201:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
ARM GAS  /tmp/ccYkkzUL.s 			page 5


 202:./Library/stm32f4xx_tim.c ****   } 
 203:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM2) 
 204:./Library/stm32f4xx_tim.c ****   {     
 205:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 206:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 207:./Library/stm32f4xx_tim.c ****   }  
 208:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM3)
 209:./Library/stm32f4xx_tim.c ****   { 
 210:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 211:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 212:./Library/stm32f4xx_tim.c ****   }  
 213:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM4)
 214:./Library/stm32f4xx_tim.c ****   { 
 215:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 216:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 217:./Library/stm32f4xx_tim.c ****   }  
 218:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM5)
 219:./Library/stm32f4xx_tim.c ****   {      
 220:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 221:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 222:./Library/stm32f4xx_tim.c ****   }  
 223:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM6)  
 224:./Library/stm32f4xx_tim.c ****   {    
 225:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 226:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 227:./Library/stm32f4xx_tim.c ****   }  
 228:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM7)
 229:./Library/stm32f4xx_tim.c ****   {      
 230:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 231:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 232:./Library/stm32f4xx_tim.c ****   }  
 233:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM8)
 234:./Library/stm32f4xx_tim.c ****   {      
 235:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 236:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 237:./Library/stm32f4xx_tim.c ****   }  
 238:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM9)
 239:./Library/stm32f4xx_tim.c ****   {      
 240:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 241:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 242:./Library/stm32f4xx_tim.c ****    }  
 243:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM10)
 244:./Library/stm32f4xx_tim.c ****   {      
 245:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 246:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 247:./Library/stm32f4xx_tim.c ****   }  
 248:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM11) 
 249:./Library/stm32f4xx_tim.c ****   {     
 250:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 251:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 252:./Library/stm32f4xx_tim.c ****   }  
 253:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM12)
 254:./Library/stm32f4xx_tim.c ****   {      
 255:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 256:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 257:./Library/stm32f4xx_tim.c ****   }  
 258:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM13) 
ARM GAS  /tmp/ccYkkzUL.s 			page 6


 259:./Library/stm32f4xx_tim.c ****   {       
 260:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 261:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 262:./Library/stm32f4xx_tim.c ****   }  
 263:./Library/stm32f4xx_tim.c ****   else
 264:./Library/stm32f4xx_tim.c ****   { 
 265:./Library/stm32f4xx_tim.c ****     if (TIMx == TIM14) 
 266:./Library/stm32f4xx_tim.c ****     {     
 267:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 268:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 269:./Library/stm32f4xx_tim.c ****     }   
 270:./Library/stm32f4xx_tim.c ****   }
 271:./Library/stm32f4xx_tim.c **** }
 272:./Library/stm32f4xx_tim.c **** 
 273:./Library/stm32f4xx_tim.c **** /**
 274:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 275:./Library/stm32f4xx_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 276:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 277:./Library/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
 278:./Library/stm32f4xx_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 279:./Library/stm32f4xx_tim.c ****   * @retval None
 280:./Library/stm32f4xx_tim.c ****   */
 281:./Library/stm32f4xx_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 282:./Library/stm32f4xx_tim.c **** {
 283:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 284:./Library/stm32f4xx_tim.c **** 
 285:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 286:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 287:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 288:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 289:./Library/stm32f4xx_tim.c **** 
 290:./Library/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;  
 291:./Library/stm32f4xx_tim.c **** 
 292:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)||
 293:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 294:./Library/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 295:./Library/stm32f4xx_tim.c ****   {
 296:./Library/stm32f4xx_tim.c ****     /* Select the Counter Mode */
 297:./Library/stm32f4xx_tim.c ****     tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 298:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 299:./Library/stm32f4xx_tim.c ****   }
 300:./Library/stm32f4xx_tim.c ****  
 301:./Library/stm32f4xx_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 302:./Library/stm32f4xx_tim.c ****   {
 303:./Library/stm32f4xx_tim.c ****     /* Set the clock division */
 304:./Library/stm32f4xx_tim.c ****     tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 305:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 306:./Library/stm32f4xx_tim.c ****   }
 307:./Library/stm32f4xx_tim.c **** 
 308:./Library/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 309:./Library/stm32f4xx_tim.c **** 
 310:./Library/stm32f4xx_tim.c ****   /* Set the Autoreload value */
 311:./Library/stm32f4xx_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 312:./Library/stm32f4xx_tim.c ****  
 313:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 314:./Library/stm32f4xx_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 315:./Library/stm32f4xx_tim.c ****     
ARM GAS  /tmp/ccYkkzUL.s 			page 7


 316:./Library/stm32f4xx_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8))  
 317:./Library/stm32f4xx_tim.c ****   {
 318:./Library/stm32f4xx_tim.c ****     /* Set the Repetition Counter value */
 319:./Library/stm32f4xx_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 320:./Library/stm32f4xx_tim.c ****   }
 321:./Library/stm32f4xx_tim.c **** 
 322:./Library/stm32f4xx_tim.c ****   /* Generate an update event to reload the Prescaler 
 323:./Library/stm32f4xx_tim.c ****      and the repetition counter(only for TIM1 and TIM8) value immediately */
 324:./Library/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 325:./Library/stm32f4xx_tim.c **** }
 326:./Library/stm32f4xx_tim.c **** 
 327:./Library/stm32f4xx_tim.c **** /**
 328:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 329:./Library/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 330:./Library/stm32f4xx_tim.c ****   *         structure which will be initialized.
 331:./Library/stm32f4xx_tim.c ****   * @retval None
 332:./Library/stm32f4xx_tim.c ****   */
 333:./Library/stm32f4xx_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 334:./Library/stm32f4xx_tim.c **** {
 335:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 336:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 337:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 338:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 339:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 340:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 341:./Library/stm32f4xx_tim.c **** }
 342:./Library/stm32f4xx_tim.c **** 
 343:./Library/stm32f4xx_tim.c **** /**
 344:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Prescaler.
 345:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 346:./Library/stm32f4xx_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
 347:./Library/stm32f4xx_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
 348:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 349:./Library/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
 350:./Library/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
 351:./Library/stm32f4xx_tim.c ****   * @retval None
 352:./Library/stm32f4xx_tim.c ****   */
 353:./Library/stm32f4xx_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
 354:./Library/stm32f4xx_tim.c **** {
 355:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 356:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 357:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 358:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 359:./Library/stm32f4xx_tim.c ****   TIMx->PSC = Prescaler;
 360:./Library/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 361:./Library/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 362:./Library/stm32f4xx_tim.c **** }
 363:./Library/stm32f4xx_tim.c **** 
 364:./Library/stm32f4xx_tim.c **** /**
 365:./Library/stm32f4xx_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
 366:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 367:./Library/stm32f4xx_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
 368:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 369:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Up: TIM Up Counting Mode
 370:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Down: TIM Down Counting Mode
 371:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
 372:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
ARM GAS  /tmp/ccYkkzUL.s 			page 8


 373:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
 374:./Library/stm32f4xx_tim.c ****   * @retval None
 375:./Library/stm32f4xx_tim.c ****   */
 376:./Library/stm32f4xx_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
 377:./Library/stm32f4xx_tim.c **** {
 378:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 379:./Library/stm32f4xx_tim.c **** 
 380:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 381:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 382:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 383:./Library/stm32f4xx_tim.c **** 
 384:./Library/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;
 385:./Library/stm32f4xx_tim.c **** 
 386:./Library/stm32f4xx_tim.c ****   /* Reset the CMS and DIR Bits */
 387:./Library/stm32f4xx_tim.c ****   tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 388:./Library/stm32f4xx_tim.c **** 
 389:./Library/stm32f4xx_tim.c ****   /* Set the Counter Mode */
 390:./Library/stm32f4xx_tim.c ****   tmpcr1 |= TIM_CounterMode;
 391:./Library/stm32f4xx_tim.c **** 
 392:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR1 register */
 393:./Library/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 394:./Library/stm32f4xx_tim.c **** }
 395:./Library/stm32f4xx_tim.c **** 
 396:./Library/stm32f4xx_tim.c **** /**
 397:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Counter Register value
 398:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 399:./Library/stm32f4xx_tim.c ****   * @param  Counter: specifies the Counter register new value.
 400:./Library/stm32f4xx_tim.c ****   * @retval None
 401:./Library/stm32f4xx_tim.c ****   */
 402:./Library/stm32f4xx_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
 403:./Library/stm32f4xx_tim.c **** {
 404:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 405:./Library/stm32f4xx_tim.c ****    assert_param(IS_TIM_ALL_PERIPH(TIMx));
 406:./Library/stm32f4xx_tim.c **** 
 407:./Library/stm32f4xx_tim.c ****   /* Set the Counter Register value */
 408:./Library/stm32f4xx_tim.c ****   TIMx->CNT = Counter;
 409:./Library/stm32f4xx_tim.c **** }
 410:./Library/stm32f4xx_tim.c **** 
 411:./Library/stm32f4xx_tim.c **** /**
 412:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
 413:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 414:./Library/stm32f4xx_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
 415:./Library/stm32f4xx_tim.c ****   * @retval None
 416:./Library/stm32f4xx_tim.c ****   */
 417:./Library/stm32f4xx_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
 418:./Library/stm32f4xx_tim.c **** {
 419:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 420:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 421:./Library/stm32f4xx_tim.c ****   
 422:./Library/stm32f4xx_tim.c ****   /* Set the Autoreload Register value */
 423:./Library/stm32f4xx_tim.c ****   TIMx->ARR = Autoreload;
 424:./Library/stm32f4xx_tim.c **** }
 425:./Library/stm32f4xx_tim.c **** 
 426:./Library/stm32f4xx_tim.c **** /**
 427:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Counter value.
 428:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 429:./Library/stm32f4xx_tim.c ****   * @retval Counter Register value
ARM GAS  /tmp/ccYkkzUL.s 			page 9


 430:./Library/stm32f4xx_tim.c ****   */
 431:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
 432:./Library/stm32f4xx_tim.c **** {
 433:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 434:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 435:./Library/stm32f4xx_tim.c **** 
 436:./Library/stm32f4xx_tim.c ****   /* Get the Counter Register value */
 437:./Library/stm32f4xx_tim.c ****   return TIMx->CNT;
 438:./Library/stm32f4xx_tim.c **** }
 439:./Library/stm32f4xx_tim.c **** 
 440:./Library/stm32f4xx_tim.c **** /**
 441:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Prescaler value.
 442:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 443:./Library/stm32f4xx_tim.c ****   * @retval Prescaler Register value.
 444:./Library/stm32f4xx_tim.c ****   */
 445:./Library/stm32f4xx_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
 446:./Library/stm32f4xx_tim.c **** {
 447:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 448:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 449:./Library/stm32f4xx_tim.c **** 
 450:./Library/stm32f4xx_tim.c ****   /* Get the Prescaler Register value */
 451:./Library/stm32f4xx_tim.c ****   return TIMx->PSC;
 452:./Library/stm32f4xx_tim.c **** }
 453:./Library/stm32f4xx_tim.c **** 
 454:./Library/stm32f4xx_tim.c **** /**
 455:./Library/stm32f4xx_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
 456:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 457:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
 458:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 459:./Library/stm32f4xx_tim.c ****   * @retval None
 460:./Library/stm32f4xx_tim.c ****   */
 461:./Library/stm32f4xx_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 462:./Library/stm32f4xx_tim.c **** {
 463:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 464:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 465:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 466:./Library/stm32f4xx_tim.c **** 
 467:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 468:./Library/stm32f4xx_tim.c ****   {
 469:./Library/stm32f4xx_tim.c ****     /* Set the Update Disable Bit */
 470:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 471:./Library/stm32f4xx_tim.c ****   }
 472:./Library/stm32f4xx_tim.c ****   else
 473:./Library/stm32f4xx_tim.c ****   {
 474:./Library/stm32f4xx_tim.c ****     /* Reset the Update Disable Bit */
 475:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 476:./Library/stm32f4xx_tim.c ****   }
 477:./Library/stm32f4xx_tim.c **** }
 478:./Library/stm32f4xx_tim.c **** 
 479:./Library/stm32f4xx_tim.c **** /**
 480:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
 481:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 482:./Library/stm32f4xx_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
 483:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 484:./Library/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Global: Source of update is the counter
 485:./Library/stm32f4xx_tim.c ****   *                 overflow/underflow or the setting of UG bit, or an update
 486:./Library/stm32f4xx_tim.c ****   *                 generation through the slave mode controller.
ARM GAS  /tmp/ccYkkzUL.s 			page 10


 487:./Library/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
 488:./Library/stm32f4xx_tim.c ****   * @retval None
 489:./Library/stm32f4xx_tim.c ****   */
 490:./Library/stm32f4xx_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
 491:./Library/stm32f4xx_tim.c **** {
 492:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 493:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 494:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 495:./Library/stm32f4xx_tim.c **** 
 496:./Library/stm32f4xx_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 497:./Library/stm32f4xx_tim.c ****   {
 498:./Library/stm32f4xx_tim.c ****     /* Set the URS Bit */
 499:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 500:./Library/stm32f4xx_tim.c ****   }
 501:./Library/stm32f4xx_tim.c ****   else
 502:./Library/stm32f4xx_tim.c ****   {
 503:./Library/stm32f4xx_tim.c ****     /* Reset the URS Bit */
 504:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 505:./Library/stm32f4xx_tim.c ****   }
 506:./Library/stm32f4xx_tim.c **** }
 507:./Library/stm32f4xx_tim.c **** 
 508:./Library/stm32f4xx_tim.c **** /**
 509:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
 510:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 511:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
 512:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 513:./Library/stm32f4xx_tim.c ****   * @retval None
 514:./Library/stm32f4xx_tim.c ****   */
 515:./Library/stm32f4xx_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 516:./Library/stm32f4xx_tim.c **** {
 517:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 518:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 519:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 520:./Library/stm32f4xx_tim.c **** 
 521:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 522:./Library/stm32f4xx_tim.c ****   {
 523:./Library/stm32f4xx_tim.c ****     /* Set the ARR Preload Bit */
 524:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 525:./Library/stm32f4xx_tim.c ****   }
 526:./Library/stm32f4xx_tim.c ****   else
 527:./Library/stm32f4xx_tim.c ****   {
 528:./Library/stm32f4xx_tim.c ****     /* Reset the ARR Preload Bit */
 529:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 530:./Library/stm32f4xx_tim.c ****   }
 531:./Library/stm32f4xx_tim.c **** }
 532:./Library/stm32f4xx_tim.c **** 
 533:./Library/stm32f4xx_tim.c **** /**
 534:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
 535:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 536:./Library/stm32f4xx_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
 537:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 538:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Single
 539:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Repetitive
 540:./Library/stm32f4xx_tim.c ****   * @retval None
 541:./Library/stm32f4xx_tim.c ****   */
 542:./Library/stm32f4xx_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
 543:./Library/stm32f4xx_tim.c **** {
ARM GAS  /tmp/ccYkkzUL.s 			page 11


 544:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 545:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 546:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 547:./Library/stm32f4xx_tim.c **** 
 548:./Library/stm32f4xx_tim.c ****   /* Reset the OPM Bit */
 549:./Library/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 550:./Library/stm32f4xx_tim.c **** 
 551:./Library/stm32f4xx_tim.c ****   /* Configure the OPM Mode */
 552:./Library/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 553:./Library/stm32f4xx_tim.c **** }
 554:./Library/stm32f4xx_tim.c **** 
 555:./Library/stm32f4xx_tim.c **** /**
 556:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Clock Division value.
 557:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 558:./Library/stm32f4xx_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
 559:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following value:
 560:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV1: TDTS = Tck_tim
 561:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
 562:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
 563:./Library/stm32f4xx_tim.c ****   * @retval None
 564:./Library/stm32f4xx_tim.c ****   */
 565:./Library/stm32f4xx_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
 566:./Library/stm32f4xx_tim.c **** {
 567:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 568:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
 569:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 570:./Library/stm32f4xx_tim.c **** 
 571:./Library/stm32f4xx_tim.c ****   /* Reset the CKD Bits */
 572:./Library/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 573:./Library/stm32f4xx_tim.c **** 
 574:./Library/stm32f4xx_tim.c ****   /* Set the CKD value */
 575:./Library/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_CKD;
 576:./Library/stm32f4xx_tim.c **** }
 577:./Library/stm32f4xx_tim.c **** 
 578:./Library/stm32f4xx_tim.c **** /**
 579:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 580:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
 581:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 582:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 583:./Library/stm32f4xx_tim.c ****   * @retval None
 584:./Library/stm32f4xx_tim.c ****   */
 585:./Library/stm32f4xx_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 586:./Library/stm32f4xx_tim.c **** {
 587:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 588:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 589:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 590:./Library/stm32f4xx_tim.c ****   
 591:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 592:./Library/stm32f4xx_tim.c ****   {
 593:./Library/stm32f4xx_tim.c ****     /* Enable the TIM Counter */
 594:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 595:./Library/stm32f4xx_tim.c ****   }
 596:./Library/stm32f4xx_tim.c ****   else
 597:./Library/stm32f4xx_tim.c ****   {
 598:./Library/stm32f4xx_tim.c ****     /* Disable the TIM Counter */
 599:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 600:./Library/stm32f4xx_tim.c ****   }
ARM GAS  /tmp/ccYkkzUL.s 			page 12


 601:./Library/stm32f4xx_tim.c **** }
 602:./Library/stm32f4xx_tim.c **** /**
 603:./Library/stm32f4xx_tim.c ****   * @}
 604:./Library/stm32f4xx_tim.c ****   */
 605:./Library/stm32f4xx_tim.c **** 
 606:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group2 Output Compare management functions
 607:./Library/stm32f4xx_tim.c ****  *  @brief    Output Compare management functions 
 608:./Library/stm32f4xx_tim.c ****  *
 609:./Library/stm32f4xx_tim.c **** @verbatim   
 610:./Library/stm32f4xx_tim.c ****  ===============================================================================
 611:./Library/stm32f4xx_tim.c ****               ##### Output Compare management functions #####
 612:./Library/stm32f4xx_tim.c ****  ===============================================================================  
 613:./Library/stm32f4xx_tim.c ****    
 614:./Library/stm32f4xx_tim.c ****       
 615:./Library/stm32f4xx_tim.c ****         ##### TIM Driver: how to use it in Output Compare Mode #####
 616:./Library/stm32f4xx_tim.c ****  ===============================================================================
 617:./Library/stm32f4xx_tim.c ****     [..] 
 618:./Library/stm32f4xx_tim.c ****     To use the Timer in Output Compare mode, the following steps are mandatory:
 619:./Library/stm32f4xx_tim.c ****        
 620:./Library/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
 621:./Library/stm32f4xx_tim.c ****           function
 622:./Library/stm32f4xx_tim.c ****        
 623:./Library/stm32f4xx_tim.c ****       (#) Configure the TIM pins by configuring the corresponding GPIO pins
 624:./Library/stm32f4xx_tim.c ****        
 625:./Library/stm32f4xx_tim.c ****       (#) Configure the Time base unit as described in the first part of this driver, 
 626:./Library/stm32f4xx_tim.c ****         (++) if needed, else the Timer will run with the default configuration:
 627:./Library/stm32f4xx_tim.c ****             Autoreload value = 0xFFFF
 628:./Library/stm32f4xx_tim.c ****         (++) Prescaler value = 0x0000
 629:./Library/stm32f4xx_tim.c ****         (++) Counter mode = Up counting
 630:./Library/stm32f4xx_tim.c ****         (++) Clock Division = TIM_CKD_DIV1
 631:./Library/stm32f4xx_tim.c ****           
 632:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_OCInitStruct with the desired parameters including:
 633:./Library/stm32f4xx_tim.c ****         (++) The TIM Output Compare mode: TIM_OCMode
 634:./Library/stm32f4xx_tim.c ****         (++) TIM Output State: TIM_OutputState
 635:./Library/stm32f4xx_tim.c ****         (++) TIM Pulse value: TIM_Pulse
 636:./Library/stm32f4xx_tim.c ****         (++) TIM Output Compare Polarity : TIM_OCPolarity
 637:./Library/stm32f4xx_tim.c ****        
 638:./Library/stm32f4xx_tim.c ****       (#) Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired 
 639:./Library/stm32f4xx_tim.c ****           channel with the corresponding configuration
 640:./Library/stm32f4xx_tim.c ****        
 641:./Library/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 642:./Library/stm32f4xx_tim.c ****        
 643:./Library/stm32f4xx_tim.c ****       -@- All other functions can be used separately to modify, if needed,
 644:./Library/stm32f4xx_tim.c ****           a specific feature of the Timer. 
 645:./Library/stm32f4xx_tim.c ****           
 646:./Library/stm32f4xx_tim.c ****       -@- In case of PWM mode, this function is mandatory:
 647:./Library/stm32f4xx_tim.c ****           TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
 648:./Library/stm32f4xx_tim.c ****               
 649:./Library/stm32f4xx_tim.c ****       -@- If the corresponding interrupt or DMA request are needed, the user should:
 650:./Library/stm32f4xx_tim.c ****         (+@) Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
 651:./Library/stm32f4xx_tim.c ****         (+@) Enable the corresponding interrupt (or DMA request) using the function 
 652:./Library/stm32f4xx_tim.c ****              TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   
 653:./Library/stm32f4xx_tim.c **** 
 654:./Library/stm32f4xx_tim.c **** @endverbatim
 655:./Library/stm32f4xx_tim.c ****   * @{
 656:./Library/stm32f4xx_tim.c ****   */
 657:./Library/stm32f4xx_tim.c **** 
ARM GAS  /tmp/ccYkkzUL.s 			page 13


 658:./Library/stm32f4xx_tim.c **** /**
 659:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified parameters in
 660:./Library/stm32f4xx_tim.c ****   *         the TIM_OCInitStruct.
 661:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 662:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 663:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 664:./Library/stm32f4xx_tim.c ****   * @retval None
 665:./Library/stm32f4xx_tim.c ****   */
 666:./Library/stm32f4xx_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 667:./Library/stm32f4xx_tim.c **** {
 668:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 669:./Library/stm32f4xx_tim.c ****    
 670:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 671:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
 672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 673:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 674:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 675:./Library/stm32f4xx_tim.c **** 
 676:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 677:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 678:./Library/stm32f4xx_tim.c ****   
 679:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 680:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 681:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 682:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 683:./Library/stm32f4xx_tim.c ****   
 684:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 685:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 686:./Library/stm32f4xx_tim.c ****     
 687:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare Mode Bits */
 688:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 689:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 690:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 691:./Library/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 692:./Library/stm32f4xx_tim.c ****   
 693:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 694:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 695:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 696:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 697:./Library/stm32f4xx_tim.c ****   
 698:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 699:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 700:./Library/stm32f4xx_tim.c ****     
 701:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 702:./Library/stm32f4xx_tim.c ****   {
 703:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 704:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 705:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 706:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 707:./Library/stm32f4xx_tim.c ****     
 708:./Library/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 709:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 710:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 711:./Library/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 712:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 713:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 714:./Library/stm32f4xx_tim.c ****     
ARM GAS  /tmp/ccYkkzUL.s 			page 14


 715:./Library/stm32f4xx_tim.c ****     /* Set the Output N State */
 716:./Library/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 717:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 718:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 719:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 720:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 721:./Library/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 722:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 723:./Library/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 724:./Library/stm32f4xx_tim.c ****   }
 725:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 726:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 727:./Library/stm32f4xx_tim.c ****   
 728:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 729:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 730:./Library/stm32f4xx_tim.c ****   
 731:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 732:./Library/stm32f4xx_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 733:./Library/stm32f4xx_tim.c ****   
 734:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 735:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 736:./Library/stm32f4xx_tim.c **** }
 737:./Library/stm32f4xx_tim.c **** 
 738:./Library/stm32f4xx_tim.c **** /**
 739:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified parameters 
 740:./Library/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 741:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
 742:./Library/stm32f4xx_tim.c ****   *         peripheral.
 743:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 744:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 745:./Library/stm32f4xx_tim.c ****   * @retval None
 746:./Library/stm32f4xx_tim.c ****   */
 747:./Library/stm32f4xx_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 748:./Library/stm32f4xx_tim.c **** {
 749:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 750:./Library/stm32f4xx_tim.c ****    
 751:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 752:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
 753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 754:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 755:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 756:./Library/stm32f4xx_tim.c **** 
 757:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 758:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 759:./Library/stm32f4xx_tim.c ****   
 760:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */  
 761:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 762:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 763:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 764:./Library/stm32f4xx_tim.c ****   
 765:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 766:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 767:./Library/stm32f4xx_tim.c ****     
 768:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 769:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 770:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 771:./Library/stm32f4xx_tim.c ****   
ARM GAS  /tmp/ccYkkzUL.s 			page 15


 772:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 773:./Library/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 774:./Library/stm32f4xx_tim.c ****   
 775:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 776:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 777:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 778:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 779:./Library/stm32f4xx_tim.c ****   
 780:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 781:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 782:./Library/stm32f4xx_tim.c ****     
 783:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 784:./Library/stm32f4xx_tim.c ****   {
 785:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 786:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 787:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 788:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 789:./Library/stm32f4xx_tim.c ****     
 790:./Library/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 791:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 792:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 793:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 794:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 795:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 796:./Library/stm32f4xx_tim.c ****     
 797:./Library/stm32f4xx_tim.c ****     /* Set the Output N State */
 798:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 799:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 800:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 801:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 802:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 803:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 804:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 805:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 806:./Library/stm32f4xx_tim.c ****   }
 807:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 808:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 809:./Library/stm32f4xx_tim.c ****   
 810:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 811:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 812:./Library/stm32f4xx_tim.c ****   
 813:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 814:./Library/stm32f4xx_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 815:./Library/stm32f4xx_tim.c ****   
 816:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 817:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 818:./Library/stm32f4xx_tim.c **** }
 819:./Library/stm32f4xx_tim.c **** 
 820:./Library/stm32f4xx_tim.c **** /**
 821:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified parameters
 822:./Library/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 823:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 824:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 825:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 826:./Library/stm32f4xx_tim.c ****   * @retval None
 827:./Library/stm32f4xx_tim.c ****   */
 828:./Library/stm32f4xx_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
ARM GAS  /tmp/ccYkkzUL.s 			page 16


 829:./Library/stm32f4xx_tim.c **** {
 830:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 831:./Library/stm32f4xx_tim.c ****    
 832:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 833:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 834:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 835:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 836:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 837:./Library/stm32f4xx_tim.c **** 
 838:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
 839:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 840:./Library/stm32f4xx_tim.c ****   
 841:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 842:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 843:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 844:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 845:./Library/stm32f4xx_tim.c ****   
 846:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 847:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 848:./Library/stm32f4xx_tim.c ****     
 849:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 850:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 851:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 852:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 853:./Library/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 854:./Library/stm32f4xx_tim.c ****   
 855:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 856:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 857:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 858:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 859:./Library/stm32f4xx_tim.c ****   
 860:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 861:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 862:./Library/stm32f4xx_tim.c ****     
 863:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 864:./Library/stm32f4xx_tim.c ****   {
 865:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 866:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 867:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 868:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 869:./Library/stm32f4xx_tim.c ****     
 870:./Library/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 871:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 872:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 873:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 874:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 875:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 876:./Library/stm32f4xx_tim.c ****     
 877:./Library/stm32f4xx_tim.c ****     /* Set the Output N State */
 878:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 879:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 880:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 881:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 882:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 883:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 884:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 885:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
ARM GAS  /tmp/ccYkkzUL.s 			page 17


 886:./Library/stm32f4xx_tim.c ****   }
 887:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 888:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 889:./Library/stm32f4xx_tim.c ****   
 890:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
 891:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 892:./Library/stm32f4xx_tim.c ****   
 893:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 894:./Library/stm32f4xx_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 895:./Library/stm32f4xx_tim.c ****   
 896:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 897:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 898:./Library/stm32f4xx_tim.c **** }
 899:./Library/stm32f4xx_tim.c **** 
 900:./Library/stm32f4xx_tim.c **** /**
 901:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified parameters
 902:./Library/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 903:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 904:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 905:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 906:./Library/stm32f4xx_tim.c ****   * @retval None
 907:./Library/stm32f4xx_tim.c ****   */
 908:./Library/stm32f4xx_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 909:./Library/stm32f4xx_tim.c **** {
 910:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 911:./Library/stm32f4xx_tim.c ****    
 912:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 913:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 914:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 915:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 916:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 917:./Library/stm32f4xx_tim.c **** 
 918:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
 919:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 920:./Library/stm32f4xx_tim.c ****   
 921:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 922:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 923:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 924:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 925:./Library/stm32f4xx_tim.c ****   
 926:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 927:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 928:./Library/stm32f4xx_tim.c ****     
 929:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 930:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 931:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 932:./Library/stm32f4xx_tim.c ****   
 933:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 934:./Library/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 935:./Library/stm32f4xx_tim.c ****   
 936:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 937:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 938:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 939:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 940:./Library/stm32f4xx_tim.c ****   
 941:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 942:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
ARM GAS  /tmp/ccYkkzUL.s 			page 18


 943:./Library/stm32f4xx_tim.c ****   
 944:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 945:./Library/stm32f4xx_tim.c ****   {
 946:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 947:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 948:./Library/stm32f4xx_tim.c ****     tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 949:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 950:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 951:./Library/stm32f4xx_tim.c ****   }
 952:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 953:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 954:./Library/stm32f4xx_tim.c ****   
 955:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */  
 956:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 957:./Library/stm32f4xx_tim.c ****     
 958:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 959:./Library/stm32f4xx_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 960:./Library/stm32f4xx_tim.c ****   
 961:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 962:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 963:./Library/stm32f4xx_tim.c **** }
 964:./Library/stm32f4xx_tim.c **** 
 965:./Library/stm32f4xx_tim.c **** /**
 966:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 967:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
 968:./Library/stm32f4xx_tim.c ****   *         be initialized.
 969:./Library/stm32f4xx_tim.c ****   * @retval None
 970:./Library/stm32f4xx_tim.c ****   */
 971:./Library/stm32f4xx_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 972:./Library/stm32f4xx_tim.c **** {
 973:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 974:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 975:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 976:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 977:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 978:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 979:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 980:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 981:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 982:./Library/stm32f4xx_tim.c **** }
 983:./Library/stm32f4xx_tim.c **** 
 984:./Library/stm32f4xx_tim.c **** /**
 985:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
 986:./Library/stm32f4xx_tim.c ****   * @note   This function disables the selected channel before changing the Output
 987:./Library/stm32f4xx_tim.c ****   *         Compare Mode. If needed, user has to enable this channel using
 988:./Library/stm32f4xx_tim.c ****   *         TIM_CCxCmd() and TIM_CCxNCmd() functions.
 989:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 990:./Library/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
 991:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 992:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
 993:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
 994:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
 995:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
 996:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
 997:./Library/stm32f4xx_tim.c ****   *           This parameter can be one of the following values:
 998:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Timing
 999:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Active
ARM GAS  /tmp/ccYkkzUL.s 			page 19


1000:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Toggle
1001:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM1
1002:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM2
1003:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active
1004:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive
1005:./Library/stm32f4xx_tim.c ****   * @retval None
1006:./Library/stm32f4xx_tim.c ****   */
1007:./Library/stm32f4xx_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
1008:./Library/stm32f4xx_tim.c **** {
1009:./Library/stm32f4xx_tim.c ****   uint32_t tmp = 0;
1010:./Library/stm32f4xx_tim.c ****   uint16_t tmp1 = 0;
1011:./Library/stm32f4xx_tim.c **** 
1012:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1014:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1015:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
1016:./Library/stm32f4xx_tim.c **** 
1017:./Library/stm32f4xx_tim.c ****   tmp = (uint32_t) TIMx;
1018:./Library/stm32f4xx_tim.c ****   tmp += CCMR_OFFSET;
1019:./Library/stm32f4xx_tim.c **** 
1020:./Library/stm32f4xx_tim.c ****   tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
1021:./Library/stm32f4xx_tim.c **** 
1022:./Library/stm32f4xx_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
1023:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
1024:./Library/stm32f4xx_tim.c **** 
1025:./Library/stm32f4xx_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
1026:./Library/stm32f4xx_tim.c ****   {
1027:./Library/stm32f4xx_tim.c ****     tmp += (TIM_Channel>>1);
1028:./Library/stm32f4xx_tim.c **** 
1029:./Library/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1030:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
1031:./Library/stm32f4xx_tim.c ****    
1032:./Library/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1033:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
1034:./Library/stm32f4xx_tim.c ****   }
1035:./Library/stm32f4xx_tim.c ****   else
1036:./Library/stm32f4xx_tim.c ****   {
1037:./Library/stm32f4xx_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
1038:./Library/stm32f4xx_tim.c **** 
1039:./Library/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1040:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
1041:./Library/stm32f4xx_tim.c ****     
1042:./Library/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1043:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
1044:./Library/stm32f4xx_tim.c ****   }
1045:./Library/stm32f4xx_tim.c **** }
1046:./Library/stm32f4xx_tim.c **** 
1047:./Library/stm32f4xx_tim.c **** /**
1048:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
1049:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1050:./Library/stm32f4xx_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
1051:./Library/stm32f4xx_tim.c ****   * @retval None
1052:./Library/stm32f4xx_tim.c ****   */
1053:./Library/stm32f4xx_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
1054:./Library/stm32f4xx_tim.c **** {
1055:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1056:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
ARM GAS  /tmp/ccYkkzUL.s 			page 20


1057:./Library/stm32f4xx_tim.c **** 
1058:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare1 Register value */
1059:./Library/stm32f4xx_tim.c ****   TIMx->CCR1 = Compare1;
1060:./Library/stm32f4xx_tim.c **** }
1061:./Library/stm32f4xx_tim.c **** 
1062:./Library/stm32f4xx_tim.c **** /**
1063:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
1064:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1065:./Library/stm32f4xx_tim.c ****   *         peripheral.
1066:./Library/stm32f4xx_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
1067:./Library/stm32f4xx_tim.c ****   * @retval None
1068:./Library/stm32f4xx_tim.c ****   */
1069:./Library/stm32f4xx_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
1070:./Library/stm32f4xx_tim.c **** {
1071:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1072:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1073:./Library/stm32f4xx_tim.c **** 
1074:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare2 Register value */
1075:./Library/stm32f4xx_tim.c ****   TIMx->CCR2 = Compare2;
1076:./Library/stm32f4xx_tim.c **** }
1077:./Library/stm32f4xx_tim.c **** 
1078:./Library/stm32f4xx_tim.c **** /**
1079:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
1080:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1081:./Library/stm32f4xx_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
1082:./Library/stm32f4xx_tim.c ****   * @retval None
1083:./Library/stm32f4xx_tim.c ****   */
1084:./Library/stm32f4xx_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
1085:./Library/stm32f4xx_tim.c **** {
1086:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1087:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1088:./Library/stm32f4xx_tim.c **** 
1089:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare3 Register value */
1090:./Library/stm32f4xx_tim.c ****   TIMx->CCR3 = Compare3;
1091:./Library/stm32f4xx_tim.c **** }
1092:./Library/stm32f4xx_tim.c **** 
1093:./Library/stm32f4xx_tim.c **** /**
1094:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
1095:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1096:./Library/stm32f4xx_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
1097:./Library/stm32f4xx_tim.c ****   * @retval None
1098:./Library/stm32f4xx_tim.c ****   */
1099:./Library/stm32f4xx_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
1100:./Library/stm32f4xx_tim.c **** {
1101:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1102:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1103:./Library/stm32f4xx_tim.c **** 
1104:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare4 Register value */
1105:./Library/stm32f4xx_tim.c ****   TIMx->CCR4 = Compare4;
1106:./Library/stm32f4xx_tim.c **** }
1107:./Library/stm32f4xx_tim.c **** 
1108:./Library/stm32f4xx_tim.c **** /**
1109:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1110:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1111:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1112:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1113:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
ARM GAS  /tmp/ccYkkzUL.s 			page 21


1114:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1115:./Library/stm32f4xx_tim.c ****   * @retval None
1116:./Library/stm32f4xx_tim.c ****   */
1117:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1118:./Library/stm32f4xx_tim.c **** {
1119:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1120:./Library/stm32f4xx_tim.c **** 
1121:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1122:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1123:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1124:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1125:./Library/stm32f4xx_tim.c **** 
1126:./Library/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1127:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
1128:./Library/stm32f4xx_tim.c **** 
1129:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1130:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
1131:./Library/stm32f4xx_tim.c **** 
1132:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1133:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1134:./Library/stm32f4xx_tim.c **** }
1135:./Library/stm32f4xx_tim.c **** 
1136:./Library/stm32f4xx_tim.c **** /**
1137:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1138:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1139:./Library/stm32f4xx_tim.c ****   *         peripheral.
1140:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1141:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1142:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
1143:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1144:./Library/stm32f4xx_tim.c ****   * @retval None
1145:./Library/stm32f4xx_tim.c ****   */
1146:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1147:./Library/stm32f4xx_tim.c **** {
1148:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1149:./Library/stm32f4xx_tim.c **** 
1150:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1151:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1152:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1153:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1154:./Library/stm32f4xx_tim.c **** 
1155:./Library/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1156:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
1157:./Library/stm32f4xx_tim.c **** 
1158:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1159:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
1160:./Library/stm32f4xx_tim.c **** 
1161:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1162:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1163:./Library/stm32f4xx_tim.c **** }
1164:./Library/stm32f4xx_tim.c **** 
1165:./Library/stm32f4xx_tim.c **** /**
1166:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1167:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1168:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1169:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1170:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
ARM GAS  /tmp/ccYkkzUL.s 			page 22


1171:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1172:./Library/stm32f4xx_tim.c ****   * @retval None
1173:./Library/stm32f4xx_tim.c ****   */
1174:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1175:./Library/stm32f4xx_tim.c **** {
1176:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1177:./Library/stm32f4xx_tim.c **** 
1178:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1179:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1180:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1181:./Library/stm32f4xx_tim.c **** 
1182:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1183:./Library/stm32f4xx_tim.c **** 
1184:./Library/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1185:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
1186:./Library/stm32f4xx_tim.c **** 
1187:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1188:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
1189:./Library/stm32f4xx_tim.c **** 
1190:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1191:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1192:./Library/stm32f4xx_tim.c **** }
1193:./Library/stm32f4xx_tim.c **** 
1194:./Library/stm32f4xx_tim.c **** /**
1195:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1196:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1197:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1198:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1199:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
1200:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1201:./Library/stm32f4xx_tim.c ****   * @retval None
1202:./Library/stm32f4xx_tim.c ****   */
1203:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1204:./Library/stm32f4xx_tim.c **** {
1205:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1206:./Library/stm32f4xx_tim.c **** 
1207:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1208:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1209:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1210:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1211:./Library/stm32f4xx_tim.c **** 
1212:./Library/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1213:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
1214:./Library/stm32f4xx_tim.c **** 
1215:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1216:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
1217:./Library/stm32f4xx_tim.c **** 
1218:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1219:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1220:./Library/stm32f4xx_tim.c **** }
1221:./Library/stm32f4xx_tim.c **** 
1222:./Library/stm32f4xx_tim.c **** /**
1223:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1224:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1225:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1226:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1227:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
ARM GAS  /tmp/ccYkkzUL.s 			page 23


1228:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1229:./Library/stm32f4xx_tim.c ****   * @retval None
1230:./Library/stm32f4xx_tim.c ****   */
1231:./Library/stm32f4xx_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1232:./Library/stm32f4xx_tim.c **** {
1233:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1234:./Library/stm32f4xx_tim.c **** 
1235:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1236:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1237:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1238:./Library/stm32f4xx_tim.c **** 
1239:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1240:./Library/stm32f4xx_tim.c **** 
1241:./Library/stm32f4xx_tim.c ****   /* Reset the OC1PE Bit */
1242:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
1243:./Library/stm32f4xx_tim.c **** 
1244:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1245:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCPreload;
1246:./Library/stm32f4xx_tim.c **** 
1247:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1248:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1249:./Library/stm32f4xx_tim.c **** }
1250:./Library/stm32f4xx_tim.c **** 
1251:./Library/stm32f4xx_tim.c **** /**
1252:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1253:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1254:./Library/stm32f4xx_tim.c ****   *         peripheral.
1255:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1256:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1257:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1258:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1259:./Library/stm32f4xx_tim.c ****   * @retval None
1260:./Library/stm32f4xx_tim.c ****   */
1261:./Library/stm32f4xx_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1262:./Library/stm32f4xx_tim.c **** {
1263:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1264:./Library/stm32f4xx_tim.c **** 
1265:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1266:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1267:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1268:./Library/stm32f4xx_tim.c **** 
1269:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1270:./Library/stm32f4xx_tim.c **** 
1271:./Library/stm32f4xx_tim.c ****   /* Reset the OC2PE Bit */
1272:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
1273:./Library/stm32f4xx_tim.c **** 
1274:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1275:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
1276:./Library/stm32f4xx_tim.c **** 
1277:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1278:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1279:./Library/stm32f4xx_tim.c **** }
1280:./Library/stm32f4xx_tim.c **** 
1281:./Library/stm32f4xx_tim.c **** /**
1282:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1283:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1284:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
ARM GAS  /tmp/ccYkkzUL.s 			page 24


1285:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1286:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1287:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1288:./Library/stm32f4xx_tim.c ****   * @retval None
1289:./Library/stm32f4xx_tim.c ****   */
1290:./Library/stm32f4xx_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1291:./Library/stm32f4xx_tim.c **** {
1292:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1293:./Library/stm32f4xx_tim.c **** 
1294:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1295:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1296:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1297:./Library/stm32f4xx_tim.c **** 
1298:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1299:./Library/stm32f4xx_tim.c **** 
1300:./Library/stm32f4xx_tim.c ****   /* Reset the OC3PE Bit */
1301:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
1302:./Library/stm32f4xx_tim.c **** 
1303:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1304:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCPreload;
1305:./Library/stm32f4xx_tim.c **** 
1306:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1307:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1308:./Library/stm32f4xx_tim.c **** }
1309:./Library/stm32f4xx_tim.c **** 
1310:./Library/stm32f4xx_tim.c **** /**
1311:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1312:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1313:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1314:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1315:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1316:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1317:./Library/stm32f4xx_tim.c ****   * @retval None
1318:./Library/stm32f4xx_tim.c ****   */
1319:./Library/stm32f4xx_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1320:./Library/stm32f4xx_tim.c **** {
1321:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1322:./Library/stm32f4xx_tim.c **** 
1323:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1324:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1325:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1326:./Library/stm32f4xx_tim.c **** 
1327:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1328:./Library/stm32f4xx_tim.c **** 
1329:./Library/stm32f4xx_tim.c ****   /* Reset the OC4PE Bit */
1330:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
1331:./Library/stm32f4xx_tim.c **** 
1332:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1333:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
1334:./Library/stm32f4xx_tim.c **** 
1335:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1336:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1337:./Library/stm32f4xx_tim.c **** }
1338:./Library/stm32f4xx_tim.c **** 
1339:./Library/stm32f4xx_tim.c **** /**
1340:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1341:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
ARM GAS  /tmp/ccYkkzUL.s 			page 25


1342:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1343:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1344:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1345:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1346:./Library/stm32f4xx_tim.c ****   * @retval None
1347:./Library/stm32f4xx_tim.c ****   */
1348:./Library/stm32f4xx_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1349:./Library/stm32f4xx_tim.c **** {
1350:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1351:./Library/stm32f4xx_tim.c **** 
1352:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1353:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1354:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1355:./Library/stm32f4xx_tim.c **** 
1356:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1357:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1358:./Library/stm32f4xx_tim.c **** 
1359:./Library/stm32f4xx_tim.c ****   /* Reset the OC1FE Bit */
1360:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
1361:./Library/stm32f4xx_tim.c **** 
1362:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1363:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCFast;
1364:./Library/stm32f4xx_tim.c **** 
1365:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1366:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1367:./Library/stm32f4xx_tim.c **** }
1368:./Library/stm32f4xx_tim.c **** 
1369:./Library/stm32f4xx_tim.c **** /**
1370:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1371:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1372:./Library/stm32f4xx_tim.c ****   *         peripheral.
1373:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1374:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1375:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1376:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1377:./Library/stm32f4xx_tim.c ****   * @retval None
1378:./Library/stm32f4xx_tim.c ****   */
1379:./Library/stm32f4xx_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1380:./Library/stm32f4xx_tim.c **** {
1381:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1382:./Library/stm32f4xx_tim.c **** 
1383:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1384:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1385:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1386:./Library/stm32f4xx_tim.c **** 
1387:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1388:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1389:./Library/stm32f4xx_tim.c **** 
1390:./Library/stm32f4xx_tim.c ****   /* Reset the OC2FE Bit */
1391:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
1392:./Library/stm32f4xx_tim.c **** 
1393:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1394:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
1395:./Library/stm32f4xx_tim.c **** 
1396:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1397:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1398:./Library/stm32f4xx_tim.c **** }
ARM GAS  /tmp/ccYkkzUL.s 			page 26


1399:./Library/stm32f4xx_tim.c **** 
1400:./Library/stm32f4xx_tim.c **** /**
1401:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1402:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1403:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1404:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1405:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1406:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1407:./Library/stm32f4xx_tim.c ****   * @retval None
1408:./Library/stm32f4xx_tim.c ****   */
1409:./Library/stm32f4xx_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1410:./Library/stm32f4xx_tim.c **** {
1411:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1412:./Library/stm32f4xx_tim.c ****   
1413:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1414:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1415:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1416:./Library/stm32f4xx_tim.c **** 
1417:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1418:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1419:./Library/stm32f4xx_tim.c **** 
1420:./Library/stm32f4xx_tim.c ****   /* Reset the OC3FE Bit */
1421:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
1422:./Library/stm32f4xx_tim.c **** 
1423:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1424:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCFast;
1425:./Library/stm32f4xx_tim.c **** 
1426:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1427:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1428:./Library/stm32f4xx_tim.c **** }
1429:./Library/stm32f4xx_tim.c **** 
1430:./Library/stm32f4xx_tim.c **** /**
1431:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1432:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1433:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1434:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1435:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1436:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1437:./Library/stm32f4xx_tim.c ****   * @retval None
1438:./Library/stm32f4xx_tim.c ****   */
1439:./Library/stm32f4xx_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1440:./Library/stm32f4xx_tim.c **** {
1441:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1442:./Library/stm32f4xx_tim.c **** 
1443:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1444:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1445:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1446:./Library/stm32f4xx_tim.c **** 
1447:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1448:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1449:./Library/stm32f4xx_tim.c **** 
1450:./Library/stm32f4xx_tim.c ****   /* Reset the OC4FE Bit */
1451:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
1452:./Library/stm32f4xx_tim.c **** 
1453:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1454:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
1455:./Library/stm32f4xx_tim.c **** 
ARM GAS  /tmp/ccYkkzUL.s 			page 27


1456:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1457:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1458:./Library/stm32f4xx_tim.c **** }
1459:./Library/stm32f4xx_tim.c **** 
1460:./Library/stm32f4xx_tim.c **** /**
1461:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1462:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1463:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1464:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1465:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1466:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1467:./Library/stm32f4xx_tim.c ****   * @retval None
1468:./Library/stm32f4xx_tim.c ****   */
1469:./Library/stm32f4xx_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1470:./Library/stm32f4xx_tim.c **** {
1471:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1472:./Library/stm32f4xx_tim.c **** 
1473:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1474:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1475:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1476:./Library/stm32f4xx_tim.c **** 
1477:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1478:./Library/stm32f4xx_tim.c **** 
1479:./Library/stm32f4xx_tim.c ****   /* Reset the OC1CE Bit */
1480:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
1481:./Library/stm32f4xx_tim.c **** 
1482:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1483:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCClear;
1484:./Library/stm32f4xx_tim.c **** 
1485:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1486:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1487:./Library/stm32f4xx_tim.c **** }
1488:./Library/stm32f4xx_tim.c **** 
1489:./Library/stm32f4xx_tim.c **** /**
1490:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1491:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1492:./Library/stm32f4xx_tim.c ****   *         peripheral.
1493:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1494:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1495:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1496:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1497:./Library/stm32f4xx_tim.c ****   * @retval None
1498:./Library/stm32f4xx_tim.c ****   */
1499:./Library/stm32f4xx_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1500:./Library/stm32f4xx_tim.c **** {
1501:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1502:./Library/stm32f4xx_tim.c **** 
1503:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1504:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1505:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1506:./Library/stm32f4xx_tim.c **** 
1507:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1508:./Library/stm32f4xx_tim.c **** 
1509:./Library/stm32f4xx_tim.c ****   /* Reset the OC2CE Bit */
1510:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
1511:./Library/stm32f4xx_tim.c **** 
1512:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
ARM GAS  /tmp/ccYkkzUL.s 			page 28


1513:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
1514:./Library/stm32f4xx_tim.c **** 
1515:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1516:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1517:./Library/stm32f4xx_tim.c **** }
1518:./Library/stm32f4xx_tim.c **** 
1519:./Library/stm32f4xx_tim.c **** /**
1520:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1521:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1522:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1523:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1524:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1525:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1526:./Library/stm32f4xx_tim.c ****   * @retval None
1527:./Library/stm32f4xx_tim.c ****   */
1528:./Library/stm32f4xx_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1529:./Library/stm32f4xx_tim.c **** {
1530:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1531:./Library/stm32f4xx_tim.c **** 
1532:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1533:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1534:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1535:./Library/stm32f4xx_tim.c **** 
1536:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1537:./Library/stm32f4xx_tim.c **** 
1538:./Library/stm32f4xx_tim.c ****   /* Reset the OC3CE Bit */
1539:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
1540:./Library/stm32f4xx_tim.c **** 
1541:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1542:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCClear;
1543:./Library/stm32f4xx_tim.c **** 
1544:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1545:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1546:./Library/stm32f4xx_tim.c **** }
1547:./Library/stm32f4xx_tim.c **** 
1548:./Library/stm32f4xx_tim.c **** /**
1549:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1550:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1551:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1552:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1553:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1554:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1555:./Library/stm32f4xx_tim.c ****   * @retval None
1556:./Library/stm32f4xx_tim.c ****   */
1557:./Library/stm32f4xx_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1558:./Library/stm32f4xx_tim.c **** {
1559:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1560:./Library/stm32f4xx_tim.c **** 
1561:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1562:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1563:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1564:./Library/stm32f4xx_tim.c **** 
1565:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1566:./Library/stm32f4xx_tim.c **** 
1567:./Library/stm32f4xx_tim.c ****   /* Reset the OC4CE Bit */
1568:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
1569:./Library/stm32f4xx_tim.c **** 
ARM GAS  /tmp/ccYkkzUL.s 			page 29


1570:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1571:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
1572:./Library/stm32f4xx_tim.c **** 
1573:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1574:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1575:./Library/stm32f4xx_tim.c **** }
1576:./Library/stm32f4xx_tim.c **** 
1577:./Library/stm32f4xx_tim.c **** /**
1578:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1579:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1580:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1581:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1582:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1583:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1584:./Library/stm32f4xx_tim.c ****   * @retval None
1585:./Library/stm32f4xx_tim.c ****   */
1586:./Library/stm32f4xx_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1587:./Library/stm32f4xx_tim.c **** {
1588:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1589:./Library/stm32f4xx_tim.c **** 
1590:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1591:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1592:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1593:./Library/stm32f4xx_tim.c **** 
1594:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1595:./Library/stm32f4xx_tim.c **** 
1596:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC1P Bit */
1597:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
1598:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
1599:./Library/stm32f4xx_tim.c **** 
1600:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1601:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1602:./Library/stm32f4xx_tim.c **** }
1603:./Library/stm32f4xx_tim.c **** 
1604:./Library/stm32f4xx_tim.c **** /**
1605:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1606:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1607:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1608:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1609:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1610:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1611:./Library/stm32f4xx_tim.c ****   * @retval None
1612:./Library/stm32f4xx_tim.c ****   */
1613:./Library/stm32f4xx_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1614:./Library/stm32f4xx_tim.c **** {
1615:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1616:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1617:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1618:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1619:./Library/stm32f4xx_tim.c ****    
1620:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1621:./Library/stm32f4xx_tim.c **** 
1622:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC1NP Bit */
1623:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
1624:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
1625:./Library/stm32f4xx_tim.c **** 
1626:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
ARM GAS  /tmp/ccYkkzUL.s 			page 30


1627:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1628:./Library/stm32f4xx_tim.c **** }
1629:./Library/stm32f4xx_tim.c **** 
1630:./Library/stm32f4xx_tim.c **** /**
1631:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1632:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1633:./Library/stm32f4xx_tim.c ****   *         peripheral.
1634:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1635:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1636:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1637:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1638:./Library/stm32f4xx_tim.c ****   * @retval None
1639:./Library/stm32f4xx_tim.c ****   */
1640:./Library/stm32f4xx_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1641:./Library/stm32f4xx_tim.c **** {
1642:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1643:./Library/stm32f4xx_tim.c **** 
1644:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1645:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1646:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1647:./Library/stm32f4xx_tim.c **** 
1648:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1649:./Library/stm32f4xx_tim.c **** 
1650:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC2P Bit */
1651:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
1652:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
1653:./Library/stm32f4xx_tim.c **** 
1654:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1655:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1656:./Library/stm32f4xx_tim.c **** }
1657:./Library/stm32f4xx_tim.c **** 
1658:./Library/stm32f4xx_tim.c **** /**
1659:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1660:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1661:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1662:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1663:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1664:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1665:./Library/stm32f4xx_tim.c ****   * @retval None
1666:./Library/stm32f4xx_tim.c ****   */
1667:./Library/stm32f4xx_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1668:./Library/stm32f4xx_tim.c **** {
1669:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1670:./Library/stm32f4xx_tim.c **** 
1671:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1673:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1674:./Library/stm32f4xx_tim.c ****   
1675:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1676:./Library/stm32f4xx_tim.c **** 
1677:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC2NP Bit */
1678:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
1679:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
1680:./Library/stm32f4xx_tim.c **** 
1681:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1682:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1683:./Library/stm32f4xx_tim.c **** }
ARM GAS  /tmp/ccYkkzUL.s 			page 31


1684:./Library/stm32f4xx_tim.c **** 
1685:./Library/stm32f4xx_tim.c **** /**
1686:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1687:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1688:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1689:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1690:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1691:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1692:./Library/stm32f4xx_tim.c ****   * @retval None
1693:./Library/stm32f4xx_tim.c ****   */
1694:./Library/stm32f4xx_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1695:./Library/stm32f4xx_tim.c **** {
1696:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1697:./Library/stm32f4xx_tim.c **** 
1698:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1699:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1700:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1701:./Library/stm32f4xx_tim.c **** 
1702:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1703:./Library/stm32f4xx_tim.c **** 
1704:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC3P Bit */
1705:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
1706:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
1707:./Library/stm32f4xx_tim.c **** 
1708:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1709:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1710:./Library/stm32f4xx_tim.c **** }
1711:./Library/stm32f4xx_tim.c **** 
1712:./Library/stm32f4xx_tim.c **** /**
1713:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1714:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1715:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1716:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1717:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1718:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1719:./Library/stm32f4xx_tim.c ****   * @retval None
1720:./Library/stm32f4xx_tim.c ****   */
1721:./Library/stm32f4xx_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1722:./Library/stm32f4xx_tim.c **** {
1723:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1724:./Library/stm32f4xx_tim.c ****  
1725:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1726:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1727:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1728:./Library/stm32f4xx_tim.c ****     
1729:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1730:./Library/stm32f4xx_tim.c **** 
1731:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC3NP Bit */
1732:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
1733:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
1734:./Library/stm32f4xx_tim.c **** 
1735:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1736:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1737:./Library/stm32f4xx_tim.c **** }
1738:./Library/stm32f4xx_tim.c **** 
1739:./Library/stm32f4xx_tim.c **** /**
1740:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
ARM GAS  /tmp/ccYkkzUL.s 			page 32


1741:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1742:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1743:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1744:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1745:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1746:./Library/stm32f4xx_tim.c ****   * @retval None
1747:./Library/stm32f4xx_tim.c ****   */
1748:./Library/stm32f4xx_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1749:./Library/stm32f4xx_tim.c **** {
1750:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1751:./Library/stm32f4xx_tim.c **** 
1752:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1754:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1755:./Library/stm32f4xx_tim.c **** 
1756:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1757:./Library/stm32f4xx_tim.c **** 
1758:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC4P Bit */
1759:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
1760:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
1761:./Library/stm32f4xx_tim.c **** 
1762:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1763:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1764:./Library/stm32f4xx_tim.c **** }
1765:./Library/stm32f4xx_tim.c **** 
1766:./Library/stm32f4xx_tim.c **** /**
1767:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1768:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1769:./Library/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1770:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1771:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1772:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1773:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1774:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1775:./Library/stm32f4xx_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1776:./Library/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1777:./Library/stm32f4xx_tim.c ****   * @retval None
1778:./Library/stm32f4xx_tim.c ****   */
1779:./Library/stm32f4xx_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1780:./Library/stm32f4xx_tim.c **** {
1781:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
1782:./Library/stm32f4xx_tim.c **** 
1783:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1784:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
1785:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1786:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1787:./Library/stm32f4xx_tim.c **** 
1788:./Library/stm32f4xx_tim.c ****   tmp = CCER_CCE_SET << TIM_Channel;
1789:./Library/stm32f4xx_tim.c **** 
1790:./Library/stm32f4xx_tim.c ****   /* Reset the CCxE Bit */
1791:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
1792:./Library/stm32f4xx_tim.c **** 
1793:./Library/stm32f4xx_tim.c ****   /* Set or reset the CCxE Bit */ 
1794:./Library/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
1795:./Library/stm32f4xx_tim.c **** }
1796:./Library/stm32f4xx_tim.c **** 
1797:./Library/stm32f4xx_tim.c **** /**
ARM GAS  /tmp/ccYkkzUL.s 			page 33


1798:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1799:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1800:./Library/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1801:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1802:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1803:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1804:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1805:./Library/stm32f4xx_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
1806:./Library/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
1807:./Library/stm32f4xx_tim.c ****   * @retval None
1808:./Library/stm32f4xx_tim.c ****   */
1809:./Library/stm32f4xx_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
1810:./Library/stm32f4xx_tim.c **** {
1811:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
1812:./Library/stm32f4xx_tim.c **** 
1813:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1814:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1815:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
1816:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
1817:./Library/stm32f4xx_tim.c **** 
1818:./Library/stm32f4xx_tim.c ****   tmp = CCER_CCNE_SET << TIM_Channel;
1819:./Library/stm32f4xx_tim.c **** 
1820:./Library/stm32f4xx_tim.c ****   /* Reset the CCxNE Bit */
1821:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
1822:./Library/stm32f4xx_tim.c **** 
1823:./Library/stm32f4xx_tim.c ****   /* Set or reset the CCxNE Bit */ 
1824:./Library/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
1825:./Library/stm32f4xx_tim.c **** }
1826:./Library/stm32f4xx_tim.c **** /**
1827:./Library/stm32f4xx_tim.c ****   * @}
1828:./Library/stm32f4xx_tim.c ****   */
1829:./Library/stm32f4xx_tim.c **** 
1830:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group3 Input Capture management functions
1831:./Library/stm32f4xx_tim.c ****  *  @brief    Input Capture management functions 
1832:./Library/stm32f4xx_tim.c ****  *
1833:./Library/stm32f4xx_tim.c **** @verbatim   
1834:./Library/stm32f4xx_tim.c ****  ===============================================================================
1835:./Library/stm32f4xx_tim.c ****                   ##### Input Capture management functions #####
1836:./Library/stm32f4xx_tim.c ****  ===============================================================================  
1837:./Library/stm32f4xx_tim.c ****          
1838:./Library/stm32f4xx_tim.c ****             ##### TIM Driver: how to use it in Input Capture Mode #####
1839:./Library/stm32f4xx_tim.c ****  ===============================================================================
1840:./Library/stm32f4xx_tim.c ****     [..]    
1841:./Library/stm32f4xx_tim.c ****     To use the Timer in Input Capture mode, the following steps are mandatory:
1842:./Library/stm32f4xx_tim.c ****        
1843:./Library/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
1844:./Library/stm32f4xx_tim.c ****           function
1845:./Library/stm32f4xx_tim.c ****        
1846:./Library/stm32f4xx_tim.c ****       (#) Configure the TIM pins by configuring the corresponding GPIO pins
1847:./Library/stm32f4xx_tim.c ****        
1848:./Library/stm32f4xx_tim.c ****       (#) Configure the Time base unit as described in the first part of this driver,
1849:./Library/stm32f4xx_tim.c ****           if needed, else the Timer will run with the default configuration:
1850:./Library/stm32f4xx_tim.c ****         (++) Autoreload value = 0xFFFF
1851:./Library/stm32f4xx_tim.c ****         (++) Prescaler value = 0x0000
1852:./Library/stm32f4xx_tim.c ****         (++) Counter mode = Up counting
1853:./Library/stm32f4xx_tim.c ****         (++) Clock Division = TIM_CKD_DIV1
1854:./Library/stm32f4xx_tim.c ****           
ARM GAS  /tmp/ccYkkzUL.s 			page 34


1855:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_ICInitStruct with the desired parameters including:
1856:./Library/stm32f4xx_tim.c ****         (++) TIM Channel: TIM_Channel
1857:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture polarity: TIM_ICPolarity
1858:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture selection: TIM_ICSelection
1859:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture Prescaler: TIM_ICPrescaler
1860:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture filter value: TIM_ICFilter
1861:./Library/stm32f4xx_tim.c ****        
1862:./Library/stm32f4xx_tim.c ****       (#) Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired channel 
1863:./Library/stm32f4xx_tim.c ****           with the corresponding configuration and to measure only frequency 
1864:./Library/stm32f4xx_tim.c ****           or duty cycle of the input signal, or, Call TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) 
1865:./Library/stm32f4xx_tim.c ****           to configure the desired channels with the corresponding configuration 
1866:./Library/stm32f4xx_tim.c ****           and to measure the frequency and the duty cycle of the input signal
1867:./Library/stm32f4xx_tim.c ****           
1868:./Library/stm32f4xx_tim.c ****       (#) Enable the NVIC or the DMA to read the measured frequency. 
1869:./Library/stm32f4xx_tim.c ****           
1870:./Library/stm32f4xx_tim.c ****       (#) Enable the corresponding interrupt (or DMA request) to read the Captured 
1871:./Library/stm32f4xx_tim.c ****           value, using the function TIM_ITConfig(TIMx, TIM_IT_CCx) 
1872:./Library/stm32f4xx_tim.c ****           (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)) 
1873:./Library/stm32f4xx_tim.c ****        
1874:./Library/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
1875:./Library/stm32f4xx_tim.c ****        
1876:./Library/stm32f4xx_tim.c ****       (#) Use TIM_GetCapturex(TIMx); to read the captured value.
1877:./Library/stm32f4xx_tim.c ****        
1878:./Library/stm32f4xx_tim.c ****       -@- All other functions can be used separately to modify, if needed,
1879:./Library/stm32f4xx_tim.c ****           a specific feature of the Timer. 
1880:./Library/stm32f4xx_tim.c **** 
1881:./Library/stm32f4xx_tim.c **** @endverbatim
1882:./Library/stm32f4xx_tim.c ****   * @{
1883:./Library/stm32f4xx_tim.c ****   */
1884:./Library/stm32f4xx_tim.c **** 
1885:./Library/stm32f4xx_tim.c **** /**
1886:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified parameters
1887:./Library/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct.
1888:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1889:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1890:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1891:./Library/stm32f4xx_tim.c ****   * @retval None
1892:./Library/stm32f4xx_tim.c ****   */
1893:./Library/stm32f4xx_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1894:./Library/stm32f4xx_tim.c **** {
1895:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1896:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1897:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
1898:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
1899:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
1900:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
1901:./Library/stm32f4xx_tim.c ****   
1902:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
1903:./Library/stm32f4xx_tim.c ****   {
1904:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
1905:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1906:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1907:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1908:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1909:./Library/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1910:./Library/stm32f4xx_tim.c ****   }
1911:./Library/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
ARM GAS  /tmp/ccYkkzUL.s 			page 35


1912:./Library/stm32f4xx_tim.c ****   {
1913:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
1914:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1915:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1916:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1917:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1918:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1919:./Library/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1920:./Library/stm32f4xx_tim.c ****   }
1921:./Library/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
1922:./Library/stm32f4xx_tim.c ****   {
1923:./Library/stm32f4xx_tim.c ****     /* TI3 Configuration */
1924:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1925:./Library/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
1926:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1927:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1928:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1929:./Library/stm32f4xx_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1930:./Library/stm32f4xx_tim.c ****   }
1931:./Library/stm32f4xx_tim.c ****   else
1932:./Library/stm32f4xx_tim.c ****   {
1933:./Library/stm32f4xx_tim.c ****     /* TI4 Configuration */
1934:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1935:./Library/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1936:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1937:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1938:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1939:./Library/stm32f4xx_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1940:./Library/stm32f4xx_tim.c ****   }
1941:./Library/stm32f4xx_tim.c **** }
1942:./Library/stm32f4xx_tim.c **** 
1943:./Library/stm32f4xx_tim.c **** /**
1944:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
1945:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
1946:./Library/stm32f4xx_tim.c ****   *         be initialized.
1947:./Library/stm32f4xx_tim.c ****   * @retval None
1948:./Library/stm32f4xx_tim.c ****   */
1949:./Library/stm32f4xx_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
1950:./Library/stm32f4xx_tim.c **** {
1951:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
1952:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
1953:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
1954:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
1955:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
1956:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
1957:./Library/stm32f4xx_tim.c **** }
1958:./Library/stm32f4xx_tim.c **** 
1959:./Library/stm32f4xx_tim.c **** /**
1960:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIM peripheral according to the specified parameters
1961:./Library/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct to measure an external PWM signal.
1962:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5,8, 9 or 12 to select the TIM 
1963:./Library/stm32f4xx_tim.c ****   *         peripheral.
1964:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1965:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1966:./Library/stm32f4xx_tim.c ****   * @retval None
1967:./Library/stm32f4xx_tim.c ****   */
1968:./Library/stm32f4xx_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
ARM GAS  /tmp/ccYkkzUL.s 			page 36


1969:./Library/stm32f4xx_tim.c **** {
1970:./Library/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
1971:./Library/stm32f4xx_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
1972:./Library/stm32f4xx_tim.c **** 
1973:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1974:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1975:./Library/stm32f4xx_tim.c **** 
1976:./Library/stm32f4xx_tim.c ****   /* Select the Opposite Input Polarity */
1977:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
1978:./Library/stm32f4xx_tim.c ****   {
1979:./Library/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
1980:./Library/stm32f4xx_tim.c ****   }
1981:./Library/stm32f4xx_tim.c ****   else
1982:./Library/stm32f4xx_tim.c ****   {
1983:./Library/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
1984:./Library/stm32f4xx_tim.c ****   }
1985:./Library/stm32f4xx_tim.c ****   /* Select the Opposite Input */
1986:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
1987:./Library/stm32f4xx_tim.c ****   {
1988:./Library/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
1989:./Library/stm32f4xx_tim.c ****   }
1990:./Library/stm32f4xx_tim.c ****   else
1991:./Library/stm32f4xx_tim.c ****   {
1992:./Library/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
1993:./Library/stm32f4xx_tim.c ****   }
1994:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
1995:./Library/stm32f4xx_tim.c ****   {
1996:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
1997:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
1998:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1999:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2000:./Library/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2001:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
2002:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
2003:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2004:./Library/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2005:./Library/stm32f4xx_tim.c ****   }
2006:./Library/stm32f4xx_tim.c ****   else
2007:./Library/stm32f4xx_tim.c ****   { 
2008:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
2009:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
2010:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
2011:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2012:./Library/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2013:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
2014:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
2015:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2016:./Library/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2017:./Library/stm32f4xx_tim.c ****   }
2018:./Library/stm32f4xx_tim.c **** }
2019:./Library/stm32f4xx_tim.c **** 
2020:./Library/stm32f4xx_tim.c **** /**
2021:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2022:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2023:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 1 Register value.
2024:./Library/stm32f4xx_tim.c ****   */
2025:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
ARM GAS  /tmp/ccYkkzUL.s 			page 37


2026:./Library/stm32f4xx_tim.c **** {
2027:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2028:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2029:./Library/stm32f4xx_tim.c **** 
2030:./Library/stm32f4xx_tim.c ****   /* Get the Capture 1 Register value */
2031:./Library/stm32f4xx_tim.c ****   return TIMx->CCR1;
2032:./Library/stm32f4xx_tim.c **** }
2033:./Library/stm32f4xx_tim.c **** 
2034:./Library/stm32f4xx_tim.c **** /**
2035:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2036:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2037:./Library/stm32f4xx_tim.c ****   *         peripheral.
2038:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 2 Register value.
2039:./Library/stm32f4xx_tim.c ****   */
2040:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2041:./Library/stm32f4xx_tim.c **** {
2042:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2043:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2044:./Library/stm32f4xx_tim.c **** 
2045:./Library/stm32f4xx_tim.c ****   /* Get the Capture 2 Register value */
2046:./Library/stm32f4xx_tim.c ****   return TIMx->CCR2;
2047:./Library/stm32f4xx_tim.c **** }
2048:./Library/stm32f4xx_tim.c **** 
2049:./Library/stm32f4xx_tim.c **** /**
2050:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2051:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2052:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 3 Register value.
2053:./Library/stm32f4xx_tim.c ****   */
2054:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2055:./Library/stm32f4xx_tim.c **** {
2056:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2057:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2058:./Library/stm32f4xx_tim.c **** 
2059:./Library/stm32f4xx_tim.c ****   /* Get the Capture 3 Register value */
2060:./Library/stm32f4xx_tim.c ****   return TIMx->CCR3;
2061:./Library/stm32f4xx_tim.c **** }
2062:./Library/stm32f4xx_tim.c **** 
2063:./Library/stm32f4xx_tim.c **** /**
2064:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2065:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2066:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 4 Register value.
2067:./Library/stm32f4xx_tim.c ****   */
2068:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2069:./Library/stm32f4xx_tim.c **** {
2070:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2071:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2072:./Library/stm32f4xx_tim.c **** 
2073:./Library/stm32f4xx_tim.c ****   /* Get the Capture 4 Register value */
2074:./Library/stm32f4xx_tim.c ****   return TIMx->CCR4;
2075:./Library/stm32f4xx_tim.c **** }
2076:./Library/stm32f4xx_tim.c **** 
2077:./Library/stm32f4xx_tim.c **** /**
2078:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2079:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2080:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2081:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2082:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
ARM GAS  /tmp/ccYkkzUL.s 			page 38


2083:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2084:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2085:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2086:./Library/stm32f4xx_tim.c ****   * @retval None
2087:./Library/stm32f4xx_tim.c ****   */
2088:./Library/stm32f4xx_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2089:./Library/stm32f4xx_tim.c **** {
2090:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2091:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2092:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2093:./Library/stm32f4xx_tim.c **** 
2094:./Library/stm32f4xx_tim.c ****   /* Reset the IC1PSC Bits */
2095:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
2096:./Library/stm32f4xx_tim.c **** 
2097:./Library/stm32f4xx_tim.c ****   /* Set the IC1PSC value */
2098:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
2099:./Library/stm32f4xx_tim.c **** }
2100:./Library/stm32f4xx_tim.c **** 
2101:./Library/stm32f4xx_tim.c **** /**
2102:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2103:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2104:./Library/stm32f4xx_tim.c ****   *         peripheral.
2105:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2106:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2107:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2108:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2109:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2110:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2111:./Library/stm32f4xx_tim.c ****   * @retval None
2112:./Library/stm32f4xx_tim.c ****   */
2113:./Library/stm32f4xx_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2114:./Library/stm32f4xx_tim.c **** {
2115:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2116:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2117:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2118:./Library/stm32f4xx_tim.c **** 
2119:./Library/stm32f4xx_tim.c ****   /* Reset the IC2PSC Bits */
2120:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
2121:./Library/stm32f4xx_tim.c **** 
2122:./Library/stm32f4xx_tim.c ****   /* Set the IC2PSC value */
2123:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
2124:./Library/stm32f4xx_tim.c **** }
2125:./Library/stm32f4xx_tim.c **** 
2126:./Library/stm32f4xx_tim.c **** /**
2127:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2128:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2129:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2130:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2131:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2132:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2133:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2134:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2135:./Library/stm32f4xx_tim.c ****   * @retval None
2136:./Library/stm32f4xx_tim.c ****   */
2137:./Library/stm32f4xx_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2138:./Library/stm32f4xx_tim.c **** {
2139:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /tmp/ccYkkzUL.s 			page 39


2140:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2141:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2142:./Library/stm32f4xx_tim.c **** 
2143:./Library/stm32f4xx_tim.c ****   /* Reset the IC3PSC Bits */
2144:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
2145:./Library/stm32f4xx_tim.c **** 
2146:./Library/stm32f4xx_tim.c ****   /* Set the IC3PSC value */
2147:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
2148:./Library/stm32f4xx_tim.c **** }
2149:./Library/stm32f4xx_tim.c **** 
2150:./Library/stm32f4xx_tim.c **** /**
2151:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2152:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2153:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2154:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2155:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2156:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2157:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2158:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2159:./Library/stm32f4xx_tim.c ****   * @retval None
2160:./Library/stm32f4xx_tim.c ****   */
2161:./Library/stm32f4xx_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2162:./Library/stm32f4xx_tim.c **** {  
2163:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2164:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2165:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2166:./Library/stm32f4xx_tim.c **** 
2167:./Library/stm32f4xx_tim.c ****   /* Reset the IC4PSC Bits */
2168:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
2169:./Library/stm32f4xx_tim.c **** 
2170:./Library/stm32f4xx_tim.c ****   /* Set the IC4PSC value */
2171:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
2172:./Library/stm32f4xx_tim.c **** }
2173:./Library/stm32f4xx_tim.c **** /**
2174:./Library/stm32f4xx_tim.c ****   * @}
2175:./Library/stm32f4xx_tim.c ****   */
2176:./Library/stm32f4xx_tim.c **** 
2177:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group4 Advanced-control timers (TIM1 and TIM8) specific features
2178:./Library/stm32f4xx_tim.c ****  *  @brief   Advanced-control timers (TIM1 and TIM8) specific features
2179:./Library/stm32f4xx_tim.c ****  *
2180:./Library/stm32f4xx_tim.c **** @verbatim   
2181:./Library/stm32f4xx_tim.c ****  ===============================================================================
2182:./Library/stm32f4xx_tim.c ****       ##### Advanced-control timers (TIM1 and TIM8) specific features #####
2183:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2184:./Library/stm32f4xx_tim.c ****         
2185:./Library/stm32f4xx_tim.c ****              ##### TIM Driver: how to use the Break feature #####
2186:./Library/stm32f4xx_tim.c ****  ===============================================================================
2187:./Library/stm32f4xx_tim.c ****     [..] 
2188:./Library/stm32f4xx_tim.c ****     After configuring the Timer channel(s) in the appropriate Output Compare mode: 
2189:./Library/stm32f4xx_tim.c ****                          
2190:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_BDTRInitStruct with the desired parameters for the Timer
2191:./Library/stm32f4xx_tim.c ****           Break Polarity, dead time, Lock level, the OSSI/OSSR State and the 
2192:./Library/stm32f4xx_tim.c ****           AOE(automatic output enable).
2193:./Library/stm32f4xx_tim.c ****                
2194:./Library/stm32f4xx_tim.c ****       (#) Call TIM_BDTRConfig(TIMx, &TIM_BDTRInitStruct) to configure the Timer
2195:./Library/stm32f4xx_tim.c ****           
2196:./Library/stm32f4xx_tim.c ****       (#) Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) 
ARM GAS  /tmp/ccYkkzUL.s 			page 40


2197:./Library/stm32f4xx_tim.c ****           
2198:./Library/stm32f4xx_tim.c ****       (#) Once the break even occurs, the Timer's output signals are put in reset
2199:./Library/stm32f4xx_tim.c ****           state or in a known state (according to the configuration made in
2200:./Library/stm32f4xx_tim.c ****           TIM_BDTRConfig() function).
2201:./Library/stm32f4xx_tim.c **** 
2202:./Library/stm32f4xx_tim.c **** @endverbatim
2203:./Library/stm32f4xx_tim.c ****   * @{
2204:./Library/stm32f4xx_tim.c ****   */
2205:./Library/stm32f4xx_tim.c **** 
2206:./Library/stm32f4xx_tim.c **** /**
2207:./Library/stm32f4xx_tim.c ****   * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
2208:./Library/stm32f4xx_tim.c ****   *         and the AOE(automatic output enable).
2209:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
2210:./Library/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
2211:./Library/stm32f4xx_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
2212:./Library/stm32f4xx_tim.c ****   * @retval None
2213:./Library/stm32f4xx_tim.c ****   */
2214:./Library/stm32f4xx_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
2215:./Library/stm32f4xx_tim.c **** {
2216:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2217:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2218:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
2219:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
2220:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
2221:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
2222:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
2223:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
2224:./Library/stm32f4xx_tim.c **** 
2225:./Library/stm32f4xx_tim.c ****   /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
2226:./Library/stm32f4xx_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
2227:./Library/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
2228:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
2229:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
2230:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
2231:./Library/stm32f4xx_tim.c **** }
2232:./Library/stm32f4xx_tim.c **** 
2233:./Library/stm32f4xx_tim.c **** /**
2234:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
2235:./Library/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
2236:./Library/stm32f4xx_tim.c ****   *         will be initialized.
2237:./Library/stm32f4xx_tim.c ****   * @retval None
2238:./Library/stm32f4xx_tim.c ****   */
2239:./Library/stm32f4xx_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
2240:./Library/stm32f4xx_tim.c **** {
2241:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
2242:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
2243:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
2244:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
2245:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
2246:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
2247:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
2248:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
2249:./Library/stm32f4xx_tim.c **** }
2250:./Library/stm32f4xx_tim.c **** 
2251:./Library/stm32f4xx_tim.c **** /**
2252:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
2253:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIMx peripheral.
ARM GAS  /tmp/ccYkkzUL.s 			page 41


2254:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
2255:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2256:./Library/stm32f4xx_tim.c ****   * @retval None
2257:./Library/stm32f4xx_tim.c ****   */
2258:./Library/stm32f4xx_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
2259:./Library/stm32f4xx_tim.c **** {
2260:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2261:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2262:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2263:./Library/stm32f4xx_tim.c **** 
2264:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2265:./Library/stm32f4xx_tim.c ****   {
2266:./Library/stm32f4xx_tim.c ****     /* Enable the TIM Main Output */
2267:./Library/stm32f4xx_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
2268:./Library/stm32f4xx_tim.c ****   }
2269:./Library/stm32f4xx_tim.c ****   else
2270:./Library/stm32f4xx_tim.c ****   {
2271:./Library/stm32f4xx_tim.c ****     /* Disable the TIM Main Output */
2272:./Library/stm32f4xx_tim.c ****     TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
2273:./Library/stm32f4xx_tim.c ****   }  
2274:./Library/stm32f4xx_tim.c **** }
2275:./Library/stm32f4xx_tim.c **** 
2276:./Library/stm32f4xx_tim.c **** /**
2277:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
2278:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2279:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the Commutation event.
2280:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2281:./Library/stm32f4xx_tim.c ****   * @retval None
2282:./Library/stm32f4xx_tim.c ****   */
2283:./Library/stm32f4xx_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
2284:./Library/stm32f4xx_tim.c **** {
2285:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2286:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2287:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2288:./Library/stm32f4xx_tim.c **** 
2289:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2290:./Library/stm32f4xx_tim.c ****   {
2291:./Library/stm32f4xx_tim.c ****     /* Set the COM Bit */
2292:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
2293:./Library/stm32f4xx_tim.c ****   }
2294:./Library/stm32f4xx_tim.c ****   else
2295:./Library/stm32f4xx_tim.c ****   {
2296:./Library/stm32f4xx_tim.c ****     /* Reset the COM Bit */
2297:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
2298:./Library/stm32f4xx_tim.c ****   }
2299:./Library/stm32f4xx_tim.c **** }
2300:./Library/stm32f4xx_tim.c **** 
2301:./Library/stm32f4xx_tim.c **** /**
2302:./Library/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
2303:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2304:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
2305:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2306:./Library/stm32f4xx_tim.c ****   * @retval None
2307:./Library/stm32f4xx_tim.c ****   */
2308:./Library/stm32f4xx_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
2309:./Library/stm32f4xx_tim.c **** { 
2310:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /tmp/ccYkkzUL.s 			page 42


2311:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2312:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2313:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2314:./Library/stm32f4xx_tim.c ****   {
2315:./Library/stm32f4xx_tim.c ****     /* Set the CCPC Bit */
2316:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
2317:./Library/stm32f4xx_tim.c ****   }
2318:./Library/stm32f4xx_tim.c ****   else
2319:./Library/stm32f4xx_tim.c ****   {
2320:./Library/stm32f4xx_tim.c ****     /* Reset the CCPC Bit */
2321:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
2322:./Library/stm32f4xx_tim.c ****   }
2323:./Library/stm32f4xx_tim.c **** }
2324:./Library/stm32f4xx_tim.c **** /**
2325:./Library/stm32f4xx_tim.c ****   * @}
2326:./Library/stm32f4xx_tim.c ****   */
2327:./Library/stm32f4xx_tim.c **** 
2328:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group5 Interrupts DMA and flags management functions
2329:./Library/stm32f4xx_tim.c ****  *  @brief    Interrupts, DMA and flags management functions 
2330:./Library/stm32f4xx_tim.c ****  *
2331:./Library/stm32f4xx_tim.c **** @verbatim   
2332:./Library/stm32f4xx_tim.c ****  ===============================================================================
2333:./Library/stm32f4xx_tim.c ****           ##### Interrupts, DMA and flags management functions #####
2334:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2335:./Library/stm32f4xx_tim.c **** 
2336:./Library/stm32f4xx_tim.c **** @endverbatim
2337:./Library/stm32f4xx_tim.c ****   * @{
2338:./Library/stm32f4xx_tim.c ****   */
2339:./Library/stm32f4xx_tim.c **** 
2340:./Library/stm32f4xx_tim.c **** /**
2341:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
2342:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
2343:./Library/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
2344:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2345:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2346:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2347:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2348:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2349:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2350:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2351:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2352:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2353:./Library/stm32f4xx_tim.c ****   *  
2354:./Library/stm32f4xx_tim.c ****   * @note   For TIM6 and TIM7 only the parameter TIM_IT_Update can be used
2355:./Library/stm32f4xx_tim.c ****   * @note   For TIM9 and TIM12 only one of the following parameters can be used: TIM_IT_Update,
2356:./Library/stm32f4xx_tim.c ****   *          TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. 
2357:./Library/stm32f4xx_tim.c ****   * @note   For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can
2358:./Library/stm32f4xx_tim.c ****   *          be used: TIM_IT_Update or TIM_IT_CC1   
2359:./Library/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break can be used only with TIM1 and TIM8 
2360:./Library/stm32f4xx_tim.c ****   *        
2361:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM interrupts.
2362:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2363:./Library/stm32f4xx_tim.c ****   * @retval None
2364:./Library/stm32f4xx_tim.c ****   */
2365:./Library/stm32f4xx_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
2366:./Library/stm32f4xx_tim.c **** {  
2367:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /tmp/ccYkkzUL.s 			page 43


2368:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2369:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2370:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2371:./Library/stm32f4xx_tim.c ****   
2372:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2373:./Library/stm32f4xx_tim.c ****   {
2374:./Library/stm32f4xx_tim.c ****     /* Enable the Interrupt sources */
2375:./Library/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_IT;
2376:./Library/stm32f4xx_tim.c ****   }
2377:./Library/stm32f4xx_tim.c ****   else
2378:./Library/stm32f4xx_tim.c ****   {
2379:./Library/stm32f4xx_tim.c ****     /* Disable the Interrupt sources */
2380:./Library/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
2381:./Library/stm32f4xx_tim.c ****   }
2382:./Library/stm32f4xx_tim.c **** }
2383:./Library/stm32f4xx_tim.c **** 
2384:./Library/stm32f4xx_tim.c **** /**
2385:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
2386:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2387:./Library/stm32f4xx_tim.c ****   * @param  TIM_EventSource: specifies the event source.
2388:./Library/stm32f4xx_tim.c ****   *          This parameter can be one or more of the following values:	   
2389:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Update: Timer update Event source
2390:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
2391:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
2392:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
2393:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
2394:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_COM: Timer COM event source  
2395:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Trigger: Timer Trigger Event source
2396:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Break: Timer Break event source
2397:./Library/stm32f4xx_tim.c ****   * 
2398:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can only generate an update event. 
2399:./Library/stm32f4xx_tim.c ****   * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
2400:./Library/stm32f4xx_tim.c ****   *        
2401:./Library/stm32f4xx_tim.c ****   * @retval None
2402:./Library/stm32f4xx_tim.c ****   */
2403:./Library/stm32f4xx_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
2404:./Library/stm32f4xx_tim.c **** { 
2405:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2406:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2407:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
2408:./Library/stm32f4xx_tim.c ****  
2409:./Library/stm32f4xx_tim.c ****   /* Set the event sources */
2410:./Library/stm32f4xx_tim.c ****   TIMx->EGR = TIM_EventSource;
2411:./Library/stm32f4xx_tim.c **** }
2412:./Library/stm32f4xx_tim.c **** 
2413:./Library/stm32f4xx_tim.c **** /**
2414:./Library/stm32f4xx_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2415:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2416:./Library/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2417:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2418:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2419:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2420:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2421:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2422:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2423:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2424:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
ARM GAS  /tmp/ccYkkzUL.s 			page 44


2425:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2426:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2427:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2428:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2429:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2430:./Library/stm32f4xx_tim.c ****   *
2431:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2432:./Library/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
2433:./Library/stm32f4xx_tim.c ****   *
2434:./Library/stm32f4xx_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2435:./Library/stm32f4xx_tim.c ****   */
2436:./Library/stm32f4xx_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2437:./Library/stm32f4xx_tim.c **** { 
2438:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
2439:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2440:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2441:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2442:./Library/stm32f4xx_tim.c **** 
2443:./Library/stm32f4xx_tim.c ****   
2444:./Library/stm32f4xx_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
2445:./Library/stm32f4xx_tim.c ****   {
2446:./Library/stm32f4xx_tim.c ****     bitstatus = SET;
2447:./Library/stm32f4xx_tim.c ****   }
2448:./Library/stm32f4xx_tim.c ****   else
2449:./Library/stm32f4xx_tim.c ****   {
2450:./Library/stm32f4xx_tim.c ****     bitstatus = RESET;
2451:./Library/stm32f4xx_tim.c ****   }
2452:./Library/stm32f4xx_tim.c ****   return bitstatus;
2453:./Library/stm32f4xx_tim.c **** }
2454:./Library/stm32f4xx_tim.c **** 
2455:./Library/stm32f4xx_tim.c **** /**
2456:./Library/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's pending flags.
2457:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2458:./Library/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2459:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2460:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2461:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2462:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2463:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2464:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2465:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2466:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2467:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2468:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2469:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2470:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2471:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2472:./Library/stm32f4xx_tim.c ****   *
2473:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2474:./Library/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
2475:./Library/stm32f4xx_tim.c ****   *    
2476:./Library/stm32f4xx_tim.c ****   * @retval None
2477:./Library/stm32f4xx_tim.c ****   */
2478:./Library/stm32f4xx_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2479:./Library/stm32f4xx_tim.c **** {  
2480:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2481:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
ARM GAS  /tmp/ccYkkzUL.s 			page 45


2482:./Library/stm32f4xx_tim.c ****    
2483:./Library/stm32f4xx_tim.c ****   /* Clear the flags */
2484:./Library/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
2485:./Library/stm32f4xx_tim.c **** }
2486:./Library/stm32f4xx_tim.c **** 
2487:./Library/stm32f4xx_tim.c **** /**
2488:./Library/stm32f4xx_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2489:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2490:./Library/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2491:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2492:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2493:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2494:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2495:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2496:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2497:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2498:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2499:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2500:./Library/stm32f4xx_tim.c ****   *
2501:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2502:./Library/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2503:./Library/stm32f4xx_tim.c ****   *     
2504:./Library/stm32f4xx_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2505:./Library/stm32f4xx_tim.c ****   */
2506:./Library/stm32f4xx_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2507:./Library/stm32f4xx_tim.c **** {
2508:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
2509:./Library/stm32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
2510:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2511:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2512:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2513:./Library/stm32f4xx_tim.c ****    
2514:./Library/stm32f4xx_tim.c ****   itstatus = TIMx->SR & TIM_IT;
2515:./Library/stm32f4xx_tim.c ****   
2516:./Library/stm32f4xx_tim.c ****   itenable = TIMx->DIER & TIM_IT;
2517:./Library/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
2518:./Library/stm32f4xx_tim.c ****   {
2519:./Library/stm32f4xx_tim.c ****     bitstatus = SET;
2520:./Library/stm32f4xx_tim.c ****   }
2521:./Library/stm32f4xx_tim.c ****   else
2522:./Library/stm32f4xx_tim.c ****   {
2523:./Library/stm32f4xx_tim.c ****     bitstatus = RESET;
2524:./Library/stm32f4xx_tim.c ****   }
2525:./Library/stm32f4xx_tim.c ****   return bitstatus;
2526:./Library/stm32f4xx_tim.c **** }
2527:./Library/stm32f4xx_tim.c **** 
2528:./Library/stm32f4xx_tim.c **** /**
2529:./Library/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2530:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2531:./Library/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2532:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2533:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM1 update Interrupt source
2534:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2535:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2536:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2537:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2538:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
ARM GAS  /tmp/ccYkkzUL.s 			page 46


2539:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2540:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2541:./Library/stm32f4xx_tim.c ****   *
2542:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2543:./Library/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2544:./Library/stm32f4xx_tim.c ****   *      
2545:./Library/stm32f4xx_tim.c ****   * @retval None
2546:./Library/stm32f4xx_tim.c ****   */
2547:./Library/stm32f4xx_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2548:./Library/stm32f4xx_tim.c **** {
2549:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2550:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2551:./Library/stm32f4xx_tim.c **** 
2552:./Library/stm32f4xx_tim.c ****   /* Clear the IT pending Bit */
2553:./Library/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
2554:./Library/stm32f4xx_tim.c **** }
2555:./Library/stm32f4xx_tim.c **** 
2556:./Library/stm32f4xx_tim.c **** /**
2557:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx's DMA interface.
2558:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2559:./Library/stm32f4xx_tim.c ****   * @param  TIM_DMABase: DMA Base address.
2560:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2561:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR1  
2562:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR2
2563:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_SMCR
2564:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DIER
2565:./Library/stm32f4xx_tim.c ****   *            @arg TIM1_DMABase_SR
2566:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_EGR
2567:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR1
2568:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR2
2569:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCER
2570:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CNT   
2571:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_PSC   
2572:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_ARR
2573:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_RCR
2574:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR1
2575:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR2
2576:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR3  
2577:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR4
2578:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_BDTR
2579:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DCR
2580:./Library/stm32f4xx_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
2581:./Library/stm32f4xx_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
2582:./Library/stm32f4xx_tim.c ****   * @retval None
2583:./Library/stm32f4xx_tim.c ****   */
2584:./Library/stm32f4xx_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
2585:./Library/stm32f4xx_tim.c **** {
2586:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2587:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2588:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
2589:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
2590:./Library/stm32f4xx_tim.c **** 
2591:./Library/stm32f4xx_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
2592:./Library/stm32f4xx_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
2593:./Library/stm32f4xx_tim.c **** }
2594:./Library/stm32f4xx_tim.c **** 
2595:./Library/stm32f4xx_tim.c **** /**
ARM GAS  /tmp/ccYkkzUL.s 			page 47


2596:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
2597:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2598:./Library/stm32f4xx_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
2599:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2600:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Update: TIM update Interrupt source
2601:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
2602:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
2603:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
2604:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
2605:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
2606:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Trigger: TIM Trigger DMA source
2607:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the DMA Request sources.
2608:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2609:./Library/stm32f4xx_tim.c ****   * @retval None
2610:./Library/stm32f4xx_tim.c ****   */
2611:./Library/stm32f4xx_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
2612:./Library/stm32f4xx_tim.c **** { 
2613:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2614:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
2615:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
2616:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2617:./Library/stm32f4xx_tim.c ****   
2618:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2619:./Library/stm32f4xx_tim.c ****   {
2620:./Library/stm32f4xx_tim.c ****     /* Enable the DMA sources */
2621:./Library/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_DMASource; 
2622:./Library/stm32f4xx_tim.c ****   }
2623:./Library/stm32f4xx_tim.c ****   else
2624:./Library/stm32f4xx_tim.c ****   {
2625:./Library/stm32f4xx_tim.c ****     /* Disable the DMA sources */
2626:./Library/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
2627:./Library/stm32f4xx_tim.c ****   }
2628:./Library/stm32f4xx_tim.c **** }
2629:./Library/stm32f4xx_tim.c **** 
2630:./Library/stm32f4xx_tim.c **** /**
2631:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
2632:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2633:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
2634:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2635:./Library/stm32f4xx_tim.c ****   * @retval None
2636:./Library/stm32f4xx_tim.c ****   */
2637:./Library/stm32f4xx_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
2638:./Library/stm32f4xx_tim.c **** {
2639:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2640:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2641:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2642:./Library/stm32f4xx_tim.c **** 
2643:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2644:./Library/stm32f4xx_tim.c ****   {
2645:./Library/stm32f4xx_tim.c ****     /* Set the CCDS Bit */
2646:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
2647:./Library/stm32f4xx_tim.c ****   }
2648:./Library/stm32f4xx_tim.c ****   else
2649:./Library/stm32f4xx_tim.c ****   {
2650:./Library/stm32f4xx_tim.c ****     /* Reset the CCDS Bit */
2651:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
2652:./Library/stm32f4xx_tim.c ****   }
ARM GAS  /tmp/ccYkkzUL.s 			page 48


2653:./Library/stm32f4xx_tim.c **** }
2654:./Library/stm32f4xx_tim.c **** /**
2655:./Library/stm32f4xx_tim.c ****   * @}
2656:./Library/stm32f4xx_tim.c ****   */
2657:./Library/stm32f4xx_tim.c **** 
2658:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group6 Clocks management functions
2659:./Library/stm32f4xx_tim.c ****  *  @brief    Clocks management functions
2660:./Library/stm32f4xx_tim.c ****  *
2661:./Library/stm32f4xx_tim.c **** @verbatim   
2662:./Library/stm32f4xx_tim.c ****  ===============================================================================
2663:./Library/stm32f4xx_tim.c ****                   ##### Clocks management functions #####
2664:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2665:./Library/stm32f4xx_tim.c **** 
2666:./Library/stm32f4xx_tim.c **** @endverbatim
2667:./Library/stm32f4xx_tim.c ****   * @{
2668:./Library/stm32f4xx_tim.c ****   */
2669:./Library/stm32f4xx_tim.c **** 
2670:./Library/stm32f4xx_tim.c **** /**
2671:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx internal Clock
2672:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2673:./Library/stm32f4xx_tim.c ****   *         peripheral.
2674:./Library/stm32f4xx_tim.c ****   * @retval None
2675:./Library/stm32f4xx_tim.c ****   */
2676:./Library/stm32f4xx_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
2677:./Library/stm32f4xx_tim.c **** {
2678:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2679:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2680:./Library/stm32f4xx_tim.c **** 
2681:./Library/stm32f4xx_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
2682:./Library/stm32f4xx_tim.c ****   TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
2683:./Library/stm32f4xx_tim.c **** }
2684:./Library/stm32f4xx_tim.c **** 
2685:./Library/stm32f4xx_tim.c **** /**
2686:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
2687:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2688:./Library/stm32f4xx_tim.c ****   *         peripheral.
2689:./Library/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: Trigger source.
2690:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2691:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2692:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2693:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2694:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2695:./Library/stm32f4xx_tim.c ****   * @retval None
2696:./Library/stm32f4xx_tim.c ****   */
2697:./Library/stm32f4xx_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2698:./Library/stm32f4xx_tim.c **** {
2699:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2700:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2701:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
2702:./Library/stm32f4xx_tim.c **** 
2703:./Library/stm32f4xx_tim.c ****   /* Select the Internal Trigger */
2704:./Library/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
2705:./Library/stm32f4xx_tim.c **** 
2706:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2707:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
2708:./Library/stm32f4xx_tim.c **** }
2709:./Library/stm32f4xx_tim.c **** 
ARM GAS  /tmp/ccYkkzUL.s 			page 49


2710:./Library/stm32f4xx_tim.c **** /**
2711:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
2712:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2713:./Library/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2714:./Library/stm32f4xx_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
2715:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2716:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
2717:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
2718:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
2719:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
2720:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2721:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
2722:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
2723:./Library/stm32f4xx_tim.c ****   * @param  ICFilter: specifies the filter value.
2724:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x0 and 0xF.
2725:./Library/stm32f4xx_tim.c ****   * @retval None
2726:./Library/stm32f4xx_tim.c ****   */
2727:./Library/stm32f4xx_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
2728:./Library/stm32f4xx_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
2729:./Library/stm32f4xx_tim.c **** {
2730:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2731:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2732:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
2733:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
2734:./Library/stm32f4xx_tim.c **** 
2735:./Library/stm32f4xx_tim.c ****   /* Configure the Timer Input Clock Source */
2736:./Library/stm32f4xx_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
2737:./Library/stm32f4xx_tim.c ****   {
2738:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
2739:./Library/stm32f4xx_tim.c ****   }
2740:./Library/stm32f4xx_tim.c ****   else
2741:./Library/stm32f4xx_tim.c ****   {
2742:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
2743:./Library/stm32f4xx_tim.c ****   }
2744:./Library/stm32f4xx_tim.c ****   /* Select the Trigger source */
2745:./Library/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
2746:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2747:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
2748:./Library/stm32f4xx_tim.c **** }
2749:./Library/stm32f4xx_tim.c **** 
2750:./Library/stm32f4xx_tim.c **** /**
2751:./Library/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode1
2752:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2753:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2754:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2755:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2756:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2757:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2758:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2759:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2760:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2761:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2762:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2763:./Library/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2764:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2765:./Library/stm32f4xx_tim.c ****   * @retval None
2766:./Library/stm32f4xx_tim.c ****   */
ARM GAS  /tmp/ccYkkzUL.s 			page 50


2767:./Library/stm32f4xx_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
2768:./Library/stm32f4xx_tim.c ****                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2769:./Library/stm32f4xx_tim.c **** {
2770:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
2771:./Library/stm32f4xx_tim.c **** 
2772:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2773:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2774:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2775:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2776:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2777:./Library/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
2778:./Library/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
2779:./Library/stm32f4xx_tim.c ****   
2780:./Library/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2781:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
2782:./Library/stm32f4xx_tim.c **** 
2783:./Library/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2784:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
2785:./Library/stm32f4xx_tim.c **** 
2786:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2787:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
2788:./Library/stm32f4xx_tim.c **** 
2789:./Library/stm32f4xx_tim.c ****   /* Select the Trigger selection : ETRF */
2790:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
2791:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
2792:./Library/stm32f4xx_tim.c **** 
2793:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2794:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
2795:./Library/stm32f4xx_tim.c **** }
2796:./Library/stm32f4xx_tim.c **** 
2797:./Library/stm32f4xx_tim.c **** /**
2798:./Library/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode2
2799:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2800:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2801:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2802:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2803:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2804:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2805:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2806:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2807:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2808:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2809:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2810:./Library/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2811:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2812:./Library/stm32f4xx_tim.c ****   * @retval None
2813:./Library/stm32f4xx_tim.c ****   */
2814:./Library/stm32f4xx_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
2815:./Library/stm32f4xx_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2816:./Library/stm32f4xx_tim.c **** {
2817:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2818:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2819:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2820:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2821:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2822:./Library/stm32f4xx_tim.c **** 
2823:./Library/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
ARM GAS  /tmp/ccYkkzUL.s 			page 51


2824:./Library/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
2825:./Library/stm32f4xx_tim.c **** 
2826:./Library/stm32f4xx_tim.c ****   /* Enable the External clock mode2 */
2827:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
2828:./Library/stm32f4xx_tim.c **** }
2829:./Library/stm32f4xx_tim.c **** /**
2830:./Library/stm32f4xx_tim.c ****   * @}
2831:./Library/stm32f4xx_tim.c ****   */
2832:./Library/stm32f4xx_tim.c **** 
2833:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group7 Synchronization management functions
2834:./Library/stm32f4xx_tim.c ****  *  @brief    Synchronization management functions 
2835:./Library/stm32f4xx_tim.c ****  *
2836:./Library/stm32f4xx_tim.c **** @verbatim   
2837:./Library/stm32f4xx_tim.c ****  ===============================================================================
2838:./Library/stm32f4xx_tim.c ****                 ##### Synchronization management functions #####
2839:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2840:./Library/stm32f4xx_tim.c ****                          
2841:./Library/stm32f4xx_tim.c ****           ##### TIM Driver: how to use it in synchronization Mode #####
2842:./Library/stm32f4xx_tim.c ****  ===============================================================================
2843:./Library/stm32f4xx_tim.c ****     [..] 
2844:./Library/stm32f4xx_tim.c ****     
2845:./Library/stm32f4xx_tim.c ****     *** Case of two/several Timers ***
2846:./Library/stm32f4xx_tim.c ****     ==================================
2847:./Library/stm32f4xx_tim.c ****     [..]
2848:./Library/stm32f4xx_tim.c ****       (#) Configure the Master Timers using the following functions:
2849:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); 
2850:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);  
2851:./Library/stm32f4xx_tim.c ****       (#) Configure the Slave Timers using the following functions: 
2852:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2853:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2854:./Library/stm32f4xx_tim.c ****           
2855:./Library/stm32f4xx_tim.c ****     *** Case of Timers and external trigger(ETR pin) ***
2856:./Library/stm32f4xx_tim.c ****     ====================================================
2857:./Library/stm32f4xx_tim.c ****     [..]           
2858:./Library/stm32f4xx_tim.c ****       (#) Configure the External trigger using this function:
2859:./Library/stm32f4xx_tim.c ****         (++) void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTR
2860:./Library/stm32f4xx_tim.c ****                                uint16_t ExtTRGFilter);
2861:./Library/stm32f4xx_tim.c ****       (#) Configure the Slave Timers using the following functions: 
2862:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2863:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2864:./Library/stm32f4xx_tim.c **** 
2865:./Library/stm32f4xx_tim.c **** @endverbatim
2866:./Library/stm32f4xx_tim.c ****   * @{
2867:./Library/stm32f4xx_tim.c ****   */
2868:./Library/stm32f4xx_tim.c **** 
2869:./Library/stm32f4xx_tim.c **** /**
2870:./Library/stm32f4xx_tim.c ****   * @brief  Selects the Input Trigger source
2871:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2872:./Library/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2873:./Library/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
2874:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2875:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2876:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2877:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2878:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2879:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
2880:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
ARM GAS  /tmp/ccYkkzUL.s 			page 52


2881:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
2882:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
2883:./Library/stm32f4xx_tim.c ****   * @retval None
2884:./Library/stm32f4xx_tim.c ****   */
2885:./Library/stm32f4xx_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2886:./Library/stm32f4xx_tim.c **** {
2887:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
2888:./Library/stm32f4xx_tim.c **** 
2889:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2890:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
2891:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
2892:./Library/stm32f4xx_tim.c **** 
2893:./Library/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2894:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
2895:./Library/stm32f4xx_tim.c **** 
2896:./Library/stm32f4xx_tim.c ****   /* Reset the TS Bits */
2897:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
2898:./Library/stm32f4xx_tim.c **** 
2899:./Library/stm32f4xx_tim.c ****   /* Set the Input Trigger source */
2900:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
2901:./Library/stm32f4xx_tim.c **** 
2902:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2903:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
2904:./Library/stm32f4xx_tim.c **** }
2905:./Library/stm32f4xx_tim.c **** 
2906:./Library/stm32f4xx_tim.c **** /**
2907:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2908:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2909:./Library/stm32f4xx_tim.c ****   *     
2910:./Library/stm32f4xx_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2911:./Library/stm32f4xx_tim.c ****   *   This parameter can be one of the following values:
2912:./Library/stm32f4xx_tim.c ****   *
2913:./Library/stm32f4xx_tim.c ****   *  - For all TIMx
2914:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigge
2915:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output(TRG
2916:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output(TRGO)
2917:./Library/stm32f4xx_tim.c ****   *
2918:./Library/stm32f4xx_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2919:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF fl
2920:./Library/stm32f4xx_tim.c ****   *                                     is to be set, as soon as a capture or compare match occurs(
2921:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output(TRGO)
2922:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output(TRGO)
2923:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output(TRGO)
2924:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
2925:./Library/stm32f4xx_tim.c ****   *
2926:./Library/stm32f4xx_tim.c ****   * @retval None
2927:./Library/stm32f4xx_tim.c ****   */
2928:./Library/stm32f4xx_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2929:./Library/stm32f4xx_tim.c **** {
2930:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2931:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
2932:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2933:./Library/stm32f4xx_tim.c **** 
2934:./Library/stm32f4xx_tim.c ****   /* Reset the MMS Bits */
2935:./Library/stm32f4xx_tim.c ****   TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
2936:./Library/stm32f4xx_tim.c ****   /* Select the TRGO source */
2937:./Library/stm32f4xx_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
ARM GAS  /tmp/ccYkkzUL.s 			page 53


2938:./Library/stm32f4xx_tim.c **** }
2939:./Library/stm32f4xx_tim.c **** 
2940:./Library/stm32f4xx_tim.c **** /**
2941:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2942:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2943:./Library/stm32f4xx_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2944:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2945:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitial
2946:./Library/stm32f4xx_tim.c ****   *                                      the counter and triggers an update of the registers
2947:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (
2948:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRG
2949:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the 
2950:./Library/stm32f4xx_tim.c ****   * @retval None
2951:./Library/stm32f4xx_tim.c ****   */
2952:./Library/stm32f4xx_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2953:./Library/stm32f4xx_tim.c **** {
2954:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2955:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2956:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2957:./Library/stm32f4xx_tim.c **** 
2958:./Library/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2959:./Library/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
2960:./Library/stm32f4xx_tim.c **** 
2961:./Library/stm32f4xx_tim.c ****   /* Select the Slave Mode */
2962:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
2963:./Library/stm32f4xx_tim.c **** }
2964:./Library/stm32f4xx_tim.c **** 
2965:./Library/stm32f4xx_tim.c **** /**
2966:./Library/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2967:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2968:./Library/stm32f4xx_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2969:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2970:./Library/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2971:./Library/stm32f4xx_tim.c ****   *                                             and its slaves (through TRGO)
2972:./Library/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Disable: No action
2973:./Library/stm32f4xx_tim.c ****   * @retval None
2974:./Library/stm32f4xx_tim.c ****   */
2975:./Library/stm32f4xx_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2976:./Library/stm32f4xx_tim.c **** {
2977:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2978:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2979:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2980:./Library/stm32f4xx_tim.c **** 
2981:./Library/stm32f4xx_tim.c ****   /* Reset the MSM Bit */
2982:./Library/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
2983:./Library/stm32f4xx_tim.c ****   
2984:./Library/stm32f4xx_tim.c ****   /* Set or Reset the MSM Bit */
2985:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
2986:./Library/stm32f4xx_tim.c **** }
2987:./Library/stm32f4xx_tim.c **** 
2988:./Library/stm32f4xx_tim.c **** /**
2989:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
2990:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2991:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2992:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2993:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2994:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
ARM GAS  /tmp/ccYkkzUL.s 			page 54


2995:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2996:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2997:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2998:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2999:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
3000:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
3001:./Library/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
3002:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
3003:./Library/stm32f4xx_tim.c ****   * @retval None
3004:./Library/stm32f4xx_tim.c ****   */
3005:./Library/stm32f4xx_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
3006:./Library/stm32f4xx_tim.c ****                    uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
3007:./Library/stm32f4xx_tim.c **** {
3008:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
3009:./Library/stm32f4xx_tim.c **** 
3010:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
3011:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3012:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
3013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
3014:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
3015:./Library/stm32f4xx_tim.c **** 
3016:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
3017:./Library/stm32f4xx_tim.c **** 
3018:./Library/stm32f4xx_tim.c ****   /* Reset the ETR Bits */
3019:./Library/stm32f4xx_tim.c ****   tmpsmcr &= SMCR_ETR_MASK;
3020:./Library/stm32f4xx_tim.c **** 
3021:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
3022:./Library/stm32f4xx_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
3023:./Library/stm32f4xx_tim.c **** 
3024:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3025:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
3026:./Library/stm32f4xx_tim.c **** }
3027:./Library/stm32f4xx_tim.c **** /**
3028:./Library/stm32f4xx_tim.c ****   * @}
3029:./Library/stm32f4xx_tim.c ****   */
3030:./Library/stm32f4xx_tim.c **** 
3031:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group8 Specific interface management functions
3032:./Library/stm32f4xx_tim.c ****  *  @brief    Specific interface management functions 
3033:./Library/stm32f4xx_tim.c ****  *
3034:./Library/stm32f4xx_tim.c **** @verbatim   
3035:./Library/stm32f4xx_tim.c ****  ===============================================================================
3036:./Library/stm32f4xx_tim.c ****             ##### Specific interface management functions #####
3037:./Library/stm32f4xx_tim.c ****  ===============================================================================  
3038:./Library/stm32f4xx_tim.c **** 
3039:./Library/stm32f4xx_tim.c **** @endverbatim
3040:./Library/stm32f4xx_tim.c ****   * @{
3041:./Library/stm32f4xx_tim.c ****   */
3042:./Library/stm32f4xx_tim.c **** 
3043:./Library/stm32f4xx_tim.c **** /**
3044:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
3045:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3046:./Library/stm32f4xx_tim.c ****   *         peripheral.
3047:./Library/stm32f4xx_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
3048:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3049:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
3050:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
3051:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
ARM GAS  /tmp/ccYkkzUL.s 			page 55


3052:./Library/stm32f4xx_tim.c ****   *                                       on the level of the other input.
3053:./Library/stm32f4xx_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
3054:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3055:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3056:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3057:./Library/stm32f4xx_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
3058:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3059:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3060:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3061:./Library/stm32f4xx_tim.c ****   * @retval None
3062:./Library/stm32f4xx_tim.c ****   */
3063:./Library/stm32f4xx_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
3064:./Library/stm32f4xx_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
3065:./Library/stm32f4xx_tim.c **** {
3066:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
3067:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
3068:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
3069:./Library/stm32f4xx_tim.c ****     
3070:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
3071:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3072:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
3073:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
3074:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
3075:./Library/stm32f4xx_tim.c **** 
3076:./Library/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
3077:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
3078:./Library/stm32f4xx_tim.c **** 
3079:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
3080:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
3081:./Library/stm32f4xx_tim.c **** 
3082:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
3083:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
3084:./Library/stm32f4xx_tim.c **** 
3085:./Library/stm32f4xx_tim.c ****   /* Set the encoder Mode */
3086:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
3087:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
3088:./Library/stm32f4xx_tim.c **** 
3089:./Library/stm32f4xx_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
3090:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
3091:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
3092:./Library/stm32f4xx_tim.c **** 
3093:./Library/stm32f4xx_tim.c ****   /* Set the TI1 and the TI2 Polarities */
3094:./Library/stm32f4xx_tim.c ****   tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
3095:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
3096:./Library/stm32f4xx_tim.c **** 
3097:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3098:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
3099:./Library/stm32f4xx_tim.c **** 
3100:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
3101:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
3102:./Library/stm32f4xx_tim.c **** 
3103:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
3104:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
3105:./Library/stm32f4xx_tim.c **** }
3106:./Library/stm32f4xx_tim.c **** 
3107:./Library/stm32f4xx_tim.c **** /**
3108:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
ARM GAS  /tmp/ccYkkzUL.s 			page 56


3109:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3110:./Library/stm32f4xx_tim.c ****   *         peripheral.
3111:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
3112:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
3113:./Library/stm32f4xx_tim.c ****   * @retval None
3114:./Library/stm32f4xx_tim.c ****   */
3115:./Library/stm32f4xx_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
3116:./Library/stm32f4xx_tim.c **** {
3117:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
3118:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3119:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
3120:./Library/stm32f4xx_tim.c **** 
3121:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
3122:./Library/stm32f4xx_tim.c ****   {
3123:./Library/stm32f4xx_tim.c ****     /* Set the TI1S Bit */
3124:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
3125:./Library/stm32f4xx_tim.c ****   }
3126:./Library/stm32f4xx_tim.c ****   else
3127:./Library/stm32f4xx_tim.c ****   {
3128:./Library/stm32f4xx_tim.c ****     /* Reset the TI1S Bit */
3129:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
3130:./Library/stm32f4xx_tim.c ****   }
3131:./Library/stm32f4xx_tim.c **** }
3132:./Library/stm32f4xx_tim.c **** /**
3133:./Library/stm32f4xx_tim.c ****   * @}
3134:./Library/stm32f4xx_tim.c ****   */
3135:./Library/stm32f4xx_tim.c **** 
3136:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group9 Specific remapping management function
3137:./Library/stm32f4xx_tim.c ****  *  @brief   Specific remapping management function
3138:./Library/stm32f4xx_tim.c ****  *
3139:./Library/stm32f4xx_tim.c **** @verbatim   
3140:./Library/stm32f4xx_tim.c ****  ===============================================================================
3141:./Library/stm32f4xx_tim.c ****               ##### Specific remapping management function #####
3142:./Library/stm32f4xx_tim.c ****  ===============================================================================  
3143:./Library/stm32f4xx_tim.c **** 
3144:./Library/stm32f4xx_tim.c **** @endverbatim
3145:./Library/stm32f4xx_tim.c ****   * @{
3146:./Library/stm32f4xx_tim.c ****   */
3147:./Library/stm32f4xx_tim.c **** 
3148:./Library/stm32f4xx_tim.c **** /**
3149:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.
3150:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 2, 5 or 11 to select the TIM peripheral.
3151:./Library/stm32f4xx_tim.c ****   * @param  TIM_Remap: specifies the TIM input remapping source.
3152:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3153:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_TIM8_TRGO: TIM2 ITR1 input is connected to TIM8 Trigger output(default)
3154:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_ETH_PTP:   TIM2 ITR1 input is connected to ETH PTP trigger output.
3155:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_USBFS_SOF: TIM2 ITR1 input is connected to USB FS SOF. 
3156:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_USBHS_SOF: TIM2 ITR1 input is connected to USB HS SOF. 
3157:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_GPIO:      TIM5 CH4 input is connected to dedicated Timer pin(default)
3158:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_LSI:       TIM5 CH4 input is connected to LSI clock.
3159:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_LSE:       TIM5 CH4 input is connected to LSE clock.
3160:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_RTC:       TIM5 CH4 input is connected to RTC Output event.
3161:./Library/stm32f4xx_tim.c ****   *            @arg TIM11_GPIO:     TIM11 CH4 input is connected to dedicated Timer pin(default) 
3162:./Library/stm32f4xx_tim.c ****   *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
3163:./Library/stm32f4xx_tim.c ****   *                                 (HSE divided by a programmable prescaler)  
3164:./Library/stm32f4xx_tim.c ****   * @retval None
3165:./Library/stm32f4xx_tim.c ****   */
ARM GAS  /tmp/ccYkkzUL.s 			page 57


3166:./Library/stm32f4xx_tim.c **** void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
3167:./Library/stm32f4xx_tim.c **** {
3168:./Library/stm32f4xx_tim.c ****  /* Check the parameters */
3169:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
3170:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
3171:./Library/stm32f4xx_tim.c **** 
3172:./Library/stm32f4xx_tim.c ****   /* Set the Timer remapping configuration */
3173:./Library/stm32f4xx_tim.c ****   TIMx->OR =  TIM_Remap;
3174:./Library/stm32f4xx_tim.c **** }
3175:./Library/stm32f4xx_tim.c **** /**
3176:./Library/stm32f4xx_tim.c ****   * @}
3177:./Library/stm32f4xx_tim.c ****   */
3178:./Library/stm32f4xx_tim.c **** 
3179:./Library/stm32f4xx_tim.c **** /**
3180:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI1 as Input.
3181:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 
3182:./Library/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
3183:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3184:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3185:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3186:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3187:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge  
3188:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3189:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3190:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
3191:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
3192:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
3193:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3194:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3195:./Library/stm32f4xx_tim.c ****   * @retval None
3196:./Library/stm32f4xx_tim.c ****   */
3197:./Library/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3198:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3199:./Library/stm32f4xx_tim.c **** {
  29              		.loc 1 3199 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 3199 1 is_stmt 0 view .LVU1
  34 0000 00B5     		push	{lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
3200:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
  38              		.loc 1 3200 3 is_stmt 1 view .LVU2
  39              	.LVL1:
3201:./Library/stm32f4xx_tim.c **** 
3202:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3203:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  40              		.loc 1 3203 3 view .LVU3
  41              		.loc 1 3203 7 is_stmt 0 view .LVU4
  42 0002 B0F820C0 		ldrh	ip, [r0, #32]
  43 0006 1FFA8CFC 		uxth	ip, ip
  44              		.loc 1 3203 14 view .LVU5
  45 000a 2CF0010C 		bic	ip, ip, #1
  46 000e 1FFA8CFC 		uxth	ip, ip
  47 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
ARM GAS  /tmp/ccYkkzUL.s 			page 58


3204:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
  48              		.loc 1 3204 3 is_stmt 1 view .LVU6
  49              		.loc 1 3204 12 is_stmt 0 view .LVU7
  50 0016 B0F818E0 		ldrh	lr, [r0, #24]
  51 001a 1FFA8EFE 		uxth	lr, lr
  52              	.LVL2:
3205:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
  53              		.loc 1 3205 3 is_stmt 1 view .LVU8
  54              		.loc 1 3205 11 is_stmt 0 view .LVU9
  55 001e B0F820C0 		ldrh	ip, [r0, #32]
  56 0022 1FFA8CFC 		uxth	ip, ip
  57              	.LVL3:
3206:./Library/stm32f4xx_tim.c **** 
3207:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3208:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  58              		.loc 1 3208 3 is_stmt 1 view .LVU10
  59              		.loc 1 3208 12 is_stmt 0 view .LVU11
  60 0026 2EF0F30E 		bic	lr, lr, #243
  61              	.LVL4:
3209:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  62              		.loc 1 3209 3 is_stmt 1 view .LVU12
  63              		.loc 1 3209 44 is_stmt 0 view .LVU13
  64 002a 1B01     		lsls	r3, r3, #4
  65              	.LVL5:
  66              		.loc 1 3209 44 view .LVU14
  67 002c 9BB2     		uxth	r3, r3
  68              		.loc 1 3209 15 view .LVU15
  69 002e 1343     		orrs	r3, r3, r2
  70              		.loc 1 3209 12 view .LVU16
  71 0030 4EEA030E 		orr	lr, lr, r3
  72              	.LVL6:
3210:./Library/stm32f4xx_tim.c **** 
3211:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3212:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  73              		.loc 1 3212 3 is_stmt 1 view .LVU17
  74              		.loc 1 3212 11 is_stmt 0 view .LVU18
  75 0034 2CF00A0C 		bic	ip, ip, #10
  76              	.LVL7:
3213:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
  77              		.loc 1 3213 3 is_stmt 1 view .LVU19
  78              		.loc 1 3213 11 is_stmt 0 view .LVU20
  79 0038 4CEA010C 		orr	ip, ip, r1
  80              	.LVL8:
  81              		.loc 1 3213 11 view .LVU21
  82 003c 4CF0010C 		orr	ip, ip, #1
  83              	.LVL9:
3214:./Library/stm32f4xx_tim.c **** 
3215:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3216:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
  84              		.loc 1 3216 3 is_stmt 1 view .LVU22
  85              		.loc 1 3216 15 is_stmt 0 view .LVU23
  86 0040 A0F818E0 		strh	lr, [r0, #24]	@ movhi
3217:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
  87              		.loc 1 3217 3 is_stmt 1 view .LVU24
  88              		.loc 1 3217 14 is_stmt 0 view .LVU25
  89 0044 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3218:./Library/stm32f4xx_tim.c **** }
ARM GAS  /tmp/ccYkkzUL.s 			page 59


  90              		.loc 1 3218 1 view .LVU26
  91 0048 5DF804FB 		ldr	pc, [sp], #4
  92              		.cfi_endproc
  93              	.LFE211:
  95              		.section	.text.TI2_Config,"ax",%progbits
  96              		.align	1
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	TI2_Config:
 102              	.LVL10:
 103              	.LFB212:
3219:./Library/stm32f4xx_tim.c **** 
3220:./Library/stm32f4xx_tim.c **** /**
3221:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI2 as Input.
3222:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3223:./Library/stm32f4xx_tim.c ****   *         peripheral.
3224:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3225:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3226:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3227:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3228:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge   
3229:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3230:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3231:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
3232:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
3233:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
3234:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3235:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3236:./Library/stm32f4xx_tim.c ****   * @retval None
3237:./Library/stm32f4xx_tim.c ****   */
3238:./Library/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3239:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3240:./Library/stm32f4xx_tim.c **** {
 104              		.loc 1 3240 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 3240 1 is_stmt 0 view .LVU28
 109 0000 00B5     		push	{lr}
 110              	.LCFI1:
 111              		.cfi_def_cfa_offset 4
 112              		.cfi_offset 14, -4
3241:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 113              		.loc 1 3241 3 is_stmt 1 view .LVU29
 114              	.LVL11:
3242:./Library/stm32f4xx_tim.c **** 
3243:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3244:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 115              		.loc 1 3244 3 view .LVU30
 116              		.loc 1 3244 7 is_stmt 0 view .LVU31
 117 0002 B0F820C0 		ldrh	ip, [r0, #32]
 118 0006 1FFA8CFC 		uxth	ip, ip
 119              		.loc 1 3244 14 view .LVU32
 120 000a 2CF0100C 		bic	ip, ip, #16
 121 000e 1FFA8CFC 		uxth	ip, ip
 122 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
ARM GAS  /tmp/ccYkkzUL.s 			page 60


3245:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 123              		.loc 1 3245 3 is_stmt 1 view .LVU33
 124              		.loc 1 3245 12 is_stmt 0 view .LVU34
 125 0016 B0F818E0 		ldrh	lr, [r0, #24]
 126              	.LVL12:
3246:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 127              		.loc 1 3246 3 is_stmt 1 view .LVU35
 128              		.loc 1 3246 11 is_stmt 0 view .LVU36
 129 001a B0F820C0 		ldrh	ip, [r0, #32]
 130 001e 1FFA8CFC 		uxth	ip, ip
 131              	.LVL13:
3247:./Library/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 132              		.loc 1 3247 3 is_stmt 1 view .LVU37
 133              		.loc 1 3247 7 is_stmt 0 view .LVU38
 134 0022 0901     		lsls	r1, r1, #4
 135              	.LVL14:
 136              		.loc 1 3247 7 view .LVU39
 137 0024 89B2     		uxth	r1, r1
 138              	.LVL15:
3248:./Library/stm32f4xx_tim.c **** 
3249:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3250:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 139              		.loc 1 3250 3 is_stmt 1 view .LVU40
 140              		.loc 1 3250 12 is_stmt 0 view .LVU41
 141 0026 2EF4407E 		bic	lr, lr, #768
 142              	.LVL16:
 143              		.loc 1 3250 12 view .LVU42
 144 002a 4FEA0E5E 		lsl	lr, lr, #20
 145 002e 4FEA1E5E 		lsr	lr, lr, #20
 146              	.LVL17:
3251:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 147              		.loc 1 3251 3 is_stmt 1 view .LVU43
 148              		.loc 1 3251 15 is_stmt 0 view .LVU44
 149 0032 1B03     		lsls	r3, r3, #12
 150              	.LVL18:
 151              		.loc 1 3251 15 view .LVU45
 152 0034 9BB2     		uxth	r3, r3
 153              		.loc 1 3251 12 view .LVU46
 154 0036 43EA0E03 		orr	r3, r3, lr
 155              	.LVL19:
3252:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 156              		.loc 1 3252 3 is_stmt 1 view .LVU47
 157              		.loc 1 3252 15 is_stmt 0 view .LVU48
 158 003a 1202     		lsls	r2, r2, #8
 159              	.LVL20:
 160              		.loc 1 3252 15 view .LVU49
 161 003c 92B2     		uxth	r2, r2
 162              		.loc 1 3252 12 view .LVU50
 163 003e 1A43     		orrs	r2, r2, r3
 164              	.LVL21:
3253:./Library/stm32f4xx_tim.c **** 
3254:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3255:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 165              		.loc 1 3255 3 is_stmt 1 view .LVU51
 166              		.loc 1 3255 11 is_stmt 0 view .LVU52
 167 0040 2CF0A00C 		bic	ip, ip, #160
 168              	.LVL22:
ARM GAS  /tmp/ccYkkzUL.s 			page 61


3256:./Library/stm32f4xx_tim.c ****   tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 169              		.loc 1 3256 3 is_stmt 1 view .LVU53
 170              		.loc 1 3256 11 is_stmt 0 view .LVU54
 171 0044 4CEA010C 		orr	ip, ip, r1
 172              	.LVL23:
 173              		.loc 1 3256 11 view .LVU55
 174 0048 4CF0100C 		orr	ip, ip, #16
 175              	.LVL24:
3257:./Library/stm32f4xx_tim.c **** 
3258:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3259:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 176              		.loc 1 3259 3 is_stmt 1 view .LVU56
 177              		.loc 1 3259 15 is_stmt 0 view .LVU57
 178 004c 0283     		strh	r2, [r0, #24]	@ movhi
3260:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 179              		.loc 1 3260 3 is_stmt 1 view .LVU58
 180              		.loc 1 3260 14 is_stmt 0 view .LVU59
 181 004e A0F820C0 		strh	ip, [r0, #32]	@ movhi
3261:./Library/stm32f4xx_tim.c **** }
 182              		.loc 1 3261 1 view .LVU60
 183 0052 5DF804FB 		ldr	pc, [sp], #4
 184              		.cfi_endproc
 185              	.LFE212:
 187              		.section	.text.TI3_Config,"ax",%progbits
 188              		.align	1
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	TI3_Config:
 194              	.LVL25:
 195              	.LFB213:
3262:./Library/stm32f4xx_tim.c **** 
3263:./Library/stm32f4xx_tim.c **** /**
3264:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI3 as Input.
3265:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3266:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3267:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3268:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3269:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3270:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge         
3271:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3272:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3273:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
3274:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
3275:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
3276:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3277:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3278:./Library/stm32f4xx_tim.c ****   * @retval None
3279:./Library/stm32f4xx_tim.c ****   */
3280:./Library/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3281:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3282:./Library/stm32f4xx_tim.c **** {
 196              		.loc 1 3282 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		.loc 1 3282 1 is_stmt 0 view .LVU62
ARM GAS  /tmp/ccYkkzUL.s 			page 62


 201 0000 00B5     		push	{lr}
 202              	.LCFI2:
 203              		.cfi_def_cfa_offset 4
 204              		.cfi_offset 14, -4
3283:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 205              		.loc 1 3283 3 is_stmt 1 view .LVU63
 206              	.LVL26:
3284:./Library/stm32f4xx_tim.c **** 
3285:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
3286:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 207              		.loc 1 3286 3 view .LVU64
 208              		.loc 1 3286 7 is_stmt 0 view .LVU65
 209 0002 B0F820C0 		ldrh	ip, [r0, #32]
 210 0006 1FFA8CFC 		uxth	ip, ip
 211              		.loc 1 3286 14 view .LVU66
 212 000a 2CF4807C 		bic	ip, ip, #256
 213 000e 1FFA8CFC 		uxth	ip, ip
 214 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3287:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 215              		.loc 1 3287 3 is_stmt 1 view .LVU67
 216              		.loc 1 3287 12 is_stmt 0 view .LVU68
 217 0016 B0F81CE0 		ldrh	lr, [r0, #28]
 218 001a 1FFA8EFE 		uxth	lr, lr
 219              	.LVL27:
3288:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 220              		.loc 1 3288 3 is_stmt 1 view .LVU69
 221              		.loc 1 3288 11 is_stmt 0 view .LVU70
 222 001e B0F820C0 		ldrh	ip, [r0, #32]
 223 0022 1FFA8CFC 		uxth	ip, ip
 224              	.LVL28:
3289:./Library/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 225              		.loc 1 3289 3 is_stmt 1 view .LVU71
 226              		.loc 1 3289 7 is_stmt 0 view .LVU72
 227 0026 0902     		lsls	r1, r1, #8
 228              	.LVL29:
 229              		.loc 1 3289 7 view .LVU73
 230 0028 89B2     		uxth	r1, r1
 231              	.LVL30:
3290:./Library/stm32f4xx_tim.c **** 
3291:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3292:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 232              		.loc 1 3292 3 is_stmt 1 view .LVU74
 233              		.loc 1 3292 12 is_stmt 0 view .LVU75
 234 002a 2EF0F30E 		bic	lr, lr, #243
 235              	.LVL31:
3293:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 236              		.loc 1 3293 3 is_stmt 1 view .LVU76
 237              		.loc 1 3293 44 is_stmt 0 view .LVU77
 238 002e 1B01     		lsls	r3, r3, #4
 239              	.LVL32:
 240              		.loc 1 3293 44 view .LVU78
 241 0030 9BB2     		uxth	r3, r3
 242              		.loc 1 3293 15 view .LVU79
 243 0032 1343     		orrs	r3, r3, r2
 244              		.loc 1 3293 12 view .LVU80
 245 0034 4EEA030E 		orr	lr, lr, r3
 246              	.LVL33:
ARM GAS  /tmp/ccYkkzUL.s 			page 63


3294:./Library/stm32f4xx_tim.c **** 
3295:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC3E Bit */
3296:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 247              		.loc 1 3296 3 is_stmt 1 view .LVU81
 248              		.loc 1 3296 11 is_stmt 0 view .LVU82
 249 0038 2CF4206C 		bic	ip, ip, #2560
 250              	.LVL34:
3297:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 251              		.loc 1 3297 3 is_stmt 1 view .LVU83
 252              		.loc 1 3297 11 is_stmt 0 view .LVU84
 253 003c 4CEA010C 		orr	ip, ip, r1
 254              	.LVL35:
 255              		.loc 1 3297 11 view .LVU85
 256 0040 4CF4807C 		orr	ip, ip, #256
 257              	.LVL36:
3298:./Library/stm32f4xx_tim.c **** 
3299:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3300:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 258              		.loc 1 3300 3 is_stmt 1 view .LVU86
 259              		.loc 1 3300 15 is_stmt 0 view .LVU87
 260 0044 A0F81CE0 		strh	lr, [r0, #28]	@ movhi
3301:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 261              		.loc 1 3301 3 is_stmt 1 view .LVU88
 262              		.loc 1 3301 14 is_stmt 0 view .LVU89
 263 0048 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3302:./Library/stm32f4xx_tim.c **** }
 264              		.loc 1 3302 1 view .LVU90
 265 004c 5DF804FB 		ldr	pc, [sp], #4
 266              		.cfi_endproc
 267              	.LFE213:
 269              		.section	.text.TI4_Config,"ax",%progbits
 270              		.align	1
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 275              	TI4_Config:
 276              	.LVL37:
 277              	.LFB214:
3303:./Library/stm32f4xx_tim.c **** 
3304:./Library/stm32f4xx_tim.c **** /**
3305:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI4 as Input.
3306:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3307:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3308:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3309:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3310:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3311:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge     
3312:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3313:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3314:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
3315:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
3316:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
3317:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3318:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3319:./Library/stm32f4xx_tim.c ****   * @retval None
3320:./Library/stm32f4xx_tim.c ****   */
3321:./Library/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
ARM GAS  /tmp/ccYkkzUL.s 			page 64


3322:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3323:./Library/stm32f4xx_tim.c **** {
 278              		.loc 1 3323 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		.loc 1 3323 1 is_stmt 0 view .LVU92
 283 0000 00B5     		push	{lr}
 284              	.LCFI3:
 285              		.cfi_def_cfa_offset 4
 286              		.cfi_offset 14, -4
3324:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 287              		.loc 1 3324 3 is_stmt 1 view .LVU93
 288              	.LVL38:
3325:./Library/stm32f4xx_tim.c **** 
3326:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3327:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 289              		.loc 1 3327 3 view .LVU94
 290              		.loc 1 3327 7 is_stmt 0 view .LVU95
 291 0002 B0F820C0 		ldrh	ip, [r0, #32]
 292 0006 1FFA8CFC 		uxth	ip, ip
 293              		.loc 1 3327 14 view .LVU96
 294 000a 2CF4805C 		bic	ip, ip, #4096
 295 000e 1FFA8CFC 		uxth	ip, ip
 296 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3328:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 297              		.loc 1 3328 3 is_stmt 1 view .LVU97
 298              		.loc 1 3328 12 is_stmt 0 view .LVU98
 299 0016 B0F81CE0 		ldrh	lr, [r0, #28]
 300              	.LVL39:
3329:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 301              		.loc 1 3329 3 is_stmt 1 view .LVU99
 302              		.loc 1 3329 11 is_stmt 0 view .LVU100
 303 001a B0F820C0 		ldrh	ip, [r0, #32]
 304              	.LVL40:
3330:./Library/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 305              		.loc 1 3330 3 is_stmt 1 view .LVU101
 306              		.loc 1 3330 7 is_stmt 0 view .LVU102
 307 001e 0903     		lsls	r1, r1, #12
 308              	.LVL41:
 309              		.loc 1 3330 7 view .LVU103
 310 0020 89B2     		uxth	r1, r1
 311              	.LVL42:
3331:./Library/stm32f4xx_tim.c **** 
3332:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3333:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 312              		.loc 1 3333 3 is_stmt 1 view .LVU104
 313              		.loc 1 3333 12 is_stmt 0 view .LVU105
 314 0022 2EF4407E 		bic	lr, lr, #768
 315              	.LVL43:
 316              		.loc 1 3333 12 view .LVU106
 317 0026 4FEA0E5E 		lsl	lr, lr, #20
 318 002a 4FEA1E5E 		lsr	lr, lr, #20
 319              	.LVL44:
3334:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 320              		.loc 1 3334 3 is_stmt 1 view .LVU107
 321              		.loc 1 3334 15 is_stmt 0 view .LVU108
ARM GAS  /tmp/ccYkkzUL.s 			page 65


 322 002e 1202     		lsls	r2, r2, #8
 323              	.LVL45:
 324              		.loc 1 3334 15 view .LVU109
 325 0030 92B2     		uxth	r2, r2
 326              		.loc 1 3334 12 view .LVU110
 327 0032 42EA0E02 		orr	r2, r2, lr
 328              	.LVL46:
3335:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 329              		.loc 1 3335 3 is_stmt 1 view .LVU111
 330              		.loc 1 3335 15 is_stmt 0 view .LVU112
 331 0036 1B03     		lsls	r3, r3, #12
 332              	.LVL47:
 333              		.loc 1 3335 15 view .LVU113
 334 0038 9BB2     		uxth	r3, r3
 335              		.loc 1 3335 12 view .LVU114
 336 003a 1343     		orrs	r3, r3, r2
 337              	.LVL48:
3336:./Library/stm32f4xx_tim.c **** 
3337:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3338:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 338              		.loc 1 3338 3 is_stmt 1 view .LVU115
 339              		.loc 1 3338 11 is_stmt 0 view .LVU116
 340 003c 2CF4005C 		bic	ip, ip, #8192
 341              	.LVL49:
 342              		.loc 1 3338 11 view .LVU117
 343 0040 4FEA4C4C 		lsl	ip, ip, #17
 344 0044 4FEA5C4C 		lsr	ip, ip, #17
 345              	.LVL50:
3339:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 346              		.loc 1 3339 3 is_stmt 1 view .LVU118
 347              		.loc 1 3339 11 is_stmt 0 view .LVU119
 348 0048 41EA0C01 		orr	r1, r1, ip
 349              	.LVL51:
 350              		.loc 1 3339 11 view .LVU120
 351 004c 41F48051 		orr	r1, r1, #4096
 352              	.LVL52:
3340:./Library/stm32f4xx_tim.c **** 
3341:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3342:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 353              		.loc 1 3342 3 is_stmt 1 view .LVU121
 354              		.loc 1 3342 15 is_stmt 0 view .LVU122
 355 0050 8383     		strh	r3, [r0, #28]	@ movhi
3343:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer ;
 356              		.loc 1 3343 3 is_stmt 1 view .LVU123
 357              		.loc 1 3343 14 is_stmt 0 view .LVU124
 358 0052 0184     		strh	r1, [r0, #32]	@ movhi
3344:./Library/stm32f4xx_tim.c **** }
 359              		.loc 1 3344 1 view .LVU125
 360 0054 5DF804FB 		ldr	pc, [sp], #4
 361              		.cfi_endproc
 362              	.LFE214:
 364              		.section	.text.TIM_DeInit,"ax",%progbits
 365              		.align	1
 366              		.global	TIM_DeInit
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
ARM GAS  /tmp/ccYkkzUL.s 			page 66


 371              	TIM_DeInit:
 372              	.LVL53:
 373              	.LFB123:
 194:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 374              		.loc 1 194 1 is_stmt 1 view -0
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 194:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 378              		.loc 1 194 1 is_stmt 0 view .LVU127
 379 0000 08B5     		push	{r3, lr}
 380              	.LCFI4:
 381              		.cfi_def_cfa_offset 8
 382              		.cfi_offset 3, -8
 383              		.cfi_offset 14, -4
 196:./Library/stm32f4xx_tim.c ****  
 384              		.loc 1 196 3 is_stmt 1 view .LVU128
 198:./Library/stm32f4xx_tim.c ****   {
 385              		.loc 1 198 3 view .LVU129
 198:./Library/stm32f4xx_tim.c ****   {
 386              		.loc 1 198 6 is_stmt 0 view .LVU130
 387 0002 584B     		ldr	r3, .L38
 388 0004 9842     		cmp	r0, r3
 389 0006 31D0     		beq	.L25
 203:./Library/stm32f4xx_tim.c ****   {     
 390              		.loc 1 203 8 is_stmt 1 view .LVU131
 203:./Library/stm32f4xx_tim.c ****   {     
 391              		.loc 1 203 11 is_stmt 0 view .LVU132
 392 0008 B0F1804F 		cmp	r0, #1073741824
 393 000c 37D0     		beq	.L26
 208:./Library/stm32f4xx_tim.c ****   { 
 394              		.loc 1 208 8 is_stmt 1 view .LVU133
 208:./Library/stm32f4xx_tim.c ****   { 
 395              		.loc 1 208 11 is_stmt 0 view .LVU134
 396 000e 564B     		ldr	r3, .L38+4
 397 0010 9842     		cmp	r0, r3
 398 0012 3DD0     		beq	.L27
 213:./Library/stm32f4xx_tim.c ****   { 
 399              		.loc 1 213 8 is_stmt 1 view .LVU135
 213:./Library/stm32f4xx_tim.c ****   { 
 400              		.loc 1 213 11 is_stmt 0 view .LVU136
 401 0014 554B     		ldr	r3, .L38+8
 402 0016 9842     		cmp	r0, r3
 403 0018 43D0     		beq	.L28
 218:./Library/stm32f4xx_tim.c ****   {      
 404              		.loc 1 218 8 is_stmt 1 view .LVU137
 218:./Library/stm32f4xx_tim.c ****   {      
 405              		.loc 1 218 11 is_stmt 0 view .LVU138
 406 001a 554B     		ldr	r3, .L38+12
 407 001c 9842     		cmp	r0, r3
 408 001e 49D0     		beq	.L29
 223:./Library/stm32f4xx_tim.c ****   {    
 409              		.loc 1 223 8 is_stmt 1 view .LVU139
 223:./Library/stm32f4xx_tim.c ****   {    
 410              		.loc 1 223 11 is_stmt 0 view .LVU140
 411 0020 544B     		ldr	r3, .L38+16
 412 0022 9842     		cmp	r0, r3
ARM GAS  /tmp/ccYkkzUL.s 			page 67


 413 0024 4FD0     		beq	.L30
 228:./Library/stm32f4xx_tim.c ****   {      
 414              		.loc 1 228 8 is_stmt 1 view .LVU141
 228:./Library/stm32f4xx_tim.c ****   {      
 415              		.loc 1 228 11 is_stmt 0 view .LVU142
 416 0026 544B     		ldr	r3, .L38+20
 417 0028 9842     		cmp	r0, r3
 418 002a 55D0     		beq	.L31
 233:./Library/stm32f4xx_tim.c ****   {      
 419              		.loc 1 233 8 is_stmt 1 view .LVU143
 233:./Library/stm32f4xx_tim.c ****   {      
 420              		.loc 1 233 11 is_stmt 0 view .LVU144
 421 002c 534B     		ldr	r3, .L38+24
 422 002e 9842     		cmp	r0, r3
 423 0030 5BD0     		beq	.L32
 238:./Library/stm32f4xx_tim.c ****   {      
 424              		.loc 1 238 8 is_stmt 1 view .LVU145
 238:./Library/stm32f4xx_tim.c ****   {      
 425              		.loc 1 238 11 is_stmt 0 view .LVU146
 426 0032 534B     		ldr	r3, .L38+28
 427 0034 9842     		cmp	r0, r3
 428 0036 61D0     		beq	.L33
 243:./Library/stm32f4xx_tim.c ****   {      
 429              		.loc 1 243 8 is_stmt 1 view .LVU147
 243:./Library/stm32f4xx_tim.c ****   {      
 430              		.loc 1 243 11 is_stmt 0 view .LVU148
 431 0038 524B     		ldr	r3, .L38+32
 432 003a 9842     		cmp	r0, r3
 433 003c 69D0     		beq	.L34
 248:./Library/stm32f4xx_tim.c ****   {     
 434              		.loc 1 248 8 is_stmt 1 view .LVU149
 248:./Library/stm32f4xx_tim.c ****   {     
 435              		.loc 1 248 11 is_stmt 0 view .LVU150
 436 003e 524B     		ldr	r3, .L38+36
 437 0040 9842     		cmp	r0, r3
 438 0042 71D0     		beq	.L35
 253:./Library/stm32f4xx_tim.c ****   {      
 439              		.loc 1 253 8 is_stmt 1 view .LVU151
 253:./Library/stm32f4xx_tim.c ****   {      
 440              		.loc 1 253 11 is_stmt 0 view .LVU152
 441 0044 514B     		ldr	r3, .L38+40
 442 0046 9842     		cmp	r0, r3
 443 0048 79D0     		beq	.L36
 258:./Library/stm32f4xx_tim.c ****   {       
 444              		.loc 1 258 8 is_stmt 1 view .LVU153
 258:./Library/stm32f4xx_tim.c ****   {       
 445              		.loc 1 258 11 is_stmt 0 view .LVU154
 446 004a 514B     		ldr	r3, .L38+44
 447 004c 9842     		cmp	r0, r3
 448 004e 7FD0     		beq	.L37
 265:./Library/stm32f4xx_tim.c ****     {     
 449              		.loc 1 265 5 is_stmt 1 view .LVU155
 265:./Library/stm32f4xx_tim.c ****     {     
 450              		.loc 1 265 8 is_stmt 0 view .LVU156
 451 0050 504B     		ldr	r3, .L38+48
 452 0052 9842     		cmp	r0, r3
 453 0054 12D1     		bne	.L9
ARM GAS  /tmp/ccYkkzUL.s 			page 68


 267:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 454              		.loc 1 267 7 is_stmt 1 view .LVU157
 455 0056 0121     		movs	r1, #1
 456 0058 4FF48070 		mov	r0, #256
 457              	.LVL54:
 267:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 458              		.loc 1 267 7 is_stmt 0 view .LVU158
 459 005c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 460              	.LVL55:
 268:./Library/stm32f4xx_tim.c ****     }   
 461              		.loc 1 268 7 is_stmt 1 view .LVU159
 462 0060 0021     		movs	r1, #0
 463 0062 4FF48070 		mov	r0, #256
 464 0066 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 465              	.LVL56:
 271:./Library/stm32f4xx_tim.c **** 
 466              		.loc 1 271 1 is_stmt 0 view .LVU160
 467 006a 07E0     		b	.L9
 468              	.LVL57:
 469              	.L25:
 200:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 470              		.loc 1 200 5 is_stmt 1 view .LVU161
 471 006c 0121     		movs	r1, #1
 472 006e 0846     		mov	r0, r1
 473              	.LVL58:
 200:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 474              		.loc 1 200 5 is_stmt 0 view .LVU162
 475 0070 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 476              	.LVL59:
 201:./Library/stm32f4xx_tim.c ****   } 
 477              		.loc 1 201 5 is_stmt 1 view .LVU163
 478 0074 0021     		movs	r1, #0
 479 0076 0120     		movs	r0, #1
 480 0078 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 481              	.LVL60:
 482              	.L9:
 271:./Library/stm32f4xx_tim.c **** 
 483              		.loc 1 271 1 is_stmt 0 view .LVU164
 484 007c 08BD     		pop	{r3, pc}
 485              	.LVL61:
 486              	.L26:
 205:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 487              		.loc 1 205 5 is_stmt 1 view .LVU165
 488 007e 0121     		movs	r1, #1
 489 0080 0846     		mov	r0, r1
 490              	.LVL62:
 205:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 491              		.loc 1 205 5 is_stmt 0 view .LVU166
 492 0082 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 493              	.LVL63:
 206:./Library/stm32f4xx_tim.c ****   }  
 494              		.loc 1 206 5 is_stmt 1 view .LVU167
 495 0086 0021     		movs	r1, #0
 496 0088 0120     		movs	r0, #1
 497 008a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 498              	.LVL64:
 499 008e F5E7     		b	.L9
ARM GAS  /tmp/ccYkkzUL.s 			page 69


 500              	.LVL65:
 501              	.L27:
 210:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 502              		.loc 1 210 5 view .LVU168
 503 0090 0121     		movs	r1, #1
 504 0092 0220     		movs	r0, #2
 505              	.LVL66:
 210:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 506              		.loc 1 210 5 is_stmt 0 view .LVU169
 507 0094 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 508              	.LVL67:
 211:./Library/stm32f4xx_tim.c ****   }  
 509              		.loc 1 211 5 is_stmt 1 view .LVU170
 510 0098 0021     		movs	r1, #0
 511 009a 0220     		movs	r0, #2
 512 009c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 513              	.LVL68:
 514 00a0 ECE7     		b	.L9
 515              	.LVL69:
 516              	.L28:
 215:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 517              		.loc 1 215 5 view .LVU171
 518 00a2 0121     		movs	r1, #1
 519 00a4 0420     		movs	r0, #4
 520              	.LVL70:
 215:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 521              		.loc 1 215 5 is_stmt 0 view .LVU172
 522 00a6 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 523              	.LVL71:
 216:./Library/stm32f4xx_tim.c ****   }  
 524              		.loc 1 216 5 is_stmt 1 view .LVU173
 525 00aa 0021     		movs	r1, #0
 526 00ac 0420     		movs	r0, #4
 527 00ae FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 528              	.LVL72:
 529 00b2 E3E7     		b	.L9
 530              	.LVL73:
 531              	.L29:
 220:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 532              		.loc 1 220 5 view .LVU174
 533 00b4 0121     		movs	r1, #1
 534 00b6 0820     		movs	r0, #8
 535              	.LVL74:
 220:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 536              		.loc 1 220 5 is_stmt 0 view .LVU175
 537 00b8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 538              	.LVL75:
 221:./Library/stm32f4xx_tim.c ****   }  
 539              		.loc 1 221 5 is_stmt 1 view .LVU176
 540 00bc 0021     		movs	r1, #0
 541 00be 0820     		movs	r0, #8
 542 00c0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 543              	.LVL76:
 544 00c4 DAE7     		b	.L9
 545              	.LVL77:
 546              	.L30:
 225:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
ARM GAS  /tmp/ccYkkzUL.s 			page 70


 547              		.loc 1 225 5 view .LVU177
 548 00c6 0121     		movs	r1, #1
 549 00c8 1020     		movs	r0, #16
 550              	.LVL78:
 225:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 551              		.loc 1 225 5 is_stmt 0 view .LVU178
 552 00ca FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 553              	.LVL79:
 226:./Library/stm32f4xx_tim.c ****   }  
 554              		.loc 1 226 5 is_stmt 1 view .LVU179
 555 00ce 0021     		movs	r1, #0
 556 00d0 1020     		movs	r0, #16
 557 00d2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 558              	.LVL80:
 559 00d6 D1E7     		b	.L9
 560              	.LVL81:
 561              	.L31:
 230:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 562              		.loc 1 230 5 view .LVU180
 563 00d8 0121     		movs	r1, #1
 564 00da 2020     		movs	r0, #32
 565              	.LVL82:
 230:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 566              		.loc 1 230 5 is_stmt 0 view .LVU181
 567 00dc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 568              	.LVL83:
 231:./Library/stm32f4xx_tim.c ****   }  
 569              		.loc 1 231 5 is_stmt 1 view .LVU182
 570 00e0 0021     		movs	r1, #0
 571 00e2 2020     		movs	r0, #32
 572 00e4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 573              	.LVL84:
 574 00e8 C8E7     		b	.L9
 575              	.LVL85:
 576              	.L32:
 235:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 577              		.loc 1 235 5 view .LVU183
 578 00ea 0121     		movs	r1, #1
 579 00ec 0220     		movs	r0, #2
 580              	.LVL86:
 235:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 581              		.loc 1 235 5 is_stmt 0 view .LVU184
 582 00ee FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 583              	.LVL87:
 236:./Library/stm32f4xx_tim.c ****   }  
 584              		.loc 1 236 5 is_stmt 1 view .LVU185
 585 00f2 0021     		movs	r1, #0
 586 00f4 0220     		movs	r0, #2
 587 00f6 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 588              	.LVL88:
 589 00fa BFE7     		b	.L9
 590              	.LVL89:
 591              	.L33:
 240:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 592              		.loc 1 240 5 view .LVU186
 593 00fc 0121     		movs	r1, #1
 594 00fe 4FF48030 		mov	r0, #65536
ARM GAS  /tmp/ccYkkzUL.s 			page 71


 595              	.LVL90:
 240:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 596              		.loc 1 240 5 is_stmt 0 view .LVU187
 597 0102 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 598              	.LVL91:
 241:./Library/stm32f4xx_tim.c ****    }  
 599              		.loc 1 241 5 is_stmt 1 view .LVU188
 600 0106 0021     		movs	r1, #0
 601 0108 4FF48030 		mov	r0, #65536
 602 010c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 603              	.LVL92:
 604 0110 B4E7     		b	.L9
 605              	.LVL93:
 606              	.L34:
 245:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 607              		.loc 1 245 5 view .LVU189
 608 0112 0121     		movs	r1, #1
 609 0114 4FF40030 		mov	r0, #131072
 610              	.LVL94:
 245:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 611              		.loc 1 245 5 is_stmt 0 view .LVU190
 612 0118 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 613              	.LVL95:
 246:./Library/stm32f4xx_tim.c ****   }  
 614              		.loc 1 246 5 is_stmt 1 view .LVU191
 615 011c 0021     		movs	r1, #0
 616 011e 4FF40030 		mov	r0, #131072
 617 0122 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 618              	.LVL96:
 619 0126 A9E7     		b	.L9
 620              	.LVL97:
 621              	.L35:
 250:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 622              		.loc 1 250 5 view .LVU192
 623 0128 0121     		movs	r1, #1
 624 012a 4FF48020 		mov	r0, #262144
 625              	.LVL98:
 250:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 626              		.loc 1 250 5 is_stmt 0 view .LVU193
 627 012e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 628              	.LVL99:
 251:./Library/stm32f4xx_tim.c ****   }  
 629              		.loc 1 251 5 is_stmt 1 view .LVU194
 630 0132 0021     		movs	r1, #0
 631 0134 4FF48020 		mov	r0, #262144
 632 0138 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 633              	.LVL100:
 634 013c 9EE7     		b	.L9
 635              	.LVL101:
 636              	.L36:
 255:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 637              		.loc 1 255 5 view .LVU195
 638 013e 0121     		movs	r1, #1
 639 0140 4020     		movs	r0, #64
 640              	.LVL102:
 255:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 641              		.loc 1 255 5 is_stmt 0 view .LVU196
ARM GAS  /tmp/ccYkkzUL.s 			page 72


 642 0142 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 643              	.LVL103:
 256:./Library/stm32f4xx_tim.c ****   }  
 644              		.loc 1 256 5 is_stmt 1 view .LVU197
 645 0146 0021     		movs	r1, #0
 646 0148 4020     		movs	r0, #64
 647 014a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 648              	.LVL104:
 649 014e 95E7     		b	.L9
 650              	.LVL105:
 651              	.L37:
 260:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 652              		.loc 1 260 5 view .LVU198
 653 0150 0121     		movs	r1, #1
 654 0152 8020     		movs	r0, #128
 655              	.LVL106:
 260:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 656              		.loc 1 260 5 is_stmt 0 view .LVU199
 657 0154 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 658              	.LVL107:
 261:./Library/stm32f4xx_tim.c ****   }  
 659              		.loc 1 261 5 is_stmt 1 view .LVU200
 660 0158 0021     		movs	r1, #0
 661 015a 8020     		movs	r0, #128
 662 015c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 663              	.LVL108:
 664 0160 8CE7     		b	.L9
 665              	.L39:
 666 0162 00BF     		.align	2
 667              	.L38:
 668 0164 00000140 		.word	1073807360
 669 0168 00040040 		.word	1073742848
 670 016c 00080040 		.word	1073743872
 671 0170 000C0040 		.word	1073744896
 672 0174 00100040 		.word	1073745920
 673 0178 00140040 		.word	1073746944
 674 017c 00040140 		.word	1073808384
 675 0180 00400140 		.word	1073823744
 676 0184 00440140 		.word	1073824768
 677 0188 00480140 		.word	1073825792
 678 018c 00180040 		.word	1073747968
 679 0190 001C0040 		.word	1073748992
 680 0194 00200040 		.word	1073750016
 681              		.cfi_endproc
 682              	.LFE123:
 684              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 685              		.align	1
 686              		.global	TIM_TimeBaseInit
 687              		.syntax unified
 688              		.thumb
 689              		.thumb_func
 691              	TIM_TimeBaseInit:
 692              	.LVL109:
 693              	.LFB124:
 282:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 694              		.loc 1 282 1 view -0
 695              		.cfi_startproc
ARM GAS  /tmp/ccYkkzUL.s 			page 73


 696              		@ args = 0, pretend = 0, frame = 0
 697              		@ frame_needed = 0, uses_anonymous_args = 0
 698              		@ link register save eliminated.
 283:./Library/stm32f4xx_tim.c **** 
 699              		.loc 1 283 3 view .LVU202
 286:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 700              		.loc 1 286 3 view .LVU203
 287:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 701              		.loc 1 287 3 view .LVU204
 288:./Library/stm32f4xx_tim.c **** 
 702              		.loc 1 288 3 view .LVU205
 290:./Library/stm32f4xx_tim.c **** 
 703              		.loc 1 290 3 view .LVU206
 290:./Library/stm32f4xx_tim.c **** 
 704              		.loc 1 290 10 is_stmt 0 view .LVU207
 705 0000 0388     		ldrh	r3, [r0]
 706 0002 9BB2     		uxth	r3, r3
 707              	.LVL110:
 292:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 708              		.loc 1 292 3 is_stmt 1 view .LVU208
 292:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 709              		.loc 1 292 5 is_stmt 0 view .LVU209
 710 0004 1B4A     		ldr	r2, .L46
 711 0006 9042     		cmp	r0, r2
 712 0008 12D0     		beq	.L41
 292:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 713              		.loc 1 292 21 discriminator 1 view .LVU210
 714 000a 02F58062 		add	r2, r2, #1024
 715 000e 9042     		cmp	r0, r2
 716 0010 0ED0     		beq	.L41
 292:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 717              		.loc 1 292 38 discriminator 2 view .LVU211
 718 0012 B0F1804F 		cmp	r0, #1073741824
 719 0016 0BD0     		beq	.L41
 293:./Library/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 720              		.loc 1 293 21 view .LVU212
 721 0018 A2F58032 		sub	r2, r2, #65536
 722 001c 9042     		cmp	r0, r2
 723 001e 07D0     		beq	.L41
 293:./Library/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 724              		.loc 1 293 38 discriminator 1 view .LVU213
 725 0020 02F58062 		add	r2, r2, #1024
 726 0024 9042     		cmp	r0, r2
 727 0026 03D0     		beq	.L41
 294:./Library/stm32f4xx_tim.c ****   {
 728              		.loc 1 294 21 view .LVU214
 729 0028 02F58062 		add	r2, r2, #1024
 730 002c 9042     		cmp	r0, r2
 731 002e 03D1     		bne	.L42
 732              	.L41:
 297:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 733              		.loc 1 297 5 is_stmt 1 view .LVU215
 297:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 734              		.loc 1 297 12 is_stmt 0 view .LVU216
 735 0030 23F07003 		bic	r3, r3, #112
 736              	.LVL111:
 298:./Library/stm32f4xx_tim.c ****   }
ARM GAS  /tmp/ccYkkzUL.s 			page 74


 737              		.loc 1 298 5 is_stmt 1 view .LVU217
 298:./Library/stm32f4xx_tim.c ****   }
 738              		.loc 1 298 47 is_stmt 0 view .LVU218
 739 0034 4A88     		ldrh	r2, [r1, #2]
 298:./Library/stm32f4xx_tim.c ****   }
 740              		.loc 1 298 12 view .LVU219
 741 0036 1343     		orrs	r3, r3, r2
 742              	.LVL112:
 743              	.L42:
 301:./Library/stm32f4xx_tim.c ****   {
 744              		.loc 1 301 3 is_stmt 1 view .LVU220
 301:./Library/stm32f4xx_tim.c ****   {
 745              		.loc 1 301 5 is_stmt 0 view .LVU221
 746 0038 0F4A     		ldr	r2, .L46+4
 747 003a 9042     		cmp	r0, r2
 748 003c 08D0     		beq	.L43
 301:./Library/stm32f4xx_tim.c ****   {
 749              		.loc 1 301 21 discriminator 1 view .LVU222
 750 003e 02F58062 		add	r2, r2, #1024
 751 0042 9042     		cmp	r0, r2
 752 0044 04D0     		beq	.L43
 304:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 753              		.loc 1 304 5 is_stmt 1 view .LVU223
 304:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 754              		.loc 1 304 12 is_stmt 0 view .LVU224
 755 0046 23F44073 		bic	r3, r3, #768
 756              	.LVL113:
 304:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 757              		.loc 1 304 12 view .LVU225
 758 004a 9BB2     		uxth	r3, r3
 759              	.LVL114:
 305:./Library/stm32f4xx_tim.c ****   }
 760              		.loc 1 305 5 is_stmt 1 view .LVU226
 305:./Library/stm32f4xx_tim.c ****   }
 761              		.loc 1 305 47 is_stmt 0 view .LVU227
 762 004c 0A89     		ldrh	r2, [r1, #8]
 305:./Library/stm32f4xx_tim.c ****   }
 763              		.loc 1 305 12 view .LVU228
 764 004e 1343     		orrs	r3, r3, r2
 765              	.LVL115:
 766              	.L43:
 308:./Library/stm32f4xx_tim.c **** 
 767              		.loc 1 308 3 is_stmt 1 view .LVU229
 308:./Library/stm32f4xx_tim.c **** 
 768              		.loc 1 308 13 is_stmt 0 view .LVU230
 769 0050 0380     		strh	r3, [r0]	@ movhi
 311:./Library/stm32f4xx_tim.c ****  
 770              		.loc 1 311 3 is_stmt 1 view .LVU231
 311:./Library/stm32f4xx_tim.c ****  
 771              		.loc 1 311 37 is_stmt 0 view .LVU232
 772 0052 4B68     		ldr	r3, [r1, #4]
 773              	.LVL116:
 311:./Library/stm32f4xx_tim.c ****  
 774              		.loc 1 311 13 view .LVU233
 775 0054 C362     		str	r3, [r0, #44]
 776              	.LVL117:
 314:./Library/stm32f4xx_tim.c ****     
ARM GAS  /tmp/ccYkkzUL.s 			page 75


 777              		.loc 1 314 3 is_stmt 1 view .LVU234
 314:./Library/stm32f4xx_tim.c ****     
 778              		.loc 1 314 37 is_stmt 0 view .LVU235
 779 0056 0B88     		ldrh	r3, [r1]
 314:./Library/stm32f4xx_tim.c ****     
 780              		.loc 1 314 13 view .LVU236
 781 0058 0385     		strh	r3, [r0, #40]	@ movhi
 316:./Library/stm32f4xx_tim.c ****   {
 782              		.loc 1 316 3 is_stmt 1 view .LVU237
 316:./Library/stm32f4xx_tim.c ****   {
 783              		.loc 1 316 6 is_stmt 0 view .LVU238
 784 005a 064B     		ldr	r3, .L46
 785 005c 9842     		cmp	r0, r3
 786 005e 03D0     		beq	.L44
 316:./Library/stm32f4xx_tim.c ****   {
 787              		.loc 1 316 22 discriminator 1 view .LVU239
 788 0060 03F58063 		add	r3, r3, #1024
 789 0064 9842     		cmp	r0, r3
 790 0066 01D1     		bne	.L45
 791              	.L44:
 319:./Library/stm32f4xx_tim.c ****   }
 792              		.loc 1 319 5 is_stmt 1 view .LVU240
 319:./Library/stm32f4xx_tim.c ****   }
 793              		.loc 1 319 39 is_stmt 0 view .LVU241
 794 0068 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
 319:./Library/stm32f4xx_tim.c ****   }
 795              		.loc 1 319 15 view .LVU242
 796 006a 0386     		strh	r3, [r0, #48]	@ movhi
 797              	.L45:
 324:./Library/stm32f4xx_tim.c **** }
 798              		.loc 1 324 3 is_stmt 1 view .LVU243
 324:./Library/stm32f4xx_tim.c **** }
 799              		.loc 1 324 13 is_stmt 0 view .LVU244
 800 006c 0123     		movs	r3, #1
 801 006e 8382     		strh	r3, [r0, #20]	@ movhi
 325:./Library/stm32f4xx_tim.c **** 
 802              		.loc 1 325 1 view .LVU245
 803 0070 7047     		bx	lr
 804              	.L47:
 805 0072 00BF     		.align	2
 806              	.L46:
 807 0074 00000140 		.word	1073807360
 808 0078 00100040 		.word	1073745920
 809              		.cfi_endproc
 810              	.LFE124:
 812              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 813              		.align	1
 814              		.global	TIM_TimeBaseStructInit
 815              		.syntax unified
 816              		.thumb
 817              		.thumb_func
 819              	TIM_TimeBaseStructInit:
 820              	.LVL118:
 821              	.LFB125:
 334:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 822              		.loc 1 334 1 is_stmt 1 view -0
 823              		.cfi_startproc
ARM GAS  /tmp/ccYkkzUL.s 			page 76


 824              		@ args = 0, pretend = 0, frame = 0
 825              		@ frame_needed = 0, uses_anonymous_args = 0
 826              		@ link register save eliminated.
 336:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 827              		.loc 1 336 3 view .LVU247
 336:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 828              		.loc 1 336 38 is_stmt 0 view .LVU248
 829 0000 4FF0FF33 		mov	r3, #-1
 830 0004 4360     		str	r3, [r0, #4]
 337:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 831              		.loc 1 337 3 is_stmt 1 view .LVU249
 337:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 832              		.loc 1 337 41 is_stmt 0 view .LVU250
 833 0006 0023     		movs	r3, #0
 834 0008 0380     		strh	r3, [r0]	@ movhi
 338:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 835              		.loc 1 338 3 is_stmt 1 view .LVU251
 338:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 836              		.loc 1 338 45 is_stmt 0 view .LVU252
 837 000a 0381     		strh	r3, [r0, #8]	@ movhi
 339:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 838              		.loc 1 339 3 is_stmt 1 view .LVU253
 339:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 839              		.loc 1 339 43 is_stmt 0 view .LVU254
 840 000c 4380     		strh	r3, [r0, #2]	@ movhi
 340:./Library/stm32f4xx_tim.c **** }
 841              		.loc 1 340 3 is_stmt 1 view .LVU255
 340:./Library/stm32f4xx_tim.c **** }
 842              		.loc 1 340 49 is_stmt 0 view .LVU256
 843 000e 8372     		strb	r3, [r0, #10]
 341:./Library/stm32f4xx_tim.c **** 
 844              		.loc 1 341 1 view .LVU257
 845 0010 7047     		bx	lr
 846              		.cfi_endproc
 847              	.LFE125:
 849              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 850              		.align	1
 851              		.global	TIM_PrescalerConfig
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 856              	TIM_PrescalerConfig:
 857              	.LVL119:
 858              	.LFB126:
 354:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 859              		.loc 1 354 1 is_stmt 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863              		@ link register save eliminated.
 356:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 864              		.loc 1 356 3 view .LVU259
 357:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 865              		.loc 1 357 3 view .LVU260
 359:./Library/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 866              		.loc 1 359 3 view .LVU261
 359:./Library/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
ARM GAS  /tmp/ccYkkzUL.s 			page 77


 867              		.loc 1 359 13 is_stmt 0 view .LVU262
 868 0000 0185     		strh	r1, [r0, #40]	@ movhi
 361:./Library/stm32f4xx_tim.c **** }
 869              		.loc 1 361 3 is_stmt 1 view .LVU263
 361:./Library/stm32f4xx_tim.c **** }
 870              		.loc 1 361 13 is_stmt 0 view .LVU264
 871 0002 8282     		strh	r2, [r0, #20]	@ movhi
 362:./Library/stm32f4xx_tim.c **** 
 872              		.loc 1 362 1 view .LVU265
 873 0004 7047     		bx	lr
 874              		.cfi_endproc
 875              	.LFE126:
 877              		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 878              		.align	1
 879              		.global	TIM_CounterModeConfig
 880              		.syntax unified
 881              		.thumb
 882              		.thumb_func
 884              	TIM_CounterModeConfig:
 885              	.LVL120:
 886              	.LFB127:
 377:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 887              		.loc 1 377 1 is_stmt 1 view -0
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 0
 890              		@ frame_needed = 0, uses_anonymous_args = 0
 891              		@ link register save eliminated.
 378:./Library/stm32f4xx_tim.c **** 
 892              		.loc 1 378 3 view .LVU267
 381:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 893              		.loc 1 381 3 view .LVU268
 382:./Library/stm32f4xx_tim.c **** 
 894              		.loc 1 382 3 view .LVU269
 384:./Library/stm32f4xx_tim.c **** 
 895              		.loc 1 384 3 view .LVU270
 384:./Library/stm32f4xx_tim.c **** 
 896              		.loc 1 384 10 is_stmt 0 view .LVU271
 897 0000 0388     		ldrh	r3, [r0]
 898 0002 9BB2     		uxth	r3, r3
 899              	.LVL121:
 387:./Library/stm32f4xx_tim.c **** 
 900              		.loc 1 387 3 is_stmt 1 view .LVU272
 387:./Library/stm32f4xx_tim.c **** 
 901              		.loc 1 387 10 is_stmt 0 view .LVU273
 902 0004 23F07003 		bic	r3, r3, #112
 903              	.LVL122:
 390:./Library/stm32f4xx_tim.c **** 
 904              		.loc 1 390 3 is_stmt 1 view .LVU274
 390:./Library/stm32f4xx_tim.c **** 
 905              		.loc 1 390 10 is_stmt 0 view .LVU275
 906 0008 0B43     		orrs	r3, r3, r1
 907              	.LVL123:
 393:./Library/stm32f4xx_tim.c **** }
 908              		.loc 1 393 3 is_stmt 1 view .LVU276
 393:./Library/stm32f4xx_tim.c **** }
 909              		.loc 1 393 13 is_stmt 0 view .LVU277
 910 000a 0380     		strh	r3, [r0]	@ movhi
ARM GAS  /tmp/ccYkkzUL.s 			page 78


 394:./Library/stm32f4xx_tim.c **** 
 911              		.loc 1 394 1 view .LVU278
 912 000c 7047     		bx	lr
 913              		.cfi_endproc
 914              	.LFE127:
 916              		.section	.text.TIM_SetCounter,"ax",%progbits
 917              		.align	1
 918              		.global	TIM_SetCounter
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 923              	TIM_SetCounter:
 924              	.LVL124:
 925              	.LFB128:
 403:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 926              		.loc 1 403 1 is_stmt 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 0
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930              		@ link register save eliminated.
 405:./Library/stm32f4xx_tim.c **** 
 931              		.loc 1 405 4 view .LVU280
 408:./Library/stm32f4xx_tim.c **** }
 932              		.loc 1 408 3 view .LVU281
 408:./Library/stm32f4xx_tim.c **** }
 933              		.loc 1 408 13 is_stmt 0 view .LVU282
 934 0000 4162     		str	r1, [r0, #36]
 409:./Library/stm32f4xx_tim.c **** 
 935              		.loc 1 409 1 view .LVU283
 936 0002 7047     		bx	lr
 937              		.cfi_endproc
 938              	.LFE128:
 940              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 941              		.align	1
 942              		.global	TIM_SetAutoreload
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 947              	TIM_SetAutoreload:
 948              	.LVL125:
 949              	.LFB129:
 418:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 950              		.loc 1 418 1 is_stmt 1 view -0
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 0
 953              		@ frame_needed = 0, uses_anonymous_args = 0
 954              		@ link register save eliminated.
 420:./Library/stm32f4xx_tim.c ****   
 955              		.loc 1 420 3 view .LVU285
 423:./Library/stm32f4xx_tim.c **** }
 956              		.loc 1 423 3 view .LVU286
 423:./Library/stm32f4xx_tim.c **** }
 957              		.loc 1 423 13 is_stmt 0 view .LVU287
 958 0000 C162     		str	r1, [r0, #44]
 424:./Library/stm32f4xx_tim.c **** 
 959              		.loc 1 424 1 view .LVU288
 960 0002 7047     		bx	lr
ARM GAS  /tmp/ccYkkzUL.s 			page 79


 961              		.cfi_endproc
 962              	.LFE129:
 964              		.section	.text.TIM_GetCounter,"ax",%progbits
 965              		.align	1
 966              		.global	TIM_GetCounter
 967              		.syntax unified
 968              		.thumb
 969              		.thumb_func
 971              	TIM_GetCounter:
 972              	.LVL126:
 973              	.LFB130:
 432:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 974              		.loc 1 432 1 is_stmt 1 view -0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 0
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 978              		@ link register save eliminated.
 434:./Library/stm32f4xx_tim.c **** 
 979              		.loc 1 434 3 view .LVU290
 437:./Library/stm32f4xx_tim.c **** }
 980              		.loc 1 437 3 view .LVU291
 437:./Library/stm32f4xx_tim.c **** }
 981              		.loc 1 437 14 is_stmt 0 view .LVU292
 982 0000 406A     		ldr	r0, [r0, #36]
 983              	.LVL127:
 438:./Library/stm32f4xx_tim.c **** 
 984              		.loc 1 438 1 view .LVU293
 985 0002 7047     		bx	lr
 986              		.cfi_endproc
 987              	.LFE130:
 989              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 990              		.align	1
 991              		.global	TIM_GetPrescaler
 992              		.syntax unified
 993              		.thumb
 994              		.thumb_func
 996              	TIM_GetPrescaler:
 997              	.LVL128:
 998              	.LFB131:
 446:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 999              		.loc 1 446 1 is_stmt 1 view -0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
 1002              		@ frame_needed = 0, uses_anonymous_args = 0
 1003              		@ link register save eliminated.
 448:./Library/stm32f4xx_tim.c **** 
 1004              		.loc 1 448 3 view .LVU295
 451:./Library/stm32f4xx_tim.c **** }
 1005              		.loc 1 451 3 view .LVU296
 451:./Library/stm32f4xx_tim.c **** }
 1006              		.loc 1 451 14 is_stmt 0 view .LVU297
 1007 0000 008D     		ldrh	r0, [r0, #40]
 1008              	.LVL129:
 452:./Library/stm32f4xx_tim.c **** 
 1009              		.loc 1 452 1 view .LVU298
 1010 0002 80B2     		uxth	r0, r0
 1011 0004 7047     		bx	lr
ARM GAS  /tmp/ccYkkzUL.s 			page 80


 1012              		.cfi_endproc
 1013              	.LFE131:
 1015              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 1016              		.align	1
 1017              		.global	TIM_UpdateDisableConfig
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	TIM_UpdateDisableConfig:
 1023              	.LVL130:
 1024              	.LFB132:
 462:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1025              		.loc 1 462 1 is_stmt 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 464:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1030              		.loc 1 464 3 view .LVU300
 465:./Library/stm32f4xx_tim.c **** 
 1031              		.loc 1 465 3 view .LVU301
 467:./Library/stm32f4xx_tim.c ****   {
 1032              		.loc 1 467 3 view .LVU302
 467:./Library/stm32f4xx_tim.c ****   {
 1033              		.loc 1 467 6 is_stmt 0 view .LVU303
 1034 0000 29B1     		cbz	r1, .L56
 470:./Library/stm32f4xx_tim.c ****   }
 1035              		.loc 1 470 5 is_stmt 1 view .LVU304
 470:./Library/stm32f4xx_tim.c ****   }
 1036              		.loc 1 470 9 is_stmt 0 view .LVU305
 1037 0002 0388     		ldrh	r3, [r0]
 1038 0004 9BB2     		uxth	r3, r3
 470:./Library/stm32f4xx_tim.c ****   }
 1039              		.loc 1 470 15 view .LVU306
 1040 0006 43F00203 		orr	r3, r3, #2
 1041 000a 0380     		strh	r3, [r0]	@ movhi
 1042 000c 7047     		bx	lr
 1043              	.L56:
 475:./Library/stm32f4xx_tim.c ****   }
 1044              		.loc 1 475 5 is_stmt 1 view .LVU307
 475:./Library/stm32f4xx_tim.c ****   }
 1045              		.loc 1 475 9 is_stmt 0 view .LVU308
 1046 000e 0388     		ldrh	r3, [r0]
 1047 0010 9BB2     		uxth	r3, r3
 475:./Library/stm32f4xx_tim.c ****   }
 1048              		.loc 1 475 15 view .LVU309
 1049 0012 23F00203 		bic	r3, r3, #2
 1050 0016 9BB2     		uxth	r3, r3
 1051 0018 0380     		strh	r3, [r0]	@ movhi
 477:./Library/stm32f4xx_tim.c **** 
 1052              		.loc 1 477 1 view .LVU310
 1053 001a 7047     		bx	lr
 1054              		.cfi_endproc
 1055              	.LFE132:
 1057              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 1058              		.align	1
 1059              		.global	TIM_UpdateRequestConfig
ARM GAS  /tmp/ccYkkzUL.s 			page 81


 1060              		.syntax unified
 1061              		.thumb
 1062              		.thumb_func
 1064              	TIM_UpdateRequestConfig:
 1065              	.LVL131:
 1066              	.LFB133:
 491:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1067              		.loc 1 491 1 is_stmt 1 view -0
 1068              		.cfi_startproc
 1069              		@ args = 0, pretend = 0, frame = 0
 1070              		@ frame_needed = 0, uses_anonymous_args = 0
 1071              		@ link register save eliminated.
 493:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 1072              		.loc 1 493 3 view .LVU312
 494:./Library/stm32f4xx_tim.c **** 
 1073              		.loc 1 494 3 view .LVU313
 496:./Library/stm32f4xx_tim.c ****   {
 1074              		.loc 1 496 3 view .LVU314
 496:./Library/stm32f4xx_tim.c ****   {
 1075              		.loc 1 496 6 is_stmt 0 view .LVU315
 1076 0000 29B1     		cbz	r1, .L59
 499:./Library/stm32f4xx_tim.c ****   }
 1077              		.loc 1 499 5 is_stmt 1 view .LVU316
 499:./Library/stm32f4xx_tim.c ****   }
 1078              		.loc 1 499 9 is_stmt 0 view .LVU317
 1079 0002 0388     		ldrh	r3, [r0]
 1080 0004 9BB2     		uxth	r3, r3
 499:./Library/stm32f4xx_tim.c ****   }
 1081              		.loc 1 499 15 view .LVU318
 1082 0006 43F00403 		orr	r3, r3, #4
 1083 000a 0380     		strh	r3, [r0]	@ movhi
 1084 000c 7047     		bx	lr
 1085              	.L59:
 504:./Library/stm32f4xx_tim.c ****   }
 1086              		.loc 1 504 5 is_stmt 1 view .LVU319
 504:./Library/stm32f4xx_tim.c ****   }
 1087              		.loc 1 504 9 is_stmt 0 view .LVU320
 1088 000e 0388     		ldrh	r3, [r0]
 1089 0010 9BB2     		uxth	r3, r3
 504:./Library/stm32f4xx_tim.c ****   }
 1090              		.loc 1 504 15 view .LVU321
 1091 0012 23F00403 		bic	r3, r3, #4
 1092 0016 9BB2     		uxth	r3, r3
 1093 0018 0380     		strh	r3, [r0]	@ movhi
 506:./Library/stm32f4xx_tim.c **** 
 1094              		.loc 1 506 1 view .LVU322
 1095 001a 7047     		bx	lr
 1096              		.cfi_endproc
 1097              	.LFE133:
 1099              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 1100              		.align	1
 1101              		.global	TIM_ARRPreloadConfig
 1102              		.syntax unified
 1103              		.thumb
 1104              		.thumb_func
 1106              	TIM_ARRPreloadConfig:
 1107              	.LVL132:
ARM GAS  /tmp/ccYkkzUL.s 			page 82


 1108              	.LFB134:
 516:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1109              		.loc 1 516 1 is_stmt 1 view -0
 1110              		.cfi_startproc
 1111              		@ args = 0, pretend = 0, frame = 0
 1112              		@ frame_needed = 0, uses_anonymous_args = 0
 1113              		@ link register save eliminated.
 518:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1114              		.loc 1 518 3 view .LVU324
 519:./Library/stm32f4xx_tim.c **** 
 1115              		.loc 1 519 3 view .LVU325
 521:./Library/stm32f4xx_tim.c ****   {
 1116              		.loc 1 521 3 view .LVU326
 521:./Library/stm32f4xx_tim.c ****   {
 1117              		.loc 1 521 6 is_stmt 0 view .LVU327
 1118 0000 29B1     		cbz	r1, .L62
 524:./Library/stm32f4xx_tim.c ****   }
 1119              		.loc 1 524 5 is_stmt 1 view .LVU328
 524:./Library/stm32f4xx_tim.c ****   }
 1120              		.loc 1 524 9 is_stmt 0 view .LVU329
 1121 0002 0388     		ldrh	r3, [r0]
 1122 0004 9BB2     		uxth	r3, r3
 524:./Library/stm32f4xx_tim.c ****   }
 1123              		.loc 1 524 15 view .LVU330
 1124 0006 43F08003 		orr	r3, r3, #128
 1125 000a 0380     		strh	r3, [r0]	@ movhi
 1126 000c 7047     		bx	lr
 1127              	.L62:
 529:./Library/stm32f4xx_tim.c ****   }
 1128              		.loc 1 529 5 is_stmt 1 view .LVU331
 529:./Library/stm32f4xx_tim.c ****   }
 1129              		.loc 1 529 9 is_stmt 0 view .LVU332
 1130 000e 0388     		ldrh	r3, [r0]
 1131 0010 9BB2     		uxth	r3, r3
 529:./Library/stm32f4xx_tim.c ****   }
 1132              		.loc 1 529 15 view .LVU333
 1133 0012 23F08003 		bic	r3, r3, #128
 1134 0016 9BB2     		uxth	r3, r3
 1135 0018 0380     		strh	r3, [r0]	@ movhi
 531:./Library/stm32f4xx_tim.c **** 
 1136              		.loc 1 531 1 view .LVU334
 1137 001a 7047     		bx	lr
 1138              		.cfi_endproc
 1139              	.LFE134:
 1141              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 1142              		.align	1
 1143              		.global	TIM_SelectOnePulseMode
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
 1148              	TIM_SelectOnePulseMode:
 1149              	.LVL133:
 1150              	.LFB135:
 543:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1151              		.loc 1 543 1 is_stmt 1 view -0
 1152              		.cfi_startproc
 1153              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccYkkzUL.s 			page 83


 1154              		@ frame_needed = 0, uses_anonymous_args = 0
 1155              		@ link register save eliminated.
 545:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 1156              		.loc 1 545 3 view .LVU336
 546:./Library/stm32f4xx_tim.c **** 
 1157              		.loc 1 546 3 view .LVU337
 549:./Library/stm32f4xx_tim.c **** 
 1158              		.loc 1 549 3 view .LVU338
 549:./Library/stm32f4xx_tim.c **** 
 1159              		.loc 1 549 7 is_stmt 0 view .LVU339
 1160 0000 0388     		ldrh	r3, [r0]
 1161 0002 9BB2     		uxth	r3, r3
 549:./Library/stm32f4xx_tim.c **** 
 1162              		.loc 1 549 13 view .LVU340
 1163 0004 23F00803 		bic	r3, r3, #8
 1164 0008 9BB2     		uxth	r3, r3
 1165 000a 0380     		strh	r3, [r0]	@ movhi
 552:./Library/stm32f4xx_tim.c **** }
 1166              		.loc 1 552 3 is_stmt 1 view .LVU341
 552:./Library/stm32f4xx_tim.c **** }
 1167              		.loc 1 552 7 is_stmt 0 view .LVU342
 1168 000c 0388     		ldrh	r3, [r0]
 1169 000e 9BB2     		uxth	r3, r3
 552:./Library/stm32f4xx_tim.c **** }
 1170              		.loc 1 552 13 view .LVU343
 1171 0010 0B43     		orrs	r3, r3, r1
 1172 0012 0380     		strh	r3, [r0]	@ movhi
 553:./Library/stm32f4xx_tim.c **** 
 1173              		.loc 1 553 1 view .LVU344
 1174 0014 7047     		bx	lr
 1175              		.cfi_endproc
 1176              	.LFE135:
 1178              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 1179              		.align	1
 1180              		.global	TIM_SetClockDivision
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	TIM_SetClockDivision:
 1186              	.LVL134:
 1187              	.LFB136:
 566:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1188              		.loc 1 566 1 is_stmt 1 view -0
 1189              		.cfi_startproc
 1190              		@ args = 0, pretend = 0, frame = 0
 1191              		@ frame_needed = 0, uses_anonymous_args = 0
 1192              		@ link register save eliminated.
 568:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 1193              		.loc 1 568 3 view .LVU346
 569:./Library/stm32f4xx_tim.c **** 
 1194              		.loc 1 569 3 view .LVU347
 572:./Library/stm32f4xx_tim.c **** 
 1195              		.loc 1 572 3 view .LVU348
 572:./Library/stm32f4xx_tim.c **** 
 1196              		.loc 1 572 7 is_stmt 0 view .LVU349
 1197 0000 0388     		ldrh	r3, [r0]
 1198 0002 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccYkkzUL.s 			page 84


 572:./Library/stm32f4xx_tim.c **** 
 1199              		.loc 1 572 13 view .LVU350
 1200 0004 23F44073 		bic	r3, r3, #768
 1201 0008 9BB2     		uxth	r3, r3
 1202 000a 0380     		strh	r3, [r0]	@ movhi
 575:./Library/stm32f4xx_tim.c **** }
 1203              		.loc 1 575 3 is_stmt 1 view .LVU351
 575:./Library/stm32f4xx_tim.c **** }
 1204              		.loc 1 575 7 is_stmt 0 view .LVU352
 1205 000c 0388     		ldrh	r3, [r0]
 1206 000e 9BB2     		uxth	r3, r3
 575:./Library/stm32f4xx_tim.c **** }
 1207              		.loc 1 575 13 view .LVU353
 1208 0010 0B43     		orrs	r3, r3, r1
 1209 0012 0380     		strh	r3, [r0]	@ movhi
 576:./Library/stm32f4xx_tim.c **** 
 1210              		.loc 1 576 1 view .LVU354
 1211 0014 7047     		bx	lr
 1212              		.cfi_endproc
 1213              	.LFE136:
 1215              		.section	.text.TIM_Cmd,"ax",%progbits
 1216              		.align	1
 1217              		.global	TIM_Cmd
 1218              		.syntax unified
 1219              		.thumb
 1220              		.thumb_func
 1222              	TIM_Cmd:
 1223              	.LVL135:
 1224              	.LFB137:
 586:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1225              		.loc 1 586 1 is_stmt 1 view -0
 1226              		.cfi_startproc
 1227              		@ args = 0, pretend = 0, frame = 0
 1228              		@ frame_needed = 0, uses_anonymous_args = 0
 1229              		@ link register save eliminated.
 588:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1230              		.loc 1 588 3 view .LVU356
 589:./Library/stm32f4xx_tim.c ****   
 1231              		.loc 1 589 3 view .LVU357
 591:./Library/stm32f4xx_tim.c ****   {
 1232              		.loc 1 591 3 view .LVU358
 591:./Library/stm32f4xx_tim.c ****   {
 1233              		.loc 1 591 6 is_stmt 0 view .LVU359
 1234 0000 29B1     		cbz	r1, .L67
 594:./Library/stm32f4xx_tim.c ****   }
 1235              		.loc 1 594 5 is_stmt 1 view .LVU360
 594:./Library/stm32f4xx_tim.c ****   }
 1236              		.loc 1 594 9 is_stmt 0 view .LVU361
 1237 0002 0388     		ldrh	r3, [r0]
 1238 0004 9BB2     		uxth	r3, r3
 594:./Library/stm32f4xx_tim.c ****   }
 1239              		.loc 1 594 15 view .LVU362
 1240 0006 43F00103 		orr	r3, r3, #1
 1241 000a 0380     		strh	r3, [r0]	@ movhi
 1242 000c 7047     		bx	lr
 1243              	.L67:
 599:./Library/stm32f4xx_tim.c ****   }
ARM GAS  /tmp/ccYkkzUL.s 			page 85


 1244              		.loc 1 599 5 is_stmt 1 view .LVU363
 599:./Library/stm32f4xx_tim.c ****   }
 1245              		.loc 1 599 9 is_stmt 0 view .LVU364
 1246 000e 0388     		ldrh	r3, [r0]
 1247 0010 9BB2     		uxth	r3, r3
 599:./Library/stm32f4xx_tim.c ****   }
 1248              		.loc 1 599 15 view .LVU365
 1249 0012 23F00103 		bic	r3, r3, #1
 1250 0016 9BB2     		uxth	r3, r3
 1251 0018 0380     		strh	r3, [r0]	@ movhi
 601:./Library/stm32f4xx_tim.c **** /**
 1252              		.loc 1 601 1 view .LVU366
 1253 001a 7047     		bx	lr
 1254              		.cfi_endproc
 1255              	.LFE137:
 1257              		.section	.text.TIM_OC1Init,"ax",%progbits
 1258              		.align	1
 1259              		.global	TIM_OC1Init
 1260              		.syntax unified
 1261              		.thumb
 1262              		.thumb_func
 1264              	TIM_OC1Init:
 1265              	.LVL136:
 1266              	.LFB138:
 667:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1267              		.loc 1 667 1 is_stmt 1 view -0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 0
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 667:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1271              		.loc 1 667 1 is_stmt 0 view .LVU368
 1272 0000 10B5     		push	{r4, lr}
 1273              	.LCFI5:
 1274              		.cfi_def_cfa_offset 8
 1275              		.cfi_offset 4, -8
 1276              		.cfi_offset 14, -4
 668:./Library/stm32f4xx_tim.c ****    
 1277              		.loc 1 668 3 is_stmt 1 view .LVU369
 1278              	.LVL137:
 671:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1279              		.loc 1 671 3 view .LVU370
 672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1280              		.loc 1 672 3 view .LVU371
 673:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1281              		.loc 1 673 3 view .LVU372
 674:./Library/stm32f4xx_tim.c **** 
 1282              		.loc 1 674 3 view .LVU373
 677:./Library/stm32f4xx_tim.c ****   
 1283              		.loc 1 677 3 view .LVU374
 677:./Library/stm32f4xx_tim.c ****   
 1284              		.loc 1 677 7 is_stmt 0 view .LVU375
 1285 0002 038C     		ldrh	r3, [r0, #32]
 1286 0004 9BB2     		uxth	r3, r3
 677:./Library/stm32f4xx_tim.c ****   
 1287              		.loc 1 677 14 view .LVU376
 1288 0006 23F00103 		bic	r3, r3, #1
 1289 000a 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccYkkzUL.s 			page 86


 1290 000c 0384     		strh	r3, [r0, #32]	@ movhi
 680:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1291              		.loc 1 680 3 is_stmt 1 view .LVU377
 680:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1292              		.loc 1 680 11 is_stmt 0 view .LVU378
 1293 000e B0F820C0 		ldrh	ip, [r0, #32]
 1294 0012 1FFA8CFC 		uxth	ip, ip
 1295              	.LVL138:
 682:./Library/stm32f4xx_tim.c ****   
 1296              		.loc 1 682 3 is_stmt 1 view .LVU379
 682:./Library/stm32f4xx_tim.c ****   
 1297              		.loc 1 682 10 is_stmt 0 view .LVU380
 1298 0016 B0F804E0 		ldrh	lr, [r0, #4]
 1299 001a 1FFA8EFE 		uxth	lr, lr
 1300              	.LVL139:
 685:./Library/stm32f4xx_tim.c ****     
 1301              		.loc 1 685 3 is_stmt 1 view .LVU381
 685:./Library/stm32f4xx_tim.c ****     
 1302              		.loc 1 685 12 is_stmt 0 view .LVU382
 1303 001e 028B     		ldrh	r2, [r0, #24]
 1304 0020 92B2     		uxth	r2, r2
 1305              	.LVL140:
 688:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 1306              		.loc 1 688 3 is_stmt 1 view .LVU383
 689:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1307              		.loc 1 689 3 view .LVU384
 689:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1308              		.loc 1 689 12 is_stmt 0 view .LVU385
 1309 0022 22F07302 		bic	r2, r2, #115
 1310              	.LVL141:
 691:./Library/stm32f4xx_tim.c ****   
 1311              		.loc 1 691 3 is_stmt 1 view .LVU386
 691:./Library/stm32f4xx_tim.c ****   
 1312              		.loc 1 691 31 is_stmt 0 view .LVU387
 1313 0026 0B88     		ldrh	r3, [r1]
 691:./Library/stm32f4xx_tim.c ****   
 1314              		.loc 1 691 12 view .LVU388
 1315 0028 1A43     		orrs	r2, r2, r3
 1316              	.LVL142:
 694:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1317              		.loc 1 694 3 is_stmt 1 view .LVU389
 694:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1318              		.loc 1 694 11 is_stmt 0 view .LVU390
 1319 002a 2CF0020C 		bic	ip, ip, #2
 1320              	.LVL143:
 696:./Library/stm32f4xx_tim.c ****   
 1321              		.loc 1 696 3 is_stmt 1 view .LVU391
 696:./Library/stm32f4xx_tim.c ****   
 1322              		.loc 1 696 30 is_stmt 0 view .LVU392
 1323 002e 8B89     		ldrh	r3, [r1, #12]
 696:./Library/stm32f4xx_tim.c ****   
 1324              		.loc 1 696 11 view .LVU393
 1325 0030 4CEA030C 		orr	ip, ip, r3
 1326              	.LVL144:
 699:./Library/stm32f4xx_tim.c ****     
 1327              		.loc 1 699 3 is_stmt 1 view .LVU394
 699:./Library/stm32f4xx_tim.c ****     
ARM GAS  /tmp/ccYkkzUL.s 			page 87


 1328              		.loc 1 699 30 is_stmt 0 view .LVU395
 1329 0034 4B88     		ldrh	r3, [r1, #2]
 699:./Library/stm32f4xx_tim.c ****     
 1330              		.loc 1 699 11 view .LVU396
 1331 0036 43EA0C03 		orr	r3, r3, ip
 1332              	.LVL145:
 701:./Library/stm32f4xx_tim.c ****   {
 1333              		.loc 1 701 3 is_stmt 1 view .LVU397
 701:./Library/stm32f4xx_tim.c ****   {
 1334              		.loc 1 701 5 is_stmt 0 view .LVU398
 1335 003a 0F4C     		ldr	r4, .L73
 1336 003c A042     		cmp	r0, r4
 1337 003e 03D0     		beq	.L70
 701:./Library/stm32f4xx_tim.c ****   {
 1338              		.loc 1 701 21 discriminator 1 view .LVU399
 1339 0040 04F58064 		add	r4, r4, #1024
 1340 0044 A042     		cmp	r0, r4
 1341 0046 0FD1     		bne	.L71
 1342              	.L70:
 703:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1343              		.loc 1 703 5 is_stmt 1 view .LVU400
 704:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1344              		.loc 1 704 5 view .LVU401
 705:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1345              		.loc 1 705 5 view .LVU402
 706:./Library/stm32f4xx_tim.c ****     
 1346              		.loc 1 706 5 view .LVU403
 709:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1347              		.loc 1 709 5 view .LVU404
 709:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1348              		.loc 1 709 13 is_stmt 0 view .LVU405
 1349 0048 23F00803 		bic	r3, r3, #8
 1350              	.LVL146:
 711:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1351              		.loc 1 711 5 is_stmt 1 view .LVU406
 711:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1352              		.loc 1 711 32 is_stmt 0 view .LVU407
 1353 004c CC89     		ldrh	r4, [r1, #14]
 711:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1354              		.loc 1 711 13 view .LVU408
 1355 004e 2343     		orrs	r3, r3, r4
 1356              	.LVL147:
 713:./Library/stm32f4xx_tim.c ****     
 1357              		.loc 1 713 5 is_stmt 1 view .LVU409
 713:./Library/stm32f4xx_tim.c ****     
 1358              		.loc 1 713 13 is_stmt 0 view .LVU410
 1359 0050 23F00403 		bic	r3, r3, #4
 1360              	.LVL148:
 716:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1361              		.loc 1 716 5 is_stmt 1 view .LVU411
 716:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1362              		.loc 1 716 32 is_stmt 0 view .LVU412
 1363 0054 8C88     		ldrh	r4, [r1, #4]
 716:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1364              		.loc 1 716 13 view .LVU413
 1365 0056 2343     		orrs	r3, r3, r4
 1366              	.LVL149:
ARM GAS  /tmp/ccYkkzUL.s 			page 88


 718:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 1367              		.loc 1 718 5 is_stmt 1 view .LVU414
 719:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1368              		.loc 1 719 5 view .LVU415
 719:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1369              		.loc 1 719 12 is_stmt 0 view .LVU416
 1370 0058 2EF4407E 		bic	lr, lr, #768
 1371              	.LVL150:
 721:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1372              		.loc 1 721 5 is_stmt 1 view .LVU417
 721:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1373              		.loc 1 721 31 is_stmt 0 view .LVU418
 1374 005c 0C8A     		ldrh	r4, [r1, #16]
 721:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1375              		.loc 1 721 12 view .LVU419
 1376 005e 4EEA040E 		orr	lr, lr, r4
 1377              	.LVL151:
 723:./Library/stm32f4xx_tim.c ****   }
 1378              		.loc 1 723 5 is_stmt 1 view .LVU420
 723:./Library/stm32f4xx_tim.c ****   }
 1379              		.loc 1 723 31 is_stmt 0 view .LVU421
 1380 0062 4C8A     		ldrh	r4, [r1, #18]
 723:./Library/stm32f4xx_tim.c ****   }
 1381              		.loc 1 723 12 view .LVU422
 1382 0064 44EA0E0E 		orr	lr, r4, lr
 1383              	.LVL152:
 1384              	.L71:
 726:./Library/stm32f4xx_tim.c ****   
 1385              		.loc 1 726 3 is_stmt 1 view .LVU423
 726:./Library/stm32f4xx_tim.c ****   
 1386              		.loc 1 726 13 is_stmt 0 view .LVU424
 1387 0068 A0F804E0 		strh	lr, [r0, #4]	@ movhi
 729:./Library/stm32f4xx_tim.c ****   
 1388              		.loc 1 729 3 is_stmt 1 view .LVU425
 729:./Library/stm32f4xx_tim.c ****   
 1389              		.loc 1 729 15 is_stmt 0 view .LVU426
 1390 006c 0283     		strh	r2, [r0, #24]	@ movhi
 732:./Library/stm32f4xx_tim.c ****   
 1391              		.loc 1 732 3 is_stmt 1 view .LVU427
 732:./Library/stm32f4xx_tim.c ****   
 1392              		.loc 1 732 32 is_stmt 0 view .LVU428
 1393 006e 8A68     		ldr	r2, [r1, #8]
 1394              	.LVL153:
 732:./Library/stm32f4xx_tim.c ****   
 1395              		.loc 1 732 14 view .LVU429
 1396 0070 4263     		str	r2, [r0, #52]
 1397              	.LVL154:
 735:./Library/stm32f4xx_tim.c **** }
 1398              		.loc 1 735 3 is_stmt 1 view .LVU430
 735:./Library/stm32f4xx_tim.c **** }
 1399              		.loc 1 735 14 is_stmt 0 view .LVU431
 1400 0072 0384     		strh	r3, [r0, #32]	@ movhi
 736:./Library/stm32f4xx_tim.c **** 
 1401              		.loc 1 736 1 view .LVU432
 1402 0074 10BD     		pop	{r4, pc}
 1403              	.L74:
 1404 0076 00BF     		.align	2
ARM GAS  /tmp/ccYkkzUL.s 			page 89


 1405              	.L73:
 1406 0078 00000140 		.word	1073807360
 1407              		.cfi_endproc
 1408              	.LFE138:
 1410              		.section	.text.TIM_OC2Init,"ax",%progbits
 1411              		.align	1
 1412              		.global	TIM_OC2Init
 1413              		.syntax unified
 1414              		.thumb
 1415              		.thumb_func
 1417              	TIM_OC2Init:
 1418              	.LVL155:
 1419              	.LFB139:
 748:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1420              		.loc 1 748 1 is_stmt 1 view -0
 1421              		.cfi_startproc
 1422              		@ args = 0, pretend = 0, frame = 0
 1423              		@ frame_needed = 0, uses_anonymous_args = 0
 748:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1424              		.loc 1 748 1 is_stmt 0 view .LVU434
 1425 0000 00B5     		push	{lr}
 1426              	.LCFI6:
 1427              		.cfi_def_cfa_offset 4
 1428              		.cfi_offset 14, -4
 749:./Library/stm32f4xx_tim.c ****    
 1429              		.loc 1 749 3 is_stmt 1 view .LVU435
 1430              	.LVL156:
 752:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1431              		.loc 1 752 3 view .LVU436
 753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1432              		.loc 1 753 3 view .LVU437
 754:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1433              		.loc 1 754 3 view .LVU438
 755:./Library/stm32f4xx_tim.c **** 
 1434              		.loc 1 755 3 view .LVU439
 758:./Library/stm32f4xx_tim.c ****   
 1435              		.loc 1 758 3 view .LVU440
 758:./Library/stm32f4xx_tim.c ****   
 1436              		.loc 1 758 7 is_stmt 0 view .LVU441
 1437 0002 038C     		ldrh	r3, [r0, #32]
 1438 0004 9BB2     		uxth	r3, r3
 758:./Library/stm32f4xx_tim.c ****   
 1439              		.loc 1 758 14 view .LVU442
 1440 0006 23F01003 		bic	r3, r3, #16
 1441 000a 9BB2     		uxth	r3, r3
 1442 000c 0384     		strh	r3, [r0, #32]	@ movhi
 761:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1443              		.loc 1 761 3 is_stmt 1 view .LVU443
 761:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1444              		.loc 1 761 11 is_stmt 0 view .LVU444
 1445 000e 028C     		ldrh	r2, [r0, #32]
 1446 0010 92B2     		uxth	r2, r2
 1447              	.LVL157:
 763:./Library/stm32f4xx_tim.c ****   
 1448              		.loc 1 763 3 is_stmt 1 view .LVU445
 763:./Library/stm32f4xx_tim.c ****   
 1449              		.loc 1 763 10 is_stmt 0 view .LVU446
ARM GAS  /tmp/ccYkkzUL.s 			page 90


 1450 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1451 0016 1FFA8EFE 		uxth	lr, lr
 1452              	.LVL158:
 766:./Library/stm32f4xx_tim.c ****     
 1453              		.loc 1 766 3 is_stmt 1 view .LVU447
 766:./Library/stm32f4xx_tim.c ****     
 1454              		.loc 1 766 12 is_stmt 0 view .LVU448
 1455 001a B0F818C0 		ldrh	ip, [r0, #24]
 1456 001e 1FFA8CFC 		uxth	ip, ip
 1457              	.LVL159:
 769:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 1458              		.loc 1 769 3 is_stmt 1 view .LVU449
 770:./Library/stm32f4xx_tim.c ****   
 1459              		.loc 1 770 3 view .LVU450
 770:./Library/stm32f4xx_tim.c ****   
 1460              		.loc 1 770 12 is_stmt 0 view .LVU451
 1461 0022 2CF4E64C 		bic	ip, ip, #29440
 1462              	.LVL160:
 773:./Library/stm32f4xx_tim.c ****   
 1463              		.loc 1 773 3 is_stmt 1 view .LVU452
 773:./Library/stm32f4xx_tim.c ****   
 1464              		.loc 1 773 42 is_stmt 0 view .LVU453
 1465 0026 0B88     		ldrh	r3, [r1]
 773:./Library/stm32f4xx_tim.c ****   
 1466              		.loc 1 773 15 view .LVU454
 1467 0028 1B02     		lsls	r3, r3, #8
 1468 002a 9BB2     		uxth	r3, r3
 773:./Library/stm32f4xx_tim.c ****   
 1469              		.loc 1 773 12 view .LVU455
 1470 002c 4CEA030C 		orr	ip, ip, r3
 1471              	.LVL161:
 776:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1472              		.loc 1 776 3 is_stmt 1 view .LVU456
 776:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1473              		.loc 1 776 11 is_stmt 0 view .LVU457
 1474 0030 22F02002 		bic	r2, r2, #32
 1475              	.LVL162:
 778:./Library/stm32f4xx_tim.c ****   
 1476              		.loc 1 778 3 is_stmt 1 view .LVU458
 778:./Library/stm32f4xx_tim.c ****   
 1477              		.loc 1 778 41 is_stmt 0 view .LVU459
 1478 0034 8B89     		ldrh	r3, [r1, #12]
 778:./Library/stm32f4xx_tim.c ****   
 1479              		.loc 1 778 14 view .LVU460
 1480 0036 1B01     		lsls	r3, r3, #4
 1481 0038 9BB2     		uxth	r3, r3
 778:./Library/stm32f4xx_tim.c ****   
 1482              		.loc 1 778 11 view .LVU461
 1483 003a 1A43     		orrs	r2, r2, r3
 1484              	.LVL163:
 781:./Library/stm32f4xx_tim.c ****     
 1485              		.loc 1 781 3 is_stmt 1 view .LVU462
 781:./Library/stm32f4xx_tim.c ****     
 1486              		.loc 1 781 41 is_stmt 0 view .LVU463
 1487 003c 4B88     		ldrh	r3, [r1, #2]
 781:./Library/stm32f4xx_tim.c ****     
 1488              		.loc 1 781 14 view .LVU464
ARM GAS  /tmp/ccYkkzUL.s 			page 91


 1489 003e 1B01     		lsls	r3, r3, #4
 1490 0040 9BB2     		uxth	r3, r3
 781:./Library/stm32f4xx_tim.c ****     
 1491              		.loc 1 781 11 view .LVU465
 1492 0042 1343     		orrs	r3, r3, r2
 1493              	.LVL164:
 783:./Library/stm32f4xx_tim.c ****   {
 1494              		.loc 1 783 3 is_stmt 1 view .LVU466
 783:./Library/stm32f4xx_tim.c ****   {
 1495              		.loc 1 783 5 is_stmt 0 view .LVU467
 1496 0044 134A     		ldr	r2, .L79
 1497 0046 9042     		cmp	r0, r2
 1498 0048 03D0     		beq	.L76
 783:./Library/stm32f4xx_tim.c ****   {
 1499              		.loc 1 783 21 discriminator 1 view .LVU468
 1500 004a 02F58062 		add	r2, r2, #1024
 1501 004e 9042     		cmp	r0, r2
 1502 0050 17D1     		bne	.L77
 1503              	.L76:
 785:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1504              		.loc 1 785 5 is_stmt 1 view .LVU469
 786:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1505              		.loc 1 786 5 view .LVU470
 787:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1506              		.loc 1 787 5 view .LVU471
 788:./Library/stm32f4xx_tim.c ****     
 1507              		.loc 1 788 5 view .LVU472
 791:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1508              		.loc 1 791 5 view .LVU473
 791:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1509              		.loc 1 791 13 is_stmt 0 view .LVU474
 1510 0052 23F08003 		bic	r3, r3, #128
 1511              	.LVL165:
 793:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1512              		.loc 1 793 5 is_stmt 1 view .LVU475
 793:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1513              		.loc 1 793 43 is_stmt 0 view .LVU476
 1514 0056 CA89     		ldrh	r2, [r1, #14]
 793:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1515              		.loc 1 793 16 view .LVU477
 1516 0058 1201     		lsls	r2, r2, #4
 1517 005a 92B2     		uxth	r2, r2
 793:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1518              		.loc 1 793 13 view .LVU478
 1519 005c 1343     		orrs	r3, r3, r2
 1520              	.LVL166:
 795:./Library/stm32f4xx_tim.c ****     
 1521              		.loc 1 795 5 is_stmt 1 view .LVU479
 795:./Library/stm32f4xx_tim.c ****     
 1522              		.loc 1 795 13 is_stmt 0 view .LVU480
 1523 005e 23F04003 		bic	r3, r3, #64
 1524              	.LVL167:
 798:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1525              		.loc 1 798 5 is_stmt 1 view .LVU481
 798:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1526              		.loc 1 798 43 is_stmt 0 view .LVU482
 1527 0062 8A88     		ldrh	r2, [r1, #4]
ARM GAS  /tmp/ccYkkzUL.s 			page 92


 798:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1528              		.loc 1 798 16 view .LVU483
 1529 0064 1201     		lsls	r2, r2, #4
 1530 0066 92B2     		uxth	r2, r2
 798:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1531              		.loc 1 798 13 view .LVU484
 1532 0068 1343     		orrs	r3, r3, r2
 1533              	.LVL168:
 800:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 1534              		.loc 1 800 5 is_stmt 1 view .LVU485
 801:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1535              		.loc 1 801 5 view .LVU486
 801:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1536              		.loc 1 801 12 is_stmt 0 view .LVU487
 1537 006a 2EF4406E 		bic	lr, lr, #3072
 1538              	.LVL169:
 803:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1539              		.loc 1 803 5 is_stmt 1 view .LVU488
 803:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1540              		.loc 1 803 42 is_stmt 0 view .LVU489
 1541 006e 0A8A     		ldrh	r2, [r1, #16]
 803:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1542              		.loc 1 803 15 view .LVU490
 1543 0070 9200     		lsls	r2, r2, #2
 1544 0072 92B2     		uxth	r2, r2
 803:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1545              		.loc 1 803 12 view .LVU491
 1546 0074 4EEA020E 		orr	lr, lr, r2
 1547              	.LVL170:
 805:./Library/stm32f4xx_tim.c ****   }
 1548              		.loc 1 805 5 is_stmt 1 view .LVU492
 805:./Library/stm32f4xx_tim.c ****   }
 1549              		.loc 1 805 42 is_stmt 0 view .LVU493
 1550 0078 4A8A     		ldrh	r2, [r1, #18]
 805:./Library/stm32f4xx_tim.c ****   }
 1551              		.loc 1 805 15 view .LVU494
 1552 007a 9200     		lsls	r2, r2, #2
 1553 007c 92B2     		uxth	r2, r2
 805:./Library/stm32f4xx_tim.c ****   }
 1554              		.loc 1 805 12 view .LVU495
 1555 007e 42EA0E0E 		orr	lr, r2, lr
 1556              	.LVL171:
 1557              	.L77:
 808:./Library/stm32f4xx_tim.c ****   
 1558              		.loc 1 808 3 is_stmt 1 view .LVU496
 808:./Library/stm32f4xx_tim.c ****   
 1559              		.loc 1 808 13 is_stmt 0 view .LVU497
 1560 0082 A0F804E0 		strh	lr, [r0, #4]	@ movhi
 811:./Library/stm32f4xx_tim.c ****   
 1561              		.loc 1 811 3 is_stmt 1 view .LVU498
 811:./Library/stm32f4xx_tim.c ****   
 1562              		.loc 1 811 15 is_stmt 0 view .LVU499
 1563 0086 A0F818C0 		strh	ip, [r0, #24]	@ movhi
 814:./Library/stm32f4xx_tim.c ****   
 1564              		.loc 1 814 3 is_stmt 1 view .LVU500
 814:./Library/stm32f4xx_tim.c ****   
 1565              		.loc 1 814 32 is_stmt 0 view .LVU501
ARM GAS  /tmp/ccYkkzUL.s 			page 93


 1566 008a 8A68     		ldr	r2, [r1, #8]
 814:./Library/stm32f4xx_tim.c ****   
 1567              		.loc 1 814 14 view .LVU502
 1568 008c 8263     		str	r2, [r0, #56]
 817:./Library/stm32f4xx_tim.c **** }
 1569              		.loc 1 817 3 is_stmt 1 view .LVU503
 817:./Library/stm32f4xx_tim.c **** }
 1570              		.loc 1 817 14 is_stmt 0 view .LVU504
 1571 008e 0384     		strh	r3, [r0, #32]	@ movhi
 818:./Library/stm32f4xx_tim.c **** 
 1572              		.loc 1 818 1 view .LVU505
 1573 0090 5DF804FB 		ldr	pc, [sp], #4
 1574              	.L80:
 1575              		.align	2
 1576              	.L79:
 1577 0094 00000140 		.word	1073807360
 1578              		.cfi_endproc
 1579              	.LFE139:
 1581              		.section	.text.TIM_OC3Init,"ax",%progbits
 1582              		.align	1
 1583              		.global	TIM_OC3Init
 1584              		.syntax unified
 1585              		.thumb
 1586              		.thumb_func
 1588              	TIM_OC3Init:
 1589              	.LVL172:
 1590              	.LFB140:
 829:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1591              		.loc 1 829 1 is_stmt 1 view -0
 1592              		.cfi_startproc
 1593              		@ args = 0, pretend = 0, frame = 0
 1594              		@ frame_needed = 0, uses_anonymous_args = 0
 829:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1595              		.loc 1 829 1 is_stmt 0 view .LVU507
 1596 0000 00B5     		push	{lr}
 1597              	.LCFI7:
 1598              		.cfi_def_cfa_offset 4
 1599              		.cfi_offset 14, -4
 830:./Library/stm32f4xx_tim.c ****    
 1600              		.loc 1 830 3 is_stmt 1 view .LVU508
 1601              	.LVL173:
 833:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1602              		.loc 1 833 3 view .LVU509
 834:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1603              		.loc 1 834 3 view .LVU510
 835:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1604              		.loc 1 835 3 view .LVU511
 836:./Library/stm32f4xx_tim.c **** 
 1605              		.loc 1 836 3 view .LVU512
 839:./Library/stm32f4xx_tim.c ****   
 1606              		.loc 1 839 3 view .LVU513
 839:./Library/stm32f4xx_tim.c ****   
 1607              		.loc 1 839 7 is_stmt 0 view .LVU514
 1608 0002 038C     		ldrh	r3, [r0, #32]
 1609 0004 9BB2     		uxth	r3, r3
 839:./Library/stm32f4xx_tim.c ****   
 1610              		.loc 1 839 14 view .LVU515
ARM GAS  /tmp/ccYkkzUL.s 			page 94


 1611 0006 23F48073 		bic	r3, r3, #256
 1612 000a 9BB2     		uxth	r3, r3
 1613 000c 0384     		strh	r3, [r0, #32]	@ movhi
 842:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1614              		.loc 1 842 3 is_stmt 1 view .LVU516
 842:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1615              		.loc 1 842 11 is_stmt 0 view .LVU517
 1616 000e 028C     		ldrh	r2, [r0, #32]
 1617 0010 92B2     		uxth	r2, r2
 1618              	.LVL174:
 844:./Library/stm32f4xx_tim.c ****   
 1619              		.loc 1 844 3 is_stmt 1 view .LVU518
 844:./Library/stm32f4xx_tim.c ****   
 1620              		.loc 1 844 10 is_stmt 0 view .LVU519
 1621 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1622 0016 1FFA8EFE 		uxth	lr, lr
 1623              	.LVL175:
 847:./Library/stm32f4xx_tim.c ****     
 1624              		.loc 1 847 3 is_stmt 1 view .LVU520
 847:./Library/stm32f4xx_tim.c ****     
 1625              		.loc 1 847 12 is_stmt 0 view .LVU521
 1626 001a B0F81CC0 		ldrh	ip, [r0, #28]
 1627 001e 1FFA8CFC 		uxth	ip, ip
 1628              	.LVL176:
 850:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 1629              		.loc 1 850 3 is_stmt 1 view .LVU522
 851:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1630              		.loc 1 851 3 view .LVU523
 851:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1631              		.loc 1 851 12 is_stmt 0 view .LVU524
 1632 0022 2CF0730C 		bic	ip, ip, #115
 1633              	.LVL177:
 853:./Library/stm32f4xx_tim.c ****   
 1634              		.loc 1 853 3 is_stmt 1 view .LVU525
 853:./Library/stm32f4xx_tim.c ****   
 1635              		.loc 1 853 31 is_stmt 0 view .LVU526
 1636 0026 0B88     		ldrh	r3, [r1]
 853:./Library/stm32f4xx_tim.c ****   
 1637              		.loc 1 853 12 view .LVU527
 1638 0028 4CEA030C 		orr	ip, ip, r3
 1639              	.LVL178:
 856:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1640              		.loc 1 856 3 is_stmt 1 view .LVU528
 856:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1641              		.loc 1 856 11 is_stmt 0 view .LVU529
 1642 002c 22F40072 		bic	r2, r2, #512
 1643              	.LVL179:
 858:./Library/stm32f4xx_tim.c ****   
 1644              		.loc 1 858 3 is_stmt 1 view .LVU530
 858:./Library/stm32f4xx_tim.c ****   
 1645              		.loc 1 858 41 is_stmt 0 view .LVU531
 1646 0030 8B89     		ldrh	r3, [r1, #12]
 858:./Library/stm32f4xx_tim.c ****   
 1647              		.loc 1 858 14 view .LVU532
 1648 0032 1B02     		lsls	r3, r3, #8
 1649 0034 9BB2     		uxth	r3, r3
 858:./Library/stm32f4xx_tim.c ****   
ARM GAS  /tmp/ccYkkzUL.s 			page 95


 1650              		.loc 1 858 11 view .LVU533
 1651 0036 1A43     		orrs	r2, r2, r3
 1652              	.LVL180:
 861:./Library/stm32f4xx_tim.c ****     
 1653              		.loc 1 861 3 is_stmt 1 view .LVU534
 861:./Library/stm32f4xx_tim.c ****     
 1654              		.loc 1 861 41 is_stmt 0 view .LVU535
 1655 0038 4B88     		ldrh	r3, [r1, #2]
 861:./Library/stm32f4xx_tim.c ****     
 1656              		.loc 1 861 14 view .LVU536
 1657 003a 1B02     		lsls	r3, r3, #8
 1658 003c 9BB2     		uxth	r3, r3
 861:./Library/stm32f4xx_tim.c ****     
 1659              		.loc 1 861 11 view .LVU537
 1660 003e 1343     		orrs	r3, r3, r2
 1661              	.LVL181:
 863:./Library/stm32f4xx_tim.c ****   {
 1662              		.loc 1 863 3 is_stmt 1 view .LVU538
 863:./Library/stm32f4xx_tim.c ****   {
 1663              		.loc 1 863 5 is_stmt 0 view .LVU539
 1664 0040 134A     		ldr	r2, .L85
 1665 0042 9042     		cmp	r0, r2
 1666 0044 03D0     		beq	.L82
 863:./Library/stm32f4xx_tim.c ****   {
 1667              		.loc 1 863 21 discriminator 1 view .LVU540
 1668 0046 02F58062 		add	r2, r2, #1024
 1669 004a 9042     		cmp	r0, r2
 1670 004c 17D1     		bne	.L83
 1671              	.L82:
 865:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1672              		.loc 1 865 5 is_stmt 1 view .LVU541
 866:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1673              		.loc 1 866 5 view .LVU542
 867:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1674              		.loc 1 867 5 view .LVU543
 868:./Library/stm32f4xx_tim.c ****     
 1675              		.loc 1 868 5 view .LVU544
 871:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1676              		.loc 1 871 5 view .LVU545
 871:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1677              		.loc 1 871 13 is_stmt 0 view .LVU546
 1678 004e 23F40063 		bic	r3, r3, #2048
 1679              	.LVL182:
 873:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1680              		.loc 1 873 5 is_stmt 1 view .LVU547
 873:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1681              		.loc 1 873 43 is_stmt 0 view .LVU548
 1682 0052 CA89     		ldrh	r2, [r1, #14]
 873:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1683              		.loc 1 873 16 view .LVU549
 1684 0054 1202     		lsls	r2, r2, #8
 1685 0056 92B2     		uxth	r2, r2
 873:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1686              		.loc 1 873 13 view .LVU550
 1687 0058 1343     		orrs	r3, r3, r2
 1688              	.LVL183:
 875:./Library/stm32f4xx_tim.c ****     
ARM GAS  /tmp/ccYkkzUL.s 			page 96


 1689              		.loc 1 875 5 is_stmt 1 view .LVU551
 875:./Library/stm32f4xx_tim.c ****     
 1690              		.loc 1 875 13 is_stmt 0 view .LVU552
 1691 005a 23F48063 		bic	r3, r3, #1024
 1692              	.LVL184:
 878:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1693              		.loc 1 878 5 is_stmt 1 view .LVU553
 878:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1694              		.loc 1 878 43 is_stmt 0 view .LVU554
 1695 005e 8A88     		ldrh	r2, [r1, #4]
 878:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1696              		.loc 1 878 16 view .LVU555
 1697 0060 1202     		lsls	r2, r2, #8
 1698 0062 92B2     		uxth	r2, r2
 878:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1699              		.loc 1 878 13 view .LVU556
 1700 0064 1343     		orrs	r3, r3, r2
 1701              	.LVL185:
 880:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 1702              		.loc 1 880 5 is_stmt 1 view .LVU557
 881:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1703              		.loc 1 881 5 view .LVU558
 881:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1704              		.loc 1 881 12 is_stmt 0 view .LVU559
 1705 0066 2EF4405E 		bic	lr, lr, #12288
 1706              	.LVL186:
 883:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1707              		.loc 1 883 5 is_stmt 1 view .LVU560
 883:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1708              		.loc 1 883 42 is_stmt 0 view .LVU561
 1709 006a 0A8A     		ldrh	r2, [r1, #16]
 883:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1710              		.loc 1 883 15 view .LVU562
 1711 006c 1201     		lsls	r2, r2, #4
 1712 006e 92B2     		uxth	r2, r2
 883:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1713              		.loc 1 883 12 view .LVU563
 1714 0070 4EEA020E 		orr	lr, lr, r2
 1715              	.LVL187:
 885:./Library/stm32f4xx_tim.c ****   }
 1716              		.loc 1 885 5 is_stmt 1 view .LVU564
 885:./Library/stm32f4xx_tim.c ****   }
 1717              		.loc 1 885 42 is_stmt 0 view .LVU565
 1718 0074 4A8A     		ldrh	r2, [r1, #18]
 885:./Library/stm32f4xx_tim.c ****   }
 1719              		.loc 1 885 15 view .LVU566
 1720 0076 1201     		lsls	r2, r2, #4
 1721 0078 92B2     		uxth	r2, r2
 885:./Library/stm32f4xx_tim.c ****   }
 1722              		.loc 1 885 12 view .LVU567
 1723 007a 42EA0E0E 		orr	lr, r2, lr
 1724              	.LVL188:
 1725              	.L83:
 888:./Library/stm32f4xx_tim.c ****   
 1726              		.loc 1 888 3 is_stmt 1 view .LVU568
 888:./Library/stm32f4xx_tim.c ****   
 1727              		.loc 1 888 13 is_stmt 0 view .LVU569
ARM GAS  /tmp/ccYkkzUL.s 			page 97


 1728 007e A0F804E0 		strh	lr, [r0, #4]	@ movhi
 891:./Library/stm32f4xx_tim.c ****   
 1729              		.loc 1 891 3 is_stmt 1 view .LVU570
 891:./Library/stm32f4xx_tim.c ****   
 1730              		.loc 1 891 15 is_stmt 0 view .LVU571
 1731 0082 A0F81CC0 		strh	ip, [r0, #28]	@ movhi
 894:./Library/stm32f4xx_tim.c ****   
 1732              		.loc 1 894 3 is_stmt 1 view .LVU572
 894:./Library/stm32f4xx_tim.c ****   
 1733              		.loc 1 894 32 is_stmt 0 view .LVU573
 1734 0086 8A68     		ldr	r2, [r1, #8]
 894:./Library/stm32f4xx_tim.c ****   
 1735              		.loc 1 894 14 view .LVU574
 1736 0088 C263     		str	r2, [r0, #60]
 897:./Library/stm32f4xx_tim.c **** }
 1737              		.loc 1 897 3 is_stmt 1 view .LVU575
 897:./Library/stm32f4xx_tim.c **** }
 1738              		.loc 1 897 14 is_stmt 0 view .LVU576
 1739 008a 0384     		strh	r3, [r0, #32]	@ movhi
 898:./Library/stm32f4xx_tim.c **** 
 1740              		.loc 1 898 1 view .LVU577
 1741 008c 5DF804FB 		ldr	pc, [sp], #4
 1742              	.L86:
 1743              		.align	2
 1744              	.L85:
 1745 0090 00000140 		.word	1073807360
 1746              		.cfi_endproc
 1747              	.LFE140:
 1749              		.section	.text.TIM_OC4Init,"ax",%progbits
 1750              		.align	1
 1751              		.global	TIM_OC4Init
 1752              		.syntax unified
 1753              		.thumb
 1754              		.thumb_func
 1756              	TIM_OC4Init:
 1757              	.LVL189:
 1758              	.LFB141:
 909:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1759              		.loc 1 909 1 is_stmt 1 view -0
 1760              		.cfi_startproc
 1761              		@ args = 0, pretend = 0, frame = 0
 1762              		@ frame_needed = 0, uses_anonymous_args = 0
 909:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1763              		.loc 1 909 1 is_stmt 0 view .LVU579
 1764 0000 10B5     		push	{r4, lr}
 1765              	.LCFI8:
 1766              		.cfi_def_cfa_offset 8
 1767              		.cfi_offset 4, -8
 1768              		.cfi_offset 14, -4
 910:./Library/stm32f4xx_tim.c ****    
 1769              		.loc 1 910 3 is_stmt 1 view .LVU580
 1770              	.LVL190:
 913:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1771              		.loc 1 913 3 view .LVU581
 914:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1772              		.loc 1 914 3 view .LVU582
 915:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
ARM GAS  /tmp/ccYkkzUL.s 			page 98


 1773              		.loc 1 915 3 view .LVU583
 916:./Library/stm32f4xx_tim.c **** 
 1774              		.loc 1 916 3 view .LVU584
 919:./Library/stm32f4xx_tim.c ****   
 1775              		.loc 1 919 3 view .LVU585
 919:./Library/stm32f4xx_tim.c ****   
 1776              		.loc 1 919 7 is_stmt 0 view .LVU586
 1777 0002 038C     		ldrh	r3, [r0, #32]
 1778 0004 9BB2     		uxth	r3, r3
 919:./Library/stm32f4xx_tim.c ****   
 1779              		.loc 1 919 14 view .LVU587
 1780 0006 23F48053 		bic	r3, r3, #4096
 1781 000a 9BB2     		uxth	r3, r3
 1782 000c 0384     		strh	r3, [r0, #32]	@ movhi
 922:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1783              		.loc 1 922 3 is_stmt 1 view .LVU588
 922:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1784              		.loc 1 922 11 is_stmt 0 view .LVU589
 1785 000e B0F820C0 		ldrh	ip, [r0, #32]
 1786 0012 1FFA8CFC 		uxth	ip, ip
 1787              	.LVL191:
 924:./Library/stm32f4xx_tim.c ****   
 1788              		.loc 1 924 3 is_stmt 1 view .LVU590
 924:./Library/stm32f4xx_tim.c ****   
 1789              		.loc 1 924 10 is_stmt 0 view .LVU591
 1790 0016 B0F804E0 		ldrh	lr, [r0, #4]
 1791 001a 1FFA8EFE 		uxth	lr, lr
 1792              	.LVL192:
 927:./Library/stm32f4xx_tim.c ****     
 1793              		.loc 1 927 3 is_stmt 1 view .LVU592
 927:./Library/stm32f4xx_tim.c ****     
 1794              		.loc 1 927 12 is_stmt 0 view .LVU593
 1795 001e 828B     		ldrh	r2, [r0, #28]
 1796 0020 92B2     		uxth	r2, r2
 1797              	.LVL193:
 930:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 1798              		.loc 1 930 3 is_stmt 1 view .LVU594
 931:./Library/stm32f4xx_tim.c ****   
 1799              		.loc 1 931 3 view .LVU595
 931:./Library/stm32f4xx_tim.c ****   
 1800              		.loc 1 931 12 is_stmt 0 view .LVU596
 1801 0022 22F4E642 		bic	r2, r2, #29440
 1802              	.LVL194:
 934:./Library/stm32f4xx_tim.c ****   
 1803              		.loc 1 934 3 is_stmt 1 view .LVU597
 934:./Library/stm32f4xx_tim.c ****   
 1804              		.loc 1 934 42 is_stmt 0 view .LVU598
 1805 0026 0B88     		ldrh	r3, [r1]
 934:./Library/stm32f4xx_tim.c ****   
 1806              		.loc 1 934 15 view .LVU599
 1807 0028 1B02     		lsls	r3, r3, #8
 1808 002a 9BB2     		uxth	r3, r3
 934:./Library/stm32f4xx_tim.c ****   
 1809              		.loc 1 934 12 view .LVU600
 1810 002c 1A43     		orrs	r2, r2, r3
 1811              	.LVL195:
 937:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
ARM GAS  /tmp/ccYkkzUL.s 			page 99


 1812              		.loc 1 937 3 is_stmt 1 view .LVU601
 937:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1813              		.loc 1 937 11 is_stmt 0 view .LVU602
 1814 002e 2CF4005C 		bic	ip, ip, #8192
 1815              	.LVL196:
 939:./Library/stm32f4xx_tim.c ****   
 1816              		.loc 1 939 3 is_stmt 1 view .LVU603
 939:./Library/stm32f4xx_tim.c ****   
 1817              		.loc 1 939 41 is_stmt 0 view .LVU604
 1818 0032 8B89     		ldrh	r3, [r1, #12]
 939:./Library/stm32f4xx_tim.c ****   
 1819              		.loc 1 939 14 view .LVU605
 1820 0034 1B03     		lsls	r3, r3, #12
 1821 0036 9BB2     		uxth	r3, r3
 939:./Library/stm32f4xx_tim.c ****   
 1822              		.loc 1 939 11 view .LVU606
 1823 0038 4CEA030C 		orr	ip, ip, r3
 1824              	.LVL197:
 942:./Library/stm32f4xx_tim.c ****   
 1825              		.loc 1 942 3 is_stmt 1 view .LVU607
 942:./Library/stm32f4xx_tim.c ****   
 1826              		.loc 1 942 41 is_stmt 0 view .LVU608
 1827 003c 4B88     		ldrh	r3, [r1, #2]
 942:./Library/stm32f4xx_tim.c ****   
 1828              		.loc 1 942 14 view .LVU609
 1829 003e 1B03     		lsls	r3, r3, #12
 1830 0040 9BB2     		uxth	r3, r3
 942:./Library/stm32f4xx_tim.c ****   
 1831              		.loc 1 942 11 view .LVU610
 1832 0042 43EA0C03 		orr	r3, r3, ip
 1833              	.LVL198:
 944:./Library/stm32f4xx_tim.c ****   {
 1834              		.loc 1 944 3 is_stmt 1 view .LVU611
 944:./Library/stm32f4xx_tim.c ****   {
 1835              		.loc 1 944 5 is_stmt 0 view .LVU612
 1836 0046 0C4C     		ldr	r4, .L91
 1837 0048 A042     		cmp	r0, r4
 1838 004a 03D0     		beq	.L88
 944:./Library/stm32f4xx_tim.c ****   {
 1839              		.loc 1 944 21 discriminator 1 view .LVU613
 1840 004c 04F58064 		add	r4, r4, #1024
 1841 0050 A042     		cmp	r0, r4
 1842 0052 09D1     		bne	.L89
 1843              	.L88:
 946:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 1844              		.loc 1 946 5 is_stmt 1 view .LVU614
 948:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1845              		.loc 1 948 5 view .LVU615
 948:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1846              		.loc 1 948 12 is_stmt 0 view .LVU616
 1847 0054 2EF4804E 		bic	lr, lr, #16384
 1848              	.LVL199:
 950:./Library/stm32f4xx_tim.c ****   }
 1849              		.loc 1 950 5 is_stmt 1 view .LVU617
 950:./Library/stm32f4xx_tim.c ****   }
 1850              		.loc 1 950 42 is_stmt 0 view .LVU618
 1851 0058 B1F810C0 		ldrh	ip, [r1, #16]
ARM GAS  /tmp/ccYkkzUL.s 			page 100


 950:./Library/stm32f4xx_tim.c ****   }
 1852              		.loc 1 950 15 view .LVU619
 1853 005c 4FEA8C1C 		lsl	ip, ip, #6
 1854 0060 1FFA8CFC 		uxth	ip, ip
 950:./Library/stm32f4xx_tim.c ****   }
 1855              		.loc 1 950 12 view .LVU620
 1856 0064 4EEA0C0E 		orr	lr, lr, ip
 1857              	.LVL200:
 1858              	.L89:
 953:./Library/stm32f4xx_tim.c ****   
 1859              		.loc 1 953 3 is_stmt 1 view .LVU621
 953:./Library/stm32f4xx_tim.c ****   
 1860              		.loc 1 953 13 is_stmt 0 view .LVU622
 1861 0068 A0F804E0 		strh	lr, [r0, #4]	@ movhi
 956:./Library/stm32f4xx_tim.c ****     
 1862              		.loc 1 956 3 is_stmt 1 view .LVU623
 956:./Library/stm32f4xx_tim.c ****     
 1863              		.loc 1 956 15 is_stmt 0 view .LVU624
 1864 006c 8283     		strh	r2, [r0, #28]	@ movhi
 959:./Library/stm32f4xx_tim.c ****   
 1865              		.loc 1 959 3 is_stmt 1 view .LVU625
 959:./Library/stm32f4xx_tim.c ****   
 1866              		.loc 1 959 32 is_stmt 0 view .LVU626
 1867 006e 8A68     		ldr	r2, [r1, #8]
 1868              	.LVL201:
 959:./Library/stm32f4xx_tim.c ****   
 1869              		.loc 1 959 14 view .LVU627
 1870 0070 0264     		str	r2, [r0, #64]
 1871              	.LVL202:
 962:./Library/stm32f4xx_tim.c **** }
 1872              		.loc 1 962 3 is_stmt 1 view .LVU628
 962:./Library/stm32f4xx_tim.c **** }
 1873              		.loc 1 962 14 is_stmt 0 view .LVU629
 1874 0072 0384     		strh	r3, [r0, #32]	@ movhi
 963:./Library/stm32f4xx_tim.c **** 
 1875              		.loc 1 963 1 view .LVU630
 1876 0074 10BD     		pop	{r4, pc}
 1877              	.L92:
 1878 0076 00BF     		.align	2
 1879              	.L91:
 1880 0078 00000140 		.word	1073807360
 1881              		.cfi_endproc
 1882              	.LFE141:
 1884              		.section	.text.TIM_OCStructInit,"ax",%progbits
 1885              		.align	1
 1886              		.global	TIM_OCStructInit
 1887              		.syntax unified
 1888              		.thumb
 1889              		.thumb_func
 1891              	TIM_OCStructInit:
 1892              	.LVL203:
 1893              	.LFB142:
 972:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 1894              		.loc 1 972 1 is_stmt 1 view -0
 1895              		.cfi_startproc
 1896              		@ args = 0, pretend = 0, frame = 0
 1897              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccYkkzUL.s 			page 101


 1898              		@ link register save eliminated.
 974:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1899              		.loc 1 974 3 view .LVU632
 974:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1900              		.loc 1 974 32 is_stmt 0 view .LVU633
 1901 0000 0023     		movs	r3, #0
 1902 0002 0380     		strh	r3, [r0]	@ movhi
 975:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1903              		.loc 1 975 3 is_stmt 1 view .LVU634
 975:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1904              		.loc 1 975 37 is_stmt 0 view .LVU635
 1905 0004 4380     		strh	r3, [r0, #2]	@ movhi
 976:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 1906              		.loc 1 976 3 is_stmt 1 view .LVU636
 976:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 1907              		.loc 1 976 38 is_stmt 0 view .LVU637
 1908 0006 8380     		strh	r3, [r0, #4]	@ movhi
 977:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1909              		.loc 1 977 3 is_stmt 1 view .LVU638
 977:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1910              		.loc 1 977 31 is_stmt 0 view .LVU639
 1911 0008 8360     		str	r3, [r0, #8]
 978:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1912              		.loc 1 978 3 is_stmt 1 view .LVU640
 978:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1913              		.loc 1 978 36 is_stmt 0 view .LVU641
 1914 000a 8381     		strh	r3, [r0, #12]	@ movhi
 979:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1915              		.loc 1 979 3 is_stmt 1 view .LVU642
 979:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1916              		.loc 1 979 37 is_stmt 0 view .LVU643
 1917 000c C381     		strh	r3, [r0, #14]	@ movhi
 980:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1918              		.loc 1 980 3 is_stmt 1 view .LVU644
 980:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1919              		.loc 1 980 37 is_stmt 0 view .LVU645
 1920 000e 0382     		strh	r3, [r0, #16]	@ movhi
 981:./Library/stm32f4xx_tim.c **** }
 1921              		.loc 1 981 3 is_stmt 1 view .LVU646
 981:./Library/stm32f4xx_tim.c **** }
 1922              		.loc 1 981 38 is_stmt 0 view .LVU647
 1923 0010 4382     		strh	r3, [r0, #18]	@ movhi
 982:./Library/stm32f4xx_tim.c **** 
 1924              		.loc 1 982 1 view .LVU648
 1925 0012 7047     		bx	lr
 1926              		.cfi_endproc
 1927              	.LFE142:
 1929              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 1930              		.align	1
 1931              		.global	TIM_SelectOCxM
 1932              		.syntax unified
 1933              		.thumb
 1934              		.thumb_func
 1936              	TIM_SelectOCxM:
 1937              	.LVL204:
 1938              	.LFB143:
1008:./Library/stm32f4xx_tim.c ****   uint32_t tmp = 0;
ARM GAS  /tmp/ccYkkzUL.s 			page 102


 1939              		.loc 1 1008 1 is_stmt 1 view -0
 1940              		.cfi_startproc
 1941              		@ args = 0, pretend = 0, frame = 0
 1942              		@ frame_needed = 0, uses_anonymous_args = 0
1008:./Library/stm32f4xx_tim.c ****   uint32_t tmp = 0;
 1943              		.loc 1 1008 1 is_stmt 0 view .LVU650
 1944 0000 00B5     		push	{lr}
 1945              	.LCFI9:
 1946              		.cfi_def_cfa_offset 4
 1947              		.cfi_offset 14, -4
1009:./Library/stm32f4xx_tim.c ****   uint16_t tmp1 = 0;
 1948              		.loc 1 1009 3 is_stmt 1 view .LVU651
 1949              	.LVL205:
1010:./Library/stm32f4xx_tim.c **** 
 1950              		.loc 1 1010 3 view .LVU652
1013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 1951              		.loc 1 1013 3 view .LVU653
1014:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
 1952              		.loc 1 1014 3 view .LVU654
1015:./Library/stm32f4xx_tim.c **** 
 1953              		.loc 1 1015 3 view .LVU655
1017:./Library/stm32f4xx_tim.c ****   tmp += CCMR_OFFSET;
 1954              		.loc 1 1017 3 view .LVU656
1018:./Library/stm32f4xx_tim.c **** 
 1955              		.loc 1 1018 3 view .LVU657
1018:./Library/stm32f4xx_tim.c **** 
 1956              		.loc 1 1018 7 is_stmt 0 view .LVU658
 1957 0002 00F1180C 		add	ip, r0, #24
 1958              	.LVL206:
1020:./Library/stm32f4xx_tim.c **** 
 1959              		.loc 1 1020 3 is_stmt 1 view .LVU659
1020:./Library/stm32f4xx_tim.c **** 
 1960              		.loc 1 1020 23 is_stmt 0 view .LVU660
 1961 0006 0123     		movs	r3, #1
 1962 0008 8B40     		lsls	r3, r3, r1
1020:./Library/stm32f4xx_tim.c **** 
 1963              		.loc 1 1020 8 view .LVU661
 1964 000a 9BB2     		uxth	r3, r3
 1965              	.LVL207:
1023:./Library/stm32f4xx_tim.c **** 
 1966              		.loc 1 1023 3 is_stmt 1 view .LVU662
1023:./Library/stm32f4xx_tim.c **** 
 1967              		.loc 1 1023 7 is_stmt 0 view .LVU663
 1968 000c B0F820E0 		ldrh	lr, [r0, #32]
1023:./Library/stm32f4xx_tim.c **** 
 1969              		.loc 1 1023 17 view .LVU664
 1970 0010 DB43     		mvns	r3, r3
 1971              	.LVL208:
1023:./Library/stm32f4xx_tim.c **** 
 1972              		.loc 1 1023 17 view .LVU665
 1973 0012 9BB2     		uxth	r3, r3
 1974              	.LVL209:
1023:./Library/stm32f4xx_tim.c **** 
 1975              		.loc 1 1023 14 view .LVU666
 1976 0014 03EA0E03 		and	r3, r3, lr
 1977 0018 0384     		strh	r3, [r0, #32]	@ movhi
1025:./Library/stm32f4xx_tim.c ****   {
ARM GAS  /tmp/ccYkkzUL.s 			page 103


 1978              		.loc 1 1025 3 is_stmt 1 view .LVU667
1025:./Library/stm32f4xx_tim.c ****   {
 1979              		.loc 1 1025 5 is_stmt 0 view .LVU668
 1980 001a A1B1     		cbz	r1, .L95
1025:./Library/stm32f4xx_tim.c ****   {
 1981              		.loc 1 1025 37 discriminator 1 view .LVU669
 1982 001c 0829     		cmp	r1, #8
 1983 001e 12D0     		beq	.L95
1037:./Library/stm32f4xx_tim.c **** 
 1984              		.loc 1 1037 5 is_stmt 1 view .LVU670
1037:./Library/stm32f4xx_tim.c **** 
 1985              		.loc 1 1037 12 is_stmt 0 view .LVU671
 1986 0020 0439     		subs	r1, r1, #4
 1987              	.LVL210:
1037:./Library/stm32f4xx_tim.c **** 
 1988              		.loc 1 1037 49 view .LVU672
 1989 0022 C1F34E01 		ubfx	r1, r1, #1, #15
 1990              	.LVL211:
1040:./Library/stm32f4xx_tim.c ****     
 1991              		.loc 1 1040 5 is_stmt 1 view .LVU673
 1992 0026 51F80C30 		ldr	r3, [r1, ip]
1040:./Library/stm32f4xx_tim.c ****     
 1993              		.loc 1 1040 28 is_stmt 0 view .LVU674
 1994 002a 23F4E043 		bic	r3, r3, #28672
 1995 002e 1B04     		lsls	r3, r3, #16
 1996 0030 1B0C     		lsrs	r3, r3, #16
 1997 0032 41F80C30 		str	r3, [r1, ip]
1043:./Library/stm32f4xx_tim.c ****   }
 1998              		.loc 1 1043 5 is_stmt 1 view .LVU675
 1999 0036 51F80C30 		ldr	r3, [r1, ip]
1043:./Library/stm32f4xx_tim.c ****   }
 2000              		.loc 1 1043 31 is_stmt 0 view .LVU676
 2001 003a 1202     		lsls	r2, r2, #8
 2002              	.LVL212:
1043:./Library/stm32f4xx_tim.c ****   }
 2003              		.loc 1 1043 31 view .LVU677
 2004 003c 92B2     		uxth	r2, r2
1043:./Library/stm32f4xx_tim.c ****   }
 2005              		.loc 1 1043 28 view .LVU678
 2006 003e 1343     		orrs	r3, r3, r2
 2007 0040 41F80C30 		str	r3, [r1, ip]
1045:./Library/stm32f4xx_tim.c **** 
 2008              		.loc 1 1045 1 view .LVU679
 2009 0044 0DE0     		b	.L94
 2010              	.LVL213:
 2011              	.L95:
1027:./Library/stm32f4xx_tim.c **** 
 2012              		.loc 1 1027 5 is_stmt 1 view .LVU680
1027:./Library/stm32f4xx_tim.c **** 
 2013              		.loc 1 1027 24 is_stmt 0 view .LVU681
 2014 0046 4908     		lsrs	r1, r1, #1
 2015              	.LVL214:
1030:./Library/stm32f4xx_tim.c ****    
 2016              		.loc 1 1030 5 is_stmt 1 view .LVU682
 2017 0048 51F80C30 		ldr	r3, [r1, ip]
1030:./Library/stm32f4xx_tim.c ****    
 2018              		.loc 1 1030 28 is_stmt 0 view .LVU683
ARM GAS  /tmp/ccYkkzUL.s 			page 104


 2019 004c 23F07003 		bic	r3, r3, #112
 2020 0050 1B04     		lsls	r3, r3, #16
 2021 0052 1B0C     		lsrs	r3, r3, #16
 2022 0054 41F80C30 		str	r3, [r1, ip]
1033:./Library/stm32f4xx_tim.c ****   }
 2023              		.loc 1 1033 5 is_stmt 1 view .LVU684
 2024 0058 51F80C30 		ldr	r3, [r1, ip]
1033:./Library/stm32f4xx_tim.c ****   }
 2025              		.loc 1 1033 28 is_stmt 0 view .LVU685
 2026 005c 1343     		orrs	r3, r3, r2
 2027 005e 41F80C30 		str	r3, [r1, ip]
 2028              	.LVL215:
 2029              	.L94:
1045:./Library/stm32f4xx_tim.c **** 
 2030              		.loc 1 1045 1 view .LVU686
 2031 0062 5DF804FB 		ldr	pc, [sp], #4
 2032              		.cfi_endproc
 2033              	.LFE143:
 2035              		.section	.text.TIM_SetCompare1,"ax",%progbits
 2036              		.align	1
 2037              		.global	TIM_SetCompare1
 2038              		.syntax unified
 2039              		.thumb
 2040              		.thumb_func
 2042              	TIM_SetCompare1:
 2043              	.LVL216:
 2044              	.LFB144:
1054:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2045              		.loc 1 1054 1 is_stmt 1 view -0
 2046              		.cfi_startproc
 2047              		@ args = 0, pretend = 0, frame = 0
 2048              		@ frame_needed = 0, uses_anonymous_args = 0
 2049              		@ link register save eliminated.
1056:./Library/stm32f4xx_tim.c **** 
 2050              		.loc 1 1056 3 view .LVU688
1059:./Library/stm32f4xx_tim.c **** }
 2051              		.loc 1 1059 3 view .LVU689
1059:./Library/stm32f4xx_tim.c **** }
 2052              		.loc 1 1059 14 is_stmt 0 view .LVU690
 2053 0000 4163     		str	r1, [r0, #52]
1060:./Library/stm32f4xx_tim.c **** 
 2054              		.loc 1 1060 1 view .LVU691
 2055 0002 7047     		bx	lr
 2056              		.cfi_endproc
 2057              	.LFE144:
 2059              		.section	.text.TIM_SetCompare2,"ax",%progbits
 2060              		.align	1
 2061              		.global	TIM_SetCompare2
 2062              		.syntax unified
 2063              		.thumb
 2064              		.thumb_func
 2066              	TIM_SetCompare2:
 2067              	.LVL217:
 2068              	.LFB145:
1070:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2069              		.loc 1 1070 1 is_stmt 1 view -0
 2070              		.cfi_startproc
ARM GAS  /tmp/ccYkkzUL.s 			page 105


 2071              		@ args = 0, pretend = 0, frame = 0
 2072              		@ frame_needed = 0, uses_anonymous_args = 0
 2073              		@ link register save eliminated.
1072:./Library/stm32f4xx_tim.c **** 
 2074              		.loc 1 1072 3 view .LVU693
1075:./Library/stm32f4xx_tim.c **** }
 2075              		.loc 1 1075 3 view .LVU694
1075:./Library/stm32f4xx_tim.c **** }
 2076              		.loc 1 1075 14 is_stmt 0 view .LVU695
 2077 0000 8163     		str	r1, [r0, #56]
1076:./Library/stm32f4xx_tim.c **** 
 2078              		.loc 1 1076 1 view .LVU696
 2079 0002 7047     		bx	lr
 2080              		.cfi_endproc
 2081              	.LFE145:
 2083              		.section	.text.TIM_SetCompare3,"ax",%progbits
 2084              		.align	1
 2085              		.global	TIM_SetCompare3
 2086              		.syntax unified
 2087              		.thumb
 2088              		.thumb_func
 2090              	TIM_SetCompare3:
 2091              	.LVL218:
 2092              	.LFB146:
1085:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2093              		.loc 1 1085 1 is_stmt 1 view -0
 2094              		.cfi_startproc
 2095              		@ args = 0, pretend = 0, frame = 0
 2096              		@ frame_needed = 0, uses_anonymous_args = 0
 2097              		@ link register save eliminated.
1087:./Library/stm32f4xx_tim.c **** 
 2098              		.loc 1 1087 3 view .LVU698
1090:./Library/stm32f4xx_tim.c **** }
 2099              		.loc 1 1090 3 view .LVU699
1090:./Library/stm32f4xx_tim.c **** }
 2100              		.loc 1 1090 14 is_stmt 0 view .LVU700
 2101 0000 C163     		str	r1, [r0, #60]
1091:./Library/stm32f4xx_tim.c **** 
 2102              		.loc 1 1091 1 view .LVU701
 2103 0002 7047     		bx	lr
 2104              		.cfi_endproc
 2105              	.LFE146:
 2107              		.section	.text.TIM_SetCompare4,"ax",%progbits
 2108              		.align	1
 2109              		.global	TIM_SetCompare4
 2110              		.syntax unified
 2111              		.thumb
 2112              		.thumb_func
 2114              	TIM_SetCompare4:
 2115              	.LVL219:
 2116              	.LFB147:
1100:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2117              		.loc 1 1100 1 is_stmt 1 view -0
 2118              		.cfi_startproc
 2119              		@ args = 0, pretend = 0, frame = 0
 2120              		@ frame_needed = 0, uses_anonymous_args = 0
 2121              		@ link register save eliminated.
ARM GAS  /tmp/ccYkkzUL.s 			page 106


1102:./Library/stm32f4xx_tim.c **** 
 2122              		.loc 1 1102 3 view .LVU703
1105:./Library/stm32f4xx_tim.c **** }
 2123              		.loc 1 1105 3 view .LVU704
1105:./Library/stm32f4xx_tim.c **** }
 2124              		.loc 1 1105 14 is_stmt 0 view .LVU705
 2125 0000 0164     		str	r1, [r0, #64]
1106:./Library/stm32f4xx_tim.c **** 
 2126              		.loc 1 1106 1 view .LVU706
 2127 0002 7047     		bx	lr
 2128              		.cfi_endproc
 2129              	.LFE147:
 2131              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 2132              		.align	1
 2133              		.global	TIM_ForcedOC1Config
 2134              		.syntax unified
 2135              		.thumb
 2136              		.thumb_func
 2138              	TIM_ForcedOC1Config:
 2139              	.LVL220:
 2140              	.LFB148:
1118:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2141              		.loc 1 1118 1 is_stmt 1 view -0
 2142              		.cfi_startproc
 2143              		@ args = 0, pretend = 0, frame = 0
 2144              		@ frame_needed = 0, uses_anonymous_args = 0
 2145              		@ link register save eliminated.
1119:./Library/stm32f4xx_tim.c **** 
 2146              		.loc 1 1119 3 view .LVU708
1122:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2147              		.loc 1 1122 3 view .LVU709
1123:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2148              		.loc 1 1123 3 view .LVU710
1124:./Library/stm32f4xx_tim.c **** 
 2149              		.loc 1 1124 3 view .LVU711
1124:./Library/stm32f4xx_tim.c **** 
 2150              		.loc 1 1124 12 is_stmt 0 view .LVU712
 2151 0000 038B     		ldrh	r3, [r0, #24]
 2152 0002 9BB2     		uxth	r3, r3
 2153              	.LVL221:
1127:./Library/stm32f4xx_tim.c **** 
 2154              		.loc 1 1127 3 is_stmt 1 view .LVU713
1127:./Library/stm32f4xx_tim.c **** 
 2155              		.loc 1 1127 12 is_stmt 0 view .LVU714
 2156 0004 23F07003 		bic	r3, r3, #112
 2157              	.LVL222:
1130:./Library/stm32f4xx_tim.c **** 
 2158              		.loc 1 1130 3 is_stmt 1 view .LVU715
1130:./Library/stm32f4xx_tim.c **** 
 2159              		.loc 1 1130 12 is_stmt 0 view .LVU716
 2160 0008 0B43     		orrs	r3, r3, r1
 2161              	.LVL223:
1133:./Library/stm32f4xx_tim.c **** }
 2162              		.loc 1 1133 3 is_stmt 1 view .LVU717
1133:./Library/stm32f4xx_tim.c **** }
 2163              		.loc 1 1133 15 is_stmt 0 view .LVU718
 2164 000a 0383     		strh	r3, [r0, #24]	@ movhi
ARM GAS  /tmp/ccYkkzUL.s 			page 107


1134:./Library/stm32f4xx_tim.c **** 
 2165              		.loc 1 1134 1 view .LVU719
 2166 000c 7047     		bx	lr
 2167              		.cfi_endproc
 2168              	.LFE148:
 2170              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 2171              		.align	1
 2172              		.global	TIM_ForcedOC2Config
 2173              		.syntax unified
 2174              		.thumb
 2175              		.thumb_func
 2177              	TIM_ForcedOC2Config:
 2178              	.LVL224:
 2179              	.LFB149:
1147:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2180              		.loc 1 1147 1 is_stmt 1 view -0
 2181              		.cfi_startproc
 2182              		@ args = 0, pretend = 0, frame = 0
 2183              		@ frame_needed = 0, uses_anonymous_args = 0
 2184              		@ link register save eliminated.
1148:./Library/stm32f4xx_tim.c **** 
 2185              		.loc 1 1148 3 view .LVU721
1151:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2186              		.loc 1 1151 3 view .LVU722
1152:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2187              		.loc 1 1152 3 view .LVU723
1153:./Library/stm32f4xx_tim.c **** 
 2188              		.loc 1 1153 3 view .LVU724
1153:./Library/stm32f4xx_tim.c **** 
 2189              		.loc 1 1153 12 is_stmt 0 view .LVU725
 2190 0000 038B     		ldrh	r3, [r0, #24]
 2191 0002 9BB2     		uxth	r3, r3
 2192              	.LVL225:
1156:./Library/stm32f4xx_tim.c **** 
 2193              		.loc 1 1156 3 is_stmt 1 view .LVU726
1156:./Library/stm32f4xx_tim.c **** 
 2194              		.loc 1 1156 12 is_stmt 0 view .LVU727
 2195 0004 23F4E043 		bic	r3, r3, #28672
 2196              	.LVL226:
1159:./Library/stm32f4xx_tim.c **** 
 2197              		.loc 1 1159 3 is_stmt 1 view .LVU728
1159:./Library/stm32f4xx_tim.c **** 
 2198              		.loc 1 1159 15 is_stmt 0 view .LVU729
 2199 0008 0902     		lsls	r1, r1, #8
 2200              	.LVL227:
1159:./Library/stm32f4xx_tim.c **** 
 2201              		.loc 1 1159 15 view .LVU730
 2202 000a 89B2     		uxth	r1, r1
1159:./Library/stm32f4xx_tim.c **** 
 2203              		.loc 1 1159 12 view .LVU731
 2204 000c 0B43     		orrs	r3, r3, r1
 2205              	.LVL228:
1162:./Library/stm32f4xx_tim.c **** }
 2206              		.loc 1 1162 3 is_stmt 1 view .LVU732
1162:./Library/stm32f4xx_tim.c **** }
 2207              		.loc 1 1162 15 is_stmt 0 view .LVU733
 2208 000e 0383     		strh	r3, [r0, #24]	@ movhi
ARM GAS  /tmp/ccYkkzUL.s 			page 108


1163:./Library/stm32f4xx_tim.c **** 
 2209              		.loc 1 1163 1 view .LVU734
 2210 0010 7047     		bx	lr
 2211              		.cfi_endproc
 2212              	.LFE149:
 2214              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 2215              		.align	1
 2216              		.global	TIM_ForcedOC3Config
 2217              		.syntax unified
 2218              		.thumb
 2219              		.thumb_func
 2221              	TIM_ForcedOC3Config:
 2222              	.LVL229:
 2223              	.LFB150:
1175:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2224              		.loc 1 1175 1 is_stmt 1 view -0
 2225              		.cfi_startproc
 2226              		@ args = 0, pretend = 0, frame = 0
 2227              		@ frame_needed = 0, uses_anonymous_args = 0
 2228              		@ link register save eliminated.
1176:./Library/stm32f4xx_tim.c **** 
 2229              		.loc 1 1176 3 view .LVU736
1179:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2230              		.loc 1 1179 3 view .LVU737
1180:./Library/stm32f4xx_tim.c **** 
 2231              		.loc 1 1180 3 view .LVU738
1182:./Library/stm32f4xx_tim.c **** 
 2232              		.loc 1 1182 3 view .LVU739
1182:./Library/stm32f4xx_tim.c **** 
 2233              		.loc 1 1182 12 is_stmt 0 view .LVU740
 2234 0000 838B     		ldrh	r3, [r0, #28]
 2235 0002 9BB2     		uxth	r3, r3
 2236              	.LVL230:
1185:./Library/stm32f4xx_tim.c **** 
 2237              		.loc 1 1185 3 is_stmt 1 view .LVU741
1185:./Library/stm32f4xx_tim.c **** 
 2238              		.loc 1 1185 12 is_stmt 0 view .LVU742
 2239 0004 23F07003 		bic	r3, r3, #112
 2240              	.LVL231:
1188:./Library/stm32f4xx_tim.c **** 
 2241              		.loc 1 1188 3 is_stmt 1 view .LVU743
1188:./Library/stm32f4xx_tim.c **** 
 2242              		.loc 1 1188 12 is_stmt 0 view .LVU744
 2243 0008 0B43     		orrs	r3, r3, r1
 2244              	.LVL232:
1191:./Library/stm32f4xx_tim.c **** }
 2245              		.loc 1 1191 3 is_stmt 1 view .LVU745
1191:./Library/stm32f4xx_tim.c **** }
 2246              		.loc 1 1191 15 is_stmt 0 view .LVU746
 2247 000a 8383     		strh	r3, [r0, #28]	@ movhi
1192:./Library/stm32f4xx_tim.c **** 
 2248              		.loc 1 1192 1 view .LVU747
 2249 000c 7047     		bx	lr
 2250              		.cfi_endproc
 2251              	.LFE150:
 2253              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 2254              		.align	1
ARM GAS  /tmp/ccYkkzUL.s 			page 109


 2255              		.global	TIM_ForcedOC4Config
 2256              		.syntax unified
 2257              		.thumb
 2258              		.thumb_func
 2260              	TIM_ForcedOC4Config:
 2261              	.LVL233:
 2262              	.LFB151:
1204:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2263              		.loc 1 1204 1 is_stmt 1 view -0
 2264              		.cfi_startproc
 2265              		@ args = 0, pretend = 0, frame = 0
 2266              		@ frame_needed = 0, uses_anonymous_args = 0
 2267              		@ link register save eliminated.
1205:./Library/stm32f4xx_tim.c **** 
 2268              		.loc 1 1205 3 view .LVU749
1208:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2269              		.loc 1 1208 3 view .LVU750
1209:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2270              		.loc 1 1209 3 view .LVU751
1210:./Library/stm32f4xx_tim.c **** 
 2271              		.loc 1 1210 3 view .LVU752
1210:./Library/stm32f4xx_tim.c **** 
 2272              		.loc 1 1210 12 is_stmt 0 view .LVU753
 2273 0000 838B     		ldrh	r3, [r0, #28]
 2274 0002 9BB2     		uxth	r3, r3
 2275              	.LVL234:
1213:./Library/stm32f4xx_tim.c **** 
 2276              		.loc 1 1213 3 is_stmt 1 view .LVU754
1213:./Library/stm32f4xx_tim.c **** 
 2277              		.loc 1 1213 12 is_stmt 0 view .LVU755
 2278 0004 23F4E043 		bic	r3, r3, #28672
 2279              	.LVL235:
1216:./Library/stm32f4xx_tim.c **** 
 2280              		.loc 1 1216 3 is_stmt 1 view .LVU756
1216:./Library/stm32f4xx_tim.c **** 
 2281              		.loc 1 1216 15 is_stmt 0 view .LVU757
 2282 0008 0902     		lsls	r1, r1, #8
 2283              	.LVL236:
1216:./Library/stm32f4xx_tim.c **** 
 2284              		.loc 1 1216 15 view .LVU758
 2285 000a 89B2     		uxth	r1, r1
1216:./Library/stm32f4xx_tim.c **** 
 2286              		.loc 1 1216 12 view .LVU759
 2287 000c 0B43     		orrs	r3, r3, r1
 2288              	.LVL237:
1219:./Library/stm32f4xx_tim.c **** }
 2289              		.loc 1 1219 3 is_stmt 1 view .LVU760
1219:./Library/stm32f4xx_tim.c **** }
 2290              		.loc 1 1219 15 is_stmt 0 view .LVU761
 2291 000e 8383     		strh	r3, [r0, #28]	@ movhi
1220:./Library/stm32f4xx_tim.c **** 
 2292              		.loc 1 1220 1 view .LVU762
 2293 0010 7047     		bx	lr
 2294              		.cfi_endproc
 2295              	.LFE151:
 2297              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 2298              		.align	1
ARM GAS  /tmp/ccYkkzUL.s 			page 110


 2299              		.global	TIM_OC1PreloadConfig
 2300              		.syntax unified
 2301              		.thumb
 2302              		.thumb_func
 2304              	TIM_OC1PreloadConfig:
 2305              	.LVL238:
 2306              	.LFB152:
1232:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2307              		.loc 1 1232 1 is_stmt 1 view -0
 2308              		.cfi_startproc
 2309              		@ args = 0, pretend = 0, frame = 0
 2310              		@ frame_needed = 0, uses_anonymous_args = 0
 2311              		@ link register save eliminated.
1233:./Library/stm32f4xx_tim.c **** 
 2312              		.loc 1 1233 3 view .LVU764
1236:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2313              		.loc 1 1236 3 view .LVU765
1237:./Library/stm32f4xx_tim.c **** 
 2314              		.loc 1 1237 3 view .LVU766
1239:./Library/stm32f4xx_tim.c **** 
 2315              		.loc 1 1239 3 view .LVU767
1239:./Library/stm32f4xx_tim.c **** 
 2316              		.loc 1 1239 12 is_stmt 0 view .LVU768
 2317 0000 038B     		ldrh	r3, [r0, #24]
 2318 0002 9BB2     		uxth	r3, r3
 2319              	.LVL239:
1242:./Library/stm32f4xx_tim.c **** 
 2320              		.loc 1 1242 3 is_stmt 1 view .LVU769
1242:./Library/stm32f4xx_tim.c **** 
 2321              		.loc 1 1242 12 is_stmt 0 view .LVU770
 2322 0004 23F00803 		bic	r3, r3, #8
 2323              	.LVL240:
1245:./Library/stm32f4xx_tim.c **** 
 2324              		.loc 1 1245 3 is_stmt 1 view .LVU771
1245:./Library/stm32f4xx_tim.c **** 
 2325              		.loc 1 1245 12 is_stmt 0 view .LVU772
 2326 0008 0B43     		orrs	r3, r3, r1
 2327              	.LVL241:
1248:./Library/stm32f4xx_tim.c **** }
 2328              		.loc 1 1248 3 is_stmt 1 view .LVU773
1248:./Library/stm32f4xx_tim.c **** }
 2329              		.loc 1 1248 15 is_stmt 0 view .LVU774
 2330 000a 0383     		strh	r3, [r0, #24]	@ movhi
1249:./Library/stm32f4xx_tim.c **** 
 2331              		.loc 1 1249 1 view .LVU775
 2332 000c 7047     		bx	lr
 2333              		.cfi_endproc
 2334              	.LFE152:
 2336              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 2337              		.align	1
 2338              		.global	TIM_OC2PreloadConfig
 2339              		.syntax unified
 2340              		.thumb
 2341              		.thumb_func
 2343              	TIM_OC2PreloadConfig:
 2344              	.LVL242:
 2345              	.LFB153:
ARM GAS  /tmp/ccYkkzUL.s 			page 111


1262:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2346              		.loc 1 1262 1 is_stmt 1 view -0
 2347              		.cfi_startproc
 2348              		@ args = 0, pretend = 0, frame = 0
 2349              		@ frame_needed = 0, uses_anonymous_args = 0
 2350              		@ link register save eliminated.
1263:./Library/stm32f4xx_tim.c **** 
 2351              		.loc 1 1263 3 view .LVU777
1266:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2352              		.loc 1 1266 3 view .LVU778
1267:./Library/stm32f4xx_tim.c **** 
 2353              		.loc 1 1267 3 view .LVU779
1269:./Library/stm32f4xx_tim.c **** 
 2354              		.loc 1 1269 3 view .LVU780
1269:./Library/stm32f4xx_tim.c **** 
 2355              		.loc 1 1269 12 is_stmt 0 view .LVU781
 2356 0000 038B     		ldrh	r3, [r0, #24]
 2357 0002 9BB2     		uxth	r3, r3
 2358              	.LVL243:
1272:./Library/stm32f4xx_tim.c **** 
 2359              		.loc 1 1272 3 is_stmt 1 view .LVU782
1272:./Library/stm32f4xx_tim.c **** 
 2360              		.loc 1 1272 12 is_stmt 0 view .LVU783
 2361 0004 23F40063 		bic	r3, r3, #2048
 2362              	.LVL244:
1275:./Library/stm32f4xx_tim.c **** 
 2363              		.loc 1 1275 3 is_stmt 1 view .LVU784
1275:./Library/stm32f4xx_tim.c **** 
 2364              		.loc 1 1275 15 is_stmt 0 view .LVU785
 2365 0008 0902     		lsls	r1, r1, #8
 2366              	.LVL245:
1275:./Library/stm32f4xx_tim.c **** 
 2367              		.loc 1 1275 15 view .LVU786
 2368 000a 89B2     		uxth	r1, r1
1275:./Library/stm32f4xx_tim.c **** 
 2369              		.loc 1 1275 12 view .LVU787
 2370 000c 0B43     		orrs	r3, r3, r1
 2371              	.LVL246:
1278:./Library/stm32f4xx_tim.c **** }
 2372              		.loc 1 1278 3 is_stmt 1 view .LVU788
1278:./Library/stm32f4xx_tim.c **** }
 2373              		.loc 1 1278 15 is_stmt 0 view .LVU789
 2374 000e 0383     		strh	r3, [r0, #24]	@ movhi
1279:./Library/stm32f4xx_tim.c **** 
 2375              		.loc 1 1279 1 view .LVU790
 2376 0010 7047     		bx	lr
 2377              		.cfi_endproc
 2378              	.LFE153:
 2380              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 2381              		.align	1
 2382              		.global	TIM_OC3PreloadConfig
 2383              		.syntax unified
 2384              		.thumb
 2385              		.thumb_func
 2387              	TIM_OC3PreloadConfig:
 2388              	.LVL247:
 2389              	.LFB154:
ARM GAS  /tmp/ccYkkzUL.s 			page 112


1291:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2390              		.loc 1 1291 1 is_stmt 1 view -0
 2391              		.cfi_startproc
 2392              		@ args = 0, pretend = 0, frame = 0
 2393              		@ frame_needed = 0, uses_anonymous_args = 0
 2394              		@ link register save eliminated.
1292:./Library/stm32f4xx_tim.c **** 
 2395              		.loc 1 1292 3 view .LVU792
1295:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2396              		.loc 1 1295 3 view .LVU793
1296:./Library/stm32f4xx_tim.c **** 
 2397              		.loc 1 1296 3 view .LVU794
1298:./Library/stm32f4xx_tim.c **** 
 2398              		.loc 1 1298 3 view .LVU795
1298:./Library/stm32f4xx_tim.c **** 
 2399              		.loc 1 1298 12 is_stmt 0 view .LVU796
 2400 0000 838B     		ldrh	r3, [r0, #28]
 2401 0002 9BB2     		uxth	r3, r3
 2402              	.LVL248:
1301:./Library/stm32f4xx_tim.c **** 
 2403              		.loc 1 1301 3 is_stmt 1 view .LVU797
1301:./Library/stm32f4xx_tim.c **** 
 2404              		.loc 1 1301 12 is_stmt 0 view .LVU798
 2405 0004 23F00803 		bic	r3, r3, #8
 2406              	.LVL249:
1304:./Library/stm32f4xx_tim.c **** 
 2407              		.loc 1 1304 3 is_stmt 1 view .LVU799
1304:./Library/stm32f4xx_tim.c **** 
 2408              		.loc 1 1304 12 is_stmt 0 view .LVU800
 2409 0008 0B43     		orrs	r3, r3, r1
 2410              	.LVL250:
1307:./Library/stm32f4xx_tim.c **** }
 2411              		.loc 1 1307 3 is_stmt 1 view .LVU801
1307:./Library/stm32f4xx_tim.c **** }
 2412              		.loc 1 1307 15 is_stmt 0 view .LVU802
 2413 000a 8383     		strh	r3, [r0, #28]	@ movhi
1308:./Library/stm32f4xx_tim.c **** 
 2414              		.loc 1 1308 1 view .LVU803
 2415 000c 7047     		bx	lr
 2416              		.cfi_endproc
 2417              	.LFE154:
 2419              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 2420              		.align	1
 2421              		.global	TIM_OC4PreloadConfig
 2422              		.syntax unified
 2423              		.thumb
 2424              		.thumb_func
 2426              	TIM_OC4PreloadConfig:
 2427              	.LVL251:
 2428              	.LFB155:
1320:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2429              		.loc 1 1320 1 is_stmt 1 view -0
 2430              		.cfi_startproc
 2431              		@ args = 0, pretend = 0, frame = 0
 2432              		@ frame_needed = 0, uses_anonymous_args = 0
 2433              		@ link register save eliminated.
1321:./Library/stm32f4xx_tim.c **** 
ARM GAS  /tmp/ccYkkzUL.s 			page 113


 2434              		.loc 1 1321 3 view .LVU805
1324:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2435              		.loc 1 1324 3 view .LVU806
1325:./Library/stm32f4xx_tim.c **** 
 2436              		.loc 1 1325 3 view .LVU807
1327:./Library/stm32f4xx_tim.c **** 
 2437              		.loc 1 1327 3 view .LVU808
1327:./Library/stm32f4xx_tim.c **** 
 2438              		.loc 1 1327 12 is_stmt 0 view .LVU809
 2439 0000 838B     		ldrh	r3, [r0, #28]
 2440 0002 9BB2     		uxth	r3, r3
 2441              	.LVL252:
1330:./Library/stm32f4xx_tim.c **** 
 2442              		.loc 1 1330 3 is_stmt 1 view .LVU810
1330:./Library/stm32f4xx_tim.c **** 
 2443              		.loc 1 1330 12 is_stmt 0 view .LVU811
 2444 0004 23F40063 		bic	r3, r3, #2048
 2445              	.LVL253:
1333:./Library/stm32f4xx_tim.c **** 
 2446              		.loc 1 1333 3 is_stmt 1 view .LVU812
1333:./Library/stm32f4xx_tim.c **** 
 2447              		.loc 1 1333 15 is_stmt 0 view .LVU813
 2448 0008 0902     		lsls	r1, r1, #8
 2449              	.LVL254:
1333:./Library/stm32f4xx_tim.c **** 
 2450              		.loc 1 1333 15 view .LVU814
 2451 000a 89B2     		uxth	r1, r1
1333:./Library/stm32f4xx_tim.c **** 
 2452              		.loc 1 1333 12 view .LVU815
 2453 000c 0B43     		orrs	r3, r3, r1
 2454              	.LVL255:
1336:./Library/stm32f4xx_tim.c **** }
 2455              		.loc 1 1336 3 is_stmt 1 view .LVU816
1336:./Library/stm32f4xx_tim.c **** }
 2456              		.loc 1 1336 15 is_stmt 0 view .LVU817
 2457 000e 8383     		strh	r3, [r0, #28]	@ movhi
1337:./Library/stm32f4xx_tim.c **** 
 2458              		.loc 1 1337 1 view .LVU818
 2459 0010 7047     		bx	lr
 2460              		.cfi_endproc
 2461              	.LFE155:
 2463              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 2464              		.align	1
 2465              		.global	TIM_OC1FastConfig
 2466              		.syntax unified
 2467              		.thumb
 2468              		.thumb_func
 2470              	TIM_OC1FastConfig:
 2471              	.LVL256:
 2472              	.LFB156:
1349:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2473              		.loc 1 1349 1 is_stmt 1 view -0
 2474              		.cfi_startproc
 2475              		@ args = 0, pretend = 0, frame = 0
 2476              		@ frame_needed = 0, uses_anonymous_args = 0
 2477              		@ link register save eliminated.
1350:./Library/stm32f4xx_tim.c **** 
ARM GAS  /tmp/ccYkkzUL.s 			page 114


 2478              		.loc 1 1350 3 view .LVU820
1353:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2479              		.loc 1 1353 3 view .LVU821
1354:./Library/stm32f4xx_tim.c **** 
 2480              		.loc 1 1354 3 view .LVU822
1357:./Library/stm32f4xx_tim.c **** 
 2481              		.loc 1 1357 3 view .LVU823
1357:./Library/stm32f4xx_tim.c **** 
 2482              		.loc 1 1357 12 is_stmt 0 view .LVU824
 2483 0000 038B     		ldrh	r3, [r0, #24]
 2484 0002 9BB2     		uxth	r3, r3
 2485              	.LVL257:
1360:./Library/stm32f4xx_tim.c **** 
 2486              		.loc 1 1360 3 is_stmt 1 view .LVU825
1360:./Library/stm32f4xx_tim.c **** 
 2487              		.loc 1 1360 12 is_stmt 0 view .LVU826
 2488 0004 23F00403 		bic	r3, r3, #4
 2489              	.LVL258:
1363:./Library/stm32f4xx_tim.c **** 
 2490              		.loc 1 1363 3 is_stmt 1 view .LVU827
1363:./Library/stm32f4xx_tim.c **** 
 2491              		.loc 1 1363 12 is_stmt 0 view .LVU828
 2492 0008 0B43     		orrs	r3, r3, r1
 2493              	.LVL259:
1366:./Library/stm32f4xx_tim.c **** }
 2494              		.loc 1 1366 3 is_stmt 1 view .LVU829
1366:./Library/stm32f4xx_tim.c **** }
 2495              		.loc 1 1366 15 is_stmt 0 view .LVU830
 2496 000a 0383     		strh	r3, [r0, #24]	@ movhi
1367:./Library/stm32f4xx_tim.c **** 
 2497              		.loc 1 1367 1 view .LVU831
 2498 000c 7047     		bx	lr
 2499              		.cfi_endproc
 2500              	.LFE156:
 2502              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 2503              		.align	1
 2504              		.global	TIM_OC2FastConfig
 2505              		.syntax unified
 2506              		.thumb
 2507              		.thumb_func
 2509              	TIM_OC2FastConfig:
 2510              	.LVL260:
 2511              	.LFB157:
1380:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2512              		.loc 1 1380 1 is_stmt 1 view -0
 2513              		.cfi_startproc
 2514              		@ args = 0, pretend = 0, frame = 0
 2515              		@ frame_needed = 0, uses_anonymous_args = 0
 2516              		@ link register save eliminated.
1381:./Library/stm32f4xx_tim.c **** 
 2517              		.loc 1 1381 3 view .LVU833
1384:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2518              		.loc 1 1384 3 view .LVU834
1385:./Library/stm32f4xx_tim.c **** 
 2519              		.loc 1 1385 3 view .LVU835
1388:./Library/stm32f4xx_tim.c **** 
 2520              		.loc 1 1388 3 view .LVU836
ARM GAS  /tmp/ccYkkzUL.s 			page 115


1388:./Library/stm32f4xx_tim.c **** 
 2521              		.loc 1 1388 12 is_stmt 0 view .LVU837
 2522 0000 038B     		ldrh	r3, [r0, #24]
 2523 0002 9BB2     		uxth	r3, r3
 2524              	.LVL261:
1391:./Library/stm32f4xx_tim.c **** 
 2525              		.loc 1 1391 3 is_stmt 1 view .LVU838
1391:./Library/stm32f4xx_tim.c **** 
 2526              		.loc 1 1391 12 is_stmt 0 view .LVU839
 2527 0004 23F48063 		bic	r3, r3, #1024
 2528              	.LVL262:
1394:./Library/stm32f4xx_tim.c **** 
 2529              		.loc 1 1394 3 is_stmt 1 view .LVU840
1394:./Library/stm32f4xx_tim.c **** 
 2530              		.loc 1 1394 15 is_stmt 0 view .LVU841
 2531 0008 0902     		lsls	r1, r1, #8
 2532              	.LVL263:
1394:./Library/stm32f4xx_tim.c **** 
 2533              		.loc 1 1394 15 view .LVU842
 2534 000a 89B2     		uxth	r1, r1
1394:./Library/stm32f4xx_tim.c **** 
 2535              		.loc 1 1394 12 view .LVU843
 2536 000c 0B43     		orrs	r3, r3, r1
 2537              	.LVL264:
1397:./Library/stm32f4xx_tim.c **** }
 2538              		.loc 1 1397 3 is_stmt 1 view .LVU844
1397:./Library/stm32f4xx_tim.c **** }
 2539              		.loc 1 1397 15 is_stmt 0 view .LVU845
 2540 000e 0383     		strh	r3, [r0, #24]	@ movhi
1398:./Library/stm32f4xx_tim.c **** 
 2541              		.loc 1 1398 1 view .LVU846
 2542 0010 7047     		bx	lr
 2543              		.cfi_endproc
 2544              	.LFE157:
 2546              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 2547              		.align	1
 2548              		.global	TIM_OC3FastConfig
 2549              		.syntax unified
 2550              		.thumb
 2551              		.thumb_func
 2553              	TIM_OC3FastConfig:
 2554              	.LVL265:
 2555              	.LFB158:
1410:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2556              		.loc 1 1410 1 is_stmt 1 view -0
 2557              		.cfi_startproc
 2558              		@ args = 0, pretend = 0, frame = 0
 2559              		@ frame_needed = 0, uses_anonymous_args = 0
 2560              		@ link register save eliminated.
1411:./Library/stm32f4xx_tim.c ****   
 2561              		.loc 1 1411 3 view .LVU848
1414:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2562              		.loc 1 1414 3 view .LVU849
1415:./Library/stm32f4xx_tim.c **** 
 2563              		.loc 1 1415 3 view .LVU850
1418:./Library/stm32f4xx_tim.c **** 
 2564              		.loc 1 1418 3 view .LVU851
ARM GAS  /tmp/ccYkkzUL.s 			page 116


1418:./Library/stm32f4xx_tim.c **** 
 2565              		.loc 1 1418 12 is_stmt 0 view .LVU852
 2566 0000 838B     		ldrh	r3, [r0, #28]
 2567 0002 9BB2     		uxth	r3, r3
 2568              	.LVL266:
1421:./Library/stm32f4xx_tim.c **** 
 2569              		.loc 1 1421 3 is_stmt 1 view .LVU853
1421:./Library/stm32f4xx_tim.c **** 
 2570              		.loc 1 1421 12 is_stmt 0 view .LVU854
 2571 0004 23F00403 		bic	r3, r3, #4
 2572              	.LVL267:
1424:./Library/stm32f4xx_tim.c **** 
 2573              		.loc 1 1424 3 is_stmt 1 view .LVU855
1424:./Library/stm32f4xx_tim.c **** 
 2574              		.loc 1 1424 12 is_stmt 0 view .LVU856
 2575 0008 0B43     		orrs	r3, r3, r1
 2576              	.LVL268:
1427:./Library/stm32f4xx_tim.c **** }
 2577              		.loc 1 1427 3 is_stmt 1 view .LVU857
1427:./Library/stm32f4xx_tim.c **** }
 2578              		.loc 1 1427 15 is_stmt 0 view .LVU858
 2579 000a 8383     		strh	r3, [r0, #28]	@ movhi
1428:./Library/stm32f4xx_tim.c **** 
 2580              		.loc 1 1428 1 view .LVU859
 2581 000c 7047     		bx	lr
 2582              		.cfi_endproc
 2583              	.LFE158:
 2585              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 2586              		.align	1
 2587              		.global	TIM_OC4FastConfig
 2588              		.syntax unified
 2589              		.thumb
 2590              		.thumb_func
 2592              	TIM_OC4FastConfig:
 2593              	.LVL269:
 2594              	.LFB159:
1440:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2595              		.loc 1 1440 1 is_stmt 1 view -0
 2596              		.cfi_startproc
 2597              		@ args = 0, pretend = 0, frame = 0
 2598              		@ frame_needed = 0, uses_anonymous_args = 0
 2599              		@ link register save eliminated.
1441:./Library/stm32f4xx_tim.c **** 
 2600              		.loc 1 1441 3 view .LVU861
1444:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2601              		.loc 1 1444 3 view .LVU862
1445:./Library/stm32f4xx_tim.c **** 
 2602              		.loc 1 1445 3 view .LVU863
1448:./Library/stm32f4xx_tim.c **** 
 2603              		.loc 1 1448 3 view .LVU864
1448:./Library/stm32f4xx_tim.c **** 
 2604              		.loc 1 1448 12 is_stmt 0 view .LVU865
 2605 0000 838B     		ldrh	r3, [r0, #28]
 2606 0002 9BB2     		uxth	r3, r3
 2607              	.LVL270:
1451:./Library/stm32f4xx_tim.c **** 
 2608              		.loc 1 1451 3 is_stmt 1 view .LVU866
ARM GAS  /tmp/ccYkkzUL.s 			page 117


1451:./Library/stm32f4xx_tim.c **** 
 2609              		.loc 1 1451 12 is_stmt 0 view .LVU867
 2610 0004 23F48063 		bic	r3, r3, #1024
 2611              	.LVL271:
1454:./Library/stm32f4xx_tim.c **** 
 2612              		.loc 1 1454 3 is_stmt 1 view .LVU868
1454:./Library/stm32f4xx_tim.c **** 
 2613              		.loc 1 1454 15 is_stmt 0 view .LVU869
 2614 0008 0902     		lsls	r1, r1, #8
 2615              	.LVL272:
1454:./Library/stm32f4xx_tim.c **** 
 2616              		.loc 1 1454 15 view .LVU870
 2617 000a 89B2     		uxth	r1, r1
1454:./Library/stm32f4xx_tim.c **** 
 2618              		.loc 1 1454 12 view .LVU871
 2619 000c 0B43     		orrs	r3, r3, r1
 2620              	.LVL273:
1457:./Library/stm32f4xx_tim.c **** }
 2621              		.loc 1 1457 3 is_stmt 1 view .LVU872
1457:./Library/stm32f4xx_tim.c **** }
 2622              		.loc 1 1457 15 is_stmt 0 view .LVU873
 2623 000e 8383     		strh	r3, [r0, #28]	@ movhi
1458:./Library/stm32f4xx_tim.c **** 
 2624              		.loc 1 1458 1 view .LVU874
 2625 0010 7047     		bx	lr
 2626              		.cfi_endproc
 2627              	.LFE159:
 2629              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 2630              		.align	1
 2631              		.global	TIM_ClearOC1Ref
 2632              		.syntax unified
 2633              		.thumb
 2634              		.thumb_func
 2636              	TIM_ClearOC1Ref:
 2637              	.LVL274:
 2638              	.LFB160:
1470:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2639              		.loc 1 1470 1 is_stmt 1 view -0
 2640              		.cfi_startproc
 2641              		@ args = 0, pretend = 0, frame = 0
 2642              		@ frame_needed = 0, uses_anonymous_args = 0
 2643              		@ link register save eliminated.
1471:./Library/stm32f4xx_tim.c **** 
 2644              		.loc 1 1471 3 view .LVU876
1474:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2645              		.loc 1 1474 3 view .LVU877
1475:./Library/stm32f4xx_tim.c **** 
 2646              		.loc 1 1475 3 view .LVU878
1477:./Library/stm32f4xx_tim.c **** 
 2647              		.loc 1 1477 3 view .LVU879
1477:./Library/stm32f4xx_tim.c **** 
 2648              		.loc 1 1477 12 is_stmt 0 view .LVU880
 2649 0000 038B     		ldrh	r3, [r0, #24]
 2650 0002 9BB2     		uxth	r3, r3
 2651              	.LVL275:
1480:./Library/stm32f4xx_tim.c **** 
 2652              		.loc 1 1480 3 is_stmt 1 view .LVU881
ARM GAS  /tmp/ccYkkzUL.s 			page 118


1480:./Library/stm32f4xx_tim.c **** 
 2653              		.loc 1 1480 12 is_stmt 0 view .LVU882
 2654 0004 23F08003 		bic	r3, r3, #128
 2655              	.LVL276:
1483:./Library/stm32f4xx_tim.c **** 
 2656              		.loc 1 1483 3 is_stmt 1 view .LVU883
1483:./Library/stm32f4xx_tim.c **** 
 2657              		.loc 1 1483 12 is_stmt 0 view .LVU884
 2658 0008 0B43     		orrs	r3, r3, r1
 2659              	.LVL277:
1486:./Library/stm32f4xx_tim.c **** }
 2660              		.loc 1 1486 3 is_stmt 1 view .LVU885
1486:./Library/stm32f4xx_tim.c **** }
 2661              		.loc 1 1486 15 is_stmt 0 view .LVU886
 2662 000a 0383     		strh	r3, [r0, #24]	@ movhi
1487:./Library/stm32f4xx_tim.c **** 
 2663              		.loc 1 1487 1 view .LVU887
 2664 000c 7047     		bx	lr
 2665              		.cfi_endproc
 2666              	.LFE160:
 2668              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 2669              		.align	1
 2670              		.global	TIM_ClearOC2Ref
 2671              		.syntax unified
 2672              		.thumb
 2673              		.thumb_func
 2675              	TIM_ClearOC2Ref:
 2676              	.LVL278:
 2677              	.LFB161:
1500:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2678              		.loc 1 1500 1 is_stmt 1 view -0
 2679              		.cfi_startproc
 2680              		@ args = 0, pretend = 0, frame = 0
 2681              		@ frame_needed = 0, uses_anonymous_args = 0
 2682              		@ link register save eliminated.
1501:./Library/stm32f4xx_tim.c **** 
 2683              		.loc 1 1501 3 view .LVU889
1504:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2684              		.loc 1 1504 3 view .LVU890
1505:./Library/stm32f4xx_tim.c **** 
 2685              		.loc 1 1505 3 view .LVU891
1507:./Library/stm32f4xx_tim.c **** 
 2686              		.loc 1 1507 3 view .LVU892
1507:./Library/stm32f4xx_tim.c **** 
 2687              		.loc 1 1507 12 is_stmt 0 view .LVU893
 2688 0000 038B     		ldrh	r3, [r0, #24]
 2689              	.LVL279:
1510:./Library/stm32f4xx_tim.c **** 
 2690              		.loc 1 1510 3 is_stmt 1 view .LVU894
1510:./Library/stm32f4xx_tim.c **** 
 2691              		.loc 1 1510 12 is_stmt 0 view .LVU895
 2692 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2693              	.LVL280:
1513:./Library/stm32f4xx_tim.c **** 
 2694              		.loc 1 1513 3 is_stmt 1 view .LVU896
1513:./Library/stm32f4xx_tim.c **** 
 2695              		.loc 1 1513 15 is_stmt 0 view .LVU897
ARM GAS  /tmp/ccYkkzUL.s 			page 119


 2696 0006 0902     		lsls	r1, r1, #8
 2697              	.LVL281:
1513:./Library/stm32f4xx_tim.c **** 
 2698              		.loc 1 1513 15 view .LVU898
 2699 0008 89B2     		uxth	r1, r1
1513:./Library/stm32f4xx_tim.c **** 
 2700              		.loc 1 1513 12 view .LVU899
 2701 000a 1943     		orrs	r1, r1, r3
 2702              	.LVL282:
1516:./Library/stm32f4xx_tim.c **** }
 2703              		.loc 1 1516 3 is_stmt 1 view .LVU900
1516:./Library/stm32f4xx_tim.c **** }
 2704              		.loc 1 1516 15 is_stmt 0 view .LVU901
 2705 000c 0183     		strh	r1, [r0, #24]	@ movhi
1517:./Library/stm32f4xx_tim.c **** 
 2706              		.loc 1 1517 1 view .LVU902
 2707 000e 7047     		bx	lr
 2708              		.cfi_endproc
 2709              	.LFE161:
 2711              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 2712              		.align	1
 2713              		.global	TIM_ClearOC3Ref
 2714              		.syntax unified
 2715              		.thumb
 2716              		.thumb_func
 2718              	TIM_ClearOC3Ref:
 2719              	.LVL283:
 2720              	.LFB162:
1529:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2721              		.loc 1 1529 1 is_stmt 1 view -0
 2722              		.cfi_startproc
 2723              		@ args = 0, pretend = 0, frame = 0
 2724              		@ frame_needed = 0, uses_anonymous_args = 0
 2725              		@ link register save eliminated.
1530:./Library/stm32f4xx_tim.c **** 
 2726              		.loc 1 1530 3 view .LVU904
1533:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2727              		.loc 1 1533 3 view .LVU905
1534:./Library/stm32f4xx_tim.c **** 
 2728              		.loc 1 1534 3 view .LVU906
1536:./Library/stm32f4xx_tim.c **** 
 2729              		.loc 1 1536 3 view .LVU907
1536:./Library/stm32f4xx_tim.c **** 
 2730              		.loc 1 1536 12 is_stmt 0 view .LVU908
 2731 0000 838B     		ldrh	r3, [r0, #28]
 2732 0002 9BB2     		uxth	r3, r3
 2733              	.LVL284:
1539:./Library/stm32f4xx_tim.c **** 
 2734              		.loc 1 1539 3 is_stmt 1 view .LVU909
1539:./Library/stm32f4xx_tim.c **** 
 2735              		.loc 1 1539 12 is_stmt 0 view .LVU910
 2736 0004 23F08003 		bic	r3, r3, #128
 2737              	.LVL285:
1542:./Library/stm32f4xx_tim.c **** 
 2738              		.loc 1 1542 3 is_stmt 1 view .LVU911
1542:./Library/stm32f4xx_tim.c **** 
 2739              		.loc 1 1542 12 is_stmt 0 view .LVU912
ARM GAS  /tmp/ccYkkzUL.s 			page 120


 2740 0008 0B43     		orrs	r3, r3, r1
 2741              	.LVL286:
1545:./Library/stm32f4xx_tim.c **** }
 2742              		.loc 1 1545 3 is_stmt 1 view .LVU913
1545:./Library/stm32f4xx_tim.c **** }
 2743              		.loc 1 1545 15 is_stmt 0 view .LVU914
 2744 000a 8383     		strh	r3, [r0, #28]	@ movhi
1546:./Library/stm32f4xx_tim.c **** 
 2745              		.loc 1 1546 1 view .LVU915
 2746 000c 7047     		bx	lr
 2747              		.cfi_endproc
 2748              	.LFE162:
 2750              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 2751              		.align	1
 2752              		.global	TIM_ClearOC4Ref
 2753              		.syntax unified
 2754              		.thumb
 2755              		.thumb_func
 2757              	TIM_ClearOC4Ref:
 2758              	.LVL287:
 2759              	.LFB163:
1558:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2760              		.loc 1 1558 1 is_stmt 1 view -0
 2761              		.cfi_startproc
 2762              		@ args = 0, pretend = 0, frame = 0
 2763              		@ frame_needed = 0, uses_anonymous_args = 0
 2764              		@ link register save eliminated.
1559:./Library/stm32f4xx_tim.c **** 
 2765              		.loc 1 1559 3 view .LVU917
1562:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2766              		.loc 1 1562 3 view .LVU918
1563:./Library/stm32f4xx_tim.c **** 
 2767              		.loc 1 1563 3 view .LVU919
1565:./Library/stm32f4xx_tim.c **** 
 2768              		.loc 1 1565 3 view .LVU920
1565:./Library/stm32f4xx_tim.c **** 
 2769              		.loc 1 1565 12 is_stmt 0 view .LVU921
 2770 0000 838B     		ldrh	r3, [r0, #28]
 2771              	.LVL288:
1568:./Library/stm32f4xx_tim.c **** 
 2772              		.loc 1 1568 3 is_stmt 1 view .LVU922
1568:./Library/stm32f4xx_tim.c **** 
 2773              		.loc 1 1568 12 is_stmt 0 view .LVU923
 2774 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2775              	.LVL289:
1571:./Library/stm32f4xx_tim.c **** 
 2776              		.loc 1 1571 3 is_stmt 1 view .LVU924
1571:./Library/stm32f4xx_tim.c **** 
 2777              		.loc 1 1571 15 is_stmt 0 view .LVU925
 2778 0006 0902     		lsls	r1, r1, #8
 2779              	.LVL290:
1571:./Library/stm32f4xx_tim.c **** 
 2780              		.loc 1 1571 15 view .LVU926
 2781 0008 89B2     		uxth	r1, r1
1571:./Library/stm32f4xx_tim.c **** 
 2782              		.loc 1 1571 12 view .LVU927
 2783 000a 1943     		orrs	r1, r1, r3
ARM GAS  /tmp/ccYkkzUL.s 			page 121


 2784              	.LVL291:
1574:./Library/stm32f4xx_tim.c **** }
 2785              		.loc 1 1574 3 is_stmt 1 view .LVU928
1574:./Library/stm32f4xx_tim.c **** }
 2786              		.loc 1 1574 15 is_stmt 0 view .LVU929
 2787 000c 8183     		strh	r1, [r0, #28]	@ movhi
1575:./Library/stm32f4xx_tim.c **** 
 2788              		.loc 1 1575 1 view .LVU930
 2789 000e 7047     		bx	lr
 2790              		.cfi_endproc
 2791              	.LFE163:
 2793              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 2794              		.align	1
 2795              		.global	TIM_OC1PolarityConfig
 2796              		.syntax unified
 2797              		.thumb
 2798              		.thumb_func
 2800              	TIM_OC1PolarityConfig:
 2801              	.LVL292:
 2802              	.LFB164:
1587:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2803              		.loc 1 1587 1 is_stmt 1 view -0
 2804              		.cfi_startproc
 2805              		@ args = 0, pretend = 0, frame = 0
 2806              		@ frame_needed = 0, uses_anonymous_args = 0
 2807              		@ link register save eliminated.
1588:./Library/stm32f4xx_tim.c **** 
 2808              		.loc 1 1588 3 view .LVU932
1591:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 2809              		.loc 1 1591 3 view .LVU933
1592:./Library/stm32f4xx_tim.c **** 
 2810              		.loc 1 1592 3 view .LVU934
1594:./Library/stm32f4xx_tim.c **** 
 2811              		.loc 1 1594 3 view .LVU935
1594:./Library/stm32f4xx_tim.c **** 
 2812              		.loc 1 1594 11 is_stmt 0 view .LVU936
 2813 0000 038C     		ldrh	r3, [r0, #32]
 2814 0002 9BB2     		uxth	r3, r3
 2815              	.LVL293:
1597:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
 2816              		.loc 1 1597 3 is_stmt 1 view .LVU937
1597:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
 2817              		.loc 1 1597 11 is_stmt 0 view .LVU938
 2818 0004 23F00203 		bic	r3, r3, #2
 2819              	.LVL294:
1598:./Library/stm32f4xx_tim.c **** 
 2820              		.loc 1 1598 3 is_stmt 1 view .LVU939
1598:./Library/stm32f4xx_tim.c **** 
 2821              		.loc 1 1598 11 is_stmt 0 view .LVU940
 2822 0008 0B43     		orrs	r3, r3, r1
 2823              	.LVL295:
1601:./Library/stm32f4xx_tim.c **** }
 2824              		.loc 1 1601 3 is_stmt 1 view .LVU941
1601:./Library/stm32f4xx_tim.c **** }
 2825              		.loc 1 1601 14 is_stmt 0 view .LVU942
 2826 000a 0384     		strh	r3, [r0, #32]	@ movhi
1602:./Library/stm32f4xx_tim.c **** 
ARM GAS  /tmp/ccYkkzUL.s 			page 122


 2827              		.loc 1 1602 1 view .LVU943
 2828 000c 7047     		bx	lr
 2829              		.cfi_endproc
 2830              	.LFE164:
 2832              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 2833              		.align	1
 2834              		.global	TIM_OC1NPolarityConfig
 2835              		.syntax unified
 2836              		.thumb
 2837              		.thumb_func
 2839              	TIM_OC1NPolarityConfig:
 2840              	.LVL296:
 2841              	.LFB165:
1614:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2842              		.loc 1 1614 1 is_stmt 1 view -0
 2843              		.cfi_startproc
 2844              		@ args = 0, pretend = 0, frame = 0
 2845              		@ frame_needed = 0, uses_anonymous_args = 0
 2846              		@ link register save eliminated.
1615:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2847              		.loc 1 1615 3 view .LVU945
1617:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 2848              		.loc 1 1617 3 view .LVU946
1618:./Library/stm32f4xx_tim.c ****    
 2849              		.loc 1 1618 3 view .LVU947
1620:./Library/stm32f4xx_tim.c **** 
 2850              		.loc 1 1620 3 view .LVU948
1620:./Library/stm32f4xx_tim.c **** 
 2851              		.loc 1 1620 11 is_stmt 0 view .LVU949
 2852 0000 038C     		ldrh	r3, [r0, #32]
 2853 0002 9BB2     		uxth	r3, r3
 2854              	.LVL297:
1623:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
 2855              		.loc 1 1623 3 is_stmt 1 view .LVU950
1623:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
 2856              		.loc 1 1623 11 is_stmt 0 view .LVU951
 2857 0004 23F00803 		bic	r3, r3, #8
 2858              	.LVL298:
1624:./Library/stm32f4xx_tim.c **** 
 2859              		.loc 1 1624 3 is_stmt 1 view .LVU952
1624:./Library/stm32f4xx_tim.c **** 
 2860              		.loc 1 1624 11 is_stmt 0 view .LVU953
 2861 0008 0B43     		orrs	r3, r3, r1
 2862              	.LVL299:
1627:./Library/stm32f4xx_tim.c **** }
 2863              		.loc 1 1627 3 is_stmt 1 view .LVU954
1627:./Library/stm32f4xx_tim.c **** }
 2864              		.loc 1 1627 14 is_stmt 0 view .LVU955
 2865 000a 0384     		strh	r3, [r0, #32]	@ movhi
1628:./Library/stm32f4xx_tim.c **** 
 2866              		.loc 1 1628 1 view .LVU956
 2867 000c 7047     		bx	lr
 2868              		.cfi_endproc
 2869              	.LFE165:
 2871              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 2872              		.align	1
 2873              		.global	TIM_OC2PolarityConfig
ARM GAS  /tmp/ccYkkzUL.s 			page 123


 2874              		.syntax unified
 2875              		.thumb
 2876              		.thumb_func
 2878              	TIM_OC2PolarityConfig:
 2879              	.LVL300:
 2880              	.LFB166:
1641:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2881              		.loc 1 1641 1 is_stmt 1 view -0
 2882              		.cfi_startproc
 2883              		@ args = 0, pretend = 0, frame = 0
 2884              		@ frame_needed = 0, uses_anonymous_args = 0
 2885              		@ link register save eliminated.
1642:./Library/stm32f4xx_tim.c **** 
 2886              		.loc 1 1642 3 view .LVU958
1645:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 2887              		.loc 1 1645 3 view .LVU959
1646:./Library/stm32f4xx_tim.c **** 
 2888              		.loc 1 1646 3 view .LVU960
1648:./Library/stm32f4xx_tim.c **** 
 2889              		.loc 1 1648 3 view .LVU961
1648:./Library/stm32f4xx_tim.c **** 
 2890              		.loc 1 1648 11 is_stmt 0 view .LVU962
 2891 0000 038C     		ldrh	r3, [r0, #32]
 2892 0002 9BB2     		uxth	r3, r3
 2893              	.LVL301:
1651:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 2894              		.loc 1 1651 3 is_stmt 1 view .LVU963
1651:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 2895              		.loc 1 1651 11 is_stmt 0 view .LVU964
 2896 0004 23F02003 		bic	r3, r3, #32
 2897              	.LVL302:
1652:./Library/stm32f4xx_tim.c **** 
 2898              		.loc 1 1652 3 is_stmt 1 view .LVU965
1652:./Library/stm32f4xx_tim.c **** 
 2899              		.loc 1 1652 14 is_stmt 0 view .LVU966
 2900 0008 0901     		lsls	r1, r1, #4
 2901              	.LVL303:
1652:./Library/stm32f4xx_tim.c **** 
 2902              		.loc 1 1652 14 view .LVU967
 2903 000a 89B2     		uxth	r1, r1
1652:./Library/stm32f4xx_tim.c **** 
 2904              		.loc 1 1652 11 view .LVU968
 2905 000c 0B43     		orrs	r3, r3, r1
 2906              	.LVL304:
1655:./Library/stm32f4xx_tim.c **** }
 2907              		.loc 1 1655 3 is_stmt 1 view .LVU969
1655:./Library/stm32f4xx_tim.c **** }
 2908              		.loc 1 1655 14 is_stmt 0 view .LVU970
 2909 000e 0384     		strh	r3, [r0, #32]	@ movhi
1656:./Library/stm32f4xx_tim.c **** 
 2910              		.loc 1 1656 1 view .LVU971
 2911 0010 7047     		bx	lr
 2912              		.cfi_endproc
 2913              	.LFE166:
 2915              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 2916              		.align	1
 2917              		.global	TIM_OC2NPolarityConfig
ARM GAS  /tmp/ccYkkzUL.s 			page 124


 2918              		.syntax unified
 2919              		.thumb
 2920              		.thumb_func
 2922              	TIM_OC2NPolarityConfig:
 2923              	.LVL305:
 2924              	.LFB167:
1668:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2925              		.loc 1 1668 1 is_stmt 1 view -0
 2926              		.cfi_startproc
 2927              		@ args = 0, pretend = 0, frame = 0
 2928              		@ frame_needed = 0, uses_anonymous_args = 0
 2929              		@ link register save eliminated.
1669:./Library/stm32f4xx_tim.c **** 
 2930              		.loc 1 1669 3 view .LVU973
1672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 2931              		.loc 1 1672 3 view .LVU974
1673:./Library/stm32f4xx_tim.c ****   
 2932              		.loc 1 1673 3 view .LVU975
1675:./Library/stm32f4xx_tim.c **** 
 2933              		.loc 1 1675 3 view .LVU976
1675:./Library/stm32f4xx_tim.c **** 
 2934              		.loc 1 1675 11 is_stmt 0 view .LVU977
 2935 0000 038C     		ldrh	r3, [r0, #32]
 2936 0002 9BB2     		uxth	r3, r3
 2937              	.LVL306:
1678:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 2938              		.loc 1 1678 3 is_stmt 1 view .LVU978
1678:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 2939              		.loc 1 1678 11 is_stmt 0 view .LVU979
 2940 0004 23F08003 		bic	r3, r3, #128
 2941              	.LVL307:
1679:./Library/stm32f4xx_tim.c **** 
 2942              		.loc 1 1679 3 is_stmt 1 view .LVU980
1679:./Library/stm32f4xx_tim.c **** 
 2943              		.loc 1 1679 14 is_stmt 0 view .LVU981
 2944 0008 0901     		lsls	r1, r1, #4
 2945              	.LVL308:
1679:./Library/stm32f4xx_tim.c **** 
 2946              		.loc 1 1679 14 view .LVU982
 2947 000a 89B2     		uxth	r1, r1
1679:./Library/stm32f4xx_tim.c **** 
 2948              		.loc 1 1679 11 view .LVU983
 2949 000c 0B43     		orrs	r3, r3, r1
 2950              	.LVL309:
1682:./Library/stm32f4xx_tim.c **** }
 2951              		.loc 1 1682 3 is_stmt 1 view .LVU984
1682:./Library/stm32f4xx_tim.c **** }
 2952              		.loc 1 1682 14 is_stmt 0 view .LVU985
 2953 000e 0384     		strh	r3, [r0, #32]	@ movhi
1683:./Library/stm32f4xx_tim.c **** 
 2954              		.loc 1 1683 1 view .LVU986
 2955 0010 7047     		bx	lr
 2956              		.cfi_endproc
 2957              	.LFE167:
 2959              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 2960              		.align	1
 2961              		.global	TIM_OC3PolarityConfig
ARM GAS  /tmp/ccYkkzUL.s 			page 125


 2962              		.syntax unified
 2963              		.thumb
 2964              		.thumb_func
 2966              	TIM_OC3PolarityConfig:
 2967              	.LVL310:
 2968              	.LFB168:
1695:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2969              		.loc 1 1695 1 is_stmt 1 view -0
 2970              		.cfi_startproc
 2971              		@ args = 0, pretend = 0, frame = 0
 2972              		@ frame_needed = 0, uses_anonymous_args = 0
 2973              		@ link register save eliminated.
1696:./Library/stm32f4xx_tim.c **** 
 2974              		.loc 1 1696 3 view .LVU988
1699:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 2975              		.loc 1 1699 3 view .LVU989
1700:./Library/stm32f4xx_tim.c **** 
 2976              		.loc 1 1700 3 view .LVU990
1702:./Library/stm32f4xx_tim.c **** 
 2977              		.loc 1 1702 3 view .LVU991
1702:./Library/stm32f4xx_tim.c **** 
 2978              		.loc 1 1702 11 is_stmt 0 view .LVU992
 2979 0000 038C     		ldrh	r3, [r0, #32]
 2980 0002 9BB2     		uxth	r3, r3
 2981              	.LVL311:
1705:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 2982              		.loc 1 1705 3 is_stmt 1 view .LVU993
1705:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 2983              		.loc 1 1705 11 is_stmt 0 view .LVU994
 2984 0004 23F40073 		bic	r3, r3, #512
 2985              	.LVL312:
1706:./Library/stm32f4xx_tim.c **** 
 2986              		.loc 1 1706 3 is_stmt 1 view .LVU995
1706:./Library/stm32f4xx_tim.c **** 
 2987              		.loc 1 1706 14 is_stmt 0 view .LVU996
 2988 0008 0902     		lsls	r1, r1, #8
 2989              	.LVL313:
1706:./Library/stm32f4xx_tim.c **** 
 2990              		.loc 1 1706 14 view .LVU997
 2991 000a 89B2     		uxth	r1, r1
1706:./Library/stm32f4xx_tim.c **** 
 2992              		.loc 1 1706 11 view .LVU998
 2993 000c 0B43     		orrs	r3, r3, r1
 2994              	.LVL314:
1709:./Library/stm32f4xx_tim.c **** }
 2995              		.loc 1 1709 3 is_stmt 1 view .LVU999
1709:./Library/stm32f4xx_tim.c **** }
 2996              		.loc 1 1709 14 is_stmt 0 view .LVU1000
 2997 000e 0384     		strh	r3, [r0, #32]	@ movhi
1710:./Library/stm32f4xx_tim.c **** 
 2998              		.loc 1 1710 1 view .LVU1001
 2999 0010 7047     		bx	lr
 3000              		.cfi_endproc
 3001              	.LFE168:
 3003              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 3004              		.align	1
 3005              		.global	TIM_OC3NPolarityConfig
ARM GAS  /tmp/ccYkkzUL.s 			page 126


 3006              		.syntax unified
 3007              		.thumb
 3008              		.thumb_func
 3010              	TIM_OC3NPolarityConfig:
 3011              	.LVL315:
 3012              	.LFB169:
1722:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3013              		.loc 1 1722 1 is_stmt 1 view -0
 3014              		.cfi_startproc
 3015              		@ args = 0, pretend = 0, frame = 0
 3016              		@ frame_needed = 0, uses_anonymous_args = 0
 3017              		@ link register save eliminated.
1723:./Library/stm32f4xx_tim.c ****  
 3018              		.loc 1 1723 3 view .LVU1003
1726:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 3019              		.loc 1 1726 3 view .LVU1004
1727:./Library/stm32f4xx_tim.c ****     
 3020              		.loc 1 1727 3 view .LVU1005
1729:./Library/stm32f4xx_tim.c **** 
 3021              		.loc 1 1729 3 view .LVU1006
1729:./Library/stm32f4xx_tim.c **** 
 3022              		.loc 1 1729 11 is_stmt 0 view .LVU1007
 3023 0000 038C     		ldrh	r3, [r0, #32]
 3024 0002 9BB2     		uxth	r3, r3
 3025              	.LVL316:
1732:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3026              		.loc 1 1732 3 is_stmt 1 view .LVU1008
1732:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3027              		.loc 1 1732 11 is_stmt 0 view .LVU1009
 3028 0004 23F40063 		bic	r3, r3, #2048
 3029              	.LVL317:
1733:./Library/stm32f4xx_tim.c **** 
 3030              		.loc 1 1733 3 is_stmt 1 view .LVU1010
1733:./Library/stm32f4xx_tim.c **** 
 3031              		.loc 1 1733 14 is_stmt 0 view .LVU1011
 3032 0008 0902     		lsls	r1, r1, #8
 3033              	.LVL318:
1733:./Library/stm32f4xx_tim.c **** 
 3034              		.loc 1 1733 14 view .LVU1012
 3035 000a 89B2     		uxth	r1, r1
1733:./Library/stm32f4xx_tim.c **** 
 3036              		.loc 1 1733 11 view .LVU1013
 3037 000c 0B43     		orrs	r3, r3, r1
 3038              	.LVL319:
1736:./Library/stm32f4xx_tim.c **** }
 3039              		.loc 1 1736 3 is_stmt 1 view .LVU1014
1736:./Library/stm32f4xx_tim.c **** }
 3040              		.loc 1 1736 14 is_stmt 0 view .LVU1015
 3041 000e 0384     		strh	r3, [r0, #32]	@ movhi
1737:./Library/stm32f4xx_tim.c **** 
 3042              		.loc 1 1737 1 view .LVU1016
 3043 0010 7047     		bx	lr
 3044              		.cfi_endproc
 3045              	.LFE169:
 3047              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 3048              		.align	1
 3049              		.global	TIM_OC4PolarityConfig
ARM GAS  /tmp/ccYkkzUL.s 			page 127


 3050              		.syntax unified
 3051              		.thumb
 3052              		.thumb_func
 3054              	TIM_OC4PolarityConfig:
 3055              	.LVL320:
 3056              	.LFB170:
1749:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3057              		.loc 1 1749 1 is_stmt 1 view -0
 3058              		.cfi_startproc
 3059              		@ args = 0, pretend = 0, frame = 0
 3060              		@ frame_needed = 0, uses_anonymous_args = 0
 3061              		@ link register save eliminated.
1750:./Library/stm32f4xx_tim.c **** 
 3062              		.loc 1 1750 3 view .LVU1018
1753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 3063              		.loc 1 1753 3 view .LVU1019
1754:./Library/stm32f4xx_tim.c **** 
 3064              		.loc 1 1754 3 view .LVU1020
1756:./Library/stm32f4xx_tim.c **** 
 3065              		.loc 1 1756 3 view .LVU1021
1756:./Library/stm32f4xx_tim.c **** 
 3066              		.loc 1 1756 11 is_stmt 0 view .LVU1022
 3067 0000 038C     		ldrh	r3, [r0, #32]
 3068 0002 9BB2     		uxth	r3, r3
 3069              	.LVL321:
1759:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3070              		.loc 1 1759 3 is_stmt 1 view .LVU1023
1759:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3071              		.loc 1 1759 11 is_stmt 0 view .LVU1024
 3072 0004 23F40053 		bic	r3, r3, #8192
 3073              	.LVL322:
1760:./Library/stm32f4xx_tim.c **** 
 3074              		.loc 1 1760 3 is_stmt 1 view .LVU1025
1760:./Library/stm32f4xx_tim.c **** 
 3075              		.loc 1 1760 14 is_stmt 0 view .LVU1026
 3076 0008 0903     		lsls	r1, r1, #12
 3077              	.LVL323:
1760:./Library/stm32f4xx_tim.c **** 
 3078              		.loc 1 1760 14 view .LVU1027
 3079 000a 89B2     		uxth	r1, r1
1760:./Library/stm32f4xx_tim.c **** 
 3080              		.loc 1 1760 11 view .LVU1028
 3081 000c 0B43     		orrs	r3, r3, r1
 3082              	.LVL324:
1763:./Library/stm32f4xx_tim.c **** }
 3083              		.loc 1 1763 3 is_stmt 1 view .LVU1029
1763:./Library/stm32f4xx_tim.c **** }
 3084              		.loc 1 1763 14 is_stmt 0 view .LVU1030
 3085 000e 0384     		strh	r3, [r0, #32]	@ movhi
1764:./Library/stm32f4xx_tim.c **** 
 3086              		.loc 1 1764 1 view .LVU1031
 3087 0010 7047     		bx	lr
 3088              		.cfi_endproc
 3089              	.LFE170:
 3091              		.section	.text.TIM_CCxCmd,"ax",%progbits
 3092              		.align	1
 3093              		.global	TIM_CCxCmd
ARM GAS  /tmp/ccYkkzUL.s 			page 128


 3094              		.syntax unified
 3095              		.thumb
 3096              		.thumb_func
 3098              	TIM_CCxCmd:
 3099              	.LVL325:
 3100              	.LFB171:
1780:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3101              		.loc 1 1780 1 is_stmt 1 view -0
 3102              		.cfi_startproc
 3103              		@ args = 0, pretend = 0, frame = 0
 3104              		@ frame_needed = 0, uses_anonymous_args = 0
 3105              		@ link register save eliminated.
1781:./Library/stm32f4xx_tim.c **** 
 3106              		.loc 1 1781 3 view .LVU1033
1784:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 3107              		.loc 1 1784 3 view .LVU1034
1785:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
 3108              		.loc 1 1785 3 view .LVU1035
1786:./Library/stm32f4xx_tim.c **** 
 3109              		.loc 1 1786 3 view .LVU1036
1788:./Library/stm32f4xx_tim.c **** 
 3110              		.loc 1 1788 3 view .LVU1037
1788:./Library/stm32f4xx_tim.c **** 
 3111              		.loc 1 1788 22 is_stmt 0 view .LVU1038
 3112 0000 0123     		movs	r3, #1
 3113 0002 8B40     		lsls	r3, r3, r1
1788:./Library/stm32f4xx_tim.c **** 
 3114              		.loc 1 1788 7 view .LVU1039
 3115 0004 9BB2     		uxth	r3, r3
 3116              	.LVL326:
1791:./Library/stm32f4xx_tim.c **** 
 3117              		.loc 1 1791 3 is_stmt 1 view .LVU1040
1791:./Library/stm32f4xx_tim.c **** 
 3118              		.loc 1 1791 7 is_stmt 0 view .LVU1041
 3119 0006 B0F820C0 		ldrh	ip, [r0, #32]
1791:./Library/stm32f4xx_tim.c **** 
 3120              		.loc 1 1791 17 view .LVU1042
 3121 000a DB43     		mvns	r3, r3
 3122              	.LVL327:
1791:./Library/stm32f4xx_tim.c **** 
 3123              		.loc 1 1791 17 view .LVU1043
 3124 000c 9BB2     		uxth	r3, r3
 3125              	.LVL328:
1791:./Library/stm32f4xx_tim.c **** 
 3126              		.loc 1 1791 14 view .LVU1044
 3127 000e 03EA0C03 		and	r3, r3, ip
 3128 0012 0384     		strh	r3, [r0, #32]	@ movhi
1794:./Library/stm32f4xx_tim.c **** }
 3129              		.loc 1 1794 3 is_stmt 1 view .LVU1045
1794:./Library/stm32f4xx_tim.c **** }
 3130              		.loc 1 1794 7 is_stmt 0 view .LVU1046
 3131 0014 038C     		ldrh	r3, [r0, #32]
 3132 0016 9BB2     		uxth	r3, r3
1794:./Library/stm32f4xx_tim.c **** }
 3133              		.loc 1 1794 37 view .LVU1047
 3134 0018 8A40     		lsls	r2, r2, r1
 3135              	.LVL329:
ARM GAS  /tmp/ccYkkzUL.s 			page 129


1794:./Library/stm32f4xx_tim.c **** }
 3136              		.loc 1 1794 18 view .LVU1048
 3137 001a 92B2     		uxth	r2, r2
1794:./Library/stm32f4xx_tim.c **** }
 3138              		.loc 1 1794 14 view .LVU1049
 3139 001c 1343     		orrs	r3, r3, r2
 3140 001e 0384     		strh	r3, [r0, #32]	@ movhi
1795:./Library/stm32f4xx_tim.c **** 
 3141              		.loc 1 1795 1 view .LVU1050
 3142 0020 7047     		bx	lr
 3143              		.cfi_endproc
 3144              	.LFE171:
 3146              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 3147              		.align	1
 3148              		.global	TIM_CCxNCmd
 3149              		.syntax unified
 3150              		.thumb
 3151              		.thumb_func
 3153              	TIM_CCxNCmd:
 3154              	.LVL330:
 3155              	.LFB172:
1810:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3156              		.loc 1 1810 1 is_stmt 1 view -0
 3157              		.cfi_startproc
 3158              		@ args = 0, pretend = 0, frame = 0
 3159              		@ frame_needed = 0, uses_anonymous_args = 0
 3160              		@ link register save eliminated.
1811:./Library/stm32f4xx_tim.c **** 
 3161              		.loc 1 1811 3 view .LVU1052
1814:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
 3162              		.loc 1 1814 3 view .LVU1053
1815:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
 3163              		.loc 1 1815 3 view .LVU1054
1816:./Library/stm32f4xx_tim.c **** 
 3164              		.loc 1 1816 3 view .LVU1055
1818:./Library/stm32f4xx_tim.c **** 
 3165              		.loc 1 1818 3 view .LVU1056
1818:./Library/stm32f4xx_tim.c **** 
 3166              		.loc 1 1818 23 is_stmt 0 view .LVU1057
 3167 0000 0423     		movs	r3, #4
 3168 0002 8B40     		lsls	r3, r3, r1
1818:./Library/stm32f4xx_tim.c **** 
 3169              		.loc 1 1818 7 view .LVU1058
 3170 0004 9BB2     		uxth	r3, r3
 3171              	.LVL331:
1821:./Library/stm32f4xx_tim.c **** 
 3172              		.loc 1 1821 3 is_stmt 1 view .LVU1059
1821:./Library/stm32f4xx_tim.c **** 
 3173              		.loc 1 1821 7 is_stmt 0 view .LVU1060
 3174 0006 B0F820C0 		ldrh	ip, [r0, #32]
1821:./Library/stm32f4xx_tim.c **** 
 3175              		.loc 1 1821 17 view .LVU1061
 3176 000a DB43     		mvns	r3, r3
 3177              	.LVL332:
1821:./Library/stm32f4xx_tim.c **** 
 3178              		.loc 1 1821 17 view .LVU1062
 3179 000c 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccYkkzUL.s 			page 130


 3180              	.LVL333:
1821:./Library/stm32f4xx_tim.c **** 
 3181              		.loc 1 1821 14 view .LVU1063
 3182 000e 03EA0C03 		and	r3, r3, ip
 3183 0012 0384     		strh	r3, [r0, #32]	@ movhi
1824:./Library/stm32f4xx_tim.c **** }
 3184              		.loc 1 1824 3 is_stmt 1 view .LVU1064
1824:./Library/stm32f4xx_tim.c **** }
 3185              		.loc 1 1824 7 is_stmt 0 view .LVU1065
 3186 0014 038C     		ldrh	r3, [r0, #32]
 3187 0016 9BB2     		uxth	r3, r3
1824:./Library/stm32f4xx_tim.c **** }
 3188              		.loc 1 1824 38 view .LVU1066
 3189 0018 8A40     		lsls	r2, r2, r1
 3190              	.LVL334:
1824:./Library/stm32f4xx_tim.c **** }
 3191              		.loc 1 1824 18 view .LVU1067
 3192 001a 92B2     		uxth	r2, r2
1824:./Library/stm32f4xx_tim.c **** }
 3193              		.loc 1 1824 14 view .LVU1068
 3194 001c 1343     		orrs	r3, r3, r2
 3195 001e 0384     		strh	r3, [r0, #32]	@ movhi
1825:./Library/stm32f4xx_tim.c **** /**
 3196              		.loc 1 1825 1 view .LVU1069
 3197 0020 7047     		bx	lr
 3198              		.cfi_endproc
 3199              	.LFE172:
 3201              		.section	.text.TIM_ICStructInit,"ax",%progbits
 3202              		.align	1
 3203              		.global	TIM_ICStructInit
 3204              		.syntax unified
 3205              		.thumb
 3206              		.thumb_func
 3208              	TIM_ICStructInit:
 3209              	.LVL335:
 3210              	.LFB174:
1950:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 3211              		.loc 1 1950 1 is_stmt 1 view -0
 3212              		.cfi_startproc
 3213              		@ args = 0, pretend = 0, frame = 0
 3214              		@ frame_needed = 0, uses_anonymous_args = 0
 3215              		@ link register save eliminated.
1952:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 3216              		.loc 1 1952 3 view .LVU1071
1952:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 3217              		.loc 1 1952 33 is_stmt 0 view .LVU1072
 3218 0000 0023     		movs	r3, #0
 3219 0002 0380     		strh	r3, [r0]	@ movhi
1953:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 3220              		.loc 1 1953 3 is_stmt 1 view .LVU1073
1953:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 3221              		.loc 1 1953 36 is_stmt 0 view .LVU1074
 3222 0004 4380     		strh	r3, [r0, #2]	@ movhi
1954:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 3223              		.loc 1 1954 3 is_stmt 1 view .LVU1075
1954:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 3224              		.loc 1 1954 37 is_stmt 0 view .LVU1076
ARM GAS  /tmp/ccYkkzUL.s 			page 131


 3225 0006 0122     		movs	r2, #1
 3226 0008 8280     		strh	r2, [r0, #4]	@ movhi
1955:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 3227              		.loc 1 1955 3 is_stmt 1 view .LVU1077
1955:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 3228              		.loc 1 1955 37 is_stmt 0 view .LVU1078
 3229 000a C380     		strh	r3, [r0, #6]	@ movhi
1956:./Library/stm32f4xx_tim.c **** }
 3230              		.loc 1 1956 3 is_stmt 1 view .LVU1079
1956:./Library/stm32f4xx_tim.c **** }
 3231              		.loc 1 1956 34 is_stmt 0 view .LVU1080
 3232 000c 0381     		strh	r3, [r0, #8]	@ movhi
1957:./Library/stm32f4xx_tim.c **** 
 3233              		.loc 1 1957 1 view .LVU1081
 3234 000e 7047     		bx	lr
 3235              		.cfi_endproc
 3236              	.LFE174:
 3238              		.section	.text.TIM_GetCapture1,"ax",%progbits
 3239              		.align	1
 3240              		.global	TIM_GetCapture1
 3241              		.syntax unified
 3242              		.thumb
 3243              		.thumb_func
 3245              	TIM_GetCapture1:
 3246              	.LVL336:
 3247              	.LFB176:
2026:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3248              		.loc 1 2026 1 is_stmt 1 view -0
 3249              		.cfi_startproc
 3250              		@ args = 0, pretend = 0, frame = 0
 3251              		@ frame_needed = 0, uses_anonymous_args = 0
 3252              		@ link register save eliminated.
2028:./Library/stm32f4xx_tim.c **** 
 3253              		.loc 1 2028 3 view .LVU1083
2031:./Library/stm32f4xx_tim.c **** }
 3254              		.loc 1 2031 3 view .LVU1084
2031:./Library/stm32f4xx_tim.c **** }
 3255              		.loc 1 2031 14 is_stmt 0 view .LVU1085
 3256 0000 406B     		ldr	r0, [r0, #52]
 3257              	.LVL337:
2032:./Library/stm32f4xx_tim.c **** 
 3258              		.loc 1 2032 1 view .LVU1086
 3259 0002 7047     		bx	lr
 3260              		.cfi_endproc
 3261              	.LFE176:
 3263              		.section	.text.TIM_GetCapture2,"ax",%progbits
 3264              		.align	1
 3265              		.global	TIM_GetCapture2
 3266              		.syntax unified
 3267              		.thumb
 3268              		.thumb_func
 3270              	TIM_GetCapture2:
 3271              	.LVL338:
 3272              	.LFB177:
2041:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3273              		.loc 1 2041 1 is_stmt 1 view -0
 3274              		.cfi_startproc
ARM GAS  /tmp/ccYkkzUL.s 			page 132


 3275              		@ args = 0, pretend = 0, frame = 0
 3276              		@ frame_needed = 0, uses_anonymous_args = 0
 3277              		@ link register save eliminated.
2043:./Library/stm32f4xx_tim.c **** 
 3278              		.loc 1 2043 3 view .LVU1088
2046:./Library/stm32f4xx_tim.c **** }
 3279              		.loc 1 2046 3 view .LVU1089
2046:./Library/stm32f4xx_tim.c **** }
 3280              		.loc 1 2046 14 is_stmt 0 view .LVU1090
 3281 0000 806B     		ldr	r0, [r0, #56]
 3282              	.LVL339:
2047:./Library/stm32f4xx_tim.c **** 
 3283              		.loc 1 2047 1 view .LVU1091
 3284 0002 7047     		bx	lr
 3285              		.cfi_endproc
 3286              	.LFE177:
 3288              		.section	.text.TIM_GetCapture3,"ax",%progbits
 3289              		.align	1
 3290              		.global	TIM_GetCapture3
 3291              		.syntax unified
 3292              		.thumb
 3293              		.thumb_func
 3295              	TIM_GetCapture3:
 3296              	.LVL340:
 3297              	.LFB178:
2055:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3298              		.loc 1 2055 1 is_stmt 1 view -0
 3299              		.cfi_startproc
 3300              		@ args = 0, pretend = 0, frame = 0
 3301              		@ frame_needed = 0, uses_anonymous_args = 0
 3302              		@ link register save eliminated.
2057:./Library/stm32f4xx_tim.c **** 
 3303              		.loc 1 2057 3 view .LVU1093
2060:./Library/stm32f4xx_tim.c **** }
 3304              		.loc 1 2060 3 view .LVU1094
2060:./Library/stm32f4xx_tim.c **** }
 3305              		.loc 1 2060 14 is_stmt 0 view .LVU1095
 3306 0000 C06B     		ldr	r0, [r0, #60]
 3307              	.LVL341:
2061:./Library/stm32f4xx_tim.c **** 
 3308              		.loc 1 2061 1 view .LVU1096
 3309 0002 7047     		bx	lr
 3310              		.cfi_endproc
 3311              	.LFE178:
 3313              		.section	.text.TIM_GetCapture4,"ax",%progbits
 3314              		.align	1
 3315              		.global	TIM_GetCapture4
 3316              		.syntax unified
 3317              		.thumb
 3318              		.thumb_func
 3320              	TIM_GetCapture4:
 3321              	.LVL342:
 3322              	.LFB179:
2069:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3323              		.loc 1 2069 1 is_stmt 1 view -0
 3324              		.cfi_startproc
 3325              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccYkkzUL.s 			page 133


 3326              		@ frame_needed = 0, uses_anonymous_args = 0
 3327              		@ link register save eliminated.
2071:./Library/stm32f4xx_tim.c **** 
 3328              		.loc 1 2071 3 view .LVU1098
2074:./Library/stm32f4xx_tim.c **** }
 3329              		.loc 1 2074 3 view .LVU1099
2074:./Library/stm32f4xx_tim.c **** }
 3330              		.loc 1 2074 14 is_stmt 0 view .LVU1100
 3331 0000 006C     		ldr	r0, [r0, #64]
 3332              	.LVL343:
2075:./Library/stm32f4xx_tim.c **** 
 3333              		.loc 1 2075 1 view .LVU1101
 3334 0002 7047     		bx	lr
 3335              		.cfi_endproc
 3336              	.LFE179:
 3338              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 3339              		.align	1
 3340              		.global	TIM_SetIC1Prescaler
 3341              		.syntax unified
 3342              		.thumb
 3343              		.thumb_func
 3345              	TIM_SetIC1Prescaler:
 3346              	.LVL344:
 3347              	.LFB180:
2089:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3348              		.loc 1 2089 1 is_stmt 1 view -0
 3349              		.cfi_startproc
 3350              		@ args = 0, pretend = 0, frame = 0
 3351              		@ frame_needed = 0, uses_anonymous_args = 0
 3352              		@ link register save eliminated.
2091:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3353              		.loc 1 2091 3 view .LVU1103
2092:./Library/stm32f4xx_tim.c **** 
 3354              		.loc 1 2092 3 view .LVU1104
2095:./Library/stm32f4xx_tim.c **** 
 3355              		.loc 1 2095 3 view .LVU1105
2095:./Library/stm32f4xx_tim.c **** 
 3356              		.loc 1 2095 7 is_stmt 0 view .LVU1106
 3357 0000 038B     		ldrh	r3, [r0, #24]
 3358 0002 9BB2     		uxth	r3, r3
2095:./Library/stm32f4xx_tim.c **** 
 3359              		.loc 1 2095 15 view .LVU1107
 3360 0004 23F00C03 		bic	r3, r3, #12
 3361 0008 9BB2     		uxth	r3, r3
 3362 000a 0383     		strh	r3, [r0, #24]	@ movhi
2098:./Library/stm32f4xx_tim.c **** }
 3363              		.loc 1 2098 3 is_stmt 1 view .LVU1108
2098:./Library/stm32f4xx_tim.c **** }
 3364              		.loc 1 2098 7 is_stmt 0 view .LVU1109
 3365 000c 038B     		ldrh	r3, [r0, #24]
 3366 000e 9BB2     		uxth	r3, r3
2098:./Library/stm32f4xx_tim.c **** }
 3367              		.loc 1 2098 15 view .LVU1110
 3368 0010 0B43     		orrs	r3, r3, r1
 3369 0012 0383     		strh	r3, [r0, #24]	@ movhi
2099:./Library/stm32f4xx_tim.c **** 
 3370              		.loc 1 2099 1 view .LVU1111
ARM GAS  /tmp/ccYkkzUL.s 			page 134


 3371 0014 7047     		bx	lr
 3372              		.cfi_endproc
 3373              	.LFE180:
 3375              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 3376              		.align	1
 3377              		.global	TIM_SetIC2Prescaler
 3378              		.syntax unified
 3379              		.thumb
 3380              		.thumb_func
 3382              	TIM_SetIC2Prescaler:
 3383              	.LVL345:
 3384              	.LFB181:
2114:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3385              		.loc 1 2114 1 is_stmt 1 view -0
 3386              		.cfi_startproc
 3387              		@ args = 0, pretend = 0, frame = 0
 3388              		@ frame_needed = 0, uses_anonymous_args = 0
 3389              		@ link register save eliminated.
2116:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3390              		.loc 1 2116 3 view .LVU1113
2117:./Library/stm32f4xx_tim.c **** 
 3391              		.loc 1 2117 3 view .LVU1114
2120:./Library/stm32f4xx_tim.c **** 
 3392              		.loc 1 2120 3 view .LVU1115
2120:./Library/stm32f4xx_tim.c **** 
 3393              		.loc 1 2120 7 is_stmt 0 view .LVU1116
 3394 0000 038B     		ldrh	r3, [r0, #24]
 3395 0002 9BB2     		uxth	r3, r3
2120:./Library/stm32f4xx_tim.c **** 
 3396              		.loc 1 2120 15 view .LVU1117
 3397 0004 23F44063 		bic	r3, r3, #3072
 3398 0008 9BB2     		uxth	r3, r3
 3399 000a 0383     		strh	r3, [r0, #24]	@ movhi
2123:./Library/stm32f4xx_tim.c **** }
 3400              		.loc 1 2123 3 is_stmt 1 view .LVU1118
2123:./Library/stm32f4xx_tim.c **** }
 3401              		.loc 1 2123 7 is_stmt 0 view .LVU1119
 3402 000c 038B     		ldrh	r3, [r0, #24]
 3403 000e 9BB2     		uxth	r3, r3
2123:./Library/stm32f4xx_tim.c **** }
 3404              		.loc 1 2123 18 view .LVU1120
 3405 0010 0902     		lsls	r1, r1, #8
 3406              	.LVL346:
2123:./Library/stm32f4xx_tim.c **** }
 3407              		.loc 1 2123 18 view .LVU1121
 3408 0012 89B2     		uxth	r1, r1
2123:./Library/stm32f4xx_tim.c **** }
 3409              		.loc 1 2123 15 view .LVU1122
 3410 0014 0B43     		orrs	r3, r3, r1
 3411 0016 0383     		strh	r3, [r0, #24]	@ movhi
2124:./Library/stm32f4xx_tim.c **** 
 3412              		.loc 1 2124 1 view .LVU1123
 3413 0018 7047     		bx	lr
 3414              		.cfi_endproc
 3415              	.LFE181:
 3417              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 3418              		.align	1
ARM GAS  /tmp/ccYkkzUL.s 			page 135


 3419              		.global	TIM_PWMIConfig
 3420              		.syntax unified
 3421              		.thumb
 3422              		.thumb_func
 3424              	TIM_PWMIConfig:
 3425              	.LVL347:
 3426              	.LFB175:
1969:./Library/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3427              		.loc 1 1969 1 is_stmt 1 view -0
 3428              		.cfi_startproc
 3429              		@ args = 0, pretend = 0, frame = 0
 3430              		@ frame_needed = 0, uses_anonymous_args = 0
1969:./Library/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3431              		.loc 1 1969 1 is_stmt 0 view .LVU1125
 3432 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3433              	.LCFI10:
 3434              		.cfi_def_cfa_offset 24
 3435              		.cfi_offset 3, -24
 3436              		.cfi_offset 4, -20
 3437              		.cfi_offset 5, -16
 3438              		.cfi_offset 6, -12
 3439              		.cfi_offset 7, -8
 3440              		.cfi_offset 14, -4
 3441 0002 0546     		mov	r5, r0
 3442 0004 0C46     		mov	r4, r1
1970:./Library/stm32f4xx_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 3443              		.loc 1 1970 3 is_stmt 1 view .LVU1126
 3444              	.LVL348:
1971:./Library/stm32f4xx_tim.c **** 
 3445              		.loc 1 1971 3 view .LVU1127
1974:./Library/stm32f4xx_tim.c **** 
 3446              		.loc 1 1974 3 view .LVU1128
1977:./Library/stm32f4xx_tim.c ****   {
 3447              		.loc 1 1977 3 view .LVU1129
1977:./Library/stm32f4xx_tim.c ****   {
 3448              		.loc 1 1977 23 is_stmt 0 view .LVU1130
 3449 0006 4988     		ldrh	r1, [r1, #2]
 3450              	.LVL349:
1977:./Library/stm32f4xx_tim.c ****   {
 3451              		.loc 1 1977 6 view .LVU1131
 3452 0008 C9B9     		cbnz	r1, .L140
1979:./Library/stm32f4xx_tim.c ****   }
 3453              		.loc 1 1979 24 view .LVU1132
 3454 000a 0226     		movs	r6, #2
 3455              	.L136:
 3456              	.LVL350:
1986:./Library/stm32f4xx_tim.c ****   {
 3457              		.loc 1 1986 3 is_stmt 1 view .LVU1133
1986:./Library/stm32f4xx_tim.c ****   {
 3458              		.loc 1 1986 23 is_stmt 0 view .LVU1134
 3459 000c A288     		ldrh	r2, [r4, #4]
1986:./Library/stm32f4xx_tim.c ****   {
 3460              		.loc 1 1986 6 view .LVU1135
 3461 000e 012A     		cmp	r2, #1
 3462 0010 17D0     		beq	.L143
1992:./Library/stm32f4xx_tim.c ****   }
 3463              		.loc 1 1992 25 view .LVU1136
ARM GAS  /tmp/ccYkkzUL.s 			page 136


 3464 0012 0127     		movs	r7, #1
 3465              	.L137:
 3466              	.LVL351:
1994:./Library/stm32f4xx_tim.c ****   {
 3467              		.loc 1 1994 3 is_stmt 1 view .LVU1137
1994:./Library/stm32f4xx_tim.c ****   {
 3468              		.loc 1 1994 23 is_stmt 0 view .LVU1138
 3469 0014 2388     		ldrh	r3, [r4]
1994:./Library/stm32f4xx_tim.c ****   {
 3470              		.loc 1 1994 6 view .LVU1139
 3471 0016 B3B9     		cbnz	r3, .L138
1997:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3472              		.loc 1 1997 5 is_stmt 1 view .LVU1140
 3473 0018 2389     		ldrh	r3, [r4, #8]
 3474 001a 2846     		mov	r0, r5
 3475              	.LVL352:
1997:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3476              		.loc 1 1997 5 is_stmt 0 view .LVU1141
 3477 001c FFF7FEFF 		bl	TI1_Config
 3478              	.LVL353:
2000:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
 3479              		.loc 1 2000 5 is_stmt 1 view .LVU1142
 3480 0020 E188     		ldrh	r1, [r4, #6]
 3481 0022 2846     		mov	r0, r5
 3482 0024 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3483              	.LVL354:
2002:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 3484              		.loc 1 2002 5 view .LVU1143
 3485 0028 2389     		ldrh	r3, [r4, #8]
 3486 002a 3A46     		mov	r2, r7
 3487 002c 3146     		mov	r1, r6
 3488 002e 2846     		mov	r0, r5
 3489 0030 FFF7FEFF 		bl	TI2_Config
 3490              	.LVL355:
2004:./Library/stm32f4xx_tim.c ****   }
 3491              		.loc 1 2004 5 view .LVU1144
 3492 0034 E188     		ldrh	r1, [r4, #6]
 3493 0036 2846     		mov	r0, r5
 3494 0038 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3495              	.LVL356:
 3496              	.L135:
2018:./Library/stm32f4xx_tim.c **** 
 3497              		.loc 1 2018 1 is_stmt 0 view .LVU1145
 3498 003c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3499              	.LVL357:
 3500              	.L140:
1983:./Library/stm32f4xx_tim.c ****   }
 3501              		.loc 1 1983 24 view .LVU1146
 3502 003e 0026     		movs	r6, #0
 3503 0040 E4E7     		b	.L136
 3504              	.LVL358:
 3505              	.L143:
1988:./Library/stm32f4xx_tim.c ****   }
 3506              		.loc 1 1988 25 view .LVU1147
 3507 0042 0227     		movs	r7, #2
 3508 0044 E6E7     		b	.L137
 3509              	.LVL359:
ARM GAS  /tmp/ccYkkzUL.s 			page 137


 3510              	.L138:
2009:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3511              		.loc 1 2009 5 is_stmt 1 view .LVU1148
 3512 0046 2389     		ldrh	r3, [r4, #8]
 3513 0048 2846     		mov	r0, r5
 3514              	.LVL360:
2009:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3515              		.loc 1 2009 5 is_stmt 0 view .LVU1149
 3516 004a FFF7FEFF 		bl	TI2_Config
 3517              	.LVL361:
2012:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
 3518              		.loc 1 2012 5 is_stmt 1 view .LVU1150
 3519 004e E188     		ldrh	r1, [r4, #6]
 3520 0050 2846     		mov	r0, r5
 3521 0052 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3522              	.LVL362:
2014:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 3523              		.loc 1 2014 5 view .LVU1151
 3524 0056 2389     		ldrh	r3, [r4, #8]
 3525 0058 3A46     		mov	r2, r7
 3526 005a 3146     		mov	r1, r6
 3527 005c 2846     		mov	r0, r5
 3528 005e FFF7FEFF 		bl	TI1_Config
 3529              	.LVL363:
2016:./Library/stm32f4xx_tim.c ****   }
 3530              		.loc 1 2016 5 view .LVU1152
 3531 0062 E188     		ldrh	r1, [r4, #6]
 3532 0064 2846     		mov	r0, r5
 3533 0066 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3534              	.LVL364:
2018:./Library/stm32f4xx_tim.c **** 
 3535              		.loc 1 2018 1 is_stmt 0 view .LVU1153
 3536 006a E7E7     		b	.L135
 3537              		.cfi_endproc
 3538              	.LFE175:
 3540              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 3541              		.align	1
 3542              		.global	TIM_SetIC3Prescaler
 3543              		.syntax unified
 3544              		.thumb
 3545              		.thumb_func
 3547              	TIM_SetIC3Prescaler:
 3548              	.LVL365:
 3549              	.LFB182:
2138:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3550              		.loc 1 2138 1 is_stmt 1 view -0
 3551              		.cfi_startproc
 3552              		@ args = 0, pretend = 0, frame = 0
 3553              		@ frame_needed = 0, uses_anonymous_args = 0
 3554              		@ link register save eliminated.
2140:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3555              		.loc 1 2140 3 view .LVU1155
2141:./Library/stm32f4xx_tim.c **** 
 3556              		.loc 1 2141 3 view .LVU1156
2144:./Library/stm32f4xx_tim.c **** 
 3557              		.loc 1 2144 3 view .LVU1157
2144:./Library/stm32f4xx_tim.c **** 
ARM GAS  /tmp/ccYkkzUL.s 			page 138


 3558              		.loc 1 2144 7 is_stmt 0 view .LVU1158
 3559 0000 838B     		ldrh	r3, [r0, #28]
 3560 0002 9BB2     		uxth	r3, r3
2144:./Library/stm32f4xx_tim.c **** 
 3561              		.loc 1 2144 15 view .LVU1159
 3562 0004 23F00C03 		bic	r3, r3, #12
 3563 0008 9BB2     		uxth	r3, r3
 3564 000a 8383     		strh	r3, [r0, #28]	@ movhi
2147:./Library/stm32f4xx_tim.c **** }
 3565              		.loc 1 2147 3 is_stmt 1 view .LVU1160
2147:./Library/stm32f4xx_tim.c **** }
 3566              		.loc 1 2147 7 is_stmt 0 view .LVU1161
 3567 000c 838B     		ldrh	r3, [r0, #28]
 3568 000e 9BB2     		uxth	r3, r3
2147:./Library/stm32f4xx_tim.c **** }
 3569              		.loc 1 2147 15 view .LVU1162
 3570 0010 0B43     		orrs	r3, r3, r1
 3571 0012 8383     		strh	r3, [r0, #28]	@ movhi
2148:./Library/stm32f4xx_tim.c **** 
 3572              		.loc 1 2148 1 view .LVU1163
 3573 0014 7047     		bx	lr
 3574              		.cfi_endproc
 3575              	.LFE182:
 3577              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 3578              		.align	1
 3579              		.global	TIM_SetIC4Prescaler
 3580              		.syntax unified
 3581              		.thumb
 3582              		.thumb_func
 3584              	TIM_SetIC4Prescaler:
 3585              	.LVL366:
 3586              	.LFB183:
2162:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3587              		.loc 1 2162 1 is_stmt 1 view -0
 3588              		.cfi_startproc
 3589              		@ args = 0, pretend = 0, frame = 0
 3590              		@ frame_needed = 0, uses_anonymous_args = 0
 3591              		@ link register save eliminated.
2164:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3592              		.loc 1 2164 3 view .LVU1165
2165:./Library/stm32f4xx_tim.c **** 
 3593              		.loc 1 2165 3 view .LVU1166
2168:./Library/stm32f4xx_tim.c **** 
 3594              		.loc 1 2168 3 view .LVU1167
2168:./Library/stm32f4xx_tim.c **** 
 3595              		.loc 1 2168 7 is_stmt 0 view .LVU1168
 3596 0000 838B     		ldrh	r3, [r0, #28]
 3597 0002 9BB2     		uxth	r3, r3
2168:./Library/stm32f4xx_tim.c **** 
 3598              		.loc 1 2168 15 view .LVU1169
 3599 0004 23F44063 		bic	r3, r3, #3072
 3600 0008 9BB2     		uxth	r3, r3
 3601 000a 8383     		strh	r3, [r0, #28]	@ movhi
2171:./Library/stm32f4xx_tim.c **** }
 3602              		.loc 1 2171 3 is_stmt 1 view .LVU1170
2171:./Library/stm32f4xx_tim.c **** }
 3603              		.loc 1 2171 7 is_stmt 0 view .LVU1171
ARM GAS  /tmp/ccYkkzUL.s 			page 139


 3604 000c 838B     		ldrh	r3, [r0, #28]
 3605 000e 9BB2     		uxth	r3, r3
2171:./Library/stm32f4xx_tim.c **** }
 3606              		.loc 1 2171 18 view .LVU1172
 3607 0010 0902     		lsls	r1, r1, #8
 3608              	.LVL367:
2171:./Library/stm32f4xx_tim.c **** }
 3609              		.loc 1 2171 18 view .LVU1173
 3610 0012 89B2     		uxth	r1, r1
2171:./Library/stm32f4xx_tim.c **** }
 3611              		.loc 1 2171 15 view .LVU1174
 3612 0014 0B43     		orrs	r3, r3, r1
 3613 0016 8383     		strh	r3, [r0, #28]	@ movhi
2172:./Library/stm32f4xx_tim.c **** /**
 3614              		.loc 1 2172 1 view .LVU1175
 3615 0018 7047     		bx	lr
 3616              		.cfi_endproc
 3617              	.LFE183:
 3619              		.section	.text.TIM_ICInit,"ax",%progbits
 3620              		.align	1
 3621              		.global	TIM_ICInit
 3622              		.syntax unified
 3623              		.thumb
 3624              		.thumb_func
 3626              	TIM_ICInit:
 3627              	.LVL368:
 3628              	.LFB173:
1894:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3629              		.loc 1 1894 1 is_stmt 1 view -0
 3630              		.cfi_startproc
 3631              		@ args = 0, pretend = 0, frame = 0
 3632              		@ frame_needed = 0, uses_anonymous_args = 0
1894:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3633              		.loc 1 1894 1 is_stmt 0 view .LVU1177
 3634 0000 38B5     		push	{r3, r4, r5, lr}
 3635              	.LCFI11:
 3636              		.cfi_def_cfa_offset 16
 3637              		.cfi_offset 3, -16
 3638              		.cfi_offset 4, -12
 3639              		.cfi_offset 5, -8
 3640              		.cfi_offset 14, -4
 3641 0002 0546     		mov	r5, r0
 3642 0004 0C46     		mov	r4, r1
1896:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 3643              		.loc 1 1896 3 is_stmt 1 view .LVU1178
1897:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 3644              		.loc 1 1897 3 view .LVU1179
1898:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 3645              		.loc 1 1898 3 view .LVU1180
1899:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 3646              		.loc 1 1899 3 view .LVU1181
1900:./Library/stm32f4xx_tim.c ****   
 3647              		.loc 1 1900 3 view .LVU1182
1902:./Library/stm32f4xx_tim.c ****   {
 3648              		.loc 1 1902 3 view .LVU1183
1902:./Library/stm32f4xx_tim.c ****   {
 3649              		.loc 1 1902 23 is_stmt 0 view .LVU1184
ARM GAS  /tmp/ccYkkzUL.s 			page 140


 3650 0006 0B88     		ldrh	r3, [r1]
1902:./Library/stm32f4xx_tim.c ****   {
 3651              		.loc 1 1902 6 view .LVU1185
 3652 0008 6BB1     		cbz	r3, .L152
1911:./Library/stm32f4xx_tim.c ****   {
 3653              		.loc 1 1911 8 is_stmt 1 view .LVU1186
1911:./Library/stm32f4xx_tim.c ****   {
 3654              		.loc 1 1911 11 is_stmt 0 view .LVU1187
 3655 000a 042B     		cmp	r3, #4
 3656 000c 15D0     		beq	.L153
1921:./Library/stm32f4xx_tim.c ****   {
 3657              		.loc 1 1921 8 is_stmt 1 view .LVU1188
1921:./Library/stm32f4xx_tim.c ****   {
 3658              		.loc 1 1921 11 is_stmt 0 view .LVU1189
 3659 000e 082B     		cmp	r3, #8
 3660 0010 1DD0     		beq	.L154
1934:./Library/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3661              		.loc 1 1934 5 is_stmt 1 view .LVU1190
1935:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3662              		.loc 1 1935 5 view .LVU1191
 3663 0012 0B89     		ldrh	r3, [r1, #8]
 3664 0014 8A88     		ldrh	r2, [r1, #4]
 3665 0016 4988     		ldrh	r1, [r1, #2]
 3666              	.LVL369:
1935:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3667              		.loc 1 1935 5 is_stmt 0 view .LVU1192
 3668 0018 FFF7FEFF 		bl	TI4_Config
 3669              	.LVL370:
1939:./Library/stm32f4xx_tim.c ****   }
 3670              		.loc 1 1939 5 is_stmt 1 view .LVU1193
 3671 001c E188     		ldrh	r1, [r4, #6]
 3672 001e 2846     		mov	r0, r5
 3673 0020 FFF7FEFF 		bl	TIM_SetIC4Prescaler
 3674              	.LVL371:
 3675              	.L146:
1941:./Library/stm32f4xx_tim.c **** 
 3676              		.loc 1 1941 1 is_stmt 0 view .LVU1194
 3677 0024 38BD     		pop	{r3, r4, r5, pc}
 3678              	.LVL372:
 3679              	.L152:
1905:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3680              		.loc 1 1905 5 is_stmt 1 view .LVU1195
 3681 0026 0B89     		ldrh	r3, [r1, #8]
 3682 0028 8A88     		ldrh	r2, [r1, #4]
 3683 002a 4988     		ldrh	r1, [r1, #2]
 3684              	.LVL373:
1905:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3685              		.loc 1 1905 5 is_stmt 0 view .LVU1196
 3686 002c FFF7FEFF 		bl	TI1_Config
 3687              	.LVL374:
1909:./Library/stm32f4xx_tim.c ****   }
 3688              		.loc 1 1909 5 is_stmt 1 view .LVU1197
 3689 0030 E188     		ldrh	r1, [r4, #6]
 3690 0032 2846     		mov	r0, r5
 3691 0034 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3692              	.LVL375:
 3693 0038 F4E7     		b	.L146
ARM GAS  /tmp/ccYkkzUL.s 			page 141


 3694              	.LVL376:
 3695              	.L153:
1914:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3696              		.loc 1 1914 5 view .LVU1198
1915:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3697              		.loc 1 1915 5 view .LVU1199
 3698 003a 0B89     		ldrh	r3, [r1, #8]
 3699 003c 8A88     		ldrh	r2, [r1, #4]
 3700 003e 4988     		ldrh	r1, [r1, #2]
 3701              	.LVL377:
1915:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3702              		.loc 1 1915 5 is_stmt 0 view .LVU1200
 3703 0040 FFF7FEFF 		bl	TI2_Config
 3704              	.LVL378:
1919:./Library/stm32f4xx_tim.c ****   }
 3705              		.loc 1 1919 5 is_stmt 1 view .LVU1201
 3706 0044 E188     		ldrh	r1, [r4, #6]
 3707 0046 2846     		mov	r0, r5
 3708 0048 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3709              	.LVL379:
 3710 004c EAE7     		b	.L146
 3711              	.LVL380:
 3712              	.L154:
1924:./Library/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 3713              		.loc 1 1924 5 view .LVU1202
1925:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3714              		.loc 1 1925 5 view .LVU1203
 3715 004e 0B89     		ldrh	r3, [r1, #8]
 3716 0050 8A88     		ldrh	r2, [r1, #4]
 3717 0052 4988     		ldrh	r1, [r1, #2]
 3718              	.LVL381:
1925:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3719              		.loc 1 1925 5 is_stmt 0 view .LVU1204
 3720 0054 FFF7FEFF 		bl	TI3_Config
 3721              	.LVL382:
1929:./Library/stm32f4xx_tim.c ****   }
 3722              		.loc 1 1929 5 is_stmt 1 view .LVU1205
 3723 0058 E188     		ldrh	r1, [r4, #6]
 3724 005a 2846     		mov	r0, r5
 3725 005c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 3726              	.LVL383:
 3727 0060 E0E7     		b	.L146
 3728              		.cfi_endproc
 3729              	.LFE173:
 3731              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 3732              		.align	1
 3733              		.global	TIM_BDTRConfig
 3734              		.syntax unified
 3735              		.thumb
 3736              		.thumb_func
 3738              	TIM_BDTRConfig:
 3739              	.LVL384:
 3740              	.LFB184:
2215:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3741              		.loc 1 2215 1 view -0
 3742              		.cfi_startproc
 3743              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccYkkzUL.s 			page 142


 3744              		@ frame_needed = 0, uses_anonymous_args = 0
2215:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3745              		.loc 1 2215 1 is_stmt 0 view .LVU1207
 3746 0000 70B5     		push	{r4, r5, r6, lr}
 3747              	.LCFI12:
 3748              		.cfi_def_cfa_offset 16
 3749              		.cfi_offset 4, -16
 3750              		.cfi_offset 5, -12
 3751              		.cfi_offset 6, -8
 3752              		.cfi_offset 14, -4
2217:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 3753              		.loc 1 2217 3 is_stmt 1 view .LVU1208
2218:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 3754              		.loc 1 2218 3 view .LVU1209
2219:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 3755              		.loc 1 2219 3 view .LVU1210
2220:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 3756              		.loc 1 2220 3 view .LVU1211
2221:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 3757              		.loc 1 2221 3 view .LVU1212
2222:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 3758              		.loc 1 2222 3 view .LVU1213
2223:./Library/stm32f4xx_tim.c **** 
 3759              		.loc 1 2223 3 view .LVU1214
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3760              		.loc 1 2227 3 view .LVU1215
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3761              		.loc 1 2227 44 is_stmt 0 view .LVU1216
 3762 0002 0D88     		ldrh	r5, [r1]
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3763              		.loc 1 2227 80 view .LVU1217
 3764 0004 4E88     		ldrh	r6, [r1, #2]
2228:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 3765              		.loc 1 2228 32 view .LVU1218
 3766 0006 8C88     		ldrh	r4, [r1, #4]
2228:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 3767              		.loc 1 2228 68 view .LVU1219
 3768 0008 B1F806E0 		ldrh	lr, [r1, #6]
2229:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 3769              		.loc 1 2229 32 view .LVU1220
 3770 000c B1F808C0 		ldrh	ip, [r1, #8]
2229:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 3771              		.loc 1 2229 64 view .LVU1221
 3772 0010 4A89     		ldrh	r2, [r1, #10]
2230:./Library/stm32f4xx_tim.c **** }
 3773              		.loc 1 2230 32 view .LVU1222
 3774 0012 8B89     		ldrh	r3, [r1, #12]
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3775              		.loc 1 2227 14 view .LVU1223
 3776 0014 45EA0601 		orr	r1, r5, r6
 3777              	.LVL385:
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3778              		.loc 1 2227 14 view .LVU1224
 3779 0018 2143     		orrs	r1, r1, r4
 3780 001a 4EEA0101 		orr	r1, lr, r1
 3781 001e 4CEA0101 		orr	r1, ip, r1
 3782 0022 0A43     		orrs	r2, r2, r1
ARM GAS  /tmp/ccYkkzUL.s 			page 143


 3783 0024 1343     		orrs	r3, r3, r2
 3784 0026 A0F84430 		strh	r3, [r0, #68]	@ movhi
2231:./Library/stm32f4xx_tim.c **** 
 3785              		.loc 1 2231 1 view .LVU1225
 3786 002a 70BD     		pop	{r4, r5, r6, pc}
 3787              		.cfi_endproc
 3788              	.LFE184:
 3790              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 3791              		.align	1
 3792              		.global	TIM_BDTRStructInit
 3793              		.syntax unified
 3794              		.thumb
 3795              		.thumb_func
 3797              	TIM_BDTRStructInit:
 3798              	.LVL386:
 3799              	.LFB185:
2240:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 3800              		.loc 1 2240 1 is_stmt 1 view -0
 3801              		.cfi_startproc
 3802              		@ args = 0, pretend = 0, frame = 0
 3803              		@ frame_needed = 0, uses_anonymous_args = 0
 3804              		@ link register save eliminated.
2242:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 3805              		.loc 1 2242 3 view .LVU1227
2242:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 3806              		.loc 1 2242 37 is_stmt 0 view .LVU1228
 3807 0000 0023     		movs	r3, #0
 3808 0002 0380     		strh	r3, [r0]	@ movhi
2243:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 3809              		.loc 1 2243 3 is_stmt 1 view .LVU1229
2243:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 3810              		.loc 1 2243 37 is_stmt 0 view .LVU1230
 3811 0004 4380     		strh	r3, [r0, #2]	@ movhi
2244:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 3812              		.loc 1 2244 3 is_stmt 1 view .LVU1231
2244:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 3813              		.loc 1 2244 37 is_stmt 0 view .LVU1232
 3814 0006 8380     		strh	r3, [r0, #4]	@ movhi
2245:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 3815              		.loc 1 2245 3 is_stmt 1 view .LVU1233
2245:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 3816              		.loc 1 2245 36 is_stmt 0 view .LVU1234
 3817 0008 C380     		strh	r3, [r0, #6]	@ movhi
2246:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 3818              		.loc 1 2246 3 is_stmt 1 view .LVU1235
2246:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 3819              		.loc 1 2246 33 is_stmt 0 view .LVU1236
 3820 000a 0381     		strh	r3, [r0, #8]	@ movhi
2247:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 3821              		.loc 1 2247 3 is_stmt 1 view .LVU1237
2247:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 3822              		.loc 1 2247 41 is_stmt 0 view .LVU1238
 3823 000c 4381     		strh	r3, [r0, #10]	@ movhi
2248:./Library/stm32f4xx_tim.c **** }
 3824              		.loc 1 2248 3 is_stmt 1 view .LVU1239
2248:./Library/stm32f4xx_tim.c **** }
 3825              		.loc 1 2248 43 is_stmt 0 view .LVU1240
ARM GAS  /tmp/ccYkkzUL.s 			page 144


 3826 000e 8381     		strh	r3, [r0, #12]	@ movhi
2249:./Library/stm32f4xx_tim.c **** 
 3827              		.loc 1 2249 1 view .LVU1241
 3828 0010 7047     		bx	lr
 3829              		.cfi_endproc
 3830              	.LFE185:
 3832              		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 3833              		.align	1
 3834              		.global	TIM_CtrlPWMOutputs
 3835              		.syntax unified
 3836              		.thumb
 3837              		.thumb_func
 3839              	TIM_CtrlPWMOutputs:
 3840              	.LVL387:
 3841              	.LFB186:
2259:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3842              		.loc 1 2259 1 is_stmt 1 view -0
 3843              		.cfi_startproc
 3844              		@ args = 0, pretend = 0, frame = 0
 3845              		@ frame_needed = 0, uses_anonymous_args = 0
 3846              		@ link register save eliminated.
2261:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3847              		.loc 1 2261 3 view .LVU1243
2262:./Library/stm32f4xx_tim.c **** 
 3848              		.loc 1 2262 3 view .LVU1244
2264:./Library/stm32f4xx_tim.c ****   {
 3849              		.loc 1 2264 3 view .LVU1245
2264:./Library/stm32f4xx_tim.c ****   {
 3850              		.loc 1 2264 6 is_stmt 0 view .LVU1246
 3851 0000 49B1     		cbz	r1, .L159
2267:./Library/stm32f4xx_tim.c ****   }
 3852              		.loc 1 2267 5 is_stmt 1 view .LVU1247
2267:./Library/stm32f4xx_tim.c ****   }
 3853              		.loc 1 2267 9 is_stmt 0 view .LVU1248
 3854 0002 B0F84430 		ldrh	r3, [r0, #68]
2267:./Library/stm32f4xx_tim.c ****   }
 3855              		.loc 1 2267 16 view .LVU1249
 3856 0006 6FEA4343 		mvn	r3, r3, lsl #17
 3857 000a 6FEA5343 		mvn	r3, r3, lsr #17
 3858 000e 9BB2     		uxth	r3, r3
 3859 0010 A0F84430 		strh	r3, [r0, #68]	@ movhi
 3860 0014 7047     		bx	lr
 3861              	.L159:
2272:./Library/stm32f4xx_tim.c ****   }  
 3862              		.loc 1 2272 5 is_stmt 1 view .LVU1250
2272:./Library/stm32f4xx_tim.c ****   }  
 3863              		.loc 1 2272 9 is_stmt 0 view .LVU1251
 3864 0016 B0F84430 		ldrh	r3, [r0, #68]
2272:./Library/stm32f4xx_tim.c ****   }  
 3865              		.loc 1 2272 16 view .LVU1252
 3866 001a C3F30E03 		ubfx	r3, r3, #0, #15
 3867 001e A0F84430 		strh	r3, [r0, #68]	@ movhi
2274:./Library/stm32f4xx_tim.c **** 
 3868              		.loc 1 2274 1 view .LVU1253
 3869 0022 7047     		bx	lr
 3870              		.cfi_endproc
 3871              	.LFE186:
ARM GAS  /tmp/ccYkkzUL.s 			page 145


 3873              		.section	.text.TIM_SelectCOM,"ax",%progbits
 3874              		.align	1
 3875              		.global	TIM_SelectCOM
 3876              		.syntax unified
 3877              		.thumb
 3878              		.thumb_func
 3880              	TIM_SelectCOM:
 3881              	.LVL388:
 3882              	.LFB187:
2284:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3883              		.loc 1 2284 1 is_stmt 1 view -0
 3884              		.cfi_startproc
 3885              		@ args = 0, pretend = 0, frame = 0
 3886              		@ frame_needed = 0, uses_anonymous_args = 0
 3887              		@ link register save eliminated.
2286:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3888              		.loc 1 2286 3 view .LVU1255
2287:./Library/stm32f4xx_tim.c **** 
 3889              		.loc 1 2287 3 view .LVU1256
2289:./Library/stm32f4xx_tim.c ****   {
 3890              		.loc 1 2289 3 view .LVU1257
2289:./Library/stm32f4xx_tim.c ****   {
 3891              		.loc 1 2289 6 is_stmt 0 view .LVU1258
 3892 0000 29B1     		cbz	r1, .L162
2292:./Library/stm32f4xx_tim.c ****   }
 3893              		.loc 1 2292 5 is_stmt 1 view .LVU1259
2292:./Library/stm32f4xx_tim.c ****   }
 3894              		.loc 1 2292 9 is_stmt 0 view .LVU1260
 3895 0002 8388     		ldrh	r3, [r0, #4]
 3896 0004 9BB2     		uxth	r3, r3
2292:./Library/stm32f4xx_tim.c ****   }
 3897              		.loc 1 2292 15 view .LVU1261
 3898 0006 43F00403 		orr	r3, r3, #4
 3899 000a 8380     		strh	r3, [r0, #4]	@ movhi
 3900 000c 7047     		bx	lr
 3901              	.L162:
2297:./Library/stm32f4xx_tim.c ****   }
 3902              		.loc 1 2297 5 is_stmt 1 view .LVU1262
2297:./Library/stm32f4xx_tim.c ****   }
 3903              		.loc 1 2297 9 is_stmt 0 view .LVU1263
 3904 000e 8388     		ldrh	r3, [r0, #4]
 3905 0010 9BB2     		uxth	r3, r3
2297:./Library/stm32f4xx_tim.c ****   }
 3906              		.loc 1 2297 15 view .LVU1264
 3907 0012 23F00403 		bic	r3, r3, #4
 3908 0016 9BB2     		uxth	r3, r3
 3909 0018 8380     		strh	r3, [r0, #4]	@ movhi
2299:./Library/stm32f4xx_tim.c **** 
 3910              		.loc 1 2299 1 view .LVU1265
 3911 001a 7047     		bx	lr
 3912              		.cfi_endproc
 3913              	.LFE187:
 3915              		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 3916              		.align	1
 3917              		.global	TIM_CCPreloadControl
 3918              		.syntax unified
 3919              		.thumb
ARM GAS  /tmp/ccYkkzUL.s 			page 146


 3920              		.thumb_func
 3922              	TIM_CCPreloadControl:
 3923              	.LVL389:
 3924              	.LFB188:
2309:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3925              		.loc 1 2309 1 is_stmt 1 view -0
 3926              		.cfi_startproc
 3927              		@ args = 0, pretend = 0, frame = 0
 3928              		@ frame_needed = 0, uses_anonymous_args = 0
 3929              		@ link register save eliminated.
2311:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3930              		.loc 1 2311 3 view .LVU1267
2312:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 3931              		.loc 1 2312 3 view .LVU1268
2313:./Library/stm32f4xx_tim.c ****   {
 3932              		.loc 1 2313 3 view .LVU1269
2313:./Library/stm32f4xx_tim.c ****   {
 3933              		.loc 1 2313 6 is_stmt 0 view .LVU1270
 3934 0000 29B1     		cbz	r1, .L165
2316:./Library/stm32f4xx_tim.c ****   }
 3935              		.loc 1 2316 5 is_stmt 1 view .LVU1271
2316:./Library/stm32f4xx_tim.c ****   }
 3936              		.loc 1 2316 9 is_stmt 0 view .LVU1272
 3937 0002 8388     		ldrh	r3, [r0, #4]
 3938 0004 9BB2     		uxth	r3, r3
2316:./Library/stm32f4xx_tim.c ****   }
 3939              		.loc 1 2316 15 view .LVU1273
 3940 0006 43F00103 		orr	r3, r3, #1
 3941 000a 8380     		strh	r3, [r0, #4]	@ movhi
 3942 000c 7047     		bx	lr
 3943              	.L165:
2321:./Library/stm32f4xx_tim.c ****   }
 3944              		.loc 1 2321 5 is_stmt 1 view .LVU1274
2321:./Library/stm32f4xx_tim.c ****   }
 3945              		.loc 1 2321 9 is_stmt 0 view .LVU1275
 3946 000e 8388     		ldrh	r3, [r0, #4]
 3947 0010 9BB2     		uxth	r3, r3
2321:./Library/stm32f4xx_tim.c ****   }
 3948              		.loc 1 2321 15 view .LVU1276
 3949 0012 23F00103 		bic	r3, r3, #1
 3950 0016 9BB2     		uxth	r3, r3
 3951 0018 8380     		strh	r3, [r0, #4]	@ movhi
2323:./Library/stm32f4xx_tim.c **** /**
 3952              		.loc 1 2323 1 view .LVU1277
 3953 001a 7047     		bx	lr
 3954              		.cfi_endproc
 3955              	.LFE188:
 3957              		.section	.text.TIM_ITConfig,"ax",%progbits
 3958              		.align	1
 3959              		.global	TIM_ITConfig
 3960              		.syntax unified
 3961              		.thumb
 3962              		.thumb_func
 3964              	TIM_ITConfig:
 3965              	.LVL390:
 3966              	.LFB189:
2366:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /tmp/ccYkkzUL.s 			page 147


 3967              		.loc 1 2366 1 is_stmt 1 view -0
 3968              		.cfi_startproc
 3969              		@ args = 0, pretend = 0, frame = 0
 3970              		@ frame_needed = 0, uses_anonymous_args = 0
 3971              		@ link register save eliminated.
2368:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 3972              		.loc 1 2368 3 view .LVU1279
2369:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3973              		.loc 1 2369 3 view .LVU1280
2370:./Library/stm32f4xx_tim.c ****   
 3974              		.loc 1 2370 3 view .LVU1281
2372:./Library/stm32f4xx_tim.c ****   {
 3975              		.loc 1 2372 3 view .LVU1282
2372:./Library/stm32f4xx_tim.c ****   {
 3976              		.loc 1 2372 6 is_stmt 0 view .LVU1283
 3977 0000 22B1     		cbz	r2, .L168
2375:./Library/stm32f4xx_tim.c ****   }
 3978              		.loc 1 2375 5 is_stmt 1 view .LVU1284
2375:./Library/stm32f4xx_tim.c ****   }
 3979              		.loc 1 2375 9 is_stmt 0 view .LVU1285
 3980 0002 8389     		ldrh	r3, [r0, #12]
 3981 0004 9BB2     		uxth	r3, r3
2375:./Library/stm32f4xx_tim.c ****   }
 3982              		.loc 1 2375 16 view .LVU1286
 3983 0006 0B43     		orrs	r3, r3, r1
 3984 0008 8381     		strh	r3, [r0, #12]	@ movhi
 3985 000a 7047     		bx	lr
 3986              	.L168:
2380:./Library/stm32f4xx_tim.c ****   }
 3987              		.loc 1 2380 5 is_stmt 1 view .LVU1287
2380:./Library/stm32f4xx_tim.c ****   }
 3988              		.loc 1 2380 9 is_stmt 0 view .LVU1288
 3989 000c 8389     		ldrh	r3, [r0, #12]
2380:./Library/stm32f4xx_tim.c ****   }
 3990              		.loc 1 2380 19 view .LVU1289
 3991 000e C943     		mvns	r1, r1
 3992              	.LVL391:
2380:./Library/stm32f4xx_tim.c ****   }
 3993              		.loc 1 2380 19 view .LVU1290
 3994 0010 89B2     		uxth	r1, r1
2380:./Library/stm32f4xx_tim.c ****   }
 3995              		.loc 1 2380 16 view .LVU1291
 3996 0012 1940     		ands	r1, r1, r3
 3997 0014 8181     		strh	r1, [r0, #12]	@ movhi
2382:./Library/stm32f4xx_tim.c **** 
 3998              		.loc 1 2382 1 view .LVU1292
 3999 0016 7047     		bx	lr
 4000              		.cfi_endproc
 4001              	.LFE189:
 4003              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 4004              		.align	1
 4005              		.global	TIM_GenerateEvent
 4006              		.syntax unified
 4007              		.thumb
 4008              		.thumb_func
 4010              	TIM_GenerateEvent:
 4011              	.LVL392:
ARM GAS  /tmp/ccYkkzUL.s 			page 148


 4012              	.LFB190:
2404:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4013              		.loc 1 2404 1 is_stmt 1 view -0
 4014              		.cfi_startproc
 4015              		@ args = 0, pretend = 0, frame = 0
 4016              		@ frame_needed = 0, uses_anonymous_args = 0
 4017              		@ link register save eliminated.
2406:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 4018              		.loc 1 2406 3 view .LVU1294
2407:./Library/stm32f4xx_tim.c ****  
 4019              		.loc 1 2407 3 view .LVU1295
2410:./Library/stm32f4xx_tim.c **** }
 4020              		.loc 1 2410 3 view .LVU1296
2410:./Library/stm32f4xx_tim.c **** }
 4021              		.loc 1 2410 13 is_stmt 0 view .LVU1297
 4022 0000 8182     		strh	r1, [r0, #20]	@ movhi
2411:./Library/stm32f4xx_tim.c **** 
 4023              		.loc 1 2411 1 view .LVU1298
 4024 0002 7047     		bx	lr
 4025              		.cfi_endproc
 4026              	.LFE190:
 4028              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 4029              		.align	1
 4030              		.global	TIM_GetFlagStatus
 4031              		.syntax unified
 4032              		.thumb
 4033              		.thumb_func
 4035              	TIM_GetFlagStatus:
 4036              	.LVL393:
 4037              	.LFB191:
2437:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 4038              		.loc 1 2437 1 is_stmt 1 view -0
 4039              		.cfi_startproc
 4040              		@ args = 0, pretend = 0, frame = 0
 4041              		@ frame_needed = 0, uses_anonymous_args = 0
 4042              		@ link register save eliminated.
2438:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4043              		.loc 1 2438 3 view .LVU1300
2440:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
 4044              		.loc 1 2440 3 view .LVU1301
2441:./Library/stm32f4xx_tim.c **** 
 4045              		.loc 1 2441 3 view .LVU1302
2444:./Library/stm32f4xx_tim.c ****   {
 4046              		.loc 1 2444 3 view .LVU1303
2444:./Library/stm32f4xx_tim.c ****   {
 4047              		.loc 1 2444 12 is_stmt 0 view .LVU1304
 4048 0000 038A     		ldrh	r3, [r0, #16]
2444:./Library/stm32f4xx_tim.c ****   {
 4049              		.loc 1 2444 6 view .LVU1305
 4050 0002 1942     		tst	r1, r3
 4051 0004 01D0     		beq	.L173
2446:./Library/stm32f4xx_tim.c ****   }
 4052              		.loc 1 2446 15 view .LVU1306
 4053 0006 0120     		movs	r0, #1
 4054              	.LVL394:
2446:./Library/stm32f4xx_tim.c ****   }
 4055              		.loc 1 2446 15 view .LVU1307
ARM GAS  /tmp/ccYkkzUL.s 			page 149


 4056 0008 7047     		bx	lr
 4057              	.LVL395:
 4058              	.L173:
2450:./Library/stm32f4xx_tim.c ****   }
 4059              		.loc 1 2450 15 view .LVU1308
 4060 000a 0020     		movs	r0, #0
 4061              	.LVL396:
2452:./Library/stm32f4xx_tim.c **** }
 4062              		.loc 1 2452 3 is_stmt 1 view .LVU1309
2453:./Library/stm32f4xx_tim.c **** 
 4063              		.loc 1 2453 1 is_stmt 0 view .LVU1310
 4064 000c 7047     		bx	lr
 4065              		.cfi_endproc
 4066              	.LFE191:
 4068              		.section	.text.TIM_ClearFlag,"ax",%progbits
 4069              		.align	1
 4070              		.global	TIM_ClearFlag
 4071              		.syntax unified
 4072              		.thumb
 4073              		.thumb_func
 4075              	TIM_ClearFlag:
 4076              	.LVL397:
 4077              	.LFB192:
2479:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4078              		.loc 1 2479 1 is_stmt 1 view -0
 4079              		.cfi_startproc
 4080              		@ args = 0, pretend = 0, frame = 0
 4081              		@ frame_needed = 0, uses_anonymous_args = 0
 4082              		@ link register save eliminated.
2481:./Library/stm32f4xx_tim.c ****    
 4083              		.loc 1 2481 3 view .LVU1312
2484:./Library/stm32f4xx_tim.c **** }
 4084              		.loc 1 2484 3 view .LVU1313
2484:./Library/stm32f4xx_tim.c **** }
 4085              		.loc 1 2484 14 is_stmt 0 view .LVU1314
 4086 0000 C943     		mvns	r1, r1
 4087              	.LVL398:
2484:./Library/stm32f4xx_tim.c **** }
 4088              		.loc 1 2484 14 view .LVU1315
 4089 0002 89B2     		uxth	r1, r1
2484:./Library/stm32f4xx_tim.c **** }
 4090              		.loc 1 2484 12 view .LVU1316
 4091 0004 0182     		strh	r1, [r0, #16]	@ movhi
2485:./Library/stm32f4xx_tim.c **** 
 4092              		.loc 1 2485 1 view .LVU1317
 4093 0006 7047     		bx	lr
 4094              		.cfi_endproc
 4095              	.LFE192:
 4097              		.section	.text.TIM_GetITStatus,"ax",%progbits
 4098              		.align	1
 4099              		.global	TIM_GetITStatus
 4100              		.syntax unified
 4101              		.thumb
 4102              		.thumb_func
 4104              	TIM_GetITStatus:
 4105              	.LVL399:
 4106              	.LFB193:
ARM GAS  /tmp/ccYkkzUL.s 			page 150


2507:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 4107              		.loc 1 2507 1 is_stmt 1 view -0
 4108              		.cfi_startproc
 4109              		@ args = 0, pretend = 0, frame = 0
 4110              		@ frame_needed = 0, uses_anonymous_args = 0
 4111              		@ link register save eliminated.
2508:./Library/stm32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 4112              		.loc 1 2508 3 view .LVU1319
2509:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4113              		.loc 1 2509 3 view .LVU1320
2511:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
 4114              		.loc 1 2511 3 view .LVU1321
2512:./Library/stm32f4xx_tim.c ****    
 4115              		.loc 1 2512 3 view .LVU1322
2514:./Library/stm32f4xx_tim.c ****   
 4116              		.loc 1 2514 3 view .LVU1323
2514:./Library/stm32f4xx_tim.c ****   
 4117              		.loc 1 2514 18 is_stmt 0 view .LVU1324
 4118 0000 028A     		ldrh	r2, [r0, #16]
 4119              	.LVL400:
2516:./Library/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4120              		.loc 1 2516 3 is_stmt 1 view .LVU1325
2516:./Library/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4121              		.loc 1 2516 18 is_stmt 0 view .LVU1326
 4122 0002 8389     		ldrh	r3, [r0, #12]
2516:./Library/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4123              		.loc 1 2516 12 view .LVU1327
 4124 0004 0B40     		ands	r3, r3, r1
 4125              	.LVL401:
2517:./Library/stm32f4xx_tim.c ****   {
 4126              		.loc 1 2517 3 is_stmt 1 view .LVU1328
2517:./Library/stm32f4xx_tim.c ****   {
 4127              		.loc 1 2517 6 is_stmt 0 view .LVU1329
 4128 0006 1142     		tst	r1, r2
 4129 0008 02D0     		beq	.L177
2517:./Library/stm32f4xx_tim.c ****   {
 4130              		.loc 1 2517 37 discriminator 1 view .LVU1330
 4131 000a 1BB9     		cbnz	r3, .L178
2523:./Library/stm32f4xx_tim.c ****   }
 4132              		.loc 1 2523 15 view .LVU1331
 4133 000c 0020     		movs	r0, #0
 4134              	.LVL402:
2523:./Library/stm32f4xx_tim.c ****   }
 4135              		.loc 1 2523 15 view .LVU1332
 4136 000e 7047     		bx	lr
 4137              	.LVL403:
 4138              	.L177:
2523:./Library/stm32f4xx_tim.c ****   }
 4139              		.loc 1 2523 15 view .LVU1333
 4140 0010 0020     		movs	r0, #0
 4141              	.LVL404:
2523:./Library/stm32f4xx_tim.c ****   }
 4142              		.loc 1 2523 15 view .LVU1334
 4143 0012 7047     		bx	lr
 4144              	.LVL405:
 4145              	.L178:
2519:./Library/stm32f4xx_tim.c ****   }
ARM GAS  /tmp/ccYkkzUL.s 			page 151


 4146              		.loc 1 2519 15 view .LVU1335
 4147 0014 0120     		movs	r0, #1
 4148              	.LVL406:
2525:./Library/stm32f4xx_tim.c **** }
 4149              		.loc 1 2525 3 is_stmt 1 view .LVU1336
2526:./Library/stm32f4xx_tim.c **** 
 4150              		.loc 1 2526 1 is_stmt 0 view .LVU1337
 4151 0016 7047     		bx	lr
 4152              		.cfi_endproc
 4153              	.LFE193:
 4155              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 4156              		.align	1
 4157              		.global	TIM_ClearITPendingBit
 4158              		.syntax unified
 4159              		.thumb
 4160              		.thumb_func
 4162              	TIM_ClearITPendingBit:
 4163              	.LVL407:
 4164              	.LFB194:
2548:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4165              		.loc 1 2548 1 is_stmt 1 view -0
 4166              		.cfi_startproc
 4167              		@ args = 0, pretend = 0, frame = 0
 4168              		@ frame_needed = 0, uses_anonymous_args = 0
 4169              		@ link register save eliminated.
2550:./Library/stm32f4xx_tim.c **** 
 4170              		.loc 1 2550 3 view .LVU1339
2553:./Library/stm32f4xx_tim.c **** }
 4171              		.loc 1 2553 3 view .LVU1340
2553:./Library/stm32f4xx_tim.c **** }
 4172              		.loc 1 2553 14 is_stmt 0 view .LVU1341
 4173 0000 C943     		mvns	r1, r1
 4174              	.LVL408:
2553:./Library/stm32f4xx_tim.c **** }
 4175              		.loc 1 2553 14 view .LVU1342
 4176 0002 89B2     		uxth	r1, r1
2553:./Library/stm32f4xx_tim.c **** }
 4177              		.loc 1 2553 12 view .LVU1343
 4178 0004 0182     		strh	r1, [r0, #16]	@ movhi
2554:./Library/stm32f4xx_tim.c **** 
 4179              		.loc 1 2554 1 view .LVU1344
 4180 0006 7047     		bx	lr
 4181              		.cfi_endproc
 4182              	.LFE194:
 4184              		.section	.text.TIM_DMAConfig,"ax",%progbits
 4185              		.align	1
 4186              		.global	TIM_DMAConfig
 4187              		.syntax unified
 4188              		.thumb
 4189              		.thumb_func
 4191              	TIM_DMAConfig:
 4192              	.LVL409:
 4193              	.LFB195:
2585:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4194              		.loc 1 2585 1 is_stmt 1 view -0
 4195              		.cfi_startproc
 4196              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccYkkzUL.s 			page 152


 4197              		@ frame_needed = 0, uses_anonymous_args = 0
 4198              		@ link register save eliminated.
2587:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
 4199              		.loc 1 2587 3 view .LVU1346
2588:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 4200              		.loc 1 2588 3 view .LVU1347
2589:./Library/stm32f4xx_tim.c **** 
 4201              		.loc 1 2589 3 view .LVU1348
2592:./Library/stm32f4xx_tim.c **** }
 4202              		.loc 1 2592 3 view .LVU1349
2592:./Library/stm32f4xx_tim.c **** }
 4203              		.loc 1 2592 13 is_stmt 0 view .LVU1350
 4204 0000 1143     		orrs	r1, r1, r2
 4205              	.LVL410:
2592:./Library/stm32f4xx_tim.c **** }
 4206              		.loc 1 2592 13 view .LVU1351
 4207 0002 A0F84810 		strh	r1, [r0, #72]	@ movhi
2593:./Library/stm32f4xx_tim.c **** 
 4208              		.loc 1 2593 1 view .LVU1352
 4209 0006 7047     		bx	lr
 4210              		.cfi_endproc
 4211              	.LFE195:
 4213              		.section	.text.TIM_DMACmd,"ax",%progbits
 4214              		.align	1
 4215              		.global	TIM_DMACmd
 4216              		.syntax unified
 4217              		.thumb
 4218              		.thumb_func
 4220              	TIM_DMACmd:
 4221              	.LVL411:
 4222              	.LFB196:
2612:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4223              		.loc 1 2612 1 is_stmt 1 view -0
 4224              		.cfi_startproc
 4225              		@ args = 0, pretend = 0, frame = 0
 4226              		@ frame_needed = 0, uses_anonymous_args = 0
 4227              		@ link register save eliminated.
2614:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 4228              		.loc 1 2614 3 view .LVU1354
2615:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4229              		.loc 1 2615 3 view .LVU1355
2616:./Library/stm32f4xx_tim.c ****   
 4230              		.loc 1 2616 3 view .LVU1356
2618:./Library/stm32f4xx_tim.c ****   {
 4231              		.loc 1 2618 3 view .LVU1357
2618:./Library/stm32f4xx_tim.c ****   {
 4232              		.loc 1 2618 6 is_stmt 0 view .LVU1358
 4233 0000 22B1     		cbz	r2, .L182
2621:./Library/stm32f4xx_tim.c ****   }
 4234              		.loc 1 2621 5 is_stmt 1 view .LVU1359
2621:./Library/stm32f4xx_tim.c ****   }
 4235              		.loc 1 2621 9 is_stmt 0 view .LVU1360
 4236 0002 8389     		ldrh	r3, [r0, #12]
 4237 0004 9BB2     		uxth	r3, r3
2621:./Library/stm32f4xx_tim.c ****   }
 4238              		.loc 1 2621 16 view .LVU1361
 4239 0006 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/ccYkkzUL.s 			page 153


 4240 0008 8381     		strh	r3, [r0, #12]	@ movhi
 4241 000a 7047     		bx	lr
 4242              	.L182:
2626:./Library/stm32f4xx_tim.c ****   }
 4243              		.loc 1 2626 5 is_stmt 1 view .LVU1362
2626:./Library/stm32f4xx_tim.c ****   }
 4244              		.loc 1 2626 9 is_stmt 0 view .LVU1363
 4245 000c 8389     		ldrh	r3, [r0, #12]
2626:./Library/stm32f4xx_tim.c ****   }
 4246              		.loc 1 2626 19 view .LVU1364
 4247 000e C943     		mvns	r1, r1
 4248              	.LVL412:
2626:./Library/stm32f4xx_tim.c ****   }
 4249              		.loc 1 2626 19 view .LVU1365
 4250 0010 89B2     		uxth	r1, r1
2626:./Library/stm32f4xx_tim.c ****   }
 4251              		.loc 1 2626 16 view .LVU1366
 4252 0012 1940     		ands	r1, r1, r3
 4253 0014 8181     		strh	r1, [r0, #12]	@ movhi
2628:./Library/stm32f4xx_tim.c **** 
 4254              		.loc 1 2628 1 view .LVU1367
 4255 0016 7047     		bx	lr
 4256              		.cfi_endproc
 4257              	.LFE196:
 4259              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 4260              		.align	1
 4261              		.global	TIM_SelectCCDMA
 4262              		.syntax unified
 4263              		.thumb
 4264              		.thumb_func
 4266              	TIM_SelectCCDMA:
 4267              	.LVL413:
 4268              	.LFB197:
2638:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4269              		.loc 1 2638 1 is_stmt 1 view -0
 4270              		.cfi_startproc
 4271              		@ args = 0, pretend = 0, frame = 0
 4272              		@ frame_needed = 0, uses_anonymous_args = 0
 4273              		@ link register save eliminated.
2640:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4274              		.loc 1 2640 3 view .LVU1369
2641:./Library/stm32f4xx_tim.c **** 
 4275              		.loc 1 2641 3 view .LVU1370
2643:./Library/stm32f4xx_tim.c ****   {
 4276              		.loc 1 2643 3 view .LVU1371
2643:./Library/stm32f4xx_tim.c ****   {
 4277              		.loc 1 2643 6 is_stmt 0 view .LVU1372
 4278 0000 29B1     		cbz	r1, .L185
2646:./Library/stm32f4xx_tim.c ****   }
 4279              		.loc 1 2646 5 is_stmt 1 view .LVU1373
2646:./Library/stm32f4xx_tim.c ****   }
 4280              		.loc 1 2646 9 is_stmt 0 view .LVU1374
 4281 0002 8388     		ldrh	r3, [r0, #4]
 4282 0004 9BB2     		uxth	r3, r3
2646:./Library/stm32f4xx_tim.c ****   }
 4283              		.loc 1 2646 15 view .LVU1375
 4284 0006 43F00803 		orr	r3, r3, #8
ARM GAS  /tmp/ccYkkzUL.s 			page 154


 4285 000a 8380     		strh	r3, [r0, #4]	@ movhi
 4286 000c 7047     		bx	lr
 4287              	.L185:
2651:./Library/stm32f4xx_tim.c ****   }
 4288              		.loc 1 2651 5 is_stmt 1 view .LVU1376
2651:./Library/stm32f4xx_tim.c ****   }
 4289              		.loc 1 2651 9 is_stmt 0 view .LVU1377
 4290 000e 8388     		ldrh	r3, [r0, #4]
 4291 0010 9BB2     		uxth	r3, r3
2651:./Library/stm32f4xx_tim.c ****   }
 4292              		.loc 1 2651 15 view .LVU1378
 4293 0012 23F00803 		bic	r3, r3, #8
 4294 0016 9BB2     		uxth	r3, r3
 4295 0018 8380     		strh	r3, [r0, #4]	@ movhi
2653:./Library/stm32f4xx_tim.c **** /**
 4296              		.loc 1 2653 1 view .LVU1379
 4297 001a 7047     		bx	lr
 4298              		.cfi_endproc
 4299              	.LFE197:
 4301              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 4302              		.align	1
 4303              		.global	TIM_InternalClockConfig
 4304              		.syntax unified
 4305              		.thumb
 4306              		.thumb_func
 4308              	TIM_InternalClockConfig:
 4309              	.LVL414:
 4310              	.LFB198:
2677:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4311              		.loc 1 2677 1 is_stmt 1 view -0
 4312              		.cfi_startproc
 4313              		@ args = 0, pretend = 0, frame = 0
 4314              		@ frame_needed = 0, uses_anonymous_args = 0
 4315              		@ link register save eliminated.
2679:./Library/stm32f4xx_tim.c **** 
 4316              		.loc 1 2679 3 view .LVU1381
2682:./Library/stm32f4xx_tim.c **** }
 4317              		.loc 1 2682 3 view .LVU1382
2682:./Library/stm32f4xx_tim.c **** }
 4318              		.loc 1 2682 7 is_stmt 0 view .LVU1383
 4319 0000 0389     		ldrh	r3, [r0, #8]
 4320 0002 9BB2     		uxth	r3, r3
2682:./Library/stm32f4xx_tim.c **** }
 4321              		.loc 1 2682 14 view .LVU1384
 4322 0004 23F00703 		bic	r3, r3, #7
 4323 0008 9BB2     		uxth	r3, r3
 4324 000a 0381     		strh	r3, [r0, #8]	@ movhi
2683:./Library/stm32f4xx_tim.c **** 
 4325              		.loc 1 2683 1 view .LVU1385
 4326 000c 7047     		bx	lr
 4327              		.cfi_endproc
 4328              	.LFE198:
 4330              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 4331              		.align	1
 4332              		.global	TIM_SelectInputTrigger
 4333              		.syntax unified
 4334              		.thumb
ARM GAS  /tmp/ccYkkzUL.s 			page 155


 4335              		.thumb_func
 4337              	TIM_SelectInputTrigger:
 4338              	.LVL415:
 4339              	.LFB203:
2886:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4340              		.loc 1 2886 1 is_stmt 1 view -0
 4341              		.cfi_startproc
 4342              		@ args = 0, pretend = 0, frame = 0
 4343              		@ frame_needed = 0, uses_anonymous_args = 0
 4344              		@ link register save eliminated.
2887:./Library/stm32f4xx_tim.c **** 
 4345              		.loc 1 2887 3 view .LVU1387
2890:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
 4346              		.loc 1 2890 3 view .LVU1388
2891:./Library/stm32f4xx_tim.c **** 
 4347              		.loc 1 2891 3 view .LVU1389
2894:./Library/stm32f4xx_tim.c **** 
 4348              		.loc 1 2894 3 view .LVU1390
2894:./Library/stm32f4xx_tim.c **** 
 4349              		.loc 1 2894 11 is_stmt 0 view .LVU1391
 4350 0000 0389     		ldrh	r3, [r0, #8]
 4351 0002 9BB2     		uxth	r3, r3
 4352              	.LVL416:
2897:./Library/stm32f4xx_tim.c **** 
 4353              		.loc 1 2897 3 is_stmt 1 view .LVU1392
2897:./Library/stm32f4xx_tim.c **** 
 4354              		.loc 1 2897 11 is_stmt 0 view .LVU1393
 4355 0004 23F07003 		bic	r3, r3, #112
 4356              	.LVL417:
2900:./Library/stm32f4xx_tim.c **** 
 4357              		.loc 1 2900 3 is_stmt 1 view .LVU1394
2900:./Library/stm32f4xx_tim.c **** 
 4358              		.loc 1 2900 11 is_stmt 0 view .LVU1395
 4359 0008 0B43     		orrs	r3, r3, r1
 4360              	.LVL418:
2903:./Library/stm32f4xx_tim.c **** }
 4361              		.loc 1 2903 3 is_stmt 1 view .LVU1396
2903:./Library/stm32f4xx_tim.c **** }
 4362              		.loc 1 2903 14 is_stmt 0 view .LVU1397
 4363 000a 0381     		strh	r3, [r0, #8]	@ movhi
2904:./Library/stm32f4xx_tim.c **** 
 4364              		.loc 1 2904 1 view .LVU1398
 4365 000c 7047     		bx	lr
 4366              		.cfi_endproc
 4367              	.LFE203:
 4369              		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 4370              		.align	1
 4371              		.global	TIM_ITRxExternalClockConfig
 4372              		.syntax unified
 4373              		.thumb
 4374              		.thumb_func
 4376              	TIM_ITRxExternalClockConfig:
 4377              	.LVL419:
 4378              	.LFB199:
2698:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4379              		.loc 1 2698 1 is_stmt 1 view -0
 4380              		.cfi_startproc
ARM GAS  /tmp/ccYkkzUL.s 			page 156


 4381              		@ args = 0, pretend = 0, frame = 0
 4382              		@ frame_needed = 0, uses_anonymous_args = 0
2698:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4383              		.loc 1 2698 1 is_stmt 0 view .LVU1400
 4384 0000 10B5     		push	{r4, lr}
 4385              	.LCFI13:
 4386              		.cfi_def_cfa_offset 8
 4387              		.cfi_offset 4, -8
 4388              		.cfi_offset 14, -4
 4389 0002 0446     		mov	r4, r0
2700:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
 4390              		.loc 1 2700 3 is_stmt 1 view .LVU1401
2701:./Library/stm32f4xx_tim.c **** 
 4391              		.loc 1 2701 3 view .LVU1402
2704:./Library/stm32f4xx_tim.c **** 
 4392              		.loc 1 2704 3 view .LVU1403
 4393 0004 FFF7FEFF 		bl	TIM_SelectInputTrigger
 4394              	.LVL420:
2707:./Library/stm32f4xx_tim.c **** }
 4395              		.loc 1 2707 3 view .LVU1404
2707:./Library/stm32f4xx_tim.c **** }
 4396              		.loc 1 2707 7 is_stmt 0 view .LVU1405
 4397 0008 2389     		ldrh	r3, [r4, #8]
 4398 000a 9BB2     		uxth	r3, r3
2707:./Library/stm32f4xx_tim.c **** }
 4399              		.loc 1 2707 14 view .LVU1406
 4400 000c 43F00703 		orr	r3, r3, #7
 4401 0010 2381     		strh	r3, [r4, #8]	@ movhi
2708:./Library/stm32f4xx_tim.c **** 
 4402              		.loc 1 2708 1 view .LVU1407
 4403 0012 10BD     		pop	{r4, pc}
2708:./Library/stm32f4xx_tim.c **** 
 4404              		.loc 1 2708 1 view .LVU1408
 4405              		.cfi_endproc
 4406              	.LFE199:
 4408              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 4409              		.align	1
 4410              		.global	TIM_TIxExternalClockConfig
 4411              		.syntax unified
 4412              		.thumb
 4413              		.thumb_func
 4415              	TIM_TIxExternalClockConfig:
 4416              	.LVL421:
 4417              	.LFB200:
2729:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4418              		.loc 1 2729 1 is_stmt 1 view -0
 4419              		.cfi_startproc
 4420              		@ args = 0, pretend = 0, frame = 0
 4421              		@ frame_needed = 0, uses_anonymous_args = 0
2729:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4422              		.loc 1 2729 1 is_stmt 0 view .LVU1410
 4423 0000 38B5     		push	{r3, r4, r5, lr}
 4424              	.LCFI14:
 4425              		.cfi_def_cfa_offset 16
 4426              		.cfi_offset 3, -16
 4427              		.cfi_offset 4, -12
 4428              		.cfi_offset 5, -8
ARM GAS  /tmp/ccYkkzUL.s 			page 157


 4429              		.cfi_offset 14, -4
 4430 0002 0446     		mov	r4, r0
 4431 0004 0D46     		mov	r5, r1
 4432 0006 1146     		mov	r1, r2
 4433              	.LVL422:
2731:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
 4434              		.loc 1 2731 3 is_stmt 1 view .LVU1411
2732:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
 4435              		.loc 1 2732 3 view .LVU1412
2733:./Library/stm32f4xx_tim.c **** 
 4436              		.loc 1 2733 3 view .LVU1413
2736:./Library/stm32f4xx_tim.c ****   {
 4437              		.loc 1 2736 3 view .LVU1414
2736:./Library/stm32f4xx_tim.c ****   {
 4438              		.loc 1 2736 6 is_stmt 0 view .LVU1415
 4439 0008 602D     		cmp	r5, #96
 4440 000a 0CD0     		beq	.L195
2742:./Library/stm32f4xx_tim.c ****   }
 4441              		.loc 1 2742 5 is_stmt 1 view .LVU1416
 4442 000c 0122     		movs	r2, #1
 4443              	.LVL423:
2742:./Library/stm32f4xx_tim.c ****   }
 4444              		.loc 1 2742 5 is_stmt 0 view .LVU1417
 4445 000e FFF7FEFF 		bl	TI1_Config
 4446              	.LVL424:
 4447              	.L193:
2745:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
 4448              		.loc 1 2745 3 is_stmt 1 view .LVU1418
 4449 0012 2946     		mov	r1, r5
 4450 0014 2046     		mov	r0, r4
 4451 0016 FFF7FEFF 		bl	TIM_SelectInputTrigger
 4452              	.LVL425:
2747:./Library/stm32f4xx_tim.c **** }
 4453              		.loc 1 2747 3 view .LVU1419
2747:./Library/stm32f4xx_tim.c **** }
 4454              		.loc 1 2747 7 is_stmt 0 view .LVU1420
 4455 001a 2389     		ldrh	r3, [r4, #8]
 4456 001c 9BB2     		uxth	r3, r3
2747:./Library/stm32f4xx_tim.c **** }
 4457              		.loc 1 2747 14 view .LVU1421
 4458 001e 43F00703 		orr	r3, r3, #7
 4459 0022 2381     		strh	r3, [r4, #8]	@ movhi
2748:./Library/stm32f4xx_tim.c **** 
 4460              		.loc 1 2748 1 view .LVU1422
 4461 0024 38BD     		pop	{r3, r4, r5, pc}
 4462              	.LVL426:
 4463              	.L195:
2738:./Library/stm32f4xx_tim.c ****   }
 4464              		.loc 1 2738 5 is_stmt 1 view .LVU1423
 4465 0026 0122     		movs	r2, #1
 4466              	.LVL427:
2738:./Library/stm32f4xx_tim.c ****   }
 4467              		.loc 1 2738 5 is_stmt 0 view .LVU1424
 4468 0028 FFF7FEFF 		bl	TI2_Config
 4469              	.LVL428:
2738:./Library/stm32f4xx_tim.c ****   }
 4470              		.loc 1 2738 5 view .LVU1425
ARM GAS  /tmp/ccYkkzUL.s 			page 158


 4471 002c F1E7     		b	.L193
 4472              		.cfi_endproc
 4473              	.LFE200:
 4475              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 4476              		.align	1
 4477              		.global	TIM_SelectOutputTrigger
 4478              		.syntax unified
 4479              		.thumb
 4480              		.thumb_func
 4482              	TIM_SelectOutputTrigger:
 4483              	.LVL429:
 4484              	.LFB204:
2929:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4485              		.loc 1 2929 1 is_stmt 1 view -0
 4486              		.cfi_startproc
 4487              		@ args = 0, pretend = 0, frame = 0
 4488              		@ frame_needed = 0, uses_anonymous_args = 0
 4489              		@ link register save eliminated.
2931:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
 4490              		.loc 1 2931 3 view .LVU1427
2932:./Library/stm32f4xx_tim.c **** 
 4491              		.loc 1 2932 3 view .LVU1428
2935:./Library/stm32f4xx_tim.c ****   /* Select the TRGO source */
 4492              		.loc 1 2935 3 view .LVU1429
2935:./Library/stm32f4xx_tim.c ****   /* Select the TRGO source */
 4493              		.loc 1 2935 7 is_stmt 0 view .LVU1430
 4494 0000 8388     		ldrh	r3, [r0, #4]
 4495 0002 9BB2     		uxth	r3, r3
2935:./Library/stm32f4xx_tim.c ****   /* Select the TRGO source */
 4496              		.loc 1 2935 13 view .LVU1431
 4497 0004 23F07003 		bic	r3, r3, #112
 4498 0008 9BB2     		uxth	r3, r3
 4499 000a 8380     		strh	r3, [r0, #4]	@ movhi
2937:./Library/stm32f4xx_tim.c **** }
 4500              		.loc 1 2937 3 is_stmt 1 view .LVU1432
2937:./Library/stm32f4xx_tim.c **** }
 4501              		.loc 1 2937 7 is_stmt 0 view .LVU1433
 4502 000c 8388     		ldrh	r3, [r0, #4]
 4503 000e 9BB2     		uxth	r3, r3
2937:./Library/stm32f4xx_tim.c **** }
 4504              		.loc 1 2937 13 view .LVU1434
 4505 0010 0B43     		orrs	r3, r3, r1
 4506 0012 8380     		strh	r3, [r0, #4]	@ movhi
2938:./Library/stm32f4xx_tim.c **** 
 4507              		.loc 1 2938 1 view .LVU1435
 4508 0014 7047     		bx	lr
 4509              		.cfi_endproc
 4510              	.LFE204:
 4512              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 4513              		.align	1
 4514              		.global	TIM_SelectSlaveMode
 4515              		.syntax unified
 4516              		.thumb
 4517              		.thumb_func
 4519              	TIM_SelectSlaveMode:
 4520              	.LVL430:
 4521              	.LFB205:
ARM GAS  /tmp/ccYkkzUL.s 			page 159


2953:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4522              		.loc 1 2953 1 is_stmt 1 view -0
 4523              		.cfi_startproc
 4524              		@ args = 0, pretend = 0, frame = 0
 4525              		@ frame_needed = 0, uses_anonymous_args = 0
 4526              		@ link register save eliminated.
2955:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 4527              		.loc 1 2955 3 view .LVU1437
2956:./Library/stm32f4xx_tim.c **** 
 4528              		.loc 1 2956 3 view .LVU1438
2959:./Library/stm32f4xx_tim.c **** 
 4529              		.loc 1 2959 3 view .LVU1439
2959:./Library/stm32f4xx_tim.c **** 
 4530              		.loc 1 2959 7 is_stmt 0 view .LVU1440
 4531 0000 0389     		ldrh	r3, [r0, #8]
 4532 0002 9BB2     		uxth	r3, r3
2959:./Library/stm32f4xx_tim.c **** 
 4533              		.loc 1 2959 14 view .LVU1441
 4534 0004 23F00703 		bic	r3, r3, #7
 4535 0008 9BB2     		uxth	r3, r3
 4536 000a 0381     		strh	r3, [r0, #8]	@ movhi
2962:./Library/stm32f4xx_tim.c **** }
 4537              		.loc 1 2962 3 is_stmt 1 view .LVU1442
2962:./Library/stm32f4xx_tim.c **** }
 4538              		.loc 1 2962 7 is_stmt 0 view .LVU1443
 4539 000c 0389     		ldrh	r3, [r0, #8]
 4540 000e 9BB2     		uxth	r3, r3
2962:./Library/stm32f4xx_tim.c **** }
 4541              		.loc 1 2962 14 view .LVU1444
 4542 0010 0B43     		orrs	r3, r3, r1
 4543 0012 0381     		strh	r3, [r0, #8]	@ movhi
2963:./Library/stm32f4xx_tim.c **** 
 4544              		.loc 1 2963 1 view .LVU1445
 4545 0014 7047     		bx	lr
 4546              		.cfi_endproc
 4547              	.LFE205:
 4549              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 4550              		.align	1
 4551              		.global	TIM_SelectMasterSlaveMode
 4552              		.syntax unified
 4553              		.thumb
 4554              		.thumb_func
 4556              	TIM_SelectMasterSlaveMode:
 4557              	.LVL431:
 4558              	.LFB206:
2976:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4559              		.loc 1 2976 1 is_stmt 1 view -0
 4560              		.cfi_startproc
 4561              		@ args = 0, pretend = 0, frame = 0
 4562              		@ frame_needed = 0, uses_anonymous_args = 0
 4563              		@ link register save eliminated.
2978:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
 4564              		.loc 1 2978 3 view .LVU1447
2979:./Library/stm32f4xx_tim.c **** 
 4565              		.loc 1 2979 3 view .LVU1448
2982:./Library/stm32f4xx_tim.c ****   
 4566              		.loc 1 2982 3 view .LVU1449
ARM GAS  /tmp/ccYkkzUL.s 			page 160


2982:./Library/stm32f4xx_tim.c ****   
 4567              		.loc 1 2982 7 is_stmt 0 view .LVU1450
 4568 0000 0389     		ldrh	r3, [r0, #8]
 4569 0002 9BB2     		uxth	r3, r3
2982:./Library/stm32f4xx_tim.c ****   
 4570              		.loc 1 2982 14 view .LVU1451
 4571 0004 23F08003 		bic	r3, r3, #128
 4572 0008 9BB2     		uxth	r3, r3
 4573 000a 0381     		strh	r3, [r0, #8]	@ movhi
2985:./Library/stm32f4xx_tim.c **** }
 4574              		.loc 1 2985 3 is_stmt 1 view .LVU1452
2985:./Library/stm32f4xx_tim.c **** }
 4575              		.loc 1 2985 7 is_stmt 0 view .LVU1453
 4576 000c 0389     		ldrh	r3, [r0, #8]
 4577 000e 9BB2     		uxth	r3, r3
2985:./Library/stm32f4xx_tim.c **** }
 4578              		.loc 1 2985 14 view .LVU1454
 4579 0010 0B43     		orrs	r3, r3, r1
 4580 0012 0381     		strh	r3, [r0, #8]	@ movhi
2986:./Library/stm32f4xx_tim.c **** 
 4581              		.loc 1 2986 1 view .LVU1455
 4582 0014 7047     		bx	lr
 4583              		.cfi_endproc
 4584              	.LFE206:
 4586              		.section	.text.TIM_ETRConfig,"ax",%progbits
 4587              		.align	1
 4588              		.global	TIM_ETRConfig
 4589              		.syntax unified
 4590              		.thumb
 4591              		.thumb_func
 4593              	TIM_ETRConfig:
 4594              	.LVL432:
 4595              	.LFB207:
3007:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4596              		.loc 1 3007 1 is_stmt 1 view -0
 4597              		.cfi_startproc
 4598              		@ args = 0, pretend = 0, frame = 0
 4599              		@ frame_needed = 0, uses_anonymous_args = 0
 4600              		@ link register save eliminated.
3008:./Library/stm32f4xx_tim.c **** 
 4601              		.loc 1 3008 3 view .LVU1457
3011:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 4602              		.loc 1 3011 3 view .LVU1458
3012:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 4603              		.loc 1 3012 3 view .LVU1459
3013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 4604              		.loc 1 3013 3 view .LVU1460
3014:./Library/stm32f4xx_tim.c **** 
 4605              		.loc 1 3014 3 view .LVU1461
3016:./Library/stm32f4xx_tim.c **** 
 4606              		.loc 1 3016 3 view .LVU1462
3016:./Library/stm32f4xx_tim.c **** 
 4607              		.loc 1 3016 11 is_stmt 0 view .LVU1463
 4608 0000 B0F808C0 		ldrh	ip, [r0, #8]
 4609              	.LVL433:
3019:./Library/stm32f4xx_tim.c **** 
 4610              		.loc 1 3019 3 is_stmt 1 view .LVU1464
ARM GAS  /tmp/ccYkkzUL.s 			page 161


3019:./Library/stm32f4xx_tim.c **** 
 4611              		.loc 1 3019 11 is_stmt 0 view .LVU1465
 4612 0004 5FFA8CFC 		uxtb	ip, ip
 4613              	.LVL434:
3022:./Library/stm32f4xx_tim.c **** 
 4614              		.loc 1 3022 3 is_stmt 1 view .LVU1466
3022:./Library/stm32f4xx_tim.c **** 
 4615              		.loc 1 3022 79 is_stmt 0 view .LVU1467
 4616 0008 1B02     		lsls	r3, r3, #8
 4617              	.LVL435:
3022:./Library/stm32f4xx_tim.c **** 
 4618              		.loc 1 3022 79 view .LVU1468
 4619 000a 9BB2     		uxth	r3, r3
3022:./Library/stm32f4xx_tim.c **** 
 4620              		.loc 1 3022 47 view .LVU1469
 4621 000c 1343     		orrs	r3, r3, r2
3022:./Library/stm32f4xx_tim.c **** 
 4622              		.loc 1 3022 14 view .LVU1470
 4623 000e 0B43     		orrs	r3, r3, r1
3022:./Library/stm32f4xx_tim.c **** 
 4624              		.loc 1 3022 11 view .LVU1471
 4625 0010 43EA0C03 		orr	r3, r3, ip
 4626              	.LVL436:
3025:./Library/stm32f4xx_tim.c **** }
 4627              		.loc 1 3025 3 is_stmt 1 view .LVU1472
3025:./Library/stm32f4xx_tim.c **** }
 4628              		.loc 1 3025 14 is_stmt 0 view .LVU1473
 4629 0014 0381     		strh	r3, [r0, #8]	@ movhi
3026:./Library/stm32f4xx_tim.c **** /**
 4630              		.loc 1 3026 1 view .LVU1474
 4631 0016 7047     		bx	lr
 4632              		.cfi_endproc
 4633              	.LFE207:
 4635              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 4636              		.align	1
 4637              		.global	TIM_ETRClockMode1Config
 4638              		.syntax unified
 4639              		.thumb
 4640              		.thumb_func
 4642              	TIM_ETRClockMode1Config:
 4643              	.LVL437:
 4644              	.LFB201:
2769:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4645              		.loc 1 2769 1 is_stmt 1 view -0
 4646              		.cfi_startproc
 4647              		@ args = 0, pretend = 0, frame = 0
 4648              		@ frame_needed = 0, uses_anonymous_args = 0
2769:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4649              		.loc 1 2769 1 is_stmt 0 view .LVU1476
 4650 0000 10B5     		push	{r4, lr}
 4651              	.LCFI15:
 4652              		.cfi_def_cfa_offset 8
 4653              		.cfi_offset 4, -8
 4654              		.cfi_offset 14, -4
 4655 0002 0446     		mov	r4, r0
2770:./Library/stm32f4xx_tim.c **** 
 4656              		.loc 1 2770 3 is_stmt 1 view .LVU1477
ARM GAS  /tmp/ccYkkzUL.s 			page 162


 4657              	.LVL438:
2773:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 4658              		.loc 1 2773 3 view .LVU1478
2774:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 4659              		.loc 1 2774 3 view .LVU1479
2775:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 4660              		.loc 1 2775 3 view .LVU1480
2776:./Library/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
 4661              		.loc 1 2776 3 view .LVU1481
2778:./Library/stm32f4xx_tim.c ****   
 4662              		.loc 1 2778 3 view .LVU1482
 4663 0004 FFF7FEFF 		bl	TIM_ETRConfig
 4664              	.LVL439:
2781:./Library/stm32f4xx_tim.c **** 
 4665              		.loc 1 2781 3 view .LVU1483
2781:./Library/stm32f4xx_tim.c **** 
 4666              		.loc 1 2781 11 is_stmt 0 view .LVU1484
 4667 0008 2389     		ldrh	r3, [r4, #8]
 4668 000a 9BB2     		uxth	r3, r3
 4669              	.LVL440:
2784:./Library/stm32f4xx_tim.c **** 
 4670              		.loc 1 2784 3 is_stmt 1 view .LVU1485
2787:./Library/stm32f4xx_tim.c **** 
 4671              		.loc 1 2787 3 view .LVU1486
2790:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 4672              		.loc 1 2790 3 view .LVU1487
2791:./Library/stm32f4xx_tim.c **** 
 4673              		.loc 1 2791 3 view .LVU1488
2791:./Library/stm32f4xx_tim.c **** 
 4674              		.loc 1 2791 11 is_stmt 0 view .LVU1489
 4675 000c 43F07703 		orr	r3, r3, #119
 4676              	.LVL441:
2794:./Library/stm32f4xx_tim.c **** }
 4677              		.loc 1 2794 3 is_stmt 1 view .LVU1490
2794:./Library/stm32f4xx_tim.c **** }
 4678              		.loc 1 2794 14 is_stmt 0 view .LVU1491
 4679 0010 2381     		strh	r3, [r4, #8]	@ movhi
2795:./Library/stm32f4xx_tim.c **** 
 4680              		.loc 1 2795 1 view .LVU1492
 4681 0012 10BD     		pop	{r4, pc}
2795:./Library/stm32f4xx_tim.c **** 
 4682              		.loc 1 2795 1 view .LVU1493
 4683              		.cfi_endproc
 4684              	.LFE201:
 4686              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 4687              		.align	1
 4688              		.global	TIM_ETRClockMode2Config
 4689              		.syntax unified
 4690              		.thumb
 4691              		.thumb_func
 4693              	TIM_ETRClockMode2Config:
 4694              	.LVL442:
 4695              	.LFB202:
2816:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4696              		.loc 1 2816 1 is_stmt 1 view -0
 4697              		.cfi_startproc
 4698              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccYkkzUL.s 			page 163


 4699              		@ frame_needed = 0, uses_anonymous_args = 0
2816:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4700              		.loc 1 2816 1 is_stmt 0 view .LVU1495
 4701 0000 10B5     		push	{r4, lr}
 4702              	.LCFI16:
 4703              		.cfi_def_cfa_offset 8
 4704              		.cfi_offset 4, -8
 4705              		.cfi_offset 14, -4
 4706 0002 0446     		mov	r4, r0
2818:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 4707              		.loc 1 2818 3 is_stmt 1 view .LVU1496
2819:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 4708              		.loc 1 2819 3 view .LVU1497
2820:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 4709              		.loc 1 2820 3 view .LVU1498
2821:./Library/stm32f4xx_tim.c **** 
 4710              		.loc 1 2821 3 view .LVU1499
2824:./Library/stm32f4xx_tim.c **** 
 4711              		.loc 1 2824 3 view .LVU1500
 4712 0004 FFF7FEFF 		bl	TIM_ETRConfig
 4713              	.LVL443:
2827:./Library/stm32f4xx_tim.c **** }
 4714              		.loc 1 2827 3 view .LVU1501
2827:./Library/stm32f4xx_tim.c **** }
 4715              		.loc 1 2827 7 is_stmt 0 view .LVU1502
 4716 0008 2389     		ldrh	r3, [r4, #8]
 4717 000a 9BB2     		uxth	r3, r3
2827:./Library/stm32f4xx_tim.c **** }
 4718              		.loc 1 2827 14 view .LVU1503
 4719 000c 43F48043 		orr	r3, r3, #16384
 4720 0010 2381     		strh	r3, [r4, #8]	@ movhi
2828:./Library/stm32f4xx_tim.c **** /**
 4721              		.loc 1 2828 1 view .LVU1504
 4722 0012 10BD     		pop	{r4, pc}
2828:./Library/stm32f4xx_tim.c **** /**
 4723              		.loc 1 2828 1 view .LVU1505
 4724              		.cfi_endproc
 4725              	.LFE202:
 4727              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 4728              		.align	1
 4729              		.global	TIM_EncoderInterfaceConfig
 4730              		.syntax unified
 4731              		.thumb
 4732              		.thumb_func
 4734              	TIM_EncoderInterfaceConfig:
 4735              	.LVL444:
 4736              	.LFB208:
3065:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4737              		.loc 1 3065 1 is_stmt 1 view -0
 4738              		.cfi_startproc
 4739              		@ args = 0, pretend = 0, frame = 0
 4740              		@ frame_needed = 0, uses_anonymous_args = 0
3065:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4741              		.loc 1 3065 1 is_stmt 0 view .LVU1507
 4742 0000 10B5     		push	{r4, lr}
 4743              	.LCFI17:
 4744              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccYkkzUL.s 			page 164


 4745              		.cfi_offset 4, -8
 4746              		.cfi_offset 14, -4
3066:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 4747              		.loc 1 3066 3 is_stmt 1 view .LVU1508
 4748              	.LVL445:
3067:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 4749              		.loc 1 3067 3 view .LVU1509
3068:./Library/stm32f4xx_tim.c ****     
 4750              		.loc 1 3068 3 view .LVU1510
3071:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
 4751              		.loc 1 3071 3 view .LVU1511
3072:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
 4752              		.loc 1 3072 3 view .LVU1512
3073:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
 4753              		.loc 1 3073 3 view .LVU1513
3074:./Library/stm32f4xx_tim.c **** 
 4754              		.loc 1 3074 3 view .LVU1514
3077:./Library/stm32f4xx_tim.c **** 
 4755              		.loc 1 3077 3 view .LVU1515
3077:./Library/stm32f4xx_tim.c **** 
 4756              		.loc 1 3077 11 is_stmt 0 view .LVU1516
 4757 0002 0489     		ldrh	r4, [r0, #8]
 4758 0004 A4B2     		uxth	r4, r4
 4759              	.LVL446:
3080:./Library/stm32f4xx_tim.c **** 
 4760              		.loc 1 3080 3 is_stmt 1 view .LVU1517
3080:./Library/stm32f4xx_tim.c **** 
 4761              		.loc 1 3080 12 is_stmt 0 view .LVU1518
 4762 0006 B0F818C0 		ldrh	ip, [r0, #24]
 4763 000a 1FFA8CFC 		uxth	ip, ip
 4764              	.LVL447:
3083:./Library/stm32f4xx_tim.c **** 
 4765              		.loc 1 3083 3 is_stmt 1 view .LVU1519
3083:./Library/stm32f4xx_tim.c **** 
 4766              		.loc 1 3083 11 is_stmt 0 view .LVU1520
 4767 000e B0F820E0 		ldrh	lr, [r0, #32]
 4768 0012 1FFA8EFE 		uxth	lr, lr
 4769              	.LVL448:
3086:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 4770              		.loc 1 3086 3 is_stmt 1 view .LVU1521
3086:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 4771              		.loc 1 3086 11 is_stmt 0 view .LVU1522
 4772 0016 24F00704 		bic	r4, r4, #7
 4773              	.LVL449:
3087:./Library/stm32f4xx_tim.c **** 
 4774              		.loc 1 3087 3 is_stmt 1 view .LVU1523
3087:./Library/stm32f4xx_tim.c **** 
 4775              		.loc 1 3087 11 is_stmt 0 view .LVU1524
 4776 001a 0C43     		orrs	r4, r4, r1
 4777              	.LVL450:
3090:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 4778              		.loc 1 3090 3 is_stmt 1 view .LVU1525
3090:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 4779              		.loc 1 3090 12 is_stmt 0 view .LVU1526
 4780 001c 2CF4407C 		bic	ip, ip, #768
 4781              	.LVL451:
3090:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
ARM GAS  /tmp/ccYkkzUL.s 			page 165


 4782              		.loc 1 3090 12 view .LVU1527
 4783 0020 2CF0030C 		bic	ip, ip, #3
 4784              	.LVL452:
3091:./Library/stm32f4xx_tim.c **** 
 4785              		.loc 1 3091 3 is_stmt 1 view .LVU1528
3091:./Library/stm32f4xx_tim.c **** 
 4786              		.loc 1 3091 12 is_stmt 0 view .LVU1529
 4787 0024 4CF4807C 		orr	ip, ip, #256
 4788              	.LVL453:
3091:./Library/stm32f4xx_tim.c **** 
 4789              		.loc 1 3091 12 view .LVU1530
 4790 0028 4CF0010C 		orr	ip, ip, #1
 4791              	.LVL454:
3094:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 4792              		.loc 1 3094 3 is_stmt 1 view .LVU1531
3094:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 4793              		.loc 1 3094 11 is_stmt 0 view .LVU1532
 4794 002c 2EF0220E 		bic	lr, lr, #34
 4795              	.LVL455:
3095:./Library/stm32f4xx_tim.c **** 
 4796              		.loc 1 3095 3 is_stmt 1 view .LVU1533
3095:./Library/stm32f4xx_tim.c **** 
 4797              		.loc 1 3095 43 is_stmt 0 view .LVU1534
 4798 0030 1B01     		lsls	r3, r3, #4
 4799              	.LVL456:
3095:./Library/stm32f4xx_tim.c **** 
 4800              		.loc 1 3095 43 view .LVU1535
 4801 0032 9BB2     		uxth	r3, r3
3095:./Library/stm32f4xx_tim.c **** 
 4802              		.loc 1 3095 14 view .LVU1536
 4803 0034 1343     		orrs	r3, r3, r2
3095:./Library/stm32f4xx_tim.c **** 
 4804              		.loc 1 3095 11 view .LVU1537
 4805 0036 4EEA030E 		orr	lr, lr, r3
 4806              	.LVL457:
3098:./Library/stm32f4xx_tim.c **** 
 4807              		.loc 1 3098 3 is_stmt 1 view .LVU1538
3098:./Library/stm32f4xx_tim.c **** 
 4808              		.loc 1 3098 14 is_stmt 0 view .LVU1539
 4809 003a 0481     		strh	r4, [r0, #8]	@ movhi
3101:./Library/stm32f4xx_tim.c **** 
 4810              		.loc 1 3101 3 is_stmt 1 view .LVU1540
3101:./Library/stm32f4xx_tim.c **** 
 4811              		.loc 1 3101 15 is_stmt 0 view .LVU1541
 4812 003c A0F818C0 		strh	ip, [r0, #24]	@ movhi
3104:./Library/stm32f4xx_tim.c **** }
 4813              		.loc 1 3104 3 is_stmt 1 view .LVU1542
3104:./Library/stm32f4xx_tim.c **** }
 4814              		.loc 1 3104 14 is_stmt 0 view .LVU1543
 4815 0040 A0F820E0 		strh	lr, [r0, #32]	@ movhi
3105:./Library/stm32f4xx_tim.c **** 
 4816              		.loc 1 3105 1 view .LVU1544
 4817 0044 10BD     		pop	{r4, pc}
3105:./Library/stm32f4xx_tim.c **** 
 4818              		.loc 1 3105 1 view .LVU1545
 4819              		.cfi_endproc
 4820              	.LFE208:
ARM GAS  /tmp/ccYkkzUL.s 			page 166


 4822              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 4823              		.align	1
 4824              		.global	TIM_SelectHallSensor
 4825              		.syntax unified
 4826              		.thumb
 4827              		.thumb_func
 4829              	TIM_SelectHallSensor:
 4830              	.LVL458:
 4831              	.LFB209:
3116:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4832              		.loc 1 3116 1 is_stmt 1 view -0
 4833              		.cfi_startproc
 4834              		@ args = 0, pretend = 0, frame = 0
 4835              		@ frame_needed = 0, uses_anonymous_args = 0
 4836              		@ link register save eliminated.
3118:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4837              		.loc 1 3118 3 view .LVU1547
3119:./Library/stm32f4xx_tim.c **** 
 4838              		.loc 1 3119 3 view .LVU1548
3121:./Library/stm32f4xx_tim.c ****   {
 4839              		.loc 1 3121 3 view .LVU1549
3121:./Library/stm32f4xx_tim.c ****   {
 4840              		.loc 1 3121 6 is_stmt 0 view .LVU1550
 4841 0000 29B1     		cbz	r1, .L207
3124:./Library/stm32f4xx_tim.c ****   }
 4842              		.loc 1 3124 5 is_stmt 1 view .LVU1551
3124:./Library/stm32f4xx_tim.c ****   }
 4843              		.loc 1 3124 9 is_stmt 0 view .LVU1552
 4844 0002 8388     		ldrh	r3, [r0, #4]
 4845 0004 9BB2     		uxth	r3, r3
3124:./Library/stm32f4xx_tim.c ****   }
 4846              		.loc 1 3124 15 view .LVU1553
 4847 0006 43F08003 		orr	r3, r3, #128
 4848 000a 8380     		strh	r3, [r0, #4]	@ movhi
 4849 000c 7047     		bx	lr
 4850              	.L207:
3129:./Library/stm32f4xx_tim.c ****   }
 4851              		.loc 1 3129 5 is_stmt 1 view .LVU1554
3129:./Library/stm32f4xx_tim.c ****   }
 4852              		.loc 1 3129 9 is_stmt 0 view .LVU1555
 4853 000e 8388     		ldrh	r3, [r0, #4]
 4854 0010 9BB2     		uxth	r3, r3
3129:./Library/stm32f4xx_tim.c ****   }
 4855              		.loc 1 3129 15 view .LVU1556
 4856 0012 23F08003 		bic	r3, r3, #128
 4857 0016 9BB2     		uxth	r3, r3
 4858 0018 8380     		strh	r3, [r0, #4]	@ movhi
3131:./Library/stm32f4xx_tim.c **** /**
 4859              		.loc 1 3131 1 view .LVU1557
 4860 001a 7047     		bx	lr
 4861              		.cfi_endproc
 4862              	.LFE209:
 4864              		.section	.text.TIM_RemapConfig,"ax",%progbits
 4865              		.align	1
 4866              		.global	TIM_RemapConfig
 4867              		.syntax unified
 4868              		.thumb
ARM GAS  /tmp/ccYkkzUL.s 			page 167


 4869              		.thumb_func
 4871              	TIM_RemapConfig:
 4872              	.LVL459:
 4873              	.LFB210:
3167:./Library/stm32f4xx_tim.c ****  /* Check the parameters */
 4874              		.loc 1 3167 1 is_stmt 1 view -0
 4875              		.cfi_startproc
 4876              		@ args = 0, pretend = 0, frame = 0
 4877              		@ frame_needed = 0, uses_anonymous_args = 0
 4878              		@ link register save eliminated.
3169:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
 4879              		.loc 1 3169 3 view .LVU1559
3170:./Library/stm32f4xx_tim.c **** 
 4880              		.loc 1 3170 3 view .LVU1560
3173:./Library/stm32f4xx_tim.c **** }
 4881              		.loc 1 3173 3 view .LVU1561
3173:./Library/stm32f4xx_tim.c **** }
 4882              		.loc 1 3173 12 is_stmt 0 view .LVU1562
 4883 0000 A0F85010 		strh	r1, [r0, #80]	@ movhi
3174:./Library/stm32f4xx_tim.c **** /**
 4884              		.loc 1 3174 1 view .LVU1563
 4885 0004 7047     		bx	lr
 4886              		.cfi_endproc
 4887              	.LFE210:
 4889              		.text
 4890              	.Letext0:
 4891              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 4892              		.file 3 "./CORE/stm32f4xx.h"
 4893              		.file 4 "./Library/stm32f4xx_tim.h"
 4894              		.file 5 "./Library/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccYkkzUL.s 			page 168


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_tim.c
     /tmp/ccYkkzUL.s:21     .text.TI1_Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:26     .text.TI1_Config:0000000000000000 TI1_Config
     /tmp/ccYkkzUL.s:96     .text.TI2_Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:101    .text.TI2_Config:0000000000000000 TI2_Config
     /tmp/ccYkkzUL.s:188    .text.TI3_Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:193    .text.TI3_Config:0000000000000000 TI3_Config
     /tmp/ccYkkzUL.s:270    .text.TI4_Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:275    .text.TI4_Config:0000000000000000 TI4_Config
     /tmp/ccYkkzUL.s:365    .text.TIM_DeInit:0000000000000000 $t
     /tmp/ccYkkzUL.s:371    .text.TIM_DeInit:0000000000000000 TIM_DeInit
     /tmp/ccYkkzUL.s:668    .text.TIM_DeInit:0000000000000164 $d
     /tmp/ccYkkzUL.s:685    .text.TIM_TimeBaseInit:0000000000000000 $t
     /tmp/ccYkkzUL.s:691    .text.TIM_TimeBaseInit:0000000000000000 TIM_TimeBaseInit
     /tmp/ccYkkzUL.s:807    .text.TIM_TimeBaseInit:0000000000000074 $d
     /tmp/ccYkkzUL.s:813    .text.TIM_TimeBaseStructInit:0000000000000000 $t
     /tmp/ccYkkzUL.s:819    .text.TIM_TimeBaseStructInit:0000000000000000 TIM_TimeBaseStructInit
     /tmp/ccYkkzUL.s:850    .text.TIM_PrescalerConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:856    .text.TIM_PrescalerConfig:0000000000000000 TIM_PrescalerConfig
     /tmp/ccYkkzUL.s:878    .text.TIM_CounterModeConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:884    .text.TIM_CounterModeConfig:0000000000000000 TIM_CounterModeConfig
     /tmp/ccYkkzUL.s:917    .text.TIM_SetCounter:0000000000000000 $t
     /tmp/ccYkkzUL.s:923    .text.TIM_SetCounter:0000000000000000 TIM_SetCounter
     /tmp/ccYkkzUL.s:941    .text.TIM_SetAutoreload:0000000000000000 $t
     /tmp/ccYkkzUL.s:947    .text.TIM_SetAutoreload:0000000000000000 TIM_SetAutoreload
     /tmp/ccYkkzUL.s:965    .text.TIM_GetCounter:0000000000000000 $t
     /tmp/ccYkkzUL.s:971    .text.TIM_GetCounter:0000000000000000 TIM_GetCounter
     /tmp/ccYkkzUL.s:990    .text.TIM_GetPrescaler:0000000000000000 $t
     /tmp/ccYkkzUL.s:996    .text.TIM_GetPrescaler:0000000000000000 TIM_GetPrescaler
     /tmp/ccYkkzUL.s:1016   .text.TIM_UpdateDisableConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:1022   .text.TIM_UpdateDisableConfig:0000000000000000 TIM_UpdateDisableConfig
     /tmp/ccYkkzUL.s:1058   .text.TIM_UpdateRequestConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:1064   .text.TIM_UpdateRequestConfig:0000000000000000 TIM_UpdateRequestConfig
     /tmp/ccYkkzUL.s:1100   .text.TIM_ARRPreloadConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:1106   .text.TIM_ARRPreloadConfig:0000000000000000 TIM_ARRPreloadConfig
     /tmp/ccYkkzUL.s:1142   .text.TIM_SelectOnePulseMode:0000000000000000 $t
     /tmp/ccYkkzUL.s:1148   .text.TIM_SelectOnePulseMode:0000000000000000 TIM_SelectOnePulseMode
     /tmp/ccYkkzUL.s:1179   .text.TIM_SetClockDivision:0000000000000000 $t
     /tmp/ccYkkzUL.s:1185   .text.TIM_SetClockDivision:0000000000000000 TIM_SetClockDivision
     /tmp/ccYkkzUL.s:1216   .text.TIM_Cmd:0000000000000000 $t
     /tmp/ccYkkzUL.s:1222   .text.TIM_Cmd:0000000000000000 TIM_Cmd
     /tmp/ccYkkzUL.s:1258   .text.TIM_OC1Init:0000000000000000 $t
     /tmp/ccYkkzUL.s:1264   .text.TIM_OC1Init:0000000000000000 TIM_OC1Init
     /tmp/ccYkkzUL.s:1406   .text.TIM_OC1Init:0000000000000078 $d
     /tmp/ccYkkzUL.s:1411   .text.TIM_OC2Init:0000000000000000 $t
     /tmp/ccYkkzUL.s:1417   .text.TIM_OC2Init:0000000000000000 TIM_OC2Init
     /tmp/ccYkkzUL.s:1577   .text.TIM_OC2Init:0000000000000094 $d
     /tmp/ccYkkzUL.s:1582   .text.TIM_OC3Init:0000000000000000 $t
     /tmp/ccYkkzUL.s:1588   .text.TIM_OC3Init:0000000000000000 TIM_OC3Init
     /tmp/ccYkkzUL.s:1745   .text.TIM_OC3Init:0000000000000090 $d
     /tmp/ccYkkzUL.s:1750   .text.TIM_OC4Init:0000000000000000 $t
     /tmp/ccYkkzUL.s:1756   .text.TIM_OC4Init:0000000000000000 TIM_OC4Init
     /tmp/ccYkkzUL.s:1880   .text.TIM_OC4Init:0000000000000078 $d
     /tmp/ccYkkzUL.s:1885   .text.TIM_OCStructInit:0000000000000000 $t
     /tmp/ccYkkzUL.s:1891   .text.TIM_OCStructInit:0000000000000000 TIM_OCStructInit
     /tmp/ccYkkzUL.s:1930   .text.TIM_SelectOCxM:0000000000000000 $t
ARM GAS  /tmp/ccYkkzUL.s 			page 169


     /tmp/ccYkkzUL.s:1936   .text.TIM_SelectOCxM:0000000000000000 TIM_SelectOCxM
     /tmp/ccYkkzUL.s:2036   .text.TIM_SetCompare1:0000000000000000 $t
     /tmp/ccYkkzUL.s:2042   .text.TIM_SetCompare1:0000000000000000 TIM_SetCompare1
     /tmp/ccYkkzUL.s:2060   .text.TIM_SetCompare2:0000000000000000 $t
     /tmp/ccYkkzUL.s:2066   .text.TIM_SetCompare2:0000000000000000 TIM_SetCompare2
     /tmp/ccYkkzUL.s:2084   .text.TIM_SetCompare3:0000000000000000 $t
     /tmp/ccYkkzUL.s:2090   .text.TIM_SetCompare3:0000000000000000 TIM_SetCompare3
     /tmp/ccYkkzUL.s:2108   .text.TIM_SetCompare4:0000000000000000 $t
     /tmp/ccYkkzUL.s:2114   .text.TIM_SetCompare4:0000000000000000 TIM_SetCompare4
     /tmp/ccYkkzUL.s:2132   .text.TIM_ForcedOC1Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:2138   .text.TIM_ForcedOC1Config:0000000000000000 TIM_ForcedOC1Config
     /tmp/ccYkkzUL.s:2171   .text.TIM_ForcedOC2Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:2177   .text.TIM_ForcedOC2Config:0000000000000000 TIM_ForcedOC2Config
     /tmp/ccYkkzUL.s:2215   .text.TIM_ForcedOC3Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:2221   .text.TIM_ForcedOC3Config:0000000000000000 TIM_ForcedOC3Config
     /tmp/ccYkkzUL.s:2254   .text.TIM_ForcedOC4Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:2260   .text.TIM_ForcedOC4Config:0000000000000000 TIM_ForcedOC4Config
     /tmp/ccYkkzUL.s:2298   .text.TIM_OC1PreloadConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2304   .text.TIM_OC1PreloadConfig:0000000000000000 TIM_OC1PreloadConfig
     /tmp/ccYkkzUL.s:2337   .text.TIM_OC2PreloadConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2343   .text.TIM_OC2PreloadConfig:0000000000000000 TIM_OC2PreloadConfig
     /tmp/ccYkkzUL.s:2381   .text.TIM_OC3PreloadConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2387   .text.TIM_OC3PreloadConfig:0000000000000000 TIM_OC3PreloadConfig
     /tmp/ccYkkzUL.s:2420   .text.TIM_OC4PreloadConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2426   .text.TIM_OC4PreloadConfig:0000000000000000 TIM_OC4PreloadConfig
     /tmp/ccYkkzUL.s:2464   .text.TIM_OC1FastConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2470   .text.TIM_OC1FastConfig:0000000000000000 TIM_OC1FastConfig
     /tmp/ccYkkzUL.s:2503   .text.TIM_OC2FastConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2509   .text.TIM_OC2FastConfig:0000000000000000 TIM_OC2FastConfig
     /tmp/ccYkkzUL.s:2547   .text.TIM_OC3FastConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2553   .text.TIM_OC3FastConfig:0000000000000000 TIM_OC3FastConfig
     /tmp/ccYkkzUL.s:2586   .text.TIM_OC4FastConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2592   .text.TIM_OC4FastConfig:0000000000000000 TIM_OC4FastConfig
     /tmp/ccYkkzUL.s:2630   .text.TIM_ClearOC1Ref:0000000000000000 $t
     /tmp/ccYkkzUL.s:2636   .text.TIM_ClearOC1Ref:0000000000000000 TIM_ClearOC1Ref
     /tmp/ccYkkzUL.s:2669   .text.TIM_ClearOC2Ref:0000000000000000 $t
     /tmp/ccYkkzUL.s:2675   .text.TIM_ClearOC2Ref:0000000000000000 TIM_ClearOC2Ref
     /tmp/ccYkkzUL.s:2712   .text.TIM_ClearOC3Ref:0000000000000000 $t
     /tmp/ccYkkzUL.s:2718   .text.TIM_ClearOC3Ref:0000000000000000 TIM_ClearOC3Ref
     /tmp/ccYkkzUL.s:2751   .text.TIM_ClearOC4Ref:0000000000000000 $t
     /tmp/ccYkkzUL.s:2757   .text.TIM_ClearOC4Ref:0000000000000000 TIM_ClearOC4Ref
     /tmp/ccYkkzUL.s:2794   .text.TIM_OC1PolarityConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2800   .text.TIM_OC1PolarityConfig:0000000000000000 TIM_OC1PolarityConfig
     /tmp/ccYkkzUL.s:2833   .text.TIM_OC1NPolarityConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2839   .text.TIM_OC1NPolarityConfig:0000000000000000 TIM_OC1NPolarityConfig
     /tmp/ccYkkzUL.s:2872   .text.TIM_OC2PolarityConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2878   .text.TIM_OC2PolarityConfig:0000000000000000 TIM_OC2PolarityConfig
     /tmp/ccYkkzUL.s:2916   .text.TIM_OC2NPolarityConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2922   .text.TIM_OC2NPolarityConfig:0000000000000000 TIM_OC2NPolarityConfig
     /tmp/ccYkkzUL.s:2960   .text.TIM_OC3PolarityConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:2966   .text.TIM_OC3PolarityConfig:0000000000000000 TIM_OC3PolarityConfig
     /tmp/ccYkkzUL.s:3004   .text.TIM_OC3NPolarityConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:3010   .text.TIM_OC3NPolarityConfig:0000000000000000 TIM_OC3NPolarityConfig
     /tmp/ccYkkzUL.s:3048   .text.TIM_OC4PolarityConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:3054   .text.TIM_OC4PolarityConfig:0000000000000000 TIM_OC4PolarityConfig
     /tmp/ccYkkzUL.s:3092   .text.TIM_CCxCmd:0000000000000000 $t
     /tmp/ccYkkzUL.s:3098   .text.TIM_CCxCmd:0000000000000000 TIM_CCxCmd
ARM GAS  /tmp/ccYkkzUL.s 			page 170


     /tmp/ccYkkzUL.s:3147   .text.TIM_CCxNCmd:0000000000000000 $t
     /tmp/ccYkkzUL.s:3153   .text.TIM_CCxNCmd:0000000000000000 TIM_CCxNCmd
     /tmp/ccYkkzUL.s:3202   .text.TIM_ICStructInit:0000000000000000 $t
     /tmp/ccYkkzUL.s:3208   .text.TIM_ICStructInit:0000000000000000 TIM_ICStructInit
     /tmp/ccYkkzUL.s:3239   .text.TIM_GetCapture1:0000000000000000 $t
     /tmp/ccYkkzUL.s:3245   .text.TIM_GetCapture1:0000000000000000 TIM_GetCapture1
     /tmp/ccYkkzUL.s:3264   .text.TIM_GetCapture2:0000000000000000 $t
     /tmp/ccYkkzUL.s:3270   .text.TIM_GetCapture2:0000000000000000 TIM_GetCapture2
     /tmp/ccYkkzUL.s:3289   .text.TIM_GetCapture3:0000000000000000 $t
     /tmp/ccYkkzUL.s:3295   .text.TIM_GetCapture3:0000000000000000 TIM_GetCapture3
     /tmp/ccYkkzUL.s:3314   .text.TIM_GetCapture4:0000000000000000 $t
     /tmp/ccYkkzUL.s:3320   .text.TIM_GetCapture4:0000000000000000 TIM_GetCapture4
     /tmp/ccYkkzUL.s:3339   .text.TIM_SetIC1Prescaler:0000000000000000 $t
     /tmp/ccYkkzUL.s:3345   .text.TIM_SetIC1Prescaler:0000000000000000 TIM_SetIC1Prescaler
     /tmp/ccYkkzUL.s:3376   .text.TIM_SetIC2Prescaler:0000000000000000 $t
     /tmp/ccYkkzUL.s:3382   .text.TIM_SetIC2Prescaler:0000000000000000 TIM_SetIC2Prescaler
     /tmp/ccYkkzUL.s:3418   .text.TIM_PWMIConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:3424   .text.TIM_PWMIConfig:0000000000000000 TIM_PWMIConfig
     /tmp/ccYkkzUL.s:3541   .text.TIM_SetIC3Prescaler:0000000000000000 $t
     /tmp/ccYkkzUL.s:3547   .text.TIM_SetIC3Prescaler:0000000000000000 TIM_SetIC3Prescaler
     /tmp/ccYkkzUL.s:3578   .text.TIM_SetIC4Prescaler:0000000000000000 $t
     /tmp/ccYkkzUL.s:3584   .text.TIM_SetIC4Prescaler:0000000000000000 TIM_SetIC4Prescaler
     /tmp/ccYkkzUL.s:3620   .text.TIM_ICInit:0000000000000000 $t
     /tmp/ccYkkzUL.s:3626   .text.TIM_ICInit:0000000000000000 TIM_ICInit
     /tmp/ccYkkzUL.s:3732   .text.TIM_BDTRConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:3738   .text.TIM_BDTRConfig:0000000000000000 TIM_BDTRConfig
     /tmp/ccYkkzUL.s:3791   .text.TIM_BDTRStructInit:0000000000000000 $t
     /tmp/ccYkkzUL.s:3797   .text.TIM_BDTRStructInit:0000000000000000 TIM_BDTRStructInit
     /tmp/ccYkkzUL.s:3833   .text.TIM_CtrlPWMOutputs:0000000000000000 $t
     /tmp/ccYkkzUL.s:3839   .text.TIM_CtrlPWMOutputs:0000000000000000 TIM_CtrlPWMOutputs
     /tmp/ccYkkzUL.s:3874   .text.TIM_SelectCOM:0000000000000000 $t
     /tmp/ccYkkzUL.s:3880   .text.TIM_SelectCOM:0000000000000000 TIM_SelectCOM
     /tmp/ccYkkzUL.s:3916   .text.TIM_CCPreloadControl:0000000000000000 $t
     /tmp/ccYkkzUL.s:3922   .text.TIM_CCPreloadControl:0000000000000000 TIM_CCPreloadControl
     /tmp/ccYkkzUL.s:3958   .text.TIM_ITConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:3964   .text.TIM_ITConfig:0000000000000000 TIM_ITConfig
     /tmp/ccYkkzUL.s:4004   .text.TIM_GenerateEvent:0000000000000000 $t
     /tmp/ccYkkzUL.s:4010   .text.TIM_GenerateEvent:0000000000000000 TIM_GenerateEvent
     /tmp/ccYkkzUL.s:4029   .text.TIM_GetFlagStatus:0000000000000000 $t
     /tmp/ccYkkzUL.s:4035   .text.TIM_GetFlagStatus:0000000000000000 TIM_GetFlagStatus
     /tmp/ccYkkzUL.s:4069   .text.TIM_ClearFlag:0000000000000000 $t
     /tmp/ccYkkzUL.s:4075   .text.TIM_ClearFlag:0000000000000000 TIM_ClearFlag
     /tmp/ccYkkzUL.s:4098   .text.TIM_GetITStatus:0000000000000000 $t
     /tmp/ccYkkzUL.s:4104   .text.TIM_GetITStatus:0000000000000000 TIM_GetITStatus
     /tmp/ccYkkzUL.s:4156   .text.TIM_ClearITPendingBit:0000000000000000 $t
     /tmp/ccYkkzUL.s:4162   .text.TIM_ClearITPendingBit:0000000000000000 TIM_ClearITPendingBit
     /tmp/ccYkkzUL.s:4185   .text.TIM_DMAConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:4191   .text.TIM_DMAConfig:0000000000000000 TIM_DMAConfig
     /tmp/ccYkkzUL.s:4214   .text.TIM_DMACmd:0000000000000000 $t
     /tmp/ccYkkzUL.s:4220   .text.TIM_DMACmd:0000000000000000 TIM_DMACmd
     /tmp/ccYkkzUL.s:4260   .text.TIM_SelectCCDMA:0000000000000000 $t
     /tmp/ccYkkzUL.s:4266   .text.TIM_SelectCCDMA:0000000000000000 TIM_SelectCCDMA
     /tmp/ccYkkzUL.s:4302   .text.TIM_InternalClockConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:4308   .text.TIM_InternalClockConfig:0000000000000000 TIM_InternalClockConfig
     /tmp/ccYkkzUL.s:4331   .text.TIM_SelectInputTrigger:0000000000000000 $t
     /tmp/ccYkkzUL.s:4337   .text.TIM_SelectInputTrigger:0000000000000000 TIM_SelectInputTrigger
     /tmp/ccYkkzUL.s:4370   .text.TIM_ITRxExternalClockConfig:0000000000000000 $t
ARM GAS  /tmp/ccYkkzUL.s 			page 171


     /tmp/ccYkkzUL.s:4376   .text.TIM_ITRxExternalClockConfig:0000000000000000 TIM_ITRxExternalClockConfig
     /tmp/ccYkkzUL.s:4409   .text.TIM_TIxExternalClockConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:4415   .text.TIM_TIxExternalClockConfig:0000000000000000 TIM_TIxExternalClockConfig
     /tmp/ccYkkzUL.s:4476   .text.TIM_SelectOutputTrigger:0000000000000000 $t
     /tmp/ccYkkzUL.s:4482   .text.TIM_SelectOutputTrigger:0000000000000000 TIM_SelectOutputTrigger
     /tmp/ccYkkzUL.s:4513   .text.TIM_SelectSlaveMode:0000000000000000 $t
     /tmp/ccYkkzUL.s:4519   .text.TIM_SelectSlaveMode:0000000000000000 TIM_SelectSlaveMode
     /tmp/ccYkkzUL.s:4550   .text.TIM_SelectMasterSlaveMode:0000000000000000 $t
     /tmp/ccYkkzUL.s:4556   .text.TIM_SelectMasterSlaveMode:0000000000000000 TIM_SelectMasterSlaveMode
     /tmp/ccYkkzUL.s:4587   .text.TIM_ETRConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:4593   .text.TIM_ETRConfig:0000000000000000 TIM_ETRConfig
     /tmp/ccYkkzUL.s:4636   .text.TIM_ETRClockMode1Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:4642   .text.TIM_ETRClockMode1Config:0000000000000000 TIM_ETRClockMode1Config
     /tmp/ccYkkzUL.s:4687   .text.TIM_ETRClockMode2Config:0000000000000000 $t
     /tmp/ccYkkzUL.s:4693   .text.TIM_ETRClockMode2Config:0000000000000000 TIM_ETRClockMode2Config
     /tmp/ccYkkzUL.s:4728   .text.TIM_EncoderInterfaceConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:4734   .text.TIM_EncoderInterfaceConfig:0000000000000000 TIM_EncoderInterfaceConfig
     /tmp/ccYkkzUL.s:4823   .text.TIM_SelectHallSensor:0000000000000000 $t
     /tmp/ccYkkzUL.s:4829   .text.TIM_SelectHallSensor:0000000000000000 TIM_SelectHallSensor
     /tmp/ccYkkzUL.s:4865   .text.TIM_RemapConfig:0000000000000000 $t
     /tmp/ccYkkzUL.s:4871   .text.TIM_RemapConfig:0000000000000000 TIM_RemapConfig

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_APB2PeriphResetCmd
