
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000954                       # Number of seconds simulated
sim_ticks                                   954492500                       # Number of ticks simulated
final_tick                                  954492500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78456                       # Simulator instruction rate (inst/s)
host_op_rate                                   128310                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53603048                       # Simulator tick rate (ticks/s)
host_mem_usage                                4336300                       # Number of bytes of host memory used
host_seconds                                    17.81                       # Real time elapsed on the host
sim_insts                                     1397023                       # Number of instructions simulated
sim_ops                                       2284753                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          127552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           83840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             211392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       127552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        127552                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3303                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          133633318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           87837254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             221470572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     133633318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133633318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         133633318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          87837254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            221470572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 211392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  211392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     954408000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3303                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.455826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.147801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.275566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          303     38.80%     38.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          197     25.22%     64.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           86     11.01%     75.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      7.30%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      4.10%     86.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      2.94%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      2.05%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.92%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52      6.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          781                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     58341250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               120272500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16515000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17663.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36413.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       221.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    221.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2511                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     288951.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1856400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   971520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7068600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19146870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1547520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       119442360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        49564320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        128609520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              366929430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            384.423586                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            908414750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2405500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16428000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    517464250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    129070750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      27196000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    261928000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3798480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1992375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16514820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39197760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1968000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       247125210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        56306880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         45273540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              476714265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            499.442651                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            863399250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2239000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      27336000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    174834000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    146626000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      61518250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    541939250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  631415                       # Number of BP lookups
system.cpu.branchPred.condPredicted            631415                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             59243                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               507926                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   38415                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2268                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          507926                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             252795                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           255131                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        28509                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      400613                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      180917                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1876                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           656                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      383940                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           602                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                   165                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       954492500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1908986                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             501728                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3639094                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      631415                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             291210                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1204429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  119404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  399                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2437                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    383486                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 16772                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1768858                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.358460                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.562187                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   810128     45.80%     45.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    67717      3.83%     49.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59450      3.36%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    50829      2.87%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    75845      4.29%     60.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    51607      2.92%     63.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    56034      3.17%     66.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    74069      4.19%     70.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   523179     29.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1768858                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.330759                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.906297                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   404366                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                501361                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    702266                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                101163                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  59702                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5525510                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  59702                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   462087                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  305103                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4047                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    733384                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                204535                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5256437                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2955                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  94950                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   6609                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  85746                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               17                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             7029763                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              12587209                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          7762365                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             61947                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3118534                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3911229                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                337                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            343                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    347076                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               473022                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              253713                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             63749                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            41727                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4714785                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 840                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3901684                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             27061                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2430871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3239182                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            675                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1768858                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.205764                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.446529                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              760048     42.97%     42.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              145929      8.25%     51.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              174629      9.87%     61.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              134612      7.61%     68.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              168293      9.51%     78.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              135946      7.69%     85.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              133237      7.53%     93.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               78975      4.46%     97.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37189      2.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1768858                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   47134     96.26%     96.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     96.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   188      0.38%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    552      1.13%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   222      0.45%     98.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               512      1.05%     99.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              357      0.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             77926      2.00%      2.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3173291     81.33%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3031      0.08%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2771      0.07%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18177      0.47%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  34      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               427654     10.96%     94.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              186884      4.79%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            7829      0.20%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4087      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3901684                       # Type of FU issued
system.cpu.iq.rate                           2.043852                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       48965                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012550                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            9574285                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7096625                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3642522                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               73967                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              50071                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        32945                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3835383                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   37340                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   3928745                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            51803                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads        10332                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       240013                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          781                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       131478                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            84                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  59702                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  286148                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9283                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4715625                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2856                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                473022                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               253713                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                442                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     79                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9169                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            240                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          22015                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        57750                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                79765                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3725644                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                386721                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            147088                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       567495                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   356412                       # Number of branches executed
system.cpu.iew.exec_stores                     180774                       # Number of stores executed
system.cpu.iew.exec_rate                     1.951635                       # Inst execution rate
system.cpu.iew.wb_sent                        3698680                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3675467                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2750564                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4427285                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.925350                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621276                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2430948                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             165                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             59557                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                144                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         8783                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      1425784                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.602454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.228347                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       626649     43.95%     43.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       319556     22.41%     66.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       156533     10.98%     77.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       106090      7.44%     84.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        61007      4.28%     89.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        36065      2.53%     91.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        16815      1.18%     92.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15934      1.12%     93.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        87135      6.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1425784                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1397023                       # Number of instructions committed
system.cpu.commit.committedOps                2284753                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         355244                       # Number of memory references committed
system.cpu.commit.loads                        233009                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     235141                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      30335                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2238484                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        25116      1.10%      1.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1882897     82.41%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2844      0.12%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2542      0.11%     83.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          16110      0.71%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          228031      9.98%     94.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         118990      5.21%     99.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4978      0.22%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3245      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2284753                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 87135                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6054350                       # The number of ROB reads
system.cpu.rob.rob_writes                     9778711                       # The number of ROB writes
system.cpu.timesIdled                            1863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          140128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1397023                       # Number of Instructions Simulated
system.cpu.committedOps                       2284753                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.366467                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.366467                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.731814                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.731814                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5038967                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3069081                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     52334                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    29016                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1719699                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1685303                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1385732                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               756                       # number of replacements
system.cpu.dcache.tags.tagsinuse           727.253640                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               96616                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.798942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   727.253640                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.710209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.710209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          925                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          813                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.903320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            960701                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           960701                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       355841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          355841                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       121296                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         121296                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        477137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           477137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       477137                       # number of overall hits
system.cpu.dcache.overall_hits::total          477137                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1321                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1052                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1052                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2373                       # number of overall misses
system.cpu.dcache.overall_misses::total          2373                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     76789000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     76789000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     85868999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     85868999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    162657999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    162657999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    162657999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    162657999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       357162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       357162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       122348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       479510                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       479510                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       479510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       479510                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003699                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008598                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004949                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004949                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004949                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004949                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58129.447388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58129.447388                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81624.523764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81624.523764                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68545.300885                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68545.300885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68545.300885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68545.300885                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1209                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets         1158                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          470                       # number of writebacks
system.cpu.dcache.writebacks::total               470                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          689                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          689                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          692                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          632                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          632                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1049                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1681                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     35328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     35328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     84699499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84699499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    120027999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    120027999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    120027999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    120027999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003506                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003506                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003506                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003506                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55899.525316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55899.525316                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80743.087703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80743.087703                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71402.735872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71402.735872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71402.735872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71402.735872                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3972                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.483295                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              238573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.063696                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.483295                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.965788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            771454                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           771454                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       377901                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          377901                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        377901                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           377901                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       377901                       # number of overall hits
system.cpu.icache.overall_hits::total          377901                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5584                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5584                       # number of overall misses
system.cpu.icache.overall_misses::total          5584                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    266401499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    266401499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    266401499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    266401499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    266401499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    266401499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       383485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       383485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       383485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       383485                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       383485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       383485                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.014561                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014561                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.014561                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014561                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.014561                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014561                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47708.004835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47708.004835                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 47708.004835                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47708.004835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 47708.004835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47708.004835                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1124                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.378378                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3972                       # number of writebacks
system.cpu.icache.writebacks::total              3972                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1099                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1099                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1099                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1099                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1099                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1099                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4485                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4485                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4485                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4485                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4485                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    208523999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    208523999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    208523999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    208523999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    208523999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    208523999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011695                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011695                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011695                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011695                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46493.645262                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46493.645262                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46493.645262                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46493.645262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46493.645262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46493.645262                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2312.100759                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1428.362467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        883.738292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.043590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.026970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.070560                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3143                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.100800                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     90439                       # Number of tag accesses
system.l2.tags.data_accesses                    90439                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          470                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              470                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3972                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3972                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    59                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            2491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2491                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               312                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  2491                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   371                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2862                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 2491                       # number of overall hits
system.l2.overall_hits::cpu.data                  371                       # number of overall hits
system.l2.overall_hits::total                    2862                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 990                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1994                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             320                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1994                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1310                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3304                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1994                       # number of overall misses
system.l2.overall_misses::cpu.data               1310                       # number of overall misses
system.l2.overall_misses::total                  3304                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     82500000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      82500000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    175482500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    175482500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     31080000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31080000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     175482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     113580000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        289062500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    175482500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    113580000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       289062500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3972                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3972                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4485                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6166                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4485                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6166                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.943756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943756                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.444593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.444593                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.506329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.506329                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.444593                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.779298                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.535842                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.444593                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.779298                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.535842                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83333.333333                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 88005.265797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88005.265797                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data        97125                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        97125                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88005.265797                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86702.290076                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87488.650121                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88005.265797                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86702.290076                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87488.650121                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            990                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1994                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          320                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          320                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3304                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3304                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     72600000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72600000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    155552500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    155552500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     27880000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27880000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    155552500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    100480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    256032500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    155552500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    100480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    256032500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.943756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.444593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.444593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.506329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.506329                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.444593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.779298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.535842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.444593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.779298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.535842                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73333.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73333.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78010.280843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78010.280843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data        87125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        87125                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78010.280843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76702.290076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77491.676755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78010.280843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76702.290076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77491.676755                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3303                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2313                       # Transaction distribution
system.membus.trans_dist::ReadExReq               990                       # Transaction distribution
system.membus.trans_dist::ReadExResp              990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2313                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       211392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       211392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  211392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3303                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3303    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3303                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4052500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17528000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        10894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         4729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    954492500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3972                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1049                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1049                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4485                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          632                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 17059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       541184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       137664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 678848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6166                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022054                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6163     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6166                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9889000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6726000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2524494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
