
New basic block in region: region0 {members=37 hlo=<no-hlo-instruction> parent=-1}
  Length to end: 7, %s188 = sld [smem:[#allocation18]]
  Length to end: 1, %s189 = sand.u32 134217727, %s188

New basic block in region: region0 {members=37 hlo=<no-hlo-instruction> parent=-1}
  Length to end: 14, %v169 = vlaneseq
  Length to end: 12, %v170 = vshrl.u32 %v169, 7
  Length to end: 10, %v172 = vand.u32 1, %v170
  Length to end: 8, %v173 = vshll.u32 %v172, 2
  Length to end: 6, %v174 = vadd.s32 %v173, %v171
  Length to end: 4, %v175 = vsub.s32 %v174, %v170
  Length to end: 2, %176 = vsetiar.raw.iar0 %v175 /* EvenOdd Store IAR initialization */
  Length to end: 1, %181 = vsetiar.raw.iar1 %v180 /* EvenOdd Load IAR initialization */

New basic block in region: region31 {members=102 hlo=<no-hlo-instruction> parent=0}
  Length to end: 101, %v58 = vand.u32 127, %v169
  Length to end: 99, %v62 = vxor.u32 1135663077, %v58
  Length to end: 97, %v63 = vmul.u32 2925155241, %v62
  Length to end: 95, %v64 = vshrl.u32 %v63, 16
  Length to end: 93, %v65 = vxor.u32 %v64, %v63
  Length to end: 91, %v70 = vxor.u32 2223506493, %v65
  Length to end: 89, %v71 = vmul.u32 1519409121, %v70
  Length to end: 87, %v72 = vshrl.u32 %v71, 16
  Length to end: 85, %v73 = vxor.u32 %v72, %v71
  Length to end: 83, %v75 = vmul.u32 1232336661, %v73
  Length to end: 81, %v77 = vsub.s32 %v76, %v75
  Length to end: 79, %v78 = vshrl.u32 %v77, 16
  Length to end: 77, %v79 = vxor.u32 %v78, %v77
  Length to end: 75, %v80 = vxor.u32 1519409121, %v79
  Length to end: 73, %v81 = vmul.u32 2449846741, %v80
  Length to end: 71, %v82 = vshrl.u32 %v81, 16
  Length to end: 69, %v83 = vxor.u32 %v82, %v81
  Length to end: 67, %v85 = vmul.u32 1232336661, %v83
  Length to end: 65, %v86 = vsub.s32 %v84, %v85
  Length to end: 63, %v87 = vshrl.u32 %v86, 16
  Length to end: 61, %v88 = vxor.u32 %v87, %v86
  Length to end: 59, %v89 = vxor.u32 1135663077, %v88
  Length to end: 57, %v90 = vmul.u32 2925155241, %v89
  Length to end: 55, %v91 = vshrl.u32 %v90, 16
  Length to end: 53, %v92 = vxor.u32 %v91, %v90
  Length to end: 51, %v97 = vxor.u32 2223506493, %v92
  Length to end: 49, %v98 = vmul.u32 1519409121, %v97
  Length to end: 47, %v99 = vshrl.u32 %v98, 16
  Length to end: 45, %v100 = vxor.u32 %v99, %v98
  Length to end: 43, %v102 = vmul.u32 1232336661, %v100
  Length to end: 41, %v103 = vsub.s32 %v101, %v102
  Length to end: 39, %v104 = vshrl.u32 %v103, 16
  Length to end: 37, %v105 = vxor.u32 %v104, %v103
  Length to end: 35, %v106 = vxor.u32 1519409121, %v105
  Length to end: 33, %v107 = vmul.u32 2449846741, %v106
  Length to end: 31, %v108 = vshrl.u32 %v107, 16
  Length to end: 29, %v109 = vxor.u32 %v108, %v107
  Length to end: 27, %v111 = vmul.u32 1232336661, %v109
  Length to end: 25, %v112 = vsub.s32 %v110, %v111
  Length to end: 23, %v113 = vshrl.u32 %v112, 16
  Length to end: 21, %v114 = vxor.u32 %v113, %v112
  Length to end: 19, %v115 = vxor.u32 2337405405, %v114
  Length to end: 17, %v116 = vmul.u32 1179257497, %v115
  Length to end: 15, %v117 = vshrl.u32 %v116, 16
  Length to end: 13, %v118 = vxor.u32 %v117, %v116
  Length to end: 11, %v147 = vor.u32 %v126, %v118
  Length to end: 9, %v148 = vor.u32 %v147, %v134
  Length to end: 7, %v149 = vor.u32 %v148, %v142
  Length to end: 5, %vm150 = vcmp.eq.s32.totalorder %v149, 0
  Length to end: 4, %v160 = vsel /*vm=*/%vm150, /*on_true_vy=*/%v122, /*on_false_vx=*/%v118
  Length to end: 3, %v162 = vsel /*vm=*/%vm193, /*on_true_vy=*/%v161, /*on_false_vx=*/%v160
  Length to end: 2, %v164 = vsel /*vm=*/%vm194, /*on_true_vy=*/%v163, /*on_false_vx=*/%v162
  Length to end: 1, %v166 = vsel /*vm=*/%vm195, /*on_true_vy=*/%v165, /*on_false_vx=*/%v164

New basic block in region: region3 {members=18 hlo=<no-hlo-instruction> parent=0}
  Length to end: 6, %s7 = sld [smem:[#allocation2]]

New basic block in region: region0 {members=37 hlo=<no-hlo-instruction> parent=-1}
  Length to end: 1, %s206 = smov 0 /* materialized constant */
