// Seed: 3082805648
module module_0 (
    input  wor  id_0,
    output wand id_1,
    input  wire id_2#(.id_6(-1 + -1), .id_7(-1), .id_8(-1), .id_9(-1)),
    input  wor  id_3,
    input  tri  id_4
);
  integer id_10 = id_10;
  assign module_1.id_1 = 0;
  always @(id_8 or posedge id_0);
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    output tri0  id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_1
  );
endmodule
