; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %11 = shl i32 %10, 5, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = lshr i32 %12, 5, !dbg !12
  %14 = and i32 %13, 3, !dbg !12
  %15 = or disjoint i32 %14, 4, !dbg !12
  %16 = or disjoint i32 %14, 8, !dbg !12
  %17 = or disjoint i32 %14, 12, !dbg !12
  %18 = or disjoint i32 %14, 16, !dbg !12
  %19 = or disjoint i32 %14, 20, !dbg !12
  %20 = or disjoint i32 %14, 24, !dbg !12
  %21 = or disjoint i32 %14, 28, !dbg !12
  %22 = or disjoint i32 %11, %14, !dbg !13
  %23 = or disjoint i32 %11, %15, !dbg !13
  %24 = or disjoint i32 %11, %16, !dbg !13
  %25 = or disjoint i32 %11, %17, !dbg !13
  %26 = or disjoint i32 %11, %18, !dbg !13
  %27 = or disjoint i32 %11, %19, !dbg !13
  %28 = or disjoint i32 %11, %20, !dbg !13
  %29 = or disjoint i32 %11, %21, !dbg !13
  %30 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %31 = shl i32 %30, 5, !dbg !15
  %32 = and i32 %12, 31, !dbg !16
  %33 = or disjoint i32 %31, %32, !dbg !17
  %34 = icmp slt i32 %33, 35, !dbg !18
  %35 = mul i32 %22, 35, !dbg !19
  %36 = mul i32 %23, 35, !dbg !19
  %37 = mul i32 %24, 35, !dbg !19
  %38 = mul i32 %25, 35, !dbg !19
  %39 = mul i32 %26, 35, !dbg !19
  %40 = mul i32 %27, 35, !dbg !19
  %41 = mul i32 %28, 35, !dbg !19
  %42 = mul i32 %29, 35, !dbg !19
  %43 = add i32 %33, %35, !dbg !20
  %44 = add i32 %33, %36, !dbg !20
  %45 = add i32 %33, %37, !dbg !20
  %46 = add i32 %33, %38, !dbg !20
  %47 = add i32 %33, %39, !dbg !20
  %48 = add i32 %33, %40, !dbg !20
  %49 = add i32 %33, %41, !dbg !20
  %50 = add i32 %33, %42, !dbg !20
  %51 = sext i32 %43 to i64, !dbg !21
  %52 = getelementptr float, ptr addrspace(1) %0, i64 %51, !dbg !21
  %53 = sext i32 %44 to i64, !dbg !21
  %54 = getelementptr float, ptr addrspace(1) %0, i64 %53, !dbg !21
  %55 = sext i32 %45 to i64, !dbg !21
  %56 = getelementptr float, ptr addrspace(1) %0, i64 %55, !dbg !21
  %57 = sext i32 %46 to i64, !dbg !21
  %58 = getelementptr float, ptr addrspace(1) %0, i64 %57, !dbg !21
  %59 = sext i32 %47 to i64, !dbg !21
  %60 = getelementptr float, ptr addrspace(1) %0, i64 %59, !dbg !21
  %61 = sext i32 %48 to i64, !dbg !21
  %62 = getelementptr float, ptr addrspace(1) %0, i64 %61, !dbg !21
  %63 = sext i32 %49 to i64, !dbg !21
  %64 = getelementptr float, ptr addrspace(1) %0, i64 %63, !dbg !21
  %65 = sext i32 %50 to i64, !dbg !21
  %66 = getelementptr float, ptr addrspace(1) %0, i64 %65, !dbg !21
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %52, i1 %34) #4, !dbg !22
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %54, i1 %34) #4, !dbg !22
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %34) #4, !dbg !22
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %34) #4, !dbg !22
  %71 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %60, i1 %34) #4, !dbg !22
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %62, i1 %34) #4, !dbg !22
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %64, i1 %34) #4, !dbg !22
  %74 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %66, i1 %34) #4, !dbg !22
  %75 = sext i32 %33 to i64, !dbg !23
  %76 = getelementptr float, ptr addrspace(1) %1, i64 %75, !dbg !23
  %77 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %76, i1 %34) #4, !dbg !24
  %78 = getelementptr float, ptr addrspace(1) %2, i64 %75, !dbg !25
  %79 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 %34) #4, !dbg !26
  %80 = bitcast i32 %79 to float, !dbg !26
  %81 = getelementptr float, ptr addrspace(1) %3, i64 %75, !dbg !27
  %82 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %81, i1 %34) #4, !dbg !28
  %83 = getelementptr float, ptr addrspace(1) %4, i64 %75, !dbg !29
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %83, i1 %34) #4, !dbg !30
  %85 = getelementptr float, ptr addrspace(1) %5, i64 %75, !dbg !31
  %86 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %85, i1 %34) #4, !dbg !32
  %87 = fadd float %80, 0x3EE4F8B580000000, !dbg !33
  %88 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i = icmp eq i32 %88, 0, !dbg !34
  %89 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i = icmp eq i32 %89, 0, !dbg !34
  br i1 %.not.i, label %95, label %90, !dbg !34

90:                                               ; preds = %9
  br i1 %.not1.i, label %93, label %91, !dbg !34

91:                                               ; preds = %90
  %92 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %87) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

93:                                               ; preds = %90
  %94 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %87) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

95:                                               ; preds = %9
  br i1 %.not1.i, label %98, label %96, !dbg !34

96:                                               ; preds = %95
  %97 = tail call float @llvm.nvvm.sqrt.rn.f(float %87) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

98:                                               ; preds = %95
  %99 = tail call float @llvm.nvvm.sqrt.approx.f(float %87) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

__nv_sqrtf.exit:                                  ; preds = %91, %93, %96, %98
  %.0.i = phi float [ %92, %91 ], [ %94, %93 ], [ %97, %96 ], [ %99, %98 ], !dbg !34
  %100 = insertelement <8 x i32> poison, i32 %74, i64 0, !dbg !22
  %101 = insertelement <8 x i32> %100, i32 %73, i64 1, !dbg !22
  %102 = insertelement <8 x i32> %101, i32 %72, i64 2, !dbg !22
  %103 = insertelement <8 x i32> %102, i32 %71, i64 3, !dbg !22
  %104 = insertelement <8 x i32> %103, i32 %70, i64 4, !dbg !22
  %105 = insertelement <8 x i32> %104, i32 %69, i64 5, !dbg !22
  %106 = insertelement <8 x i32> %105, i32 %68, i64 6, !dbg !22
  %107 = insertelement <8 x i32> %106, i32 %67, i64 7, !dbg !22
  %108 = bitcast <8 x i32> %107 to <8 x float>, !dbg !22
  %109 = bitcast i32 %86 to float, !dbg !32
  %110 = shl i32 %12, 2, !dbg !12
  %111 = and i32 %110, 28, !dbg !12
  %112 = or disjoint i32 %11, %111, !dbg !13
  %.frozen = freeze i32 %112, !dbg !35
  %113 = sdiv i32 %.frozen, 1024, !dbg !35
  %114 = mul i32 %113, 1024, !dbg !36
  %.decomposed = sub i32 %.frozen, %114, !dbg !36
  %115 = lshr i32 %12, 3, !dbg !16
  %116 = and i32 %115, 15, !dbg !16
  %117 = or disjoint i32 %116, %31, !dbg !17
  %118 = or disjoint i32 %117, 16, !dbg !17
  %119 = icmp slt i32 %118, 35, !dbg !18
  %120 = icmp slt i32 %117, 35, !dbg !18
  %121 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !37
  %122 = insertelement <8 x i32> poison, i32 %77, i64 0, !dbg !38
  %123 = bitcast <8 x i32> %122 to <8 x float>, !dbg !38
  %124 = shufflevector <8 x float> %123, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !38
  %125 = fsub <8 x float> %108, %124, !dbg !38
  %126 = insertelement <8 x float> poison, float %121, i64 0, !dbg !39
  %127 = shufflevector <8 x float> %126, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !39
  %128 = fmul <8 x float> %125, %127, !dbg !39
  %129 = insertelement <8 x i32> poison, i32 %82, i64 0, !dbg !40
  %130 = bitcast <8 x i32> %129 to <8 x float>, !dbg !40
  %131 = shufflevector <8 x float> %130, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !40
  %132 = fmul <8 x float> %128, %131, !dbg !40
  %133 = insertelement <8 x i32> poison, i32 %84, i64 0, !dbg !41
  %134 = bitcast <8 x i32> %133 to <8 x float>, !dbg !41
  %135 = shufflevector <8 x float> %134, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !41
  %136 = fadd <8 x float> %132, %135, !dbg !41
  %137 = fcmp ogt <8 x float> %136, zeroinitializer, !dbg !42
  %138 = extractelement <8 x float> %136, i64 7, !dbg !43
  %139 = fmul float %138, %109, !dbg !44
  %140 = extractelement <8 x float> %136, i64 6, !dbg !43
  %141 = fmul float %140, %109, !dbg !44
  %142 = extractelement <8 x float> %136, i64 5, !dbg !43
  %143 = fmul float %142, %109, !dbg !44
  %144 = extractelement <8 x float> %136, i64 4, !dbg !43
  %145 = fmul float %144, %109, !dbg !44
  %146 = extractelement <8 x float> %136, i64 3, !dbg !43
  %147 = fmul float %146, %109, !dbg !44
  %148 = extractelement <8 x float> %136, i64 2, !dbg !43
  %149 = fmul float %148, %109, !dbg !44
  %150 = extractelement <8 x float> %136, i64 1, !dbg !43
  %151 = fmul float %150, %109, !dbg !44
  %152 = extractelement <8 x float> %136, i64 0, !dbg !43
  %153 = fmul float %152, %109, !dbg !44
  %154 = extractelement <8 x i1> %137, i64 7, !dbg !43
  %155 = select i1 %154, float %138, float %139, !dbg !43
  %156 = extractelement <8 x i1> %137, i64 6, !dbg !43
  %157 = select i1 %156, float %140, float %141, !dbg !43
  %158 = extractelement <8 x i1> %137, i64 5, !dbg !43
  %159 = select i1 %158, float %142, float %143, !dbg !43
  %160 = extractelement <8 x i1> %137, i64 4, !dbg !43
  %161 = select i1 %160, float %144, float %145, !dbg !43
  %162 = extractelement <8 x i1> %137, i64 3, !dbg !43
  %163 = select i1 %162, float %146, float %147, !dbg !43
  %164 = extractelement <8 x i1> %137, i64 2, !dbg !43
  %165 = select i1 %164, float %148, float %149, !dbg !43
  %166 = extractelement <8 x i1> %137, i64 1, !dbg !43
  %167 = select i1 %166, float %150, float %151, !dbg !43
  %168 = extractelement <8 x i1> %137, i64 0, !dbg !43
  %169 = select i1 %168, float %152, float %153, !dbg !43
  %170 = shl i32 %117, 10, !dbg !45
  %171 = shl i32 %118, 10, !dbg !45
  %172 = mul i32 %113, 35840, !dbg !46
  %173 = add i32 %172, %.decomposed, !dbg !47
  %174 = add i32 %173, %170, !dbg !48
  %175 = add i32 %173, %171, !dbg !48
  %176 = sext i32 %174 to i64, !dbg !49
  %177 = getelementptr float, ptr addrspace(1) %6, i64 %176, !dbg !49
  %178 = sext i32 %175 to i64, !dbg !49
  %179 = getelementptr float, ptr addrspace(1) %6, i64 %178, !dbg !49
  %180 = shl i32 %12, 5, !dbg !50
  %181 = and i32 %180, 992, !dbg !50
  %182 = or disjoint i32 %181, %14, !dbg !50
  %183 = and i32 %110, 508, !dbg !50
  %184 = lshr exact i32 %181, 3, !dbg !50
  %185 = add nuw nsw i32 %184, %182, !dbg !50
  %186 = zext nneg i32 %185 to i64, !dbg !50
  %187 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %186, !dbg !50
  %188 = bitcast float %155 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %187, <1 x i32> %188, i1 true) #4, !dbg !50
  %189 = or disjoint i32 %182, 4, !dbg !50
  %190 = add nuw nsw i32 %189, %184, !dbg !50
  %191 = zext nneg i32 %190 to i64, !dbg !50
  %192 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %191, !dbg !50
  %193 = bitcast float %157 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %192, <1 x i32> %193, i1 true) #4, !dbg !50
  %194 = or disjoint i32 %182, 8, !dbg !50
  %195 = add nuw nsw i32 %194, %184, !dbg !50
  %196 = zext nneg i32 %195 to i64, !dbg !50
  %197 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %196, !dbg !50
  %198 = bitcast float %159 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %197, <1 x i32> %198, i1 true) #4, !dbg !50
  %199 = or disjoint i32 %182, 12, !dbg !50
  %200 = add nuw nsw i32 %199, %184, !dbg !50
  %201 = zext nneg i32 %200 to i64, !dbg !50
  %202 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %201, !dbg !50
  %203 = bitcast float %161 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %202, <1 x i32> %203, i1 true) #4, !dbg !50
  %204 = or disjoint i32 %182, 16, !dbg !50
  %205 = add nuw nsw i32 %204, %184, !dbg !50
  %206 = zext nneg i32 %205 to i64, !dbg !50
  %207 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %206, !dbg !50
  %208 = bitcast float %163 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %207, <1 x i32> %208, i1 true) #4, !dbg !50
  %209 = or disjoint i32 %182, 20, !dbg !50
  %210 = add nuw nsw i32 %209, %184, !dbg !50
  %211 = zext nneg i32 %210 to i64, !dbg !50
  %212 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %211, !dbg !50
  %213 = bitcast float %165 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %212, <1 x i32> %213, i1 true) #4, !dbg !50
  %214 = or disjoint i32 %182, 24, !dbg !50
  %215 = add nuw nsw i32 %214, %184, !dbg !50
  %216 = zext nneg i32 %215 to i64, !dbg !50
  %217 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %216, !dbg !50
  %218 = bitcast float %167 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %217, <1 x i32> %218, i1 true) #4, !dbg !50
  %219 = or disjoint i32 %182, 28, !dbg !50
  %220 = add nuw nsw i32 %219, %184, !dbg !50
  %221 = zext nneg i32 %220 to i64, !dbg !50
  %222 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %221, !dbg !50
  %223 = bitcast float %169 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %222, <1 x i32> %223, i1 true) #4, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %224 = lshr i32 %110, 3, !dbg !50
  %225 = and i32 %224, 60, !dbg !50
  %226 = add nuw nsw i32 %225, %183, !dbg !50
  %227 = zext nneg i32 %226 to i64, !dbg !50
  %228 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %227, !dbg !50
  %229 = or disjoint i32 %183, 512, !dbg !50
  %230 = lshr i32 %229, 3, !dbg !50
  %231 = and i32 %230, 124, !dbg !50
  %232 = add nuw nsw i32 %231, %229, !dbg !50
  %233 = zext nneg i32 %232 to i64, !dbg !50
  %234 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %233, !dbg !50
  %235 = load <4 x i32>, ptr addrspace(3) %234, align 16, !dbg !50
  %.extract = load i32, ptr addrspace(3) %228, align 16, !dbg !50
  %236 = getelementptr inbounds i8, ptr addrspace(3) %228, i64 4, !dbg !50
  %.extract12 = load i32, ptr addrspace(3) %236, align 4, !dbg !50
  %237 = getelementptr inbounds i8, ptr addrspace(3) %228, i64 8, !dbg !50
  %.extract13 = load i32, ptr addrspace(3) %237, align 8, !dbg !50
  %238 = getelementptr inbounds i8, ptr addrspace(3) %228, i64 12, !dbg !50
  %.extract14 = load i32, ptr addrspace(3) %238, align 4, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract12, i32 %.extract13, i32 %.extract14, ptr addrspace(1) %177, i1 %120) #4, !dbg !50
  %.extract15 = extractelement <4 x i32> %235, i64 0, !dbg !50
  %.extract16 = extractelement <4 x i32> %235, i64 1, !dbg !50
  %.extract17 = extractelement <4 x i32> %235, i64 2, !dbg !50
  %.extract18 = extractelement <4 x i32> %235, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract15, i32 %.extract16, i32 %.extract17, i32 %.extract18, ptr addrspace(1) %179, i1 %119) #4, !dbg !50
  ret void, !dbg !51
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py", directory: "inductor_cache/v2")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 32, column: 38, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 43, scope: !7)
!23 = !DILocation(line: 33, column: 30, scope: !7)
!24 = !DILocation(line: 33, column: 35, scope: !7)
!25 = !DILocation(line: 34, column: 30, scope: !7)
!26 = !DILocation(line: 34, column: 35, scope: !7)
!27 = !DILocation(line: 35, column: 31, scope: !7)
!28 = !DILocation(line: 35, column: 36, scope: !7)
!29 = !DILocation(line: 36, column: 31, scope: !7)
!30 = !DILocation(line: 36, column: 36, scope: !7)
!31 = !DILocation(line: 37, column: 31, scope: !7)
!32 = !DILocation(line: 37, column: 36, scope: !7)
!33 = !DILocation(line: 40, column: 18, scope: !7)
!34 = !DILocation(line: 41, column: 26, scope: !7)
!35 = !DILocation(line: 31, column: 19, scope: !7)
!36 = !DILocation(line: 30, column: 19, scope: !7)
!37 = !DILocation(line: 43, column: 18, scope: !7)
!38 = !DILocation(line: 38, column: 18, scope: !7)
!39 = !DILocation(line: 46, column: 19, scope: !7)
!40 = !DILocation(line: 47, column: 20, scope: !7)
!41 = !DILocation(line: 48, column: 20, scope: !7)
!42 = !DILocation(line: 50, column: 20, scope: !7)
!43 = !DILocation(line: 52, column: 35, scope: !7)
!44 = !DILocation(line: 51, column: 20, scope: !7)
!45 = !DILocation(line: 53, column: 35, scope: !7)
!46 = !DILocation(line: 53, column: 46, scope: !7)
!47 = !DILocation(line: 53, column: 30, scope: !7)
!48 = !DILocation(line: 53, column: 40, scope: !7)
!49 = !DILocation(line: 53, column: 25, scope: !7)
!50 = !DILocation(line: 53, column: 58, scope: !7)
!51 = !DILocation(line: 53, column: 4, scope: !7)
