{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@458:468@HdlIdDef", "\nwire dma_req_valid;\nwire dma_req_ready;\nwire [31:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [31:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@457:467", "end\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [31:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [31:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@456:466", "\tend\nend\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [31:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [31:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n"], ["hdl/library/axi_dmac/axi_dmac.v@460:470", "wire dma_req_ready;\nwire [31:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [31:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : up_req_eot;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@455:465", "\t\tend\n\tend\nend\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [31:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [31:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/axi_dmac.v@459:469", "wire dma_req_valid;\nwire dma_req_ready;\nwire [31:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [31:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : up_req_eot;\n"], ["hdl/library/axi_dmac/axi_dmac.v@461:471", "wire [31:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [31:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : up_req_eot;\n\n\n"]], "Diff Content": {"Delete": [[463, "wire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\n"]], "Add": [[463, "wire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\n"]]}}