// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FreeList_4(
  input         clock,
  input         reset,
  output [5:0]  io_allocateSlot_0,
  output [5:0]  io_allocateSlot_1,
  output [5:0]  io_allocateSlot_2,
  output        io_canAllocate_0,
  output        io_canAllocate_1,
  output        io_canAllocate_2,
  input         io_doAllocate_0,
  input         io_doAllocate_1,
  input         io_doAllocate_2,
  input  [63:0] io_free,
  output        io_empty
);

  reg  [5:0]       freeList_0;
  reg  [5:0]       freeList_1;
  reg  [5:0]       freeList_2;
  reg  [5:0]       freeList_3;
  reg  [5:0]       freeList_4;
  reg  [5:0]       freeList_5;
  reg  [5:0]       freeList_6;
  reg  [5:0]       freeList_7;
  reg  [5:0]       freeList_8;
  reg  [5:0]       freeList_9;
  reg  [5:0]       freeList_10;
  reg  [5:0]       freeList_11;
  reg  [5:0]       freeList_12;
  reg  [5:0]       freeList_13;
  reg  [5:0]       freeList_14;
  reg  [5:0]       freeList_15;
  reg  [5:0]       freeList_16;
  reg  [5:0]       freeList_17;
  reg  [5:0]       freeList_18;
  reg  [5:0]       freeList_19;
  reg  [5:0]       freeList_20;
  reg  [5:0]       freeList_21;
  reg  [5:0]       freeList_22;
  reg  [5:0]       freeList_23;
  reg  [5:0]       freeList_24;
  reg  [5:0]       freeList_25;
  reg  [5:0]       freeList_26;
  reg  [5:0]       freeList_27;
  reg  [5:0]       freeList_28;
  reg  [5:0]       freeList_29;
  reg  [5:0]       freeList_30;
  reg  [5:0]       freeList_31;
  reg  [5:0]       freeList_32;
  reg  [5:0]       freeList_33;
  reg  [5:0]       freeList_34;
  reg  [5:0]       freeList_35;
  reg  [5:0]       freeList_36;
  reg  [5:0]       freeList_37;
  reg  [5:0]       freeList_38;
  reg  [5:0]       freeList_39;
  reg  [5:0]       freeList_40;
  reg  [5:0]       freeList_41;
  reg  [5:0]       freeList_42;
  reg  [5:0]       freeList_43;
  reg  [5:0]       freeList_44;
  reg  [5:0]       freeList_45;
  reg  [5:0]       freeList_46;
  reg  [5:0]       freeList_47;
  reg  [5:0]       freeList_48;
  reg  [5:0]       freeList_49;
  reg  [5:0]       freeList_50;
  reg  [5:0]       freeList_51;
  reg  [5:0]       freeList_52;
  reg  [5:0]       freeList_53;
  reg  [5:0]       freeList_54;
  reg  [5:0]       freeList_55;
  reg  [5:0]       freeList_56;
  reg  [5:0]       freeList_57;
  reg  [5:0]       freeList_58;
  reg  [5:0]       freeList_59;
  reg  [5:0]       freeList_60;
  reg  [5:0]       freeList_61;
  reg  [5:0]       freeList_62;
  reg  [5:0]       freeList_63;
  reg              headPtr_flag;
  reg  [5:0]       headPtr_value;
  reg              tailPtr_flag;
  reg  [5:0]       tailPtr_value;
  reg  [63:0]      freeMask;
  reg              freeReq_next_nextVec_0_r;
  reg              freeReq_next_nextVec_1_r;
  reg              freeReq_next_nextVec_2_r;
  reg              freeReq_next_nextVec_3_r;
  reg  [63:0]      freeSlotOH_next_nextVec_0_r;
  reg  [63:0]      freeSlotOH_next_nextVec_1_r;
  reg  [63:0]      freeSlotOH_next_nextVec_2_r;
  reg  [63:0]      freeSlotOH_next_nextVec_3_r;
  reg  [6:0]       freeSlotCnt;
  wire [6:0]       _GEN = {headPtr_flag, headPtr_value};
  wire [6:0]       _GEN_0 =
    {5'h0,
     2'({1'h0, io_doAllocate_0} + 2'({1'h0, io_doAllocate_1} + {1'h0, io_doAllocate_2}))};
  reg              io_canAllocate_0_r;
  reg  [5:0]       io_allocateSlot_0_r;
  reg              io_canAllocate_1_r;
  reg  [5:0]       io_allocateSlot_1_r;
  reg              io_canAllocate_2_r;
  reg  [5:0]       io_allocateSlot_2_r;
  wire [63:0]      _remFreeSelMaskVec_T_57 =
    ~((freeReq_next_nextVec_0_r ? freeSlotOH_next_nextVec_0_r : 64'h0)
      | (freeReq_next_nextVec_1_r ? freeSlotOH_next_nextVec_1_r : 64'h0)
      | (freeReq_next_nextVec_2_r ? freeSlotOH_next_nextVec_2_r : 64'h0)
      | (freeReq_next_nextVec_3_r ? freeSlotOH_next_nextVec_3_r : 64'h0));
  wire             _remFreeSelMaskVec_T_2 = freeMask[0] & _remFreeSelMaskVec_T_57[0];
  wire             _remFreeSelMaskVec_T_3 = freeMask[4] & _remFreeSelMaskVec_T_57[4];
  wire             _remFreeSelMaskVec_T_4 = freeMask[8] & _remFreeSelMaskVec_T_57[8];
  wire             _remFreeSelMaskVec_T_5 = freeMask[12] & _remFreeSelMaskVec_T_57[12];
  wire             _remFreeSelMaskVec_T_6 = freeMask[16] & _remFreeSelMaskVec_T_57[16];
  wire             _remFreeSelMaskVec_T_7 = freeMask[20] & _remFreeSelMaskVec_T_57[20];
  wire             _remFreeSelMaskVec_T_8 = freeMask[24] & _remFreeSelMaskVec_T_57[24];
  wire             _remFreeSelMaskVec_T_9 = freeMask[28] & _remFreeSelMaskVec_T_57[28];
  wire             _remFreeSelMaskVec_T_10 = freeMask[32] & _remFreeSelMaskVec_T_57[32];
  wire             _remFreeSelMaskVec_T_11 = freeMask[36] & _remFreeSelMaskVec_T_57[36];
  wire             _remFreeSelMaskVec_T_12 = freeMask[40] & _remFreeSelMaskVec_T_57[40];
  wire             _remFreeSelMaskVec_T_13 = freeMask[44] & _remFreeSelMaskVec_T_57[44];
  wire             _remFreeSelMaskVec_T_14 = freeMask[48] & _remFreeSelMaskVec_T_57[48];
  wire             _remFreeSelMaskVec_T_15 = freeMask[52] & _remFreeSelMaskVec_T_57[52];
  wire             _remFreeSelMaskVec_T_16 = freeMask[56] & _remFreeSelMaskVec_T_57[56];
  wire             _remFreeSelMaskVec_T_17 = freeMask[60] & _remFreeSelMaskVec_T_57[60];
  wire [15:0]      remFreeSelMaskVec_0 =
    {_remFreeSelMaskVec_T_17,
     _remFreeSelMaskVec_T_16,
     _remFreeSelMaskVec_T_15,
     _remFreeSelMaskVec_T_14,
     _remFreeSelMaskVec_T_13,
     _remFreeSelMaskVec_T_12,
     _remFreeSelMaskVec_T_11,
     _remFreeSelMaskVec_T_10,
     _remFreeSelMaskVec_T_9,
     _remFreeSelMaskVec_T_8,
     _remFreeSelMaskVec_T_7,
     _remFreeSelMaskVec_T_6,
     _remFreeSelMaskVec_T_5,
     _remFreeSelMaskVec_T_4,
     _remFreeSelMaskVec_T_3,
     _remFreeSelMaskVec_T_2};
  wire             _remFreeSelMaskVec_T_21 = freeMask[1] & _remFreeSelMaskVec_T_57[1];
  wire             _remFreeSelMaskVec_T_22 = freeMask[5] & _remFreeSelMaskVec_T_57[5];
  wire             _remFreeSelMaskVec_T_23 = freeMask[9] & _remFreeSelMaskVec_T_57[9];
  wire             _remFreeSelMaskVec_T_24 = freeMask[13] & _remFreeSelMaskVec_T_57[13];
  wire             _remFreeSelMaskVec_T_25 = freeMask[17] & _remFreeSelMaskVec_T_57[17];
  wire             _remFreeSelMaskVec_T_26 = freeMask[21] & _remFreeSelMaskVec_T_57[21];
  wire             _remFreeSelMaskVec_T_27 = freeMask[25] & _remFreeSelMaskVec_T_57[25];
  wire             _remFreeSelMaskVec_T_28 = freeMask[29] & _remFreeSelMaskVec_T_57[29];
  wire             _remFreeSelMaskVec_T_29 = freeMask[33] & _remFreeSelMaskVec_T_57[33];
  wire             _remFreeSelMaskVec_T_30 = freeMask[37] & _remFreeSelMaskVec_T_57[37];
  wire             _remFreeSelMaskVec_T_31 = freeMask[41] & _remFreeSelMaskVec_T_57[41];
  wire             _remFreeSelMaskVec_T_32 = freeMask[45] & _remFreeSelMaskVec_T_57[45];
  wire             _remFreeSelMaskVec_T_33 = freeMask[49] & _remFreeSelMaskVec_T_57[49];
  wire             _remFreeSelMaskVec_T_34 = freeMask[53] & _remFreeSelMaskVec_T_57[53];
  wire             _remFreeSelMaskVec_T_35 = freeMask[57] & _remFreeSelMaskVec_T_57[57];
  wire             _remFreeSelMaskVec_T_36 = freeMask[61] & _remFreeSelMaskVec_T_57[61];
  wire [15:0]      remFreeSelMaskVec_1 =
    {_remFreeSelMaskVec_T_36,
     _remFreeSelMaskVec_T_35,
     _remFreeSelMaskVec_T_34,
     _remFreeSelMaskVec_T_33,
     _remFreeSelMaskVec_T_32,
     _remFreeSelMaskVec_T_31,
     _remFreeSelMaskVec_T_30,
     _remFreeSelMaskVec_T_29,
     _remFreeSelMaskVec_T_28,
     _remFreeSelMaskVec_T_27,
     _remFreeSelMaskVec_T_26,
     _remFreeSelMaskVec_T_25,
     _remFreeSelMaskVec_T_24,
     _remFreeSelMaskVec_T_23,
     _remFreeSelMaskVec_T_22,
     _remFreeSelMaskVec_T_21};
  wire             _remFreeSelMaskVec_T_40 = freeMask[2] & _remFreeSelMaskVec_T_57[2];
  wire             _remFreeSelMaskVec_T_41 = freeMask[6] & _remFreeSelMaskVec_T_57[6];
  wire             _remFreeSelMaskVec_T_42 = freeMask[10] & _remFreeSelMaskVec_T_57[10];
  wire             _remFreeSelMaskVec_T_43 = freeMask[14] & _remFreeSelMaskVec_T_57[14];
  wire             _remFreeSelMaskVec_T_44 = freeMask[18] & _remFreeSelMaskVec_T_57[18];
  wire             _remFreeSelMaskVec_T_45 = freeMask[22] & _remFreeSelMaskVec_T_57[22];
  wire             _remFreeSelMaskVec_T_46 = freeMask[26] & _remFreeSelMaskVec_T_57[26];
  wire             _remFreeSelMaskVec_T_47 = freeMask[30] & _remFreeSelMaskVec_T_57[30];
  wire             _remFreeSelMaskVec_T_48 = freeMask[34] & _remFreeSelMaskVec_T_57[34];
  wire             _remFreeSelMaskVec_T_49 = freeMask[38] & _remFreeSelMaskVec_T_57[38];
  wire             _remFreeSelMaskVec_T_50 = freeMask[42] & _remFreeSelMaskVec_T_57[42];
  wire             _remFreeSelMaskVec_T_51 = freeMask[46] & _remFreeSelMaskVec_T_57[46];
  wire             _remFreeSelMaskVec_T_52 = freeMask[50] & _remFreeSelMaskVec_T_57[50];
  wire             _remFreeSelMaskVec_T_53 = freeMask[54] & _remFreeSelMaskVec_T_57[54];
  wire             _remFreeSelMaskVec_T_54 = freeMask[58] & _remFreeSelMaskVec_T_57[58];
  wire             _remFreeSelMaskVec_T_55 = freeMask[62] & _remFreeSelMaskVec_T_57[62];
  wire [15:0]      remFreeSelMaskVec_2 =
    {_remFreeSelMaskVec_T_55,
     _remFreeSelMaskVec_T_54,
     _remFreeSelMaskVec_T_53,
     _remFreeSelMaskVec_T_52,
     _remFreeSelMaskVec_T_51,
     _remFreeSelMaskVec_T_50,
     _remFreeSelMaskVec_T_49,
     _remFreeSelMaskVec_T_48,
     _remFreeSelMaskVec_T_47,
     _remFreeSelMaskVec_T_46,
     _remFreeSelMaskVec_T_45,
     _remFreeSelMaskVec_T_44,
     _remFreeSelMaskVec_T_43,
     _remFreeSelMaskVec_T_42,
     _remFreeSelMaskVec_T_41,
     _remFreeSelMaskVec_T_40};
  wire             _remFreeSelMaskVec_T_59 = freeMask[3] & _remFreeSelMaskVec_T_57[3];
  wire             _remFreeSelMaskVec_T_60 = freeMask[7] & _remFreeSelMaskVec_T_57[7];
  wire             _remFreeSelMaskVec_T_61 = freeMask[11] & _remFreeSelMaskVec_T_57[11];
  wire             _remFreeSelMaskVec_T_62 = freeMask[15] & _remFreeSelMaskVec_T_57[15];
  wire             _remFreeSelMaskVec_T_63 = freeMask[19] & _remFreeSelMaskVec_T_57[19];
  wire             _remFreeSelMaskVec_T_64 = freeMask[23] & _remFreeSelMaskVec_T_57[23];
  wire             _remFreeSelMaskVec_T_65 = freeMask[27] & _remFreeSelMaskVec_T_57[27];
  wire             _remFreeSelMaskVec_T_66 = freeMask[31] & _remFreeSelMaskVec_T_57[31];
  wire             _remFreeSelMaskVec_T_67 = freeMask[35] & _remFreeSelMaskVec_T_57[35];
  wire             _remFreeSelMaskVec_T_68 = freeMask[39] & _remFreeSelMaskVec_T_57[39];
  wire             _remFreeSelMaskVec_T_69 = freeMask[43] & _remFreeSelMaskVec_T_57[43];
  wire             _remFreeSelMaskVec_T_70 = freeMask[47] & _remFreeSelMaskVec_T_57[47];
  wire             _remFreeSelMaskVec_T_71 = freeMask[51] & _remFreeSelMaskVec_T_57[51];
  wire             _remFreeSelMaskVec_T_72 = freeMask[55] & _remFreeSelMaskVec_T_57[55];
  wire             _remFreeSelMaskVec_T_73 = freeMask[59] & _remFreeSelMaskVec_T_57[59];
  wire             _remFreeSelMaskVec_T_74 = freeMask[63] & _remFreeSelMaskVec_T_57[63];
  wire [15:0]      remFreeSelMaskVec_3 =
    {_remFreeSelMaskVec_T_74,
     _remFreeSelMaskVec_T_73,
     _remFreeSelMaskVec_T_72,
     _remFreeSelMaskVec_T_71,
     _remFreeSelMaskVec_T_70,
     _remFreeSelMaskVec_T_69,
     _remFreeSelMaskVec_T_68,
     _remFreeSelMaskVec_T_67,
     _remFreeSelMaskVec_T_66,
     _remFreeSelMaskVec_T_65,
     _remFreeSelMaskVec_T_64,
     _remFreeSelMaskVec_T_63,
     _remFreeSelMaskVec_T_62,
     _remFreeSelMaskVec_T_61,
     _remFreeSelMaskVec_T_60,
     _remFreeSelMaskVec_T_59};
  wire [15:0]      remFreeSelIndexOHVec_highIndexOH =
    _remFreeSelMaskVec_T_2
      ? 16'h1
      : _remFreeSelMaskVec_T_3
          ? 16'h2
          : _remFreeSelMaskVec_T_4
              ? 16'h4
              : _remFreeSelMaskVec_T_5
                  ? 16'h8
                  : _remFreeSelMaskVec_T_6
                      ? 16'h10
                      : _remFreeSelMaskVec_T_7
                          ? 16'h20
                          : _remFreeSelMaskVec_T_8
                              ? 16'h40
                              : _remFreeSelMaskVec_T_9
                                  ? 16'h80
                                  : _remFreeSelMaskVec_T_10
                                      ? 16'h100
                                      : _remFreeSelMaskVec_T_11
                                          ? 16'h200
                                          : _remFreeSelMaskVec_T_12
                                              ? 16'h400
                                              : _remFreeSelMaskVec_T_13
                                                  ? 16'h800
                                                  : _remFreeSelMaskVec_T_14
                                                      ? 16'h1000
                                                      : _remFreeSelMaskVec_T_15
                                                          ? 16'h2000
                                                          : _remFreeSelMaskVec_T_16
                                                              ? 16'h4000
                                                              : {_remFreeSelMaskVec_T_17,
                                                                 15'h0};
  wire [63:0]      remFreeSelIndexOHVec_0 =
    {3'h0,
     remFreeSelIndexOHVec_highIndexOH[15],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[14],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[13],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[12],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[11],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[10],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[9],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[8],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[7],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[6],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[5],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[4],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[3],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[2],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[1],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[0]};
  wire [15:0]      remFreeSelIndexOHVec_highIndexOH_1 =
    _remFreeSelMaskVec_T_21
      ? 16'h1
      : _remFreeSelMaskVec_T_22
          ? 16'h2
          : _remFreeSelMaskVec_T_23
              ? 16'h4
              : _remFreeSelMaskVec_T_24
                  ? 16'h8
                  : _remFreeSelMaskVec_T_25
                      ? 16'h10
                      : _remFreeSelMaskVec_T_26
                          ? 16'h20
                          : _remFreeSelMaskVec_T_27
                              ? 16'h40
                              : _remFreeSelMaskVec_T_28
                                  ? 16'h80
                                  : _remFreeSelMaskVec_T_29
                                      ? 16'h100
                                      : _remFreeSelMaskVec_T_30
                                          ? 16'h200
                                          : _remFreeSelMaskVec_T_31
                                              ? 16'h400
                                              : _remFreeSelMaskVec_T_32
                                                  ? 16'h800
                                                  : _remFreeSelMaskVec_T_33
                                                      ? 16'h1000
                                                      : _remFreeSelMaskVec_T_34
                                                          ? 16'h2000
                                                          : _remFreeSelMaskVec_T_35
                                                              ? 16'h4000
                                                              : {_remFreeSelMaskVec_T_36,
                                                                 15'h0};
  wire [63:0]      remFreeSelIndexOHVec_1 =
    {2'h0,
     remFreeSelIndexOHVec_highIndexOH_1[15],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[14],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[13],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[12],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[11],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[10],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[9],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[8],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[7],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[6],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[5],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[4],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[3],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[2],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[1],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[0],
     1'h0};
  wire [15:0]      remFreeSelIndexOHVec_highIndexOH_2 =
    _remFreeSelMaskVec_T_40
      ? 16'h1
      : _remFreeSelMaskVec_T_41
          ? 16'h2
          : _remFreeSelMaskVec_T_42
              ? 16'h4
              : _remFreeSelMaskVec_T_43
                  ? 16'h8
                  : _remFreeSelMaskVec_T_44
                      ? 16'h10
                      : _remFreeSelMaskVec_T_45
                          ? 16'h20
                          : _remFreeSelMaskVec_T_46
                              ? 16'h40
                              : _remFreeSelMaskVec_T_47
                                  ? 16'h80
                                  : _remFreeSelMaskVec_T_48
                                      ? 16'h100
                                      : _remFreeSelMaskVec_T_49
                                          ? 16'h200
                                          : _remFreeSelMaskVec_T_50
                                              ? 16'h400
                                              : _remFreeSelMaskVec_T_51
                                                  ? 16'h800
                                                  : _remFreeSelMaskVec_T_52
                                                      ? 16'h1000
                                                      : _remFreeSelMaskVec_T_53
                                                          ? 16'h2000
                                                          : _remFreeSelMaskVec_T_54
                                                              ? 16'h4000
                                                              : {_remFreeSelMaskVec_T_55,
                                                                 15'h0};
  wire [63:0]      remFreeSelIndexOHVec_2 =
    {1'h0,
     remFreeSelIndexOHVec_highIndexOH_2[15],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[14],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[13],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[12],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[11],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[10],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[9],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[8],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[7],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[6],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[5],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[4],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[3],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[2],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[1],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[0],
     2'h0};
  wire [15:0]      remFreeSelIndexOHVec_highIndexOH_3 =
    _remFreeSelMaskVec_T_59
      ? 16'h1
      : _remFreeSelMaskVec_T_60
          ? 16'h2
          : _remFreeSelMaskVec_T_61
              ? 16'h4
              : _remFreeSelMaskVec_T_62
                  ? 16'h8
                  : _remFreeSelMaskVec_T_63
                      ? 16'h10
                      : _remFreeSelMaskVec_T_64
                          ? 16'h20
                          : _remFreeSelMaskVec_T_65
                              ? 16'h40
                              : _remFreeSelMaskVec_T_66
                                  ? 16'h80
                                  : _remFreeSelMaskVec_T_67
                                      ? 16'h100
                                      : _remFreeSelMaskVec_T_68
                                          ? 16'h200
                                          : _remFreeSelMaskVec_T_69
                                              ? 16'h400
                                              : _remFreeSelMaskVec_T_70
                                                  ? 16'h800
                                                  : _remFreeSelMaskVec_T_71
                                                      ? 16'h1000
                                                      : _remFreeSelMaskVec_T_72
                                                          ? 16'h2000
                                                          : _remFreeSelMaskVec_T_73
                                                              ? 16'h4000
                                                              : {_remFreeSelMaskVec_T_74,
                                                                 15'h0};
  wire [63:0]      remFreeSelIndexOHVec_3 =
    {remFreeSelIndexOHVec_highIndexOH_3[15],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[14],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[13],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[12],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[11],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[10],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[9],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[8],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[7],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[6],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[5],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[4],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[3],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[2],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[1],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[0],
     3'h0};
  wire [30:0]      _freeList_T_1 =
    freeSlotOH_next_nextVec_0_r[63:33] | freeSlotOH_next_nextVec_0_r[31:1];
  wire [14:0]      _freeList_T_3 = _freeList_T_1[30:16] | _freeList_T_1[14:0];
  wire [6:0]       _freeList_T_5 = _freeList_T_3[14:8] | _freeList_T_3[6:0];
  wire [2:0]       _freeList_T_7 = _freeList_T_5[6:4] | _freeList_T_5[2:0];
  wire [5:0]       _freeList_T_15 =
    {|(freeSlotOH_next_nextVec_0_r[63:32]),
     |(_freeList_T_1[30:15]),
     |(_freeList_T_3[14:7]),
     |(_freeList_T_5[6:3]),
     |(_freeList_T_7[2:1]),
     _freeList_T_7[2] | _freeList_T_7[0]};
  wire [5:0]       _enqPtr_new_ptr_T_6 =
    6'(tailPtr_value + {5'h0, freeReq_next_nextVec_0_r});
  wire [30:0]      _freeList_T_17 =
    freeSlotOH_next_nextVec_1_r[63:33] | freeSlotOH_next_nextVec_1_r[31:1];
  wire [14:0]      _freeList_T_19 = _freeList_T_17[30:16] | _freeList_T_17[14:0];
  wire [6:0]       _freeList_T_21 = _freeList_T_19[14:8] | _freeList_T_19[6:0];
  wire [2:0]       _freeList_T_23 = _freeList_T_21[6:4] | _freeList_T_21[2:0];
  wire [5:0]       _freeList_T_31 =
    {|(freeSlotOH_next_nextVec_1_r[63:32]),
     |(_freeList_T_17[30:15]),
     |(_freeList_T_19[14:7]),
     |(_freeList_T_21[6:3]),
     |(_freeList_T_23[2:1]),
     _freeList_T_23[2] | _freeList_T_23[0]};
  wire [1:0]       _GEN_1 = {1'h0, freeReq_next_nextVec_0_r};
  wire [1:0]       _GEN_2 = {1'h0, freeReq_next_nextVec_1_r};
  wire [1:0]       offset = 2'(_GEN_1 + _GEN_2);
  wire [5:0]       _enqPtr_new_ptr_T_11 = 6'(tailPtr_value + {4'h0, offset});
  wire [30:0]      _freeList_T_33 =
    freeSlotOH_next_nextVec_2_r[63:33] | freeSlotOH_next_nextVec_2_r[31:1];
  wire [14:0]      _freeList_T_35 = _freeList_T_33[30:16] | _freeList_T_33[14:0];
  wire [6:0]       _freeList_T_37 = _freeList_T_35[14:8] | _freeList_T_35[6:0];
  wire [2:0]       _freeList_T_39 = _freeList_T_37[6:4] | _freeList_T_37[2:0];
  wire [5:0]       _freeList_T_47 =
    {|(freeSlotOH_next_nextVec_2_r[63:32]),
     |(_freeList_T_33[30:15]),
     |(_freeList_T_35[14:7]),
     |(_freeList_T_37[6:3]),
     |(_freeList_T_39[2:1]),
     _freeList_T_39[2] | _freeList_T_39[0]};
  wire [1:0]       _GEN_3 = {1'h0, freeReq_next_nextVec_2_r};
  wire [5:0]       _enqPtr_new_ptr_T_16 =
    6'(tailPtr_value + {4'h0, 2'(_GEN_1 + 2'(_GEN_2 + _GEN_3))});
  wire [30:0]      _freeList_T_49 =
    freeSlotOH_next_nextVec_3_r[63:33] | freeSlotOH_next_nextVec_3_r[31:1];
  wire [14:0]      _freeList_T_51 = _freeList_T_49[30:16] | _freeList_T_49[14:0];
  wire [6:0]       _freeList_T_53 = _freeList_T_51[14:8] | _freeList_T_51[6:0];
  wire [2:0]       _freeList_T_55 = _freeList_T_53[6:4] | _freeList_T_53[2:0];
  wire [5:0]       _freeList_T_63 =
    {|(freeSlotOH_next_nextVec_3_r[63:32]),
     |(_freeList_T_49[30:15]),
     |(_freeList_T_51[14:7]),
     |(_freeList_T_53[6:3]),
     |(_freeList_T_55[2:1]),
     _freeList_T_55[2] | _freeList_T_55[0]};
  wire [6:0]       _tailPtrNext_new_ptr_T_1 =
    7'({tailPtr_flag, tailPtr_value}
       + {4'h0,
          3'({1'h0, offset} + {1'h0, 2'(_GEN_3 + {1'h0, freeReq_next_nextVec_3_r})})});
  wire [6:0]       _headPtrNext_new_ptr_T_1 = 7'(_GEN + _GEN_0);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      freeList_0 <= 6'h0;
      freeList_1 <= 6'h1;
      freeList_2 <= 6'h2;
      freeList_3 <= 6'h3;
      freeList_4 <= 6'h4;
      freeList_5 <= 6'h5;
      freeList_6 <= 6'h6;
      freeList_7 <= 6'h7;
      freeList_8 <= 6'h8;
      freeList_9 <= 6'h9;
      freeList_10 <= 6'hA;
      freeList_11 <= 6'hB;
      freeList_12 <= 6'hC;
      freeList_13 <= 6'hD;
      freeList_14 <= 6'hE;
      freeList_15 <= 6'hF;
      freeList_16 <= 6'h10;
      freeList_17 <= 6'h11;
      freeList_18 <= 6'h12;
      freeList_19 <= 6'h13;
      freeList_20 <= 6'h14;
      freeList_21 <= 6'h15;
      freeList_22 <= 6'h16;
      freeList_23 <= 6'h17;
      freeList_24 <= 6'h18;
      freeList_25 <= 6'h19;
      freeList_26 <= 6'h1A;
      freeList_27 <= 6'h1B;
      freeList_28 <= 6'h1C;
      freeList_29 <= 6'h1D;
      freeList_30 <= 6'h1E;
      freeList_31 <= 6'h1F;
      freeList_32 <= 6'h20;
      freeList_33 <= 6'h21;
      freeList_34 <= 6'h22;
      freeList_35 <= 6'h23;
      freeList_36 <= 6'h24;
      freeList_37 <= 6'h25;
      freeList_38 <= 6'h26;
      freeList_39 <= 6'h27;
      freeList_40 <= 6'h28;
      freeList_41 <= 6'h29;
      freeList_42 <= 6'h2A;
      freeList_43 <= 6'h2B;
      freeList_44 <= 6'h2C;
      freeList_45 <= 6'h2D;
      freeList_46 <= 6'h2E;
      freeList_47 <= 6'h2F;
      freeList_48 <= 6'h30;
      freeList_49 <= 6'h31;
      freeList_50 <= 6'h32;
      freeList_51 <= 6'h33;
      freeList_52 <= 6'h34;
      freeList_53 <= 6'h35;
      freeList_54 <= 6'h36;
      freeList_55 <= 6'h37;
      freeList_56 <= 6'h38;
      freeList_57 <= 6'h39;
      freeList_58 <= 6'h3A;
      freeList_59 <= 6'h3B;
      freeList_60 <= 6'h3C;
      freeList_61 <= 6'h3D;
      freeList_62 <= 6'h3E;
      freeList_63 <= 6'h3F;
      headPtr_flag <= 1'h0;
      headPtr_value <= 6'h0;
      tailPtr_flag <= 1'h1;
      tailPtr_value <= 6'h0;
      freeMask <= 64'h0;
      freeReq_next_nextVec_0_r <= 1'h0;
      freeReq_next_nextVec_1_r <= 1'h0;
      freeReq_next_nextVec_2_r <= 1'h0;
      freeReq_next_nextVec_3_r <= 1'h0;
      freeSlotOH_next_nextVec_0_r <= 64'h0;
      freeSlotOH_next_nextVec_1_r <= 64'h0;
      freeSlotOH_next_nextVec_2_r <= 64'h0;
      freeSlotOH_next_nextVec_3_r <= 64'h0;
      freeSlotCnt <= 7'h40;
    end
    else begin
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h0)
        freeList_0 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h0)
        freeList_0 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h0)
        freeList_0 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h0)
        freeList_0 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h1)
        freeList_1 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h1)
        freeList_1 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h1)
        freeList_1 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h1)
        freeList_1 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h2)
        freeList_2 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h2)
        freeList_2 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h2)
        freeList_2 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h2)
        freeList_2 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h3)
        freeList_3 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h3)
        freeList_3 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h3)
        freeList_3 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h3)
        freeList_3 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h4)
        freeList_4 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h4)
        freeList_4 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h4)
        freeList_4 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h4)
        freeList_4 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h5)
        freeList_5 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h5)
        freeList_5 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h5)
        freeList_5 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h5)
        freeList_5 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h6)
        freeList_6 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h6)
        freeList_6 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h6)
        freeList_6 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h6)
        freeList_6 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h7)
        freeList_7 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h7)
        freeList_7 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h7)
        freeList_7 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h7)
        freeList_7 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h8)
        freeList_8 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h8)
        freeList_8 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h8)
        freeList_8 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h8)
        freeList_8 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h9)
        freeList_9 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h9)
        freeList_9 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h9)
        freeList_9 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h9)
        freeList_9 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'hA)
        freeList_10 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'hA)
        freeList_10 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'hA)
        freeList_10 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'hA)
        freeList_10 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'hB)
        freeList_11 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'hB)
        freeList_11 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'hB)
        freeList_11 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'hB)
        freeList_11 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'hC)
        freeList_12 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'hC)
        freeList_12 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'hC)
        freeList_12 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'hC)
        freeList_12 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'hD)
        freeList_13 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'hD)
        freeList_13 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'hD)
        freeList_13 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'hD)
        freeList_13 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'hE)
        freeList_14 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'hE)
        freeList_14 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'hE)
        freeList_14 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'hE)
        freeList_14 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'hF)
        freeList_15 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'hF)
        freeList_15 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'hF)
        freeList_15 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'hF)
        freeList_15 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h10)
        freeList_16 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h10)
        freeList_16 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h10)
        freeList_16 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h10)
        freeList_16 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h11)
        freeList_17 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h11)
        freeList_17 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h11)
        freeList_17 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h11)
        freeList_17 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h12)
        freeList_18 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h12)
        freeList_18 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h12)
        freeList_18 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h12)
        freeList_18 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h13)
        freeList_19 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h13)
        freeList_19 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h13)
        freeList_19 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h13)
        freeList_19 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h14)
        freeList_20 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h14)
        freeList_20 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h14)
        freeList_20 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h14)
        freeList_20 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h15)
        freeList_21 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h15)
        freeList_21 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h15)
        freeList_21 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h15)
        freeList_21 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h16)
        freeList_22 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h16)
        freeList_22 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h16)
        freeList_22 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h16)
        freeList_22 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h17)
        freeList_23 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h17)
        freeList_23 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h17)
        freeList_23 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h17)
        freeList_23 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h18)
        freeList_24 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h18)
        freeList_24 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h18)
        freeList_24 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h18)
        freeList_24 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h19)
        freeList_25 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h19)
        freeList_25 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h19)
        freeList_25 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h19)
        freeList_25 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h1A)
        freeList_26 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h1A)
        freeList_26 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h1A)
        freeList_26 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h1A)
        freeList_26 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h1B)
        freeList_27 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h1B)
        freeList_27 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h1B)
        freeList_27 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h1B)
        freeList_27 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h1C)
        freeList_28 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h1C)
        freeList_28 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h1C)
        freeList_28 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h1C)
        freeList_28 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h1D)
        freeList_29 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h1D)
        freeList_29 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h1D)
        freeList_29 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h1D)
        freeList_29 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h1E)
        freeList_30 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h1E)
        freeList_30 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h1E)
        freeList_30 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h1E)
        freeList_30 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h1F)
        freeList_31 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h1F)
        freeList_31 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h1F)
        freeList_31 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h1F)
        freeList_31 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h20)
        freeList_32 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h20)
        freeList_32 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h20)
        freeList_32 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h20)
        freeList_32 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h21)
        freeList_33 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h21)
        freeList_33 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h21)
        freeList_33 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h21)
        freeList_33 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h22)
        freeList_34 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h22)
        freeList_34 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h22)
        freeList_34 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h22)
        freeList_34 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h23)
        freeList_35 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h23)
        freeList_35 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h23)
        freeList_35 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h23)
        freeList_35 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h24)
        freeList_36 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h24)
        freeList_36 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h24)
        freeList_36 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h24)
        freeList_36 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h25)
        freeList_37 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h25)
        freeList_37 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h25)
        freeList_37 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h25)
        freeList_37 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h26)
        freeList_38 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h26)
        freeList_38 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h26)
        freeList_38 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h26)
        freeList_38 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h27)
        freeList_39 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h27)
        freeList_39 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h27)
        freeList_39 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h27)
        freeList_39 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h28)
        freeList_40 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h28)
        freeList_40 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h28)
        freeList_40 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h28)
        freeList_40 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h29)
        freeList_41 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h29)
        freeList_41 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h29)
        freeList_41 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h29)
        freeList_41 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h2A)
        freeList_42 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h2A)
        freeList_42 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h2A)
        freeList_42 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h2A)
        freeList_42 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h2B)
        freeList_43 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h2B)
        freeList_43 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h2B)
        freeList_43 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h2B)
        freeList_43 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h2C)
        freeList_44 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h2C)
        freeList_44 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h2C)
        freeList_44 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h2C)
        freeList_44 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h2D)
        freeList_45 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h2D)
        freeList_45 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h2D)
        freeList_45 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h2D)
        freeList_45 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h2E)
        freeList_46 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h2E)
        freeList_46 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h2E)
        freeList_46 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h2E)
        freeList_46 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h2F)
        freeList_47 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h2F)
        freeList_47 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h2F)
        freeList_47 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h2F)
        freeList_47 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h30)
        freeList_48 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h30)
        freeList_48 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h30)
        freeList_48 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h30)
        freeList_48 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h31)
        freeList_49 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h31)
        freeList_49 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h31)
        freeList_49 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h31)
        freeList_49 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h32)
        freeList_50 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h32)
        freeList_50 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h32)
        freeList_50 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h32)
        freeList_50 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h33)
        freeList_51 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h33)
        freeList_51 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h33)
        freeList_51 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h33)
        freeList_51 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h34)
        freeList_52 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h34)
        freeList_52 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h34)
        freeList_52 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h34)
        freeList_52 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h35)
        freeList_53 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h35)
        freeList_53 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h35)
        freeList_53 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h35)
        freeList_53 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h36)
        freeList_54 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h36)
        freeList_54 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h36)
        freeList_54 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h36)
        freeList_54 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h37)
        freeList_55 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h37)
        freeList_55 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h37)
        freeList_55 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h37)
        freeList_55 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h38)
        freeList_56 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h38)
        freeList_56 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h38)
        freeList_56 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h38)
        freeList_56 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h39)
        freeList_57 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h39)
        freeList_57 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h39)
        freeList_57 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h39)
        freeList_57 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h3A)
        freeList_58 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h3A)
        freeList_58 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h3A)
        freeList_58 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h3A)
        freeList_58 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h3B)
        freeList_59 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h3B)
        freeList_59 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h3B)
        freeList_59 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h3B)
        freeList_59 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h3C)
        freeList_60 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h3C)
        freeList_60 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h3C)
        freeList_60 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h3C)
        freeList_60 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h3D)
        freeList_61 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h3D)
        freeList_61 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h3D)
        freeList_61 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h3D)
        freeList_61 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_T_16 == 6'h3E)
        freeList_62 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_T_11 == 6'h3E)
        freeList_62 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_T_6 == 6'h3E)
        freeList_62 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & tailPtr_value == 6'h3E)
        freeList_62 <= _freeList_T_15;
      if (freeReq_next_nextVec_3_r & (&_enqPtr_new_ptr_T_16))
        freeList_63 <= _freeList_T_63;
      else if (freeReq_next_nextVec_2_r & (&_enqPtr_new_ptr_T_11))
        freeList_63 <= _freeList_T_47;
      else if (freeReq_next_nextVec_1_r & (&_enqPtr_new_ptr_T_6))
        freeList_63 <= _freeList_T_31;
      else if (freeReq_next_nextVec_0_r & (&tailPtr_value))
        freeList_63 <= _freeList_T_15;
      if (|{io_doAllocate_2, io_doAllocate_1, io_doAllocate_0}) begin
        headPtr_flag <= _headPtrNext_new_ptr_T_1[6];
        headPtr_value <= _headPtrNext_new_ptr_T_1[5:0];
      end
      if (|{freeReq_next_nextVec_3_r,
            freeReq_next_nextVec_2_r,
            freeReq_next_nextVec_1_r,
            freeReq_next_nextVec_0_r}) begin
        tailPtr_flag <= _tailPtrNext_new_ptr_T_1[6];
        tailPtr_value <= _tailPtrNext_new_ptr_T_1[5:0];
      end
      freeMask <= (io_free | freeMask) & _remFreeSelMaskVec_T_57;
      if (~((|remFreeSelMaskVec_0) == freeReq_next_nextVec_0_r))
        freeReq_next_nextVec_0_r <= |remFreeSelMaskVec_0;
      if (~((|remFreeSelMaskVec_1) == freeReq_next_nextVec_1_r))
        freeReq_next_nextVec_1_r <= |remFreeSelMaskVec_1;
      if (~((|remFreeSelMaskVec_2) == freeReq_next_nextVec_2_r))
        freeReq_next_nextVec_2_r <= |remFreeSelMaskVec_2;
      if (~((|remFreeSelMaskVec_3) == freeReq_next_nextVec_3_r))
        freeReq_next_nextVec_3_r <= |remFreeSelMaskVec_3;
      if (~(remFreeSelIndexOHVec_0 == freeSlotOH_next_nextVec_0_r))
        freeSlotOH_next_nextVec_0_r <= remFreeSelIndexOHVec_0;
      if (~(remFreeSelIndexOHVec_1 == freeSlotOH_next_nextVec_1_r))
        freeSlotOH_next_nextVec_1_r <= remFreeSelIndexOHVec_1;
      if (~(remFreeSelIndexOHVec_2 == freeSlotOH_next_nextVec_2_r))
        freeSlotOH_next_nextVec_2_r <= remFreeSelIndexOHVec_2;
      if (~(remFreeSelIndexOHVec_3 == freeSlotOH_next_nextVec_3_r))
        freeSlotOH_next_nextVec_3_r <= remFreeSelIndexOHVec_3;
      freeSlotCnt <=
        _tailPtrNext_new_ptr_T_1[6] == _headPtrNext_new_ptr_T_1[6]
          ? {1'h0, 6'(_tailPtrNext_new_ptr_T_1[5:0] - _headPtrNext_new_ptr_T_1[5:0])}
          : 7'(7'({1'h0, _tailPtrNext_new_ptr_T_1[5:0]} - 7'h40)
               - {1'h0, _headPtrNext_new_ptr_T_1[5:0]});
    end
  end // always @(posedge, posedge)
  wire [6:0]       _deqPtr_new_ptr_T_1 = 7'(_GEN + _GEN_0);
  wire [63:0][5:0] _GEN_4 =
    {{freeList_63},
     {freeList_62},
     {freeList_61},
     {freeList_60},
     {freeList_59},
     {freeList_58},
     {freeList_57},
     {freeList_56},
     {freeList_55},
     {freeList_54},
     {freeList_53},
     {freeList_52},
     {freeList_51},
     {freeList_50},
     {freeList_49},
     {freeList_48},
     {freeList_47},
     {freeList_46},
     {freeList_45},
     {freeList_44},
     {freeList_43},
     {freeList_42},
     {freeList_41},
     {freeList_40},
     {freeList_39},
     {freeList_38},
     {freeList_37},
     {freeList_36},
     {freeList_35},
     {freeList_34},
     {freeList_33},
     {freeList_32},
     {freeList_31},
     {freeList_30},
     {freeList_29},
     {freeList_28},
     {freeList_27},
     {freeList_26},
     {freeList_25},
     {freeList_24},
     {freeList_23},
     {freeList_22},
     {freeList_21},
     {freeList_20},
     {freeList_19},
     {freeList_18},
     {freeList_17},
     {freeList_16},
     {freeList_15},
     {freeList_14},
     {freeList_13},
     {freeList_12},
     {freeList_11},
     {freeList_10},
     {freeList_9},
     {freeList_8},
     {freeList_7},
     {freeList_6},
     {freeList_5},
     {freeList_4},
     {freeList_3},
     {freeList_2},
     {freeList_1},
     {freeList_0}};
  wire [6:0]       _deqPtr_new_ptr_T_16 = 7'(_GEN + 7'(_GEN_0 + 7'h1));
  wire [6:0]       _deqPtr_new_ptr_T_26 = 7'(_GEN + 7'(_GEN_0 + 7'h2));
  always @(posedge clock) begin
    io_canAllocate_0_r <=
      _deqPtr_new_ptr_T_1[6] ^ tailPtr_flag ^ _deqPtr_new_ptr_T_1[5:0] < tailPtr_value;
    io_allocateSlot_0_r <= _GEN_4[_deqPtr_new_ptr_T_1[5:0]];
    io_canAllocate_1_r <=
      _deqPtr_new_ptr_T_16[6] ^ tailPtr_flag ^ _deqPtr_new_ptr_T_16[5:0] < tailPtr_value;
    io_allocateSlot_1_r <= _GEN_4[_deqPtr_new_ptr_T_16[5:0]];
    io_canAllocate_2_r <=
      _deqPtr_new_ptr_T_26[6] ^ tailPtr_flag ^ _deqPtr_new_ptr_T_26[5:0] < tailPtr_value;
    io_allocateSlot_2_r <= _GEN_4[_deqPtr_new_ptr_T_26[5:0]];
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:23];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h18; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        freeList_0 = _RANDOM[5'h0][5:0];
        freeList_1 = _RANDOM[5'h0][11:6];
        freeList_2 = _RANDOM[5'h0][17:12];
        freeList_3 = _RANDOM[5'h0][23:18];
        freeList_4 = _RANDOM[5'h0][29:24];
        freeList_5 = {_RANDOM[5'h0][31:30], _RANDOM[5'h1][3:0]};
        freeList_6 = _RANDOM[5'h1][9:4];
        freeList_7 = _RANDOM[5'h1][15:10];
        freeList_8 = _RANDOM[5'h1][21:16];
        freeList_9 = _RANDOM[5'h1][27:22];
        freeList_10 = {_RANDOM[5'h1][31:28], _RANDOM[5'h2][1:0]};
        freeList_11 = _RANDOM[5'h2][7:2];
        freeList_12 = _RANDOM[5'h2][13:8];
        freeList_13 = _RANDOM[5'h2][19:14];
        freeList_14 = _RANDOM[5'h2][25:20];
        freeList_15 = _RANDOM[5'h2][31:26];
        freeList_16 = _RANDOM[5'h3][5:0];
        freeList_17 = _RANDOM[5'h3][11:6];
        freeList_18 = _RANDOM[5'h3][17:12];
        freeList_19 = _RANDOM[5'h3][23:18];
        freeList_20 = _RANDOM[5'h3][29:24];
        freeList_21 = {_RANDOM[5'h3][31:30], _RANDOM[5'h4][3:0]};
        freeList_22 = _RANDOM[5'h4][9:4];
        freeList_23 = _RANDOM[5'h4][15:10];
        freeList_24 = _RANDOM[5'h4][21:16];
        freeList_25 = _RANDOM[5'h4][27:22];
        freeList_26 = {_RANDOM[5'h4][31:28], _RANDOM[5'h5][1:0]};
        freeList_27 = _RANDOM[5'h5][7:2];
        freeList_28 = _RANDOM[5'h5][13:8];
        freeList_29 = _RANDOM[5'h5][19:14];
        freeList_30 = _RANDOM[5'h5][25:20];
        freeList_31 = _RANDOM[5'h5][31:26];
        freeList_32 = _RANDOM[5'h6][5:0];
        freeList_33 = _RANDOM[5'h6][11:6];
        freeList_34 = _RANDOM[5'h6][17:12];
        freeList_35 = _RANDOM[5'h6][23:18];
        freeList_36 = _RANDOM[5'h6][29:24];
        freeList_37 = {_RANDOM[5'h6][31:30], _RANDOM[5'h7][3:0]};
        freeList_38 = _RANDOM[5'h7][9:4];
        freeList_39 = _RANDOM[5'h7][15:10];
        freeList_40 = _RANDOM[5'h7][21:16];
        freeList_41 = _RANDOM[5'h7][27:22];
        freeList_42 = {_RANDOM[5'h7][31:28], _RANDOM[5'h8][1:0]};
        freeList_43 = _RANDOM[5'h8][7:2];
        freeList_44 = _RANDOM[5'h8][13:8];
        freeList_45 = _RANDOM[5'h8][19:14];
        freeList_46 = _RANDOM[5'h8][25:20];
        freeList_47 = _RANDOM[5'h8][31:26];
        freeList_48 = _RANDOM[5'h9][5:0];
        freeList_49 = _RANDOM[5'h9][11:6];
        freeList_50 = _RANDOM[5'h9][17:12];
        freeList_51 = _RANDOM[5'h9][23:18];
        freeList_52 = _RANDOM[5'h9][29:24];
        freeList_53 = {_RANDOM[5'h9][31:30], _RANDOM[5'hA][3:0]};
        freeList_54 = _RANDOM[5'hA][9:4];
        freeList_55 = _RANDOM[5'hA][15:10];
        freeList_56 = _RANDOM[5'hA][21:16];
        freeList_57 = _RANDOM[5'hA][27:22];
        freeList_58 = {_RANDOM[5'hA][31:28], _RANDOM[5'hB][1:0]};
        freeList_59 = _RANDOM[5'hB][7:2];
        freeList_60 = _RANDOM[5'hB][13:8];
        freeList_61 = _RANDOM[5'hB][19:14];
        freeList_62 = _RANDOM[5'hB][25:20];
        freeList_63 = _RANDOM[5'hB][31:26];
        headPtr_flag = _RANDOM[5'hC][0];
        headPtr_value = _RANDOM[5'hC][6:1];
        tailPtr_flag = _RANDOM[5'hC][7];
        tailPtr_value = _RANDOM[5'hC][13:8];
        freeMask = {_RANDOM[5'hC][31:14], _RANDOM[5'hD], _RANDOM[5'hE][13:0]};
        freeReq_next_nextVec_0_r = _RANDOM[5'hE][14];
        freeReq_next_nextVec_1_r = _RANDOM[5'hE][15];
        freeReq_next_nextVec_2_r = _RANDOM[5'hE][16];
        freeReq_next_nextVec_3_r = _RANDOM[5'hE][17];
        freeSlotOH_next_nextVec_0_r =
          {_RANDOM[5'hE][31:18], _RANDOM[5'hF], _RANDOM[5'h10][17:0]};
        freeSlotOH_next_nextVec_1_r =
          {_RANDOM[5'h10][31:18], _RANDOM[5'h11], _RANDOM[5'h12][17:0]};
        freeSlotOH_next_nextVec_2_r =
          {_RANDOM[5'h12][31:18], _RANDOM[5'h13], _RANDOM[5'h14][17:0]};
        freeSlotOH_next_nextVec_3_r =
          {_RANDOM[5'h14][31:18], _RANDOM[5'h15], _RANDOM[5'h16][17:0]};
        freeSlotCnt = _RANDOM[5'h16][24:18];
        io_canAllocate_0_r = _RANDOM[5'h16][25];
        io_allocateSlot_0_r = _RANDOM[5'h16][31:26];
        io_canAllocate_1_r = _RANDOM[5'h17][0];
        io_allocateSlot_1_r = _RANDOM[5'h17][6:1];
        io_canAllocate_2_r = _RANDOM[5'h17][7];
        io_allocateSlot_2_r = _RANDOM[5'h17][13:8];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        freeList_0 = 6'h0;
        freeList_1 = 6'h1;
        freeList_2 = 6'h2;
        freeList_3 = 6'h3;
        freeList_4 = 6'h4;
        freeList_5 = 6'h5;
        freeList_6 = 6'h6;
        freeList_7 = 6'h7;
        freeList_8 = 6'h8;
        freeList_9 = 6'h9;
        freeList_10 = 6'hA;
        freeList_11 = 6'hB;
        freeList_12 = 6'hC;
        freeList_13 = 6'hD;
        freeList_14 = 6'hE;
        freeList_15 = 6'hF;
        freeList_16 = 6'h10;
        freeList_17 = 6'h11;
        freeList_18 = 6'h12;
        freeList_19 = 6'h13;
        freeList_20 = 6'h14;
        freeList_21 = 6'h15;
        freeList_22 = 6'h16;
        freeList_23 = 6'h17;
        freeList_24 = 6'h18;
        freeList_25 = 6'h19;
        freeList_26 = 6'h1A;
        freeList_27 = 6'h1B;
        freeList_28 = 6'h1C;
        freeList_29 = 6'h1D;
        freeList_30 = 6'h1E;
        freeList_31 = 6'h1F;
        freeList_32 = 6'h20;
        freeList_33 = 6'h21;
        freeList_34 = 6'h22;
        freeList_35 = 6'h23;
        freeList_36 = 6'h24;
        freeList_37 = 6'h25;
        freeList_38 = 6'h26;
        freeList_39 = 6'h27;
        freeList_40 = 6'h28;
        freeList_41 = 6'h29;
        freeList_42 = 6'h2A;
        freeList_43 = 6'h2B;
        freeList_44 = 6'h2C;
        freeList_45 = 6'h2D;
        freeList_46 = 6'h2E;
        freeList_47 = 6'h2F;
        freeList_48 = 6'h30;
        freeList_49 = 6'h31;
        freeList_50 = 6'h32;
        freeList_51 = 6'h33;
        freeList_52 = 6'h34;
        freeList_53 = 6'h35;
        freeList_54 = 6'h36;
        freeList_55 = 6'h37;
        freeList_56 = 6'h38;
        freeList_57 = 6'h39;
        freeList_58 = 6'h3A;
        freeList_59 = 6'h3B;
        freeList_60 = 6'h3C;
        freeList_61 = 6'h3D;
        freeList_62 = 6'h3E;
        freeList_63 = 6'h3F;
        headPtr_flag = 1'h0;
        headPtr_value = 6'h0;
        tailPtr_flag = 1'h1;
        tailPtr_value = 6'h0;
        freeMask = 64'h0;
        freeReq_next_nextVec_0_r = 1'h0;
        freeReq_next_nextVec_1_r = 1'h0;
        freeReq_next_nextVec_2_r = 1'h0;
        freeReq_next_nextVec_3_r = 1'h0;
        freeSlotOH_next_nextVec_0_r = 64'h0;
        freeSlotOH_next_nextVec_1_r = 64'h0;
        freeSlotOH_next_nextVec_2_r = 64'h0;
        freeSlotOH_next_nextVec_3_r = 64'h0;
        freeSlotCnt = 7'h40;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_allocateSlot_0 = io_allocateSlot_0_r;
  assign io_allocateSlot_1 = io_allocateSlot_1_r;
  assign io_allocateSlot_2 = io_allocateSlot_2_r;
  assign io_canAllocate_0 = io_canAllocate_0_r;
  assign io_canAllocate_1 = io_canAllocate_1_r;
  assign io_canAllocate_2 = io_canAllocate_2_r;
  assign io_empty = freeSlotCnt == 7'h0;
endmodule

