{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465313581638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465313581650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 10:33:00 2016 " "Processing started: Tue Jun 07 10:33:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465313581650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465313581650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO_SOC_picoCtrl -c DE0_NANO_SOC_picoCtrl " "Command: quartus_sta DE0_NANO_SOC_picoCtrl -c DE0_NANO_SOC_picoCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465313581651 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1465313582002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1465313583934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465313584092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465313584093 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_picoCtrl.sdc " "Reading SDC File: 'DE0_NANO_SOC_picoCtrl.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1465313586582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465313586586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_NANO_SOC_picoCtrl.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at DE0_NANO_SOC_picoCtrl.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586587 ""}  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465313586587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 15 altera_reserved_tdi port " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465313586588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 15 altera_reserved_tck clock " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465313586589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_NANO_SOC_picoCtrl.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at DE0_NANO_SOC_picoCtrl.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586590 ""}  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465313586590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_NANO_SOC_picoCtrl.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at DE0_NANO_SOC_picoCtrl.sdc(15): Argument -clock is not an object ID" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465313586590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 16 altera_reserved_tms port " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465313586590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_NANO_SOC_picoCtrl.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE0_NANO_SOC_picoCtrl.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586591 ""}  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465313586591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_NANO_SOC_picoCtrl.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE0_NANO_SOC_picoCtrl.sdc(16): Argument -clock is not an object ID" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465313586615 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 17 altera_reserved_tdo port " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465313586615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE0_NANO_SOC_picoCtrl.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at DE0_NANO_SOC_picoCtrl.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586649 ""}  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465313586649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE0_NANO_SOC_picoCtrl.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at DE0_NANO_SOC_picoCtrl.sdc(17): Argument -clock is not an object ID" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465313586650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1465313586650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586662 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1465313586664 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1465313586709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.235 " "Worst-case setup slack is 15.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.235               0.000 FPGA_CLK1_50  " "   15.235               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313586762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 FPGA_CLK1_50  " "    0.260               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313586775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465313586787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465313586827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.223 " "Worst-case minimum pulse width slack is 9.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.223               0.000 FPGA_CLK1_50  " "    9.223               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313586838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313586838 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1465313586881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465313587021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465313589035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.288 " "Worst-case setup slack is 15.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.288               0.000 FPGA_CLK1_50  " "   15.288               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313589319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 FPGA_CLK1_50  " "    0.235               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313589403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465313589448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465313589490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.297 " "Worst-case minimum pulse width slack is 9.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.297               0.000 FPGA_CLK1_50  " "    9.297               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313589499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313589499 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1465313589560 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465313590030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465313591549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.220 " "Worst-case setup slack is 17.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.220               0.000 FPGA_CLK1_50  " "   17.220               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313591884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 FPGA_CLK1_50  " "    0.161               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313591896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465313591907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465313591918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.102 " "Worst-case minimum pulse width slack is 9.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.102               0.000 FPGA_CLK1_50  " "    9.102               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313591928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313591928 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1465313592004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.441 " "Worst-case setup slack is 17.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.441               0.000 FPGA_CLK1_50  " "   17.441               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313593076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 FPGA_CLK1_50  " "    0.144               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313593090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465313593101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465313593113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.066 " "Worst-case minimum pulse width slack is 9.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.066               0.000 FPGA_CLK1_50  " "    9.066               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465313593123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465313593123 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465313596800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465313596800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "984 " "Peak virtual memory: 984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465313597035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 10:33:17 2016 " "Processing ended: Tue Jun 07 10:33:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465313597035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465313597035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465313597035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465313597035 ""}
