
---------- Begin Simulation Statistics ----------
final_tick                                 5131056500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874260                       # Number of bytes of host memory used
host_op_rate                                   128828                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   151.56                       # Real time elapsed on the host
host_tick_rate                               33853858                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17268907                       # Number of instructions simulated
sim_ops                                      19525806                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005131                       # Number of seconds simulated
sim_ticks                                  5131056500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.776459                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2126384                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2131148                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 35                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27539                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3196178                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             174347                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          176105                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1758                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4971785                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        14263                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong          230                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         4670                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         3752                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          632                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           80                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        72560                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         4563                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         4638                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          238                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7        21681                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1434                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         5897                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         4479                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          550                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12        12646                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         1376                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         4985                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         8506                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16        12321                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         6490                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18        30976                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19        29617                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        15899                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22        33524                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24        37307                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26        40432                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28        13980                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         6572                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4473                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         3066                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      2687590                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1231                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        22821                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        35493                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         6162                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         4566                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         5323                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2970                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10        14321                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         3342                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12        12694                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         3597                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          579                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         4060                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16        10860                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         7151                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18        10818                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19        30828                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         7065                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        20438                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        38462                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26        53141                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28        46583                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30        22825                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       338367                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1321                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        16094                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  664908                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.wormholepredictor.whPredictorCorrect        10454                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.wormholepredictor.whPredictorWrong          152                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPredindirectMispredicted          741                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8648445                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6719196                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25609                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    4782384                       # Number of branches committed
system.cpu.commit.bw_lim_events                661335                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          750495                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             17272408                       # Number of instructions committed
system.cpu.commit.committedOps               19529307                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10025248                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.948012                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.363931                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3791529     37.82%     37.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1978214     19.73%     57.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1515794     15.12%     72.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       501791      5.01%     77.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       664042      6.62%     84.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       505299      5.04%     89.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       309919      3.09%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        97325      0.97%     93.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       661335      6.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10025248                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               655562                       # Number of function calls committed.
system.cpu.commit.int_insts                  16935989                       # Number of committed integer instructions.
system.cpu.commit.loads                       2002676                       # Number of loads committed
system.cpu.commit.membars                        1100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15822086     81.02%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40140      0.21%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              49      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              73      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             65      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2002676     10.25%     91.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1664106      8.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19529307                       # Class of committed instruction
system.cpu.commit.refs                        3666782                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       960                       # Number of committed Vector instructions.
system.cpu.committedInsts                    17268907                       # Number of Instructions Simulated
system.cpu.committedOps                      19525806                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.594254                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.594254                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                822845                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1950                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2112177                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               20491418                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4198420                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5010698                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25732                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  8250                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 73238                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     4971785                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4278771                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5762699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9376                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18197236                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  253                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   55324                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.484480                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4340251                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2965639                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.773244                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10130933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.035398                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.630298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4940265     48.76%     48.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   585729      5.78%     54.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1456582     14.38%     68.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   834229      8.23%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   538873      5.32%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   213205      2.10%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   351619      3.47%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   395777      3.91%     91.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   814654      8.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10130933                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          131181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26288                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  4854206                       # Number of branches executed
system.cpu.iew.exec_nop                          3733                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.980387                       # Inst execution rate
system.cpu.iew.exec_refs                      4057969                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1725195                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  425141                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2085982                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1300                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               877                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1772913                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20280700                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2332774                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             60550                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20322961                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3513                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2902                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25732                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7601                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           248                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            11702                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       154981                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        83306                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       108807                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17050                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9238                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  19084598                       # num instructions consuming a value
system.cpu.iew.wb_count                      20028651                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.506191                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9660444                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.951708                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20037186                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22995506                       # number of integer regfile reads
system.cpu.int_regfile_writes                14821648                       # number of integer regfile writes
system.cpu.ipc                               1.682783                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.682783                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                24      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16255202     79.75%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40171      0.20%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   71      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  103      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  101      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  85      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2340442     11.48%     91.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1747281      8.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20383511                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20382296                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50944203                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20027491                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21026434                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20275667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20383511                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1300                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          751160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             48693                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            191                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       348622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10130933                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.012007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.443308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1857129     18.33%     18.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2426618     23.95%     42.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2078628     20.52%     62.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1274595     12.58%     75.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2493963     24.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10130933                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.986288                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1191                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2445                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1160                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1770                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             37243                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            23613                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2085982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1772913                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                14061661                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4389                       # number of misc regfile writes
system.cpu.numCycles                         10262114                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  502742                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21060090                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 146925                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4237142                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4009                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   329                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              31875791                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20428313                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            21891153                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5042187                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  17822                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25732                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                182900                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   831063                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         23125984                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         140230                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               4213                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    312503                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1313                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1595                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     29643039                       # The number of ROB reads
system.cpu.rob.rob_writes                    40665348                       # The number of ROB writes
system.cpu.timesIdled                            1503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1324                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     432                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        94341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6035                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2456                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6035                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       543424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  543424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8632                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8632    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8632                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10886000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44816500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             44039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1599                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2112                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        41928                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          164                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          164                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       136201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       237440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3680512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3917952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            47683                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47680     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47683                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           60870500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          68192500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3167498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38748                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39027                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 279                       # number of overall hits
system.l2.overall_hits::.cpu.data               38748                       # number of overall hits
system.l2.overall_hits::total                   39027                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6659                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8492                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1833                       # number of overall misses
system.l2.overall_misses::.cpu.data              6659                       # number of overall misses
system.l2.overall_misses::total                  8492                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    142562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    503065500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        645627500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    142562000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    503065500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       645627500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            45407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47519                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           45407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47519                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.867898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.146651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178707                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.867898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.146651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178707                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77775.231860                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75546.703709                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76027.731983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77775.231860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75546.703709                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76027.731983                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8492                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8492                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    124242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    436475500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    560717500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    124242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    436475500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    560717500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.867898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.146651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178707                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.867898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.146651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178707                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67780.687398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65546.703709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66028.909562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67780.687398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65546.703709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66028.909562                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12101                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12101                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1599                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1599                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1599                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1599                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1023                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    188740500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     188740500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.705950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76848.737785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76848.737785                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    164180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    164180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.705950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66848.737785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66848.737785                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    142562000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    142562000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.867898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.867898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77775.231860                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77775.231860                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    124242000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    124242000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.867898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.867898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67780.687398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67780.687398                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    314325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    314325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        41928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         41928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74785.867238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74785.867238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    272295000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    272295000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64785.867238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64785.867238                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          141                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             141                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.859756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.859756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          141                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          141                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2696500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2696500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.859756                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.859756                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19124.113475                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19124.113475                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7646.802851                       # Cycle average of tags in use
system.l2.tags.total_refs                       94196                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.892229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     135.752860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1495.362208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6015.687783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.183584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.233362                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8232                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.263214                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    763352                       # Number of tag accesses
system.l2.tags.data_accesses                   763352                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         426176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             543424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       117248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8491                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          22850655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          83058138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105908793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     22850655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22850655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         22850655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         83058138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            105908793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000620000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18220                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8491                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8491                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     52652250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   42455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               211858500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6200.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24950.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7420                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8491                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    508.815023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   321.890067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.769964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          212     19.91%     19.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          199     18.69%     38.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          100      9.39%     47.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           84      7.89%     55.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      4.41%     60.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           43      4.04%     64.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      2.54%     66.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      2.25%     69.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          329     30.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1065                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 543424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  543424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       105.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5130979000                       # Total gap between requests
system.mem_ctrls.avgGap                     604284.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       117248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       426176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 22850654.636135853827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 83058138.221631363034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48916750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    162941750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26701.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24469.40                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3527160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1851960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            28267260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     404433120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        306281520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1712404800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2456765820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.803112                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4447810750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    171080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    512165750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4119780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2189715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            32358480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     404433120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        378624780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1651484160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2473210035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.007952                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4288657500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    171080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    671319000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      4275852                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4275852                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4275852                       # number of overall hits
system.cpu.icache.overall_hits::total         4275852                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2916                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2916                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2916                       # number of overall misses
system.cpu.icache.overall_misses::total          2916                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    190379497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    190379497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    190379497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    190379497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4278768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4278768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4278768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4278768                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000682                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000682                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000682                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65287.893347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65287.893347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65287.893347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65287.893347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          911                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.550000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1599                       # number of writebacks
system.cpu.icache.writebacks::total              1599                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          804                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          804                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          804                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          804                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2112                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2112                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2112                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2112                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148750997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148750997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148750997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148750997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000494                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000494                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000494                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000494                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70431.343277                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70431.343277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70431.343277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70431.343277                       # average overall mshr miss latency
system.cpu.icache.replacements                   1599                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4275852                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4275852                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    190379497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    190379497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4278768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4278768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65287.893347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65287.893347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          804                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          804                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148750997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148750997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000494                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000494                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70431.343277                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70431.343277                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.844090                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4277963                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2026.510185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.844090                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8559647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8559647                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3630528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3630528                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3630561                       # number of overall hits
system.cpu.dcache.overall_hits::total         3630561                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79439                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79439                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79442                       # number of overall misses
system.cpu.dcache.overall_misses::total         79442                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2329204794                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2329204794                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2329204794                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2329204794                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3709967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3709967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3710003                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3710003                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021412                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021412                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021413                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021413                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29320.671131                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29320.671131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29319.563883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29319.563883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8846                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.191126                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12101                       # number of writebacks
system.cpu.dcache.writebacks::total             12101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        45557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        45560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45560                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    982866873                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    982866873                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    983063373                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    983063373                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012280                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21574.442413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21574.442413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21577.334789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21577.334789                       # average overall mshr miss latency
system.cpu.dcache.replacements                  45059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1978109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1978109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        68834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         68834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1796479000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1796479000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2046943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2046943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26098.715751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26098.715751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        41915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        41915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    773367500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    773367500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18450.852917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18450.852917                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1652339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1652339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    527871907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    527871907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1662781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1662781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006280                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006280                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50552.758763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50552.758763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    204808486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    204808486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58869.929865                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58869.929865                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       196500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       196500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        65500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        65500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          163                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          163                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4853887                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4853887                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          243                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          243                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.670782                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.670782                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29778.447853                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29778.447853                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          163                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          163                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4690887                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4690887                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.670782                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.670782                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28778.447853                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28778.447853                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1234                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1234                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       401000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       401000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.009631                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009631                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 33416.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33416.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           11                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.008828                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008828                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        27500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.373838                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3678463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.719383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.373838                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7470263                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7470263                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5131056500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5131056500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
