$date
	Tue Jan 09 15:40:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux2to1_4bit $end
$var wire 4 ! f [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ sel $end
$scope module DUT $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' f [3:0] $end
$var wire 1 ( sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#5
b1 !
b1 '
0$
0(
b1000 #
b1000 &
b1 "
b1 %
#10
b1001 !
b1001 '
1$
1(
b1001 #
b1001 &
b10 "
b10 %
#15
b11 !
b11 '
0$
0(
b1010 #
b1010 &
b11 "
b11 %
#20
b1011 !
b1011 '
1$
1(
b1011 #
b1011 &
b100 "
b100 %
#25
b101 !
b101 '
0$
0(
b1100 #
b1100 &
b101 "
b101 %
#30
b1101 !
b1101 '
1$
1(
b1101 #
b1101 &
b110 "
b110 %
#35
b111 !
b111 '
0$
0(
b1110 #
b1110 &
b111 "
b111 %
#135
