Running: E:\ProgramData\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/DATA/learn_fpga/FIR_filter/FIR_filter_testbench_isim_beh.exe -prj E:/DATA/learn_fpga/FIR_filter/FIR_filter_testbench_beh.prj work.FIR_filter_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/DATA/learn_fpga/FIR_filter/N_bit_Reg.vhd" into library work
Parsing VHDL file "E:/DATA/learn_fpga/FIR_filter/FIR_filter.vhd" into library work
Parsing VHDL file "E:/DATA/learn_fpga/FIR_filter/FIR_filter_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling architecture behavioral of entity N_bit_Reg [\N_bit_Reg(8)\]
Compiling architecture behavioral of entity FIR_filter [\FIR_filter(8,16,8,11,0)\]
Compiling architecture behavior of entity fir_filter_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable E:/DATA/learn_fpga/FIR_filter/FIR_filter_testbench_isim_beh.exe
Fuse Memory Usage: 36976 KB
Fuse CPU Usage: 874 ms
