// Seed: 1788201234
module module_0;
  assign id_1 = id_1;
  module_2(
      id_1, id_1, id_1
  );
endmodule
module module_1;
  wire id_1;
  module_0();
  wire id_2;
  wire id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 & 1 & 1 & id_1;
  uwire module_2 = 1;
  wor id_5, id_6;
  tri id_7, id_8;
  assign id_6 = 1;
  wire id_9;
  assign id_7 = id_5;
  wire id_10;
  wire id_11;
endmodule
