0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/Juanma/Documents/Carrera_de_especializacion_en_sistemas_embebidos/Circuitos logicos programables/TPs_CLP/Practicas/Practica_1/Sintesis/Practica1/Practica1.sim/sim_1/impl/timing/xsim/lab1_tb_time_impl.v,1743968150,verilog,,,,glbl;lab1,,,,,,,,
C:/Users/Juanma/Documents/Carrera_de_especializacion_en_sistemas_embebidos/Circuitos logicos programables/TPs_CLP/Practicas/Practica_1/Sintesis/Practica1/Practica1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd,1542127698,vhdl,,,,lab1_tb,,,,,,,,
