/* This source file contains a Verilog description of an IP core     
 * automatically generated by the RPN HDL Generator.                                        
 *                                                                                          
 * This product includes a hardware design developed by University of Southern California.  
 *                                                                                          
 * Copyright (c) 2012-2016 by Ren Chen for the RPN Project,                                 
 * University of Southern California.                                                       
 *                                                                                          
 * This design is provided for internal, non-commercial research use only                   
 * and is not for redistribution, with or without modifications.                            
 *                                                                                          
 * You may not use the name "University of Southern California" or derivations            
 * thereof to endorse or promote products derived from this software.                       
 *                                                                                          
 * THE SOFTWARE IS PROVIDED "AS-IS" WITHOUT ANY WARRANTY OF ANY KIND, EITHER              
 * EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY                 
 * THAT THE SOFTWARE WILL CONFORM TO SPECIFICATIONS OR BE ERROR-FREE AND ANY                
 * IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,                 
 * TITLE, OR NON-INFRINGEMENT.  IN NO EVENT SHALL CARNEGIE MELLON UNIVERSITY                
 * BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO DIRECT, INDIRECT,                
 * SPECIAL OR CONSEQUENTIAL DAMAGES, ARISING OUT OF, RESULTING FROM, OR IN                  
 * ANY WAY CONNECTED WITH THIS SOFTWARE (WHETHER OR NOT BASED UPON WARRANTY,                
 * CONTRACT, TORT OR OTHERWISE).                                                            
 *                                                                                          
 *                                                                                          
*/                                                                                         
 