###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        61963   # Number of WRITE/WRITEP commands
num_reads_done                 =       463918   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       358245   # Number of read row buffer hits
num_read_cmds                  =       463923   # Number of READ/READP commands
num_writes_done                =        61963   # Number of read requests issued
num_write_row_hits             =        46400   # Number of write row buffer hits
num_act_cmds                   =       121611   # Number of ACT commands
num_pre_cmds                   =       121594   # Number of PRE commands
num_ondemand_pres              =       101033   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9163424   # Cyles of rank active rank.0
rank_active_cycles.1           =      8815003   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       836576   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1184997   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       484467   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6079   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2951   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5921   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5232   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          506   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          278   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          417   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          738   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          879   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18421   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           99   # Write cmd latency (cycles)
write_latency[40-59]           =          170   # Write cmd latency (cycles)
write_latency[60-79]           =          284   # Write cmd latency (cycles)
write_latency[80-99]           =          604   # Write cmd latency (cycles)
write_latency[100-119]         =         1056   # Write cmd latency (cycles)
write_latency[120-139]         =         1831   # Write cmd latency (cycles)
write_latency[140-159]         =         2587   # Write cmd latency (cycles)
write_latency[160-179]         =         3208   # Write cmd latency (cycles)
write_latency[180-199]         =         3425   # Write cmd latency (cycles)
write_latency[200-]            =        48694   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       208012   # Read request latency (cycles)
read_latency[40-59]            =        58805   # Read request latency (cycles)
read_latency[60-79]            =        69091   # Read request latency (cycles)
read_latency[80-99]            =        23678   # Read request latency (cycles)
read_latency[100-119]          =        18060   # Read request latency (cycles)
read_latency[120-139]          =        14290   # Read request latency (cycles)
read_latency[140-159]          =         8106   # Read request latency (cycles)
read_latency[160-179]          =         6013   # Read request latency (cycles)
read_latency[180-199]          =         4937   # Read request latency (cycles)
read_latency[200-]             =        52926   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.09319e+08   # Write energy
read_energy                    =  1.87054e+09   # Read energy
act_energy                     =  3.32728e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.01556e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.68799e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71798e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.50056e+09   # Active standby energy rank.1
average_read_latency           =      102.065   # Average read request latency (cycles)
average_interarrival           =      19.0154   # Average request interarrival latency (cycles)
total_energy                   =  1.54061e+10   # Total energy (pJ)
average_power                  =      1540.61   # Average power (mW)
average_bandwidth              =      4.48752   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        74595   # Number of WRITE/WRITEP commands
num_reads_done                 =       510854   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       393350   # Number of read row buffer hits
num_read_cmds                  =       510858   # Number of READ/READP commands
num_writes_done                =        74597   # Number of read requests issued
num_write_row_hits             =        50394   # Number of write row buffer hits
num_act_cmds                   =       142291   # Number of ACT commands
num_pre_cmds                   =       142271   # Number of PRE commands
num_ondemand_pres              =       121041   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8966326   # Cyles of rank active rank.0
rank_active_cycles.1           =      8930839   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1033674   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1069161   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       545793   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4348   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2995   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6123   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4980   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          500   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          285   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          427   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          706   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          868   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18435   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           68   # Write cmd latency (cycles)
write_latency[40-59]           =           70   # Write cmd latency (cycles)
write_latency[60-79]           =          198   # Write cmd latency (cycles)
write_latency[80-99]           =          429   # Write cmd latency (cycles)
write_latency[100-119]         =          682   # Write cmd latency (cycles)
write_latency[120-139]         =         1389   # Write cmd latency (cycles)
write_latency[140-159]         =         2081   # Write cmd latency (cycles)
write_latency[160-179]         =         2697   # Write cmd latency (cycles)
write_latency[180-199]         =         3316   # Write cmd latency (cycles)
write_latency[200-]            =        63661   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       209689   # Read request latency (cycles)
read_latency[40-59]            =        63623   # Read request latency (cycles)
read_latency[60-79]            =        69822   # Read request latency (cycles)
read_latency[80-99]            =        27512   # Read request latency (cycles)
read_latency[100-119]          =        21270   # Read request latency (cycles)
read_latency[120-139]          =        17539   # Read request latency (cycles)
read_latency[140-159]          =        11078   # Read request latency (cycles)
read_latency[160-179]          =         8620   # Read request latency (cycles)
read_latency[180-199]          =         6930   # Read request latency (cycles)
read_latency[200-]             =        74770   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.72378e+08   # Write energy
read_energy                    =  2.05978e+09   # Read energy
act_energy                     =  3.89308e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.96164e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.13197e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.59499e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57284e+09   # Active standby energy rank.1
average_read_latency           =      124.529   # Average read request latency (cycles)
average_interarrival           =      17.0805   # Average request interarrival latency (cycles)
total_energy                   =  1.57033e+10   # Total energy (pJ)
average_power                  =      1570.33   # Average power (mW)
average_bandwidth              =      4.99585   # Average bandwidth
