// Seed: 432305902
module module_0 (
    output wor id_0,
    output supply0 id_1,
    output wire id_2,
    output tri1 id_3,
    input tri id_4,
    output supply1 id_5
);
  wire id_7, id_8;
  assign id_1 = id_7 - 1;
  assign id_7 = id_4;
  always_latch id_8 = 1 + id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12, id_13, id_14;
endmodule : SymbolIdentifier
module module_1 (
    input tri0 id_0
    , id_25,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    input uwire void id_4
    , id_26,
    output wire id_5,
    input uwire id_6,
    input tri1 id_7,
    output wire id_8,
    input wire id_9,
    input tri id_10,
    output tri1 id_11,
    input tri0 id_12,
    output supply1 id_13,
    output tri id_14,
    input wire id_15,
    output wire id_16,
    input wor id_17,
    output uwire id_18,
    input wor id_19,
    output supply0 id_20,
    input tri0 id_21,
    input supply0 id_22,
    input wor id_23
    , id_27
);
  id_28 :
  assert property (@(posedge 1'b0) 1) id_5 = 1;
  tri1 id_29, id_30;
  assign id_30 = id_0;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_2,
      id_11,
      id_22,
      id_16
  );
endmodule
