$date
   Mon May  5 00:52:07 2025
$end

$version
  2024.2.0
  $dumpfile ("memory_tb.vcd") 
$end

$timescale
  1ps
$end

$scope module memory_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # rd $end
$var reg 1 $ wr $end
$var reg 5 % addr [4:0] $end
$var reg 8 & data_in [7:0] $end
$var wire 8 ' data [7:0] $end
$scope module uut $end
$var wire 1 ( clk $end
$var wire 1 ) rst $end
$var wire 1 * rd $end
$var wire 1 + wr $end
$var wire 5 , addr [4:0] $end
$var wire 8 ' data [7:0] $end
$var reg 8 - data_out [7:0] $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
0#
0$
b0 %
b0 &
bz '
0(
0)
0*
0+
b0 ,
bx -
bx .
$end

#5000
1!
1(

#10000
0!
1"
0(
1)

#15000
1!
1(

#20000
0!
0"
0(
0)

#25000
1!
1(

#30000
0!
1$
b10100101 &
b10100101 '
0(
1+

#35000
1!
1(

#40000
0!
0$
bz '
0(
0+

#45000
1!
1(

#50000
0!
1#
bx '
0(
1*

#55000
1!
b10100101 '
1(
b10100101 -

#60000
0!
0#
bz '
0(
0*

#65000
1!
1(

#70000
0!
1$
b11111 %
b11111111 &
b11111111 '
0(
1+
b11111 ,

#75000
1!
1(

#80000
0!
0$
bz '
0(
0+

#85000
1!
1(

#90000
0!
1#
b10100101 '
0(
1*

#95000
1!
b11111111 '
1(
b11111111 -

#100000
0!
0#
bz '
0(
0*

#105000
1!
1(

#110000
0!
1#
1$
b10000 %
b1010101 &
0(
1*
1+
b10000 ,

#115000
1!
1(

#120000
0!
0#
0$
0(
0*
0+

#125000
1!
1(

#130000
0!
1$
b111100 &
b111100 '
0(
1+

#135000
1!
1(

#140000
0!
0$
bz '
0(
0+

#145000
1!
1(

#150000
0!
1#
b11111111 '
0(
1*

#155000
1!
b111100 '
1(
b111100 -

#160000
0!
0#
bz '
0(
0*

#165000
1!
1(

#170000
0!
1"
0(
1)

#175000
1!
1(

#180000
0!
0"
0(
0)

#185000
1!
1(

#190000
0!
1#
b0 %
b111100 '
0(
1*
b0 ,

#195000
1!
b0 '
1(
b0 -

#200000
0!
0#
bz '
0(
0*

#205000
1!
1(
