// Seed: 1821525016
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  final begin
    #1;
    id_1 = id_2 >> 1;
  end
  id_3(
      .id_0(""), .id_1(id_4), .id_2(id_1 == 1)
  );
  assign id_1 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_0 (
    input  tri0  module_1,
    input  uwire id_1,
    output tri0  id_2
);
  id_4 :
  assert property (@(posedge 1) 1)
  else $display(id_1 == id_0);
  module_0(
      id_4, id_4
  );
  wire id_5;
endmodule
