`timescale 1ns/100ps
module tb_halfadd();
reg a,b;
wire sum,cout;
halfadd test(a,b,sum,cout);
initial
begin
	a=0; b=0;
#100 	a=0; b=1;
#100 	a=1; b=0;
#100 	a=1; b=1;

end

endmodule