<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="149" />
   <clocksource preferredWidth="148" />
   <frequency preferredWidth="129" />
  </columns>
 </clocktable>
 <window width="1942" height="1030" x="-11" y="-11" />
 <library
   expandedCategories="Library/Interface Protocols/Serial,Library/Memories and Memory Controllers/On-Chip,Project,Library/Memories and Memory Controllers,Library/Interface Protocols,Library" />
 <hdlexample language="VERILOG" />
</preferences>
