// Seed: 4171565719
module module_0 #(
    parameter id_2 = 32'd58
) (
    input wor id_0
    , id_4,
    output wor id_1,
    input supply1 _id_2
);
  parameter id_5 = 1;
  localparam id_6 = id_5;
  id_7 :
  assert property (@(negedge -1) id_2)
  else;
  assign id_1 = id_7 !=? id_2;
  wire id_8 = id_0;
  wire id_9;
  assign id_4 = 1 + -1'd0 + 1'b0;
  assign id_9 = id_0;
  supply1 id_10;
  ;
  wire [id_2 : 1] id_11;
  assign id_7 = id_6 & id_10;
  wire id_12;
  assign id_10 = id_10;
  assign id_8  = id_12;
  assign id_10 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd81
) (
    output uwire   id_0,
    input  uwire   id_1,
    output logic   id_2,
    input  supply1 id_3
);
  bit id_5;
  always @(id_1 or 1) begin : LABEL_0
    id_5 = id_5;
  end
  tri1 id_6;
  localparam id_7 = -1;
  assign id_5 = -1'b0;
  wire id_8;
  logic [1 : id_7] id_9;
  assign id_6 = -1;
  always begin : LABEL_1
    @(posedge 1) begin : LABEL_2
      id_2 <= -1;
    end
  end
  module_0 modCall_1 (
      id_3,
      id_0,
      id_7
  );
endmodule
