#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 10 12:59:37 2024
# Process ID: 34676
# Current directory: D:/schemotechnika/project_prac_3/project_prac_3.runs/synth_1
# Command line: vivado.exe -log vio_top_fsm_div.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vio_top_fsm_div.tcl
# Log file: D:/schemotechnika/project_prac_3/project_prac_3.runs/synth_1/vio_top_fsm_div.vds
# Journal file: D:/schemotechnika/project_prac_3/project_prac_3.runs/synth_1\vivado.jou
# Running On: Magic, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
source vio_top_fsm_div.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/schemotechnika/project_prac_3/project_prac_3.srcs/utils_1/imports/synth_1/top_fsm_div.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/schemotechnika/project_prac_3/project_prac_3.srcs/utils_1/imports/synth_1/top_fsm_div.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vio_top_fsm_div -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18628
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/seven_seg.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.938 ; gain = 407.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vio_top_fsm_div' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/vio_top_fsm_div.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/vio_top_fsm_div.v:12]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/schemotechnika/project_prac_3/project_prac_3.runs/synth_1/.Xil/Vivado-34676-Magic/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [D:/schemotechnika/project_prac_3/project_prac_3.runs/synth_1/.Xil/Vivado-34676-Magic/realtime/vio_0_stub.v:5]
WARNING: [Synth 8-689] width (8) of port connection 'probe_in0' does not match port width (2) of module 'vio_0' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/vio_top_fsm_div.v:14]
ERROR: [Synth 8-448] named port connection 'probe_in1' does not exist for instance 'vio' of module 'vio_0' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/vio_top_fsm_div.v:15]
ERROR: [Synth 8-448] named port connection 'probe_in2' does not exist for instance 'vio' of module 'vio_0' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/vio_top_fsm_div.v:16]
ERROR: [Synth 8-448] named port connection 'probe_out1' does not exist for instance 'vio' of module 'vio_0' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/vio_top_fsm_div.v:18]
ERROR: [Synth 8-448] named port connection 'probe_out2' does not exist for instance 'vio' of module 'vio_0' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/vio_top_fsm_div.v:19]
INFO: [Synth 8-6157] synthesizing module 'top_fsm_div' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/top_fsm_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'FILTER' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/filter.v:1]
	Parameter size bound to: 4 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'FILTER' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/filter.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'top_fsm_div' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/top_fsm_div.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'vio_top_fsm_div' [D:/schemotechnika/project_prac_3/project_prac_3.srcs/sources_1/new/vio_top_fsm_div.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.871 ; gain = 496.801
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 12:59:55 2024...
