
*** Running vivado
    with args -log tinyriscv_soc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tinyriscv_soc_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tinyriscv_soc_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/mir/code/riscv-tee/vivado/tiny_prj/tiny_prj.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mir/code/riscv-tee/vivado/tiny_prj/tiny_prj.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tinyriscv_soc_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2626
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [/home/mir/code/riscv-tee/rtl/utils/full_handshake_rx.v:60]
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [/home/mir/code/riscv-tee/rtl/utils/full_handshake_rx.v:68]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [/home/mir/code/riscv-tee/rtl/utils/full_handshake_tx.v:71]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [/home/mir/code/riscv-tee/rtl/utils/full_handshake_tx.v:79]
INFO: [Synth 8-11241] undeclared symbol 'tx_idle', assumed default net type 'wire' [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:325]
WARNING: [Synth 8-11065] parameter 'DM_RESP_BITS' becomes localparam in 'jtag_dm' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:60]
WARNING: [Synth 8-11065] parameter 'DTM_REQ_BITS' becomes localparam in 'jtag_dm' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:61]
WARNING: [Synth 8-11065] parameter 'SHIFT_REG_BITS' becomes localparam in 'jtag_dm' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:62]
WARNING: [Synth 8-11065] parameter 'IDCODE_VERSION' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:47]
WARNING: [Synth 8-11065] parameter 'IDCODE_PART_NUMBER' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:48]
WARNING: [Synth 8-11065] parameter 'IDCODE_MANUFLD' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:49]
WARNING: [Synth 8-11065] parameter 'DTM_VERSION' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:51]
WARNING: [Synth 8-11065] parameter 'IR_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:52]
WARNING: [Synth 8-11065] parameter 'DM_RESP_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:54]
WARNING: [Synth 8-11065] parameter 'DTM_REQ_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:55]
WARNING: [Synth 8-11065] parameter 'SHIFT_REG_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:56]
WARNING: [Synth 8-11065] parameter 'TEST_LOGIC_RESET' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:72]
WARNING: [Synth 8-11065] parameter 'RUN_TEST_IDLE' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:73]
WARNING: [Synth 8-11065] parameter 'SELECT_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:74]
WARNING: [Synth 8-11065] parameter 'CAPTURE_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:75]
WARNING: [Synth 8-11065] parameter 'SHIFT_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:76]
WARNING: [Synth 8-11065] parameter 'EXIT1_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:77]
WARNING: [Synth 8-11065] parameter 'PAUSE_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:78]
WARNING: [Synth 8-11065] parameter 'EXIT2_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:79]
WARNING: [Synth 8-11065] parameter 'UPDATE_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:80]
WARNING: [Synth 8-11065] parameter 'SELECT_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:81]
WARNING: [Synth 8-11065] parameter 'CAPTURE_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:82]
WARNING: [Synth 8-11065] parameter 'SHIFT_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:83]
WARNING: [Synth 8-11065] parameter 'EXIT1_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:84]
WARNING: [Synth 8-11065] parameter 'PAUSE_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:85]
WARNING: [Synth 8-11065] parameter 'EXIT2_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:86]
WARNING: [Synth 8-11065] parameter 'UPDATE_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:87]
WARNING: [Synth 8-11065] parameter 'REG_BYPASS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:90]
WARNING: [Synth 8-11065] parameter 'REG_IDCODE' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:91]
WARNING: [Synth 8-11065] parameter 'REG_DMI' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:92]
WARNING: [Synth 8-11065] parameter 'REG_DTMCS' becomes localparam in 'jtag_driver' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:93]
WARNING: [Synth 8-11065] parameter 'DM_RESP_BITS' becomes localparam in 'jtag_top' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_top.v:48]
WARNING: [Synth 8-11065] parameter 'DTM_REQ_BITS' becomes localparam in 'jtag_top' with formal parameter declaration list [/home/mir/code/riscv-tee/rtl/debug/jtag_top.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.742 ; gain = 373.738 ; free physical = 8217 ; free virtual = 12452
Synthesis current peak Physical Memory [PSS] (MB): peak = 1395.478; parent = 1186.295; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2964.207; parent = 1966.715; children = 997.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tinyriscv_soc_top' [/home/mir/code/riscv-tee/rtl/soc/tinyriscv_soc_top.v:20]
INFO: [Synth 8-6085] Hierarchical reference on 'regs' stops possible memory inference [/home/mir/code/riscv-tee/rtl/core/regs.v:52]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv' [/home/mir/code/riscv-tee/rtl/core/tinyriscv.v:20]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/home/mir/code/riscv-tee/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [/home/mir/code/riscv-tee/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/mir/code/riscv-tee/rtl/core/ctrl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [/home/mir/code/riscv-tee/rtl/core/ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'regs' [/home/mir/code/riscv-tee/rtl/core/regs.v:20]
INFO: [Synth 8-6085] Hierarchical reference on 'regs' stops possible memory inference [/home/mir/code/riscv-tee/rtl/core/regs.v:52]
INFO: [Synth 8-6155] done synthesizing module 'regs' (0#1) [/home/mir/code/riscv-tee/rtl/core/regs.v:20]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [/home/mir/code/riscv-tee/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (0#1) [/home/mir/code/riscv-tee/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/mir/code/riscv-tee/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff' [/home/mir/code/riscv-tee/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff' (0#1) [/home/mir/code/riscv-tee/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized0' [/home/mir/code/riscv-tee/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized0' (0#1) [/home/mir/code/riscv-tee/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [/home/mir/code/riscv-tee/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'id' [/home/mir/code/riscv-tee/rtl/core/id.v:21]
INFO: [Synth 8-226] default block is never used [/home/mir/code/riscv-tee/rtl/core/id.v:87]
INFO: [Synth 8-226] default block is never used [/home/mir/code/riscv-tee/rtl/core/id.v:106]
INFO: [Synth 8-226] default block is never used [/home/mir/code/riscv-tee/rtl/core/id.v:123]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [/home/mir/code/riscv-tee/rtl/core/id.v:21]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/mir/code/riscv-tee/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized1' [/home/mir/code/riscv-tee/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized1' (0#1) [/home/mir/code/riscv-tee/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized2' [/home/mir/code/riscv-tee/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized2' (0#1) [/home/mir/code/riscv-tee/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [/home/mir/code/riscv-tee/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'ex' [/home/mir/code/riscv-tee/rtl/core/ex.v:21]
INFO: [Synth 8-226] default block is never used [/home/mir/code/riscv-tee/rtl/core/ex.v:256]
INFO: [Synth 8-226] default block is never used [/home/mir/code/riscv-tee/rtl/core/ex.v:355]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [/home/mir/code/riscv-tee/rtl/core/ex.v:21]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/mir/code/riscv-tee/rtl/core/div.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/core/div.v:87]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [/home/mir/code/riscv-tee/rtl/core/div.v:22]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/mir/code/riscv-tee/rtl/core/clint.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [/home/mir/code/riscv-tee/rtl/core/clint.v:22]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv' (0#1) [/home/mir/code/riscv-tee/rtl/core/tinyriscv.v:20]
INFO: [Synth 8-6157] synthesizing module 'rom' [/home/mir/code/riscv-tee/rtl/perips/rom.v:20]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [/home/mir/code/riscv-tee/rtl/perips/rom.v:20]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/mir/code/riscv-tee/rtl/perips/ram.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [/home/mir/code/riscv-tee/rtl/perips/ram.v:20]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/mir/code/riscv-tee/rtl/perips/timer.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/perips/timer.v:79]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/mir/code/riscv-tee/rtl/perips/timer.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/mir/code/riscv-tee/rtl/perips/uart.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/perips/uart.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/perips/uart.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/perips/uart.v:307]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/mir/code/riscv-tee/rtl/perips/uart.v:19]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/mir/code/riscv-tee/rtl/perips/gpio.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/perips/gpio.v:60]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [/home/mir/code/riscv-tee/rtl/perips/gpio.v:19]
INFO: [Synth 8-6157] synthesizing module 'spi' [/home/mir/code/riscv-tee/rtl/perips/spi.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/perips/spi.v:140]
INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [/home/mir/code/riscv-tee/rtl/perips/spi.v:19]
INFO: [Synth 8-6157] synthesizing module 'rib' [/home/mir/code/riscv-tee/rtl/core/rib.v:21]
INFO: [Synth 8-226] default block is never used [/home/mir/code/riscv-tee/rtl/core/rib.v:161]
INFO: [Synth 8-6155] done synthesizing module 'rib' (0#1) [/home/mir/code/riscv-tee/rtl/core/rib.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart_debug' [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:236]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:306]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:324]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:360]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:404]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:423]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug' (0#1) [/home/mir/code/riscv-tee/rtl/debug/uart_debug.v:44]
INFO: [Synth 8-6157] synthesizing module 'jtag_top' [/home/mir/code/riscv-tee/rtl/debug/jtag_top.v:20]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jtag_driver' [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:23]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:162]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_tx' [/home/mir/code/riscv-tee/rtl/utils/full_handshake_tx.v:23]
	Parameter DW bound to: 40 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/utils/full_handshake_tx.v:115]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_tx' (0#1) [/home/mir/code/riscv-tee/rtl/utils/full_handshake_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_rx' [/home/mir/code/riscv-tee/rtl/utils/full_handshake_rx.v:23]
	Parameter DW bound to: 40 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/utils/full_handshake_rx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_rx' (0#1) [/home/mir/code/riscv-tee/rtl/utils/full_handshake_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jtag_driver' (0#1) [/home/mir/code/riscv-tee/rtl/debug/jtag_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'jtag_dm' [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:27]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:204]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:161]
INFO: [Synth 8-6155] done synthesizing module 'jtag_dm' (0#1) [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:27]
INFO: [Synth 8-6155] done synthesizing module 'jtag_top' (0#1) [/home/mir/code/riscv-tee/rtl/debug/jtag_top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv_soc_top' (0#1) [/home/mir/code/riscv-tee/rtl/soc/tinyriscv_soc_top.v:20]
WARNING: [Synth 8-3848] Net raddr_o in module/entity clint does not have driver. [/home/mir/code/riscv-tee/rtl/core/clint.v:56]
WARNING: [Synth 8-6014] Unused sequential element sbdata0_reg was removed.  [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:150]
WARNING: [Synth 8-6014] Unused sequential element command_reg was removed.  [/home/mir/code/riscv-tee/rtl/debug/jtag_dm.v:151]
WARNING: [Synth 8-7129] Port clk in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_req_i in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[31] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[30] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[29] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[28] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[27] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[26] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[25] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[24] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[23] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[22] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[21] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[20] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[19] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[18] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[17] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[16] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[15] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[14] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[13] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[12] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[11] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[10] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[9] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[8] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[7] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[6] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[5] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[4] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[31] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[30] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[29] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[28] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[27] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[26] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[25] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[24] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[23] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[22] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[21] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[20] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[19] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[18] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[17] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[16] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[15] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[14] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[13] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[12] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[11] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[10] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[9] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[8] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[7] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[6] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[5] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[4] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[11] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[10] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[9] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[8] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[31] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[30] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[29] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[28] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[27] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[26] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[25] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[24] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[23] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[22] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[21] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[20] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[19] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[18] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[17] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[16] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[15] in module timer is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.680 ; gain = 506.676 ; free physical = 8251 ; free virtual = 12490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1395.478; parent = 1186.295; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3094.176; parent = 2096.684; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.523 ; gain = 521.520 ; free physical = 8251 ; free virtual = 12490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1395.478; parent = 1186.295; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.020; parent = 2111.527; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.523 ; gain = 521.520 ; free physical = 8251 ; free virtual = 12490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1395.478; parent = 1186.295; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.020; parent = 2111.527; children = 997.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2111.523 ; gain = 0.000 ; free physical = 8244 ; free virtual = 12483
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mir/code/riscv-tee/fpga/constrs/tinyriscv.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_BUSWIDTH' because the property does not exist. [/home/mir/code/riscv-tee/fpga/constrs/tinyriscv.xdc:79]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-154] Cannot set property 'CONFIG_MODE' because incorrect value 'SPIx4' specified. Expecting type 'enum' with possible values of 'B_SCAN'. [/home/mir/code/riscv-tee/fpga/constrs/tinyriscv.xdc:80]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.CONFIGRATE' because the property does not exist. [/home/mir/code/riscv-tee/fpga/constrs/tinyriscv.xdc:81]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [/home/mir/code/riscv-tee/fpga/constrs/tinyriscv.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mir/code/riscv-tee/fpga/constrs/tinyriscv.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tinyriscv_soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tinyriscv_soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.273 ; gain = 0.000 ; free physical = 8111 ; free virtual = 12366
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2261.273 ; gain = 0.000 ; free physical = 8111 ; free virtual = 12366
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2261.273 ; gain = 671.270 ; free physical = 8220 ; free virtual = 12475
Synthesis current peak Physical Memory [PSS] (MB): peak = 1426.624; parent = 1217.473; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.754; parent = 2229.262; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2261.273 ; gain = 671.270 ; free physical = 8220 ; free virtual = 12475
Synthesis current peak Physical Memory [PSS] (MB): peak = 1426.624; parent = 1217.473; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.754; parent = 2229.262; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2261.273 ; gain = 671.270 ; free physical = 8219 ; free virtual = 12475
Synthesis current peak Physical Memory [PSS] (MB): peak = 1426.624; parent = 1217.473; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.754; parent = 2229.262; children = 997.492
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-802] inferred FSM for state register 'csr_state_reg' in module 'clint'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_debug'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_rx'
INFO: [Synth 8-802] inferred FSM for state register 'jtag_state_reg' in module 'jtag_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                             0001 |                             0001
             STATE_START |                             0010 |                             0010
              STATE_CALC |                             0100 |                             0100
               STATE_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              S_CSR_IDLE |                            00001 |                            00001
              S_CSR_MEPC |                            00100 |                            00100
           S_CSR_MSTATUS |                            00010 |                            00010
            S_CSR_MCAUSE |                            10000 |                            10000
      S_CSR_MSTATUS_MRET |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_state_reg' in module 'clint'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                   00000000000001 |                   00000000000001
        S_INIT_UART_BAUD |                   00000000000010 |                   00000000000010
      S_REC_FIRST_PACKET |                   00000001000000 |                   00000001000000
S_CLEAR_UART_RX_OVER_FLAG |                   00000000000100 |                   00000000000100
             S_WAIT_BYTE |                   00000000001000 |                   00000000001000
            S_WAIT_BYTE2 |                   00000000010000 |                   00000000010000
              S_GET_BYTE |                   00000000100000 |                   00000000100000
             S_CRC_START |                   00010000000000 |                   00010000000000
              S_CRC_CALC |                   00100000000000 |                   00100000000000
               S_CRC_END |                   01000000000000 |                   01000000000000
             S_WRITE_MEM |                   10000000000000 |                   10000000000000
              S_SEND_ACK |                   00000100000000 |                   00000100000000
              S_SEND_NAK |                   00001000000000 |                   00001000000000
     S_REC_REMAIN_PACKET |                   00000010000000 |                   00000010000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'uart_debug'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                              001 |                              001
            STATE_ASSERT |                              010 |                              010
          STATE_DEASSERT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                               01 |                               01
          STATE_DEASSERT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        TEST_LOGIC_RESET |                 0000000000000001 |                             0000
           RUN_TEST_IDLE |                 0000000000000010 |                             0001
               SELECT_DR |                 0000000000000100 |                             0010
               SELECT_IR |                 0000000000001000 |                             1001
              CAPTURE_IR |                 0000000000010000 |                             1010
                SHIFT_IR |                 0000000000100000 |                             1011
                EXIT1_IR |                 0000000001000000 |                             1100
                PAUSE_IR |                 0000000010000000 |                             1101
                EXIT2_IR |                 0000000100000000 |                             1110
               UPDATE_IR |                 0000001000000000 |                             1111
              CAPTURE_DR |                 0000010000000000 |                             0011
                SHIFT_DR |                 0000100000000000 |                             0100
                EXIT1_DR |                 0001000000000000 |                             0101
                PAUSE_DR |                 0010000000000000 |                             0110
                EXIT2_DR |                 0100000000000000 |                             0111
               UPDATE_DR |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtag_state_reg' using encoding 'one-hot' in module 'jtag_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2261.273 ; gain = 671.270 ; free physical = 8190 ; free virtual = 12447
Synthesis current peak Physical Memory [PSS] (MB): peak = 1426.624; parent = 1217.473; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.754; parent = 2229.262; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 16    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 7     
	               32 Bit    Registers := 91    
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 142   
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 49    
+---Muxes : 
	   4 Input   40 Bit        Muxes := 4     
	   3 Input   40 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 204   
	  33 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 3     
	  13 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 25    
	  11 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 27    
	   5 Input   32 Bit        Muxes := 10    
	   3 Input   32 Bit        Muxes := 2     
	  15 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 24    
	   7 Input   28 Bit        Muxes := 24    
	   4 Input   28 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 21    
	  16 Input   16 Bit        Muxes := 1     
	  15 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	  15 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	  13 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   3 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	  13 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 10    
	  11 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 256   
	   7 Input    1 Bit        Muxes := 43    
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 24    
	  13 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 179   
	  11 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 18    
	  10 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2261.273 ; gain = 671.270 ; free physical = 8151 ; free virtual = 12430
Synthesis current peak Physical Memory [PSS] (MB): peak = 1497.400; parent = 1288.280; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.754; parent = 2229.262; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------+----------------+-----------+----------------------+------------------+
|Module Name       | RTL Object     | Inference | Size (Depth x Width) | Primitives       | 
+------------------+----------------+-----------+----------------------+------------------+
|tinyriscv_soc_top | u_ram/_ram_reg | Implied   | 4 K x 32             | RAM256X1S x 512  | 
|tinyriscv_soc_top | u_rom/_rom_reg | Implied   | 4 K x 32             | RAM256X1S x 512  | 
+------------------+----------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 2261.273 ; gain = 671.270 ; free physical = 8006 ; free virtual = 12292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.070; parent = 1384.949; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.754; parent = 2229.262; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 2387.109 ; gain = 797.105 ; free physical = 7900 ; free virtual = 12188
Synthesis current peak Physical Memory [PSS] (MB): peak = 1690.387; parent = 1481.266; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.605; parent = 2387.113; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------+----------------+-----------+----------------------+------------------+
|Module Name       | RTL Object     | Inference | Size (Depth x Width) | Primitives       | 
+------------------+----------------+-----------+----------------------+------------------+
|tinyriscv_soc_top | u_ram/_ram_reg | Implied   | 4 K x 32             | RAM256X1S x 512  | 
|tinyriscv_soc_top | u_rom/_rom_reg | Implied   | 4 K x 32             | RAM256X1S x 512  | 
+------------------+----------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2387.109 ; gain = 797.105 ; free physical = 7954 ; free virtual = 12241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1692.141; parent = 1483.020; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.605; parent = 2387.113; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2387.109 ; gain = 797.105 ; free physical = 7953 ; free virtual = 12240
Synthesis current peak Physical Memory [PSS] (MB): peak = 1692.141; parent = 1483.020; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.605; parent = 2387.113; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2387.109 ; gain = 797.105 ; free physical = 7953 ; free virtual = 12240
Synthesis current peak Physical Memory [PSS] (MB): peak = 1692.141; parent = 1483.020; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.605; parent = 2387.113; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 2387.109 ; gain = 797.105 ; free physical = 7953 ; free virtual = 12241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1692.141; parent = 1483.020; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.605; parent = 2387.113; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 2387.109 ; gain = 797.105 ; free physical = 7953 ; free virtual = 12241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1692.141; parent = 1483.020; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.605; parent = 2387.113; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 2387.109 ; gain = 797.105 ; free physical = 7953 ; free virtual = 12241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1692.141; parent = 1483.020; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.605; parent = 2387.113; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 2387.109 ; gain = 797.105 ; free physical = 7953 ; free virtual = 12241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1692.141; parent = 1483.020; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.605; parent = 2387.113; children = 997.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 17     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |   191|
|3     |DSP48E1   |     4|
|4     |LUT1      |   269|
|5     |LUT2      |   675|
|6     |LUT3      |   424|
|7     |LUT4      |  1184|
|8     |LUT5      |  1293|
|9     |LUT6      |  5129|
|10    |MUXF7     |   496|
|11    |MUXF8     |   173|
|12    |RAM256X1S |  1024|
|13    |FDCE      |   545|
|14    |FDPE      |    11|
|15    |FDRE      |  2362|
|16    |FDSE      |    20|
|17    |IBUF      |     6|
|18    |IOBUF     |     2|
|19    |OBUF      |     7|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 2387.109 ; gain = 797.105 ; free physical = 7953 ; free virtual = 12241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1692.141; parent = 1483.020; children = 209.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.605; parent = 2387.113; children = 997.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 2387.109 ; gain = 647.355 ; free physical = 8009 ; free virtual = 12296
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 2387.117 ; gain = 797.105 ; free physical = 8008 ; free virtual = 12295
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2387.117 ; gain = 0.000 ; free physical = 8121 ; free virtual = 12410
INFO: [Netlist 29-17] Analyzing 1890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.121 ; gain = 0.000 ; free physical = 8058 ; free virtual = 12347
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1026 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances

Synth Design complete, checksum: dc19925f
INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 141 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2411.121 ; gain = 1147.711 ; free physical = 8286 ; free virtual = 12575
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/mir/code/riscv-tee/vivado/tiny_prj/tiny_prj.runs/synth_1/tinyriscv_soc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tinyriscv_soc_top_utilization_synth.rpt -pb tinyriscv_soc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 11:55:35 2023...
