FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: ISC */
/*
 * Copyright (C) 2016 Felix Fietkau <nbd@nbd.name>
 */
/* bench 21431.2.0 28ebb03c24fe */

#define DMA_DUMMY_DATA			((void *)~0)

#define MT_RING_SIZE			0x10

#define MT_DMA_CTL_SD_LEN1		GENMASK(13, 0)
#define MT_DMA_CTL_LAST_SEC1		BIT(14)
#define MT_DMA_CTL_BURST		BIT(15)
#define MT_DMA_CTL_SD_LEN0		GENMASK(29, 16)
#define MT_DMA_CTL_LAST_SEC0		BIT(30)
#define MT_DMA_CTL_DMA_DONE		BIT(31)

#define MT_DMA_HDR_LEN			4
#define MT_RX_INFO_LEN			4
#define MT_FCE_INFO_LEN			4
#define MT_RX_RXWI_LEN			32

struct mt76_desc {
	__le32 buf0;
	__le32 ctrl;
	__le32 buf1;
	__le32 info;
} __packed __aligned(4);

enum mt76_qsel {
	MT_QSEL_MGMT,
	MT_QSEL_HCCA,
	MT_QSEL_EDCA,
	MT_QSEL_EDCA_2,
};

enum mt76_mcu_evt_type {
	EVT_CMD_DONE,
	EVT_CMD_ERROR,
	EVT_CMD_RETRY,
	EVT_EVENT_PWR_RSP,
/* bench 6655.1.0 088f81a5069c */
/* bench 6655.1.1 b754d4e5d086 */
/* bench 6655.1.2 af3e54ef58fd */
/* bench 6655.1.3 ba411ad3ffd2 */
/* bench 6655.1.4 4d3853b81315 */
/* bench 6655.1.5 047ce822e218 */
/* bench 6655.1.6 10970d8a9b48 */
/* bench 6655.1.7 b1c0711dff67 */
/* bench 6655.1.8 7c1443a220da */
/* bench 6655.1.9 0b232fc34d13 */
/* bench 6655.1.10 ef2552de0265 */
/* bench 6655.1.11 a66fefbab861 */
/* bench 6655.1.12 d93f9ef58ee8 */
/* bench 6655.1.13 5878be3682e2 */
	EVT_EVENT_DFS_DETECT_RSP,
};

void mt76_dma_attach(struct mt76_dev *dev);
void mt76_dma_cleanup(struct mt76_dev *dev);

#endif
