#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd72bd19b40 .scope module, "testbench_filter" "testbench_filter" 2 2;
 .timescale -9 -9;
v0x7fd72bd2fee0_0 .var "clk", 0 0;
v0x7fd72bd2ff70_0 .net "result", 9 0, L_0x7fd72bd312d0;  1 drivers
v0x7fd72bd30000_0 .var "sample", 2 0;
S_0x7fd72bd17ea0 .scope module, "DUT" "fir_filter" 2 7, 3 1 0, S_0x7fd72bd19b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 3 "signal"
    .port_info 2 /OUTPUT 10 "result"
P_0x7fd72bd18df0 .param/l "n_taps" 0 3 8, +C4<00000000000000000000000000001000>;
L_0x7fd72bd312d0 .functor BUFZ 10, L_0x7fd72bd31150, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x7fd72bd2f560 .array "coeffs", 0 7, 2 0;
v0x7fd72bd2f6f0_0 .net "i_clk", 0 0, v0x7fd72bd2fee0_0;  1 drivers
v0x7fd72bd2f880_0 .net "result", 9 0, L_0x7fd72bd312d0;  alias, 1 drivers
v0x7fd72bd2f930_0 .net "signal", 2 0, v0x7fd72bd30000_0;  1 drivers
v0x7fd72bd2f9c0 .array "tap_dff", 0 7;
v0x7fd72bd2f9c0_0 .net v0x7fd72bd2f9c0 0, 2 0, v0x7fd72bd29340_0; 1 drivers
v0x7fd72bd2f9c0_1 .net v0x7fd72bd2f9c0 1, 2 0, v0x7fd72bd2a0c0_0; 1 drivers
v0x7fd72bd2f9c0_2 .net v0x7fd72bd2f9c0 2, 2 0, v0x7fd72bd2ae80_0; 1 drivers
v0x7fd72bd2f9c0_3 .net v0x7fd72bd2f9c0 3, 2 0, v0x7fd72bd2bbf0_0; 1 drivers
v0x7fd72bd2f9c0_4 .net v0x7fd72bd2f9c0 4, 2 0, v0x7fd72bd2c9d0_0; 1 drivers
v0x7fd72bd2f9c0_5 .net v0x7fd72bd2f9c0 5, 2 0, v0x7fd72bd2d750_0; 1 drivers
v0x7fd72bd2f9c0_6 .net v0x7fd72bd2f9c0 6, 2 0, v0x7fd72bd2e4d0_0; 1 drivers
v0x7fd72bd2f9c0_7 .net v0x7fd72bd2f9c0 7, 2 0, v0x7fd72bd2f250_0; 1 drivers
v0x7fd72bd2fc50 .array "tap_sums", 0 7;
v0x7fd72bd2fc50_0 .net v0x7fd72bd2fc50 0, 9 0, L_0x7fd72bd301b0; 1 drivers
v0x7fd72bd2fc50_1 .net v0x7fd72bd2fc50 1, 9 0, L_0x7fd72bd303d0; 1 drivers
v0x7fd72bd2fc50_2 .net v0x7fd72bd2fc50 2, 9 0, L_0x7fd72bd305f0; 1 drivers
v0x7fd72bd2fc50_3 .net v0x7fd72bd2fc50 3, 9 0, L_0x7fd72bd30850; 1 drivers
v0x7fd72bd2fc50_4 .net v0x7fd72bd2fc50 4, 9 0, L_0x7fd72bd30a70; 1 drivers
v0x7fd72bd2fc50_5 .net v0x7fd72bd2fc50 5, 9 0, L_0x7fd72bd30c90; 1 drivers
v0x7fd72bd2fc50_6 .net v0x7fd72bd2fc50 6, 9 0, L_0x7fd72bd30eb0; 1 drivers
v0x7fd72bd2fc50_7 .net v0x7fd72bd2fc50 7, 9 0, L_0x7fd72bd31150; 1 drivers
S_0x7fd72bd165d0 .scope generate, "FIR_filter[0]" "FIR_filter[0]" 3 37, 3 37 0, S_0x7fd72bd17ea0;
 .timescale -9 -9;
P_0x7fd72bd09a20 .param/l "ii" 0 3 37, +C4<00>;
S_0x7fd72bd19300 .scope generate, "genblk2" "genblk2" 3 38, 3 38 0, S_0x7fd72bd165d0;
 .timescale -9 -9;
S_0x7fd72bd18970 .scope module, "u_tap" "tap" 3 39, 4 1 0, S_0x7fd72bd19300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 3 "i_dff"
    .port_info 2 /INPUT 3 "coeff"
    .port_info 3 /INPUT 10 "i_sum"
    .port_info 4 /OUTPUT 3 "o_dff"
    .port_info 5 /OUTPUT 10 "o_sum"
v0x7fd72bd18f20_0 .net *"_s0", 9 0, L_0x7fd72bd300d0;  1 drivers
L_0x102281008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd72bd28f90_0 .net *"_s3", 3 0, L_0x102281008;  1 drivers
v0x7fd72bd2f560_0 .array/port v0x7fd72bd2f560, 0;
v0x7fd72bd29040_0 .net "coeff", 2 0, v0x7fd72bd2f560_0;  1 drivers
v0x7fd72bd29100_0 .net "i_clk", 0 0, v0x7fd72bd2fee0_0;  alias, 1 drivers
v0x7fd72bd291a0_0 .net "i_dff", 2 0, v0x7fd72bd30000_0;  alias, 1 drivers
L_0x102281050 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd72bd29290_0 .net "i_sum", 9 0, L_0x102281050;  1 drivers
v0x7fd72bd29340_0 .var "o_dff", 2 0;
v0x7fd72bd293f0_0 .net "o_sum", 9 0, L_0x7fd72bd301b0;  alias, 1 drivers
v0x7fd72bd294a0_0 .var "product", 5 0;
E_0x7fd72bd182b0 .event posedge, v0x7fd72bd29100_0;
L_0x7fd72bd300d0 .concat [ 6 4 0 0], v0x7fd72bd294a0_0, L_0x102281008;
L_0x7fd72bd301b0 .arith/sum 10, L_0x102281050, L_0x7fd72bd300d0;
S_0x7fd72bd29640 .scope generate, "FIR_filter[1]" "FIR_filter[1]" 3 37, 3 37 0, S_0x7fd72bd17ea0;
 .timescale -9 -9;
P_0x7fd72bd297f0 .param/l "ii" 0 3 37, +C4<01>;
S_0x7fd72bd29870 .scope generate, "genblk3" "genblk3" 3 38, 3 38 0, S_0x7fd72bd29640;
 .timescale -9 -9;
S_0x7fd72bd29a20 .scope module, "u_tap" "tap" 3 49, 4 1 0, S_0x7fd72bd29870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 3 "i_dff"
    .port_info 2 /INPUT 3 "coeff"
    .port_info 3 /INPUT 10 "i_sum"
    .port_info 4 /OUTPUT 3 "o_dff"
    .port_info 5 /OUTPUT 10 "o_sum"
v0x7fd72bd29c60_0 .net *"_s0", 9 0, L_0x7fd72bd302f0;  1 drivers
L_0x102281098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd72bd29d20_0 .net *"_s3", 3 0, L_0x102281098;  1 drivers
v0x7fd72bd2f560_1 .array/port v0x7fd72bd2f560, 1;
v0x7fd72bd29dd0_0 .net "coeff", 2 0, v0x7fd72bd2f560_1;  1 drivers
v0x7fd72bd29e90_0 .net "i_clk", 0 0, v0x7fd72bd2fee0_0;  alias, 1 drivers
v0x7fd72bd29f40_0 .net "i_dff", 2 0, v0x7fd72bd29340_0;  alias, 1 drivers
v0x7fd72bd2a010_0 .net "i_sum", 9 0, L_0x7fd72bd301b0;  alias, 1 drivers
v0x7fd72bd2a0c0_0 .var "o_dff", 2 0;
v0x7fd72bd2a160_0 .net "o_sum", 9 0, L_0x7fd72bd303d0;  alias, 1 drivers
v0x7fd72bd2a210_0 .var "product", 5 0;
L_0x7fd72bd302f0 .concat [ 6 4 0 0], v0x7fd72bd2a210_0, L_0x102281098;
L_0x7fd72bd303d0 .arith/sum 10, L_0x7fd72bd301b0, L_0x7fd72bd302f0;
S_0x7fd72bd2a3d0 .scope generate, "FIR_filter[2]" "FIR_filter[2]" 3 37, 3 37 0, S_0x7fd72bd17ea0;
 .timescale -9 -9;
P_0x7fd72bd2a580 .param/l "ii" 0 3 37, +C4<010>;
S_0x7fd72bd2a600 .scope generate, "genblk3" "genblk3" 3 38, 3 38 0, S_0x7fd72bd2a3d0;
 .timescale -9 -9;
S_0x7fd72bd2a7b0 .scope module, "u_tap" "tap" 3 49, 4 1 0, S_0x7fd72bd2a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 3 "i_dff"
    .port_info 2 /INPUT 3 "coeff"
    .port_info 3 /INPUT 10 "i_sum"
    .port_info 4 /OUTPUT 3 "o_dff"
    .port_info 5 /OUTPUT 10 "o_sum"
v0x7fd72bd2aa20_0 .net *"_s0", 9 0, L_0x7fd72bd30550;  1 drivers
L_0x1022810e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd72bd2aac0_0 .net *"_s3", 3 0, L_0x1022810e0;  1 drivers
v0x7fd72bd2f560_2 .array/port v0x7fd72bd2f560, 2;
v0x7fd72bd2ab70_0 .net "coeff", 2 0, v0x7fd72bd2f560_2;  1 drivers
v0x7fd72bd2ac30_0 .net "i_clk", 0 0, v0x7fd72bd2fee0_0;  alias, 1 drivers
v0x7fd72bd2ad00_0 .net "i_dff", 2 0, v0x7fd72bd2a0c0_0;  alias, 1 drivers
v0x7fd72bd2add0_0 .net "i_sum", 9 0, L_0x7fd72bd303d0;  alias, 1 drivers
v0x7fd72bd2ae80_0 .var "o_dff", 2 0;
v0x7fd72bd2af10_0 .net "o_sum", 9 0, L_0x7fd72bd305f0;  alias, 1 drivers
v0x7fd72bd2afc0_0 .var "product", 5 0;
L_0x7fd72bd30550 .concat [ 6 4 0 0], v0x7fd72bd2afc0_0, L_0x1022810e0;
L_0x7fd72bd305f0 .arith/sum 10, L_0x7fd72bd303d0, L_0x7fd72bd30550;
S_0x7fd72bd2b180 .scope generate, "FIR_filter[3]" "FIR_filter[3]" 3 37, 3 37 0, S_0x7fd72bd17ea0;
 .timescale -9 -9;
P_0x7fd72bd2b330 .param/l "ii" 0 3 37, +C4<011>;
S_0x7fd72bd2b3b0 .scope generate, "genblk3" "genblk3" 3 38, 3 38 0, S_0x7fd72bd2b180;
 .timescale -9 -9;
S_0x7fd72bd2b560 .scope module, "u_tap" "tap" 3 49, 4 1 0, S_0x7fd72bd2b3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 3 "i_dff"
    .port_info 2 /INPUT 3 "coeff"
    .port_info 3 /INPUT 10 "i_sum"
    .port_info 4 /OUTPUT 3 "o_dff"
    .port_info 5 /OUTPUT 10 "o_sum"
v0x7fd72bd2b7a0_0 .net *"_s0", 9 0, L_0x7fd72bd30770;  1 drivers
L_0x102281128 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd72bd2b860_0 .net *"_s3", 3 0, L_0x102281128;  1 drivers
v0x7fd72bd2f560_3 .array/port v0x7fd72bd2f560, 3;
v0x7fd72bd2b910_0 .net "coeff", 2 0, v0x7fd72bd2f560_3;  1 drivers
v0x7fd72bd2b9d0_0 .net "i_clk", 0 0, v0x7fd72bd2fee0_0;  alias, 1 drivers
v0x7fd72bd2ba60_0 .net "i_dff", 2 0, v0x7fd72bd2ae80_0;  alias, 1 drivers
v0x7fd72bd2bb40_0 .net "i_sum", 9 0, L_0x7fd72bd305f0;  alias, 1 drivers
v0x7fd72bd2bbf0_0 .var "o_dff", 2 0;
v0x7fd72bd2bc90_0 .net "o_sum", 9 0, L_0x7fd72bd30850;  alias, 1 drivers
v0x7fd72bd2bd40_0 .var "product", 5 0;
L_0x7fd72bd30770 .concat [ 6 4 0 0], v0x7fd72bd2bd40_0, L_0x102281128;
L_0x7fd72bd30850 .arith/sum 10, L_0x7fd72bd305f0, L_0x7fd72bd30770;
S_0x7fd72bd2bf00 .scope generate, "FIR_filter[4]" "FIR_filter[4]" 3 37, 3 37 0, S_0x7fd72bd17ea0;
 .timescale -9 -9;
P_0x7fd72bd2c0f0 .param/l "ii" 0 3 37, +C4<0100>;
S_0x7fd72bd2c170 .scope generate, "genblk3" "genblk3" 3 38, 3 38 0, S_0x7fd72bd2bf00;
 .timescale -9 -9;
S_0x7fd72bd2c320 .scope module, "u_tap" "tap" 3 49, 4 1 0, S_0x7fd72bd2c170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 3 "i_dff"
    .port_info 2 /INPUT 3 "coeff"
    .port_info 3 /INPUT 10 "i_sum"
    .port_info 4 /OUTPUT 3 "o_dff"
    .port_info 5 /OUTPUT 10 "o_sum"
v0x7fd72bd2c560_0 .net *"_s0", 9 0, L_0x7fd72bd309d0;  1 drivers
L_0x102281170 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd72bd2c600_0 .net *"_s3", 3 0, L_0x102281170;  1 drivers
v0x7fd72bd2f560_4 .array/port v0x7fd72bd2f560, 4;
v0x7fd72bd2c6b0_0 .net "coeff", 2 0, v0x7fd72bd2f560_4;  1 drivers
v0x7fd72bd2c770_0 .net "i_clk", 0 0, v0x7fd72bd2fee0_0;  alias, 1 drivers
v0x7fd72bd2c880_0 .net "i_dff", 2 0, v0x7fd72bd2bbf0_0;  alias, 1 drivers
v0x7fd72bd2c920_0 .net "i_sum", 9 0, L_0x7fd72bd30850;  alias, 1 drivers
v0x7fd72bd2c9d0_0 .var "o_dff", 2 0;
v0x7fd72bd2ca70_0 .net "o_sum", 9 0, L_0x7fd72bd30a70;  alias, 1 drivers
v0x7fd72bd2cb20_0 .var "product", 5 0;
L_0x7fd72bd309d0 .concat [ 6 4 0 0], v0x7fd72bd2cb20_0, L_0x102281170;
L_0x7fd72bd30a70 .arith/sum 10, L_0x7fd72bd30850, L_0x7fd72bd309d0;
S_0x7fd72bd2cce0 .scope generate, "FIR_filter[5]" "FIR_filter[5]" 3 37, 3 37 0, S_0x7fd72bd17ea0;
 .timescale -9 -9;
P_0x7fd72bd2ce90 .param/l "ii" 0 3 37, +C4<0101>;
S_0x7fd72bd2cf10 .scope generate, "genblk3" "genblk3" 3 38, 3 38 0, S_0x7fd72bd2cce0;
 .timescale -9 -9;
S_0x7fd72bd2d0c0 .scope module, "u_tap" "tap" 3 49, 4 1 0, S_0x7fd72bd2cf10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 3 "i_dff"
    .port_info 2 /INPUT 3 "coeff"
    .port_info 3 /INPUT 10 "i_sum"
    .port_info 4 /OUTPUT 3 "o_dff"
    .port_info 5 /OUTPUT 10 "o_sum"
v0x7fd72bd2d300_0 .net *"_s0", 9 0, L_0x7fd72bd30bf0;  1 drivers
L_0x1022811b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd72bd2d3c0_0 .net *"_s3", 3 0, L_0x1022811b8;  1 drivers
v0x7fd72bd2f560_5 .array/port v0x7fd72bd2f560, 5;
v0x7fd72bd2d470_0 .net "coeff", 2 0, v0x7fd72bd2f560_5;  1 drivers
v0x7fd72bd2d530_0 .net "i_clk", 0 0, v0x7fd72bd2fee0_0;  alias, 1 drivers
v0x7fd72bd2d5c0_0 .net "i_dff", 2 0, v0x7fd72bd2c9d0_0;  alias, 1 drivers
v0x7fd72bd2d6a0_0 .net "i_sum", 9 0, L_0x7fd72bd30a70;  alias, 1 drivers
v0x7fd72bd2d750_0 .var "o_dff", 2 0;
v0x7fd72bd2d7f0_0 .net "o_sum", 9 0, L_0x7fd72bd30c90;  alias, 1 drivers
v0x7fd72bd2d8a0_0 .var "product", 5 0;
L_0x7fd72bd30bf0 .concat [ 6 4 0 0], v0x7fd72bd2d8a0_0, L_0x1022811b8;
L_0x7fd72bd30c90 .arith/sum 10, L_0x7fd72bd30a70, L_0x7fd72bd30bf0;
S_0x7fd72bd2da60 .scope generate, "FIR_filter[6]" "FIR_filter[6]" 3 37, 3 37 0, S_0x7fd72bd17ea0;
 .timescale -9 -9;
P_0x7fd72bd2dc10 .param/l "ii" 0 3 37, +C4<0110>;
S_0x7fd72bd2dc90 .scope generate, "genblk3" "genblk3" 3 38, 3 38 0, S_0x7fd72bd2da60;
 .timescale -9 -9;
S_0x7fd72bd2de40 .scope module, "u_tap" "tap" 3 49, 4 1 0, S_0x7fd72bd2dc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 3 "i_dff"
    .port_info 2 /INPUT 3 "coeff"
    .port_info 3 /INPUT 10 "i_sum"
    .port_info 4 /OUTPUT 3 "o_dff"
    .port_info 5 /OUTPUT 10 "o_sum"
v0x7fd72bd2e080_0 .net *"_s0", 9 0, L_0x7fd72bd30e10;  1 drivers
L_0x102281200 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd72bd2e140_0 .net *"_s3", 3 0, L_0x102281200;  1 drivers
v0x7fd72bd2f560_6 .array/port v0x7fd72bd2f560, 6;
v0x7fd72bd2e1f0_0 .net "coeff", 2 0, v0x7fd72bd2f560_6;  1 drivers
v0x7fd72bd2e2b0_0 .net "i_clk", 0 0, v0x7fd72bd2fee0_0;  alias, 1 drivers
v0x7fd72bd2e340_0 .net "i_dff", 2 0, v0x7fd72bd2d750_0;  alias, 1 drivers
v0x7fd72bd2e420_0 .net "i_sum", 9 0, L_0x7fd72bd30c90;  alias, 1 drivers
v0x7fd72bd2e4d0_0 .var "o_dff", 2 0;
v0x7fd72bd2e570_0 .net "o_sum", 9 0, L_0x7fd72bd30eb0;  alias, 1 drivers
v0x7fd72bd2e620_0 .var "product", 5 0;
L_0x7fd72bd30e10 .concat [ 6 4 0 0], v0x7fd72bd2e620_0, L_0x102281200;
L_0x7fd72bd30eb0 .arith/sum 10, L_0x7fd72bd30c90, L_0x7fd72bd30e10;
S_0x7fd72bd2e7e0 .scope generate, "FIR_filter[7]" "FIR_filter[7]" 3 37, 3 37 0, S_0x7fd72bd17ea0;
 .timescale -9 -9;
P_0x7fd72bd2e990 .param/l "ii" 0 3 37, +C4<0111>;
S_0x7fd72bd2ea10 .scope generate, "genblk3" "genblk3" 3 38, 3 38 0, S_0x7fd72bd2e7e0;
 .timescale -9 -9;
S_0x7fd72bd2ebc0 .scope module, "u_tap" "tap" 3 49, 4 1 0, S_0x7fd72bd2ea10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 3 "i_dff"
    .port_info 2 /INPUT 3 "coeff"
    .port_info 3 /INPUT 10 "i_sum"
    .port_info 4 /OUTPUT 3 "o_dff"
    .port_info 5 /OUTPUT 10 "o_sum"
v0x7fd72bd2ee00_0 .net *"_s0", 9 0, L_0x7fd72bd31030;  1 drivers
L_0x102281248 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd72bd2eec0_0 .net *"_s3", 3 0, L_0x102281248;  1 drivers
v0x7fd72bd2f560_7 .array/port v0x7fd72bd2f560, 7;
v0x7fd72bd2ef70_0 .net "coeff", 2 0, v0x7fd72bd2f560_7;  1 drivers
v0x7fd72bd2f030_0 .net "i_clk", 0 0, v0x7fd72bd2fee0_0;  alias, 1 drivers
v0x7fd72bd2f0c0_0 .net "i_dff", 2 0, v0x7fd72bd2e4d0_0;  alias, 1 drivers
v0x7fd72bd2f1a0_0 .net "i_sum", 9 0, L_0x7fd72bd30eb0;  alias, 1 drivers
v0x7fd72bd2f250_0 .var "o_dff", 2 0;
v0x7fd72bd2f2f0_0 .net "o_sum", 9 0, L_0x7fd72bd31150;  alias, 1 drivers
v0x7fd72bd2f3a0_0 .var "product", 5 0;
L_0x7fd72bd31030 .concat [ 6 4 0 0], v0x7fd72bd2f3a0_0, L_0x102281248;
L_0x7fd72bd31150 .arith/sum 10, L_0x7fd72bd30eb0, L_0x7fd72bd31030;
    .scope S_0x7fd72bd18970;
T_0 ;
    %wait E_0x7fd72bd182b0;
    %load/vec4 v0x7fd72bd291a0_0;
    %assign/vec4 v0x7fd72bd29340_0, 0;
    %load/vec4 v0x7fd72bd291a0_0;
    %pad/u 6;
    %load/vec4 v0x7fd72bd29040_0;
    %pad/u 6;
    %mul;
    %assign/vec4 v0x7fd72bd294a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd72bd29a20;
T_1 ;
    %wait E_0x7fd72bd182b0;
    %load/vec4 v0x7fd72bd29f40_0;
    %assign/vec4 v0x7fd72bd2a0c0_0, 0;
    %load/vec4 v0x7fd72bd29f40_0;
    %pad/u 6;
    %load/vec4 v0x7fd72bd29dd0_0;
    %pad/u 6;
    %mul;
    %assign/vec4 v0x7fd72bd2a210_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd72bd2a7b0;
T_2 ;
    %wait E_0x7fd72bd182b0;
    %load/vec4 v0x7fd72bd2ad00_0;
    %assign/vec4 v0x7fd72bd2ae80_0, 0;
    %load/vec4 v0x7fd72bd2ad00_0;
    %pad/u 6;
    %load/vec4 v0x7fd72bd2ab70_0;
    %pad/u 6;
    %mul;
    %assign/vec4 v0x7fd72bd2afc0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd72bd2b560;
T_3 ;
    %wait E_0x7fd72bd182b0;
    %load/vec4 v0x7fd72bd2ba60_0;
    %assign/vec4 v0x7fd72bd2bbf0_0, 0;
    %load/vec4 v0x7fd72bd2ba60_0;
    %pad/u 6;
    %load/vec4 v0x7fd72bd2b910_0;
    %pad/u 6;
    %mul;
    %assign/vec4 v0x7fd72bd2bd40_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd72bd2c320;
T_4 ;
    %wait E_0x7fd72bd182b0;
    %load/vec4 v0x7fd72bd2c880_0;
    %assign/vec4 v0x7fd72bd2c9d0_0, 0;
    %load/vec4 v0x7fd72bd2c880_0;
    %pad/u 6;
    %load/vec4 v0x7fd72bd2c6b0_0;
    %pad/u 6;
    %mul;
    %assign/vec4 v0x7fd72bd2cb20_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd72bd2d0c0;
T_5 ;
    %wait E_0x7fd72bd182b0;
    %load/vec4 v0x7fd72bd2d5c0_0;
    %assign/vec4 v0x7fd72bd2d750_0, 0;
    %load/vec4 v0x7fd72bd2d5c0_0;
    %pad/u 6;
    %load/vec4 v0x7fd72bd2d470_0;
    %pad/u 6;
    %mul;
    %assign/vec4 v0x7fd72bd2d8a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd72bd2de40;
T_6 ;
    %wait E_0x7fd72bd182b0;
    %load/vec4 v0x7fd72bd2e340_0;
    %assign/vec4 v0x7fd72bd2e4d0_0, 0;
    %load/vec4 v0x7fd72bd2e340_0;
    %pad/u 6;
    %load/vec4 v0x7fd72bd2e1f0_0;
    %pad/u 6;
    %mul;
    %assign/vec4 v0x7fd72bd2e620_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd72bd2ebc0;
T_7 ;
    %wait E_0x7fd72bd182b0;
    %load/vec4 v0x7fd72bd2f0c0_0;
    %assign/vec4 v0x7fd72bd2f250_0, 0;
    %load/vec4 v0x7fd72bd2f0c0_0;
    %pad/u 6;
    %load/vec4 v0x7fd72bd2ef70_0;
    %pad/u 6;
    %mul;
    %assign/vec4 v0x7fd72bd2f3a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd72bd17ea0;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd72bd2f560, 4, 0;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd72bd2f560, 4, 0;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd72bd2f560, 4, 0;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd72bd2f560, 4, 0;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd72bd2f560, 4, 0;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd72bd2f560, 4, 0;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd72bd2f560, 4, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd72bd2f560, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x7fd72bd19b40;
T_9 ;
    %vpi_call 2 14 "$dumpfile", "fir_filter.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd72bd19b40 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fd72bd19b40;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd72bd2fee0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fd72bd19b40;
T_11 ;
    %delay 10, 0;
    %load/vec4 v0x7fd72bd2fee0_0;
    %nor/r;
    %store/vec4 v0x7fd72bd2fee0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd72bd19b40;
T_12 ;
    %vpi_call 2 25 "$monitor", "time= %d, input= %d, output= %d", $time, v0x7fd72bd30000_0, v0x7fd72bd2ff70_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 170, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd72bd30000_0, 0, 3;
    %delay 20, 0;
    %delay 200, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench_filter.v";
    "fir_filter.v";
    "tap.v";
