%!PS-Adobe-3.0
%%Creator: Model Technology ModelSim SE vsim 5.7e Simulator 2003.07 Jul  8 2003
%%Title: /afs/eos.ncsu.edu/service/ece/research/tinker/bviyer/vol1/OR_1200_Multithreading_Implementation/verilog_with_my_changes/or1200_cpu/Wave_Forms_For_The_Whole_Thing/ctrl1_module.ps
%%CreationDate: 2004-08-14 12:23:51 AM
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%PageOrder: ascend
%%Pages: 8
%%EndComments
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3045 def/REdge 5699 def/LabelWidth 3008 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3045 370 MT 3261 370 LS
3261 370 MT 3261 370 LT 3268 329 LT 6298 329 LT ST
3261 370 MT 3261 370 LT 3268 410 LT 6298 410 LT ST
(4) 3275 370 WT pop 0 originOffset 37 add RSS
3045 514 MT 3261 514 LS
3261 514 MT 3261 514 LT 3268 473 LT 4556 473 LT 4563 514 LT ST
3261 514 MT 3261 514 LT 3268 554 LT 4556 554 LT 4563 514 LT ST
(00410000) 3275 514 WT pop 0 originOffset 37 add RSS
4563 514 MT 4563 514 LT 4570 473 LT 6298 473 LT ST
4563 514 MT 4563 514 LT 4570 554 LT 6298 554 LT ST
(00610000) 4577 514 WT pop 0 originOffset 37 add RSS
3045 658 MT 3261 658 LS
3261 658 MT 3261 658 LT 3268 617 LT 6298 617 LT ST
3261 658 MT 3261 658 LT 3268 698 LT 6298 698 LT ST
(0) 3275 658 WT pop 0 originOffset 37 add RSS
3045 802 MT 3045 842 LS
3045 842 MT 6298 842 LS
3045 946 MT 3045 986 LS
3045 986 MT 3261 986 LS
3261 986 MT 3261 906 LS
3261 906 MT 3478 906 LS
3478 906 MT 3478 986 LS
3478 986 MT 3695 986 LS
3695 986 MT 3695 906 LS
3695 906 MT 3912 906 LS
3912 906 MT 3912 986 LS
3912 986 MT 4129 986 LS
4129 986 MT 4129 906 LS
4129 906 MT 4346 906 LS
4346 906 MT 4346 986 LS
4346 986 MT 4563 986 LS
4563 986 MT 4563 906 LS
4563 906 MT 4779 906 LS
4779 906 MT 4779 986 LS
4779 986 MT 4996 986 LS
4996 986 MT 4996 906 LS
4996 906 MT 5213 906 LS
5213 906 MT 5213 986 LS
5213 986 MT 5430 986 LS
5430 986 MT 5430 906 LS
5430 906 MT 5647 906 LS
5647 906 MT 5647 986 LS
5647 986 MT 5864 986 LS
5864 986 MT 5864 906 LS
5864 906 MT 6081 906 LS
6081 906 MT 6081 986 LS
6081 986 MT 6298 986 LS
3045 1090 MT 3261 1090 LS
3261 1090 MT 3261 1090 LT 3268 1049 LT 4122 1049 LT 4129 1090 LT ST
3261 1090 MT 3261 1090 LT 3268 1130 LT 4122 1130 LT 4129 1090 LT ST
(0) 3275 1090 WT pop 0 originOffset 37 add RSS
4129 1090 MT 4129 1090 LT 4136 1049 LT 4556 1049 LT 4563 1090 LT ST
4129 1090 MT 4129 1090 LT 4136 1130 LT 4556 1130 LT 4563 1090 LT ST
(2) 4143 1090 WT pop 0 originOffset 37 add RSS
4563 1090 MT 4563 1090 LT 4570 1049 LT 6298 1049 LT ST
4563 1090 MT 4563 1090 LT 4570 1130 LT 6298 1130 LT ST
(3) 4577 1090 WT pop 0 originOffset 37 add RSS
3045 1193 MT 3045 1193 LT 3254 1193 LT 3261 1234 LT ST
3045 1274 MT 3045 1274 LT 3254 1274 LT 3261 1234 LT ST
(Xx) 3059 1234 WT pop 0 originOffset 37 add RSS
3261 1234 MT 3261 1234 LT 3268 1193 LT 6298 1193 LT ST
3261 1234 MT 3261 1234 LT 3268 1274 LT 6298 1274 LT ST
(00) 3275 1234 WT pop 0 originOffset 37 add RSS
3045 1378 MT 3261 1378 LS
3261 1378 MT 3261 1378 LT 3268 1337 LT 6298 1337 LT ST
3261 1378 MT 3261 1378 LT 3268 1418 LT 6298 1418 LT ST
(00) 3275 1378 WT pop 0 originOffset 37 add RSS
3045 1522 MT 6298 1522 LS
3045 1666 MT 3912 1666 LS
3912 1666 MT 3912 1706 LS
3912 1706 MT 6298 1706 LS
3045 1810 MT 3261 1810 LS
3261 1810 MT 3261 1810 LT 3268 1769 LT 4556 1769 LT 4563 1810 LT ST
3261 1810 MT 3261 1810 LT 3268 1850 LT 4556 1850 LT 4563 1810 LT ST
(14410000) 3275 1810 WT pop 0 originOffset 37 add RSS
4563 1810 MT 4563 1810 LT 4570 1769 LT 6298 1769 LT ST
4563 1810 MT 4563 1810 LT 4570 1850 LT 6298 1850 LT ST
(14610000) 4577 1810 WT pop 0 originOffset 37 add RSS
3045 1954 MT 3261 1954 LS
3261 1954 MT 3261 1994 LS
3261 1994 MT 6298 1994 LS
3045 2098 MT 3261 2098 LS
3261 2098 MT 3261 2058 LS
3261 2058 MT 6298 2058 LS
3045 2242 MT 3261 2242 LS
3261 2242 MT 3261 2282 LS
3261 2282 MT 6298 2282 LS
3045 2386 MT 3912 2386 LS
3912 2386 MT 3912 2426 LS
3912 2426 MT 4129 2426 LS
4129 2426 MT 4129 2386 LS
4129 2386 MT 6298 2386 LS
3045 2530 MT 3045 2570 LS
3045 2570 MT 6298 2570 LS
3045 2674 MT 3912 2674 LS
3912 2674 MT 3912 2714 LS
3912 2714 MT 6298 2714 LS
3045 2818 MT 3261 2818 LS
3261 2818 MT 3261 2818 LT 3268 2777 LT 4122 2777 LT 4129 2818 LT ST
3261 2818 MT 3261 2818 LT 3268 2858 LT 4122 2858 LT 4129 2818 LT ST
(14410000) 3275 2818 WT pop 0 originOffset 37 add RSS
4129 2818 MT 4129 2818 LT 4136 2777 LT 6298 2777 LT ST
4129 2818 MT 4129 2818 LT 4136 2858 LT 6298 2858 LT ST
(14610000) 4143 2818 WT pop 0 originOffset 37 add RSS
3045 2962 MT 3261 2962 LS
3261 2962 MT 3261 3002 LS
3261 3002 MT 6298 3002 LS
3045 3106 MT 3261 3106 LS
3261 3106 MT 3261 3066 LS
3261 3066 MT 6298 3066 LS
3045 3250 MT 3912 3250 LS
3912 3250 MT 3912 3250 LT 3919 3209 LT 6298 3209 LT ST
3912 3250 MT 3912 3250 LT 3919 3290 LT 6298 3290 LT ST
(14610000) 3926 3250 WT pop 0 originOffset 37 add RSS
3045 3394 MT 3261 3394 LS
3261 3394 MT 3261 3434 LS
3261 3434 MT 6298 3434 LS
3045 3538 MT 3261 3538 LS
3261 3538 MT 3261 3538 LT 3268 3497 LT 6298 3497 LT ST
3261 3538 MT 3261 3538 LT 3268 3578 LT 6298 3578 LT ST
(00000000) 3275 3538 WT pop 0 originOffset 37 add RSS
3045 3682 MT 3261 3682 LS
3261 3682 MT 3261 3682 LT 3268 3641 LT 6298 3641 LT ST
3261 3682 MT 3261 3682 LT 3268 3722 LT 6298 3722 LT ST
(0) 3275 3682 WT pop 0 originOffset 37 add RSS
3045 3826 MT 3261 3826 LS
3261 3826 MT 3261 3826 LT 3268 3785 LT 6298 3785 LT ST
3261 3826 MT 3261 3826 LT 3268 3866 LT 6298 3866 LT ST
(0) 3275 3826 WT pop 0 originOffset 37 add RSS
3045 3970 MT 3261 3970 LS
3261 3970 MT 3261 3970 LT 3268 3929 LT 6298 3929 LT ST
3261 3970 MT 3261 3970 LT 3268 4010 LT 6298 4010 LT ST
(0) 3275 3970 WT pop 0 originOffset 37 add RSS
3045 4114 MT 3261 4114 LS
3261 4114 MT 3261 4154 LS
3261 4154 MT 6298 4154 LS
3045 4258 MT 3261 4258 LS
3261 4258 MT 3261 4258 LT 3268 4217 LT 6298 4217 LT ST
3261 4258 MT 3261 4258 LT 3268 4298 LT 6298 4298 LT ST
(0) 3275 4258 WT pop 0 originOffset 37 add RSS
3045 4402 MT 3912 4402 LS
3912 4402 MT 3912 4402 LT 3919 4361 LT 6298 4361 LT ST
3912 4402 MT 3912 4402 LT 3919 4442 LT 6298 4442 LT ST
(01) 3926 4402 WT pop 0 originOffset 37 add RSS
% draw timeline
3088 4533 MT 3088 4570 LS
3132 4533 MT 3132 4570 LS
3175 4533 MT 3175 4570 LS
3218 4533 MT 3218 4570 LS
3262 4533 MT 3262 4570 LS
3305 4533 MT 3305 4570 LS
3349 4533 MT 3349 4570 LS
3392 4533 MT 3392 4570 LS
3435 4533 MT 3435 4570 LS
(0) 3045 4649 WT TS RSS
3521 4533 MT 3521 4570 LS
3565 4533 MT 3565 4570 LS
3608 4533 MT 3608 4570 LS
3651 4533 MT 3651 4570 LS
3695 4533 MT 3695 4570 LS
3738 4533 MT 3738 4570 LS
3782 4533 MT 3782 4570 LS
3825 4533 MT 3825 4570 LS
3868 4533 MT 3868 4570 LS
3478 4506 MT 3478 4570 LS
3955 4533 MT 3955 4570 LS
3999 4533 MT 3999 4570 LS
4042 4533 MT 4042 4570 LS
4085 4533 MT 4085 4570 LS
4129 4533 MT 4129 4570 LS
4172 4533 MT 4172 4570 LS
4216 4533 MT 4216 4570 LS
4259 4533 MT 4259 4570 LS
4302 4533 MT 4302 4570 LS
3912 4506 MT 3912 4570 LS
(20) 3912 4649 WT TS RSS
4389 4533 MT 4389 4570 LS
4433 4533 MT 4433 4570 LS
4476 4533 MT 4476 4570 LS
4519 4533 MT 4519 4570 LS
4563 4533 MT 4563 4570 LS
4606 4533 MT 4606 4570 LS
4650 4533 MT 4650 4570 LS
4693 4533 MT 4693 4570 LS
4736 4533 MT 4736 4570 LS
4346 4506 MT 4346 4570 LS
4822 4533 MT 4822 4570 LS
4866 4533 MT 4866 4570 LS
4909 4533 MT 4909 4570 LS
4952 4533 MT 4952 4570 LS
4996 4533 MT 4996 4570 LS
5039 4533 MT 5039 4570 LS
5083 4533 MT 5083 4570 LS
5126 4533 MT 5126 4570 LS
5169 4533 MT 5169 4570 LS
4779 4506 MT 4779 4570 LS
(40) 4779 4649 WT TS RSS
5256 4533 MT 5256 4570 LS
5300 4533 MT 5300 4570 LS
5343 4533 MT 5343 4570 LS
5386 4533 MT 5386 4570 LS
5430 4533 MT 5430 4570 LS
5473 4533 MT 5473 4570 LS
5517 4533 MT 5517 4570 LS
5560 4533 MT 5560 4570 LS
5603 4533 MT 5603 4570 LS
5213 4506 MT 5213 4570 LS
5690 4533 MT 5690 4570 LS
5734 4533 MT 5734 4570 LS
5777 4533 MT 5777 4570 LS
5820 4533 MT 5820 4570 LS
5864 4533 MT 5864 4570 LS
5907 4533 MT 5907 4570 LS
5951 4533 MT 5951 4570 LS
5994 4533 MT 5994 4570 LS
6037 4533 MT 6037 4570 LS
5647 4506 MT 5647 4570 LS
(60) 5647 4649 WT TS RSS
6124 4533 MT 6124 4570 LS
6168 4533 MT 6168 4570 LS
6211 4533 MT 6211 4570 LS
6254 4533 MT 6254 4570 LS
6298 4533 MT 6298 4570 LS
6341 4533 MT 6341 4570 LS
6385 4533 MT 6385 4570 LS
6428 4533 MT 6428 4570 LS
6471 4533 MT 6471 4570 LS
6081 4506 MT 6081 4570 LS
% draw grid
3478 300 MT 3478 4506 LS
3912 300 MT 3912 4506 LS
4346 300 MT 4346 4506 LS
4779 300 MT 4779 4506 LS
5213 300 MT 5213 4506 LS
5647 300 MT 5647 4506 LS
6081 300 MT 6081 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) 3008 409 WT TSE RSS
3471 300 MT 3485 300 LS
3905 300 MT 3919 300 LS
4339 300 MT 4353 300 LS
4772 300 MT 4786 300 LS
5206 300 MT 5220 300 LS
5640 300 MT 5654 300 LS
6074 300 MT 6088 300 LS
3045 370 MT 3261 370 LS
3261 370 MT 3261 370 LT 3268 329 LT 6298 329 LT ST
3261 370 MT 3261 370 LT 3268 410 LT 6298 410 LT ST
(4) 3275 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) 3008 553 WT TSE RSS
3471 444 MT 3485 444 LS
3905 444 MT 3919 444 LS
4339 444 MT 4353 444 LS
4772 444 MT 4786 444 LS
5206 444 MT 5220 444 LS
5640 444 MT 5654 444 LS
6074 444 MT 6088 444 LS
3045 514 MT 3261 514 LS
3261 514 MT 3261 514 LT 3268 473 LT 4556 473 LT 4563 514 LT ST
3261 514 MT 3261 514 LT 3268 554 LT 4556 554 LT 4563 514 LT ST
(00410000) 3275 514 WT pop 0 originOffset 37 add RSS
4563 514 MT 4563 514 LT 4570 473 LT 6298 473 LT ST
4563 514 MT 4563 514 LT 4570 554 LT 6298 554 LT ST
(00610000) 4577 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) 3008 697 WT TSE RSS
3471 588 MT 3485 588 LS
3905 588 MT 3919 588 LS
4339 588 MT 4353 588 LS
4772 588 MT 4786 588 LS
5206 588 MT 5220 588 LS
5640 588 MT 5654 588 LS
6074 588 MT 6088 588 LS
3045 658 MT 3261 658 LS
3261 658 MT 3261 658 LT 3268 617 LT 6298 617 LT ST
3261 658 MT 3261 658 LT 3268 698 LT 6298 698 LT ST
(0) 3275 658 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) 3008 841 WT TSE RSS
3471 732 MT 3485 732 LS
3905 732 MT 3919 732 LS
4339 732 MT 4353 732 LS
4772 732 MT 4786 732 LS
5206 732 MT 5220 732 LS
5640 732 MT 5654 732 LS
6074 732 MT 6088 732 LS
3045 802 MT 3045 842 LS
3045 842 MT 6298 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) 3008 985 WT TSE RSS
3471 876 MT 3485 876 LS
3905 876 MT 3919 876 LS
4339 876 MT 4353 876 LS
4772 876 MT 4786 876 LS
5206 876 MT 5220 876 LS
5640 876 MT 5654 876 LS
6074 876 MT 6088 876 LS
3045 946 MT 3045 986 LS
3045 986 MT 3261 986 LS
3261 986 MT 3261 906 LS
3261 906 MT 3478 906 LS
3478 906 MT 3478 986 LS
3478 986 MT 3695 986 LS
3695 986 MT 3695 906 LS
3695 906 MT 3912 906 LS
3912 906 MT 3912 986 LS
3912 986 MT 4129 986 LS
4129 986 MT 4129 906 LS
4129 906 MT 4346 906 LS
4346 906 MT 4346 986 LS
4346 986 MT 4563 986 LS
4563 986 MT 4563 906 LS
4563 906 MT 4779 906 LS
4779 906 MT 4779 986 LS
4779 986 MT 4996 986 LS
4996 986 MT 4996 906 LS
4996 906 MT 5213 906 LS
5213 906 MT 5213 986 LS
5213 986 MT 5430 986 LS
5430 986 MT 5430 906 LS
5430 906 MT 5647 906 LS
5647 906 MT 5647 986 LS
5647 986 MT 5864 986 LS
5864 986 MT 5864 906 LS
5864 906 MT 6081 906 LS
6081 906 MT 6081 986 LS
6081 986 MT 6298 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) 3008 1129 WT TSE RSS
3471 1020 MT 3485 1020 LS
3905 1020 MT 3919 1020 LS
4339 1020 MT 4353 1020 LS
4772 1020 MT 4786 1020 LS
5206 1020 MT 5220 1020 LS
5640 1020 MT 5654 1020 LS
6074 1020 MT 6088 1020 LS
3045 1090 MT 3261 1090 LS
3261 1090 MT 3261 1090 LT 3268 1049 LT 4122 1049 LT 4129 1090 LT ST
3261 1090 MT 3261 1090 LT 3268 1130 LT 4122 1130 LT 4129 1090 LT ST
(0) 3275 1090 WT pop 0 originOffset 37 add RSS
4129 1090 MT 4129 1090 LT 4136 1049 LT 4556 1049 LT 4563 1090 LT ST
4129 1090 MT 4129 1090 LT 4136 1130 LT 4556 1130 LT 4563 1090 LT ST
(2) 4143 1090 WT pop 0 originOffset 37 add RSS
4563 1090 MT 4563 1090 LT 4570 1049 LT 6298 1049 LT ST
4563 1090 MT 4563 1090 LT 4570 1130 LT 6298 1130 LT ST
(3) 4577 1090 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) 3008 1273 WT TSE RSS
3471 1164 MT 3485 1164 LS
3905 1164 MT 3919 1164 LS
4339 1164 MT 4353 1164 LS
4772 1164 MT 4786 1164 LS
5206 1164 MT 5220 1164 LS
5640 1164 MT 5654 1164 LS
6074 1164 MT 6088 1164 LS
3045 1193 MT 3045 1193 LT 3254 1193 LT 3261 1234 LT ST
3045 1274 MT 3045 1274 LT 3254 1274 LT 3261 1234 LT ST
(Xx) 3059 1234 WT pop 0 originOffset 37 add RSS
3261 1234 MT 3261 1234 LT 3268 1193 LT 6298 1193 LT ST
3261 1234 MT 3261 1234 LT 3268 1274 LT 6298 1274 LT ST
(00) 3275 1234 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) 3008 1417 WT TSE RSS
3471 1308 MT 3485 1308 LS
3905 1308 MT 3919 1308 LS
4339 1308 MT 4353 1308 LS
4772 1308 MT 4786 1308 LS
5206 1308 MT 5220 1308 LS
5640 1308 MT 5654 1308 LS
6074 1308 MT 6088 1308 LS
3045 1378 MT 3261 1378 LS
3261 1378 MT 3261 1378 LT 3268 1337 LT 6298 1337 LT ST
3261 1378 MT 3261 1378 LT 3268 1418 LT 6298 1418 LT ST
(00) 3275 1378 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) 3008 1561 WT TSE RSS
3471 1452 MT 3485 1452 LS
3905 1452 MT 3919 1452 LS
4339 1452 MT 4353 1452 LS
4772 1452 MT 4786 1452 LS
5206 1452 MT 5220 1452 LS
5640 1452 MT 5654 1452 LS
6074 1452 MT 6088 1452 LS
3045 1522 MT 6298 1522 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) 3008 1705 WT TSE RSS
3471 1596 MT 3485 1596 LS
3905 1596 MT 3919 1596 LS
4339 1596 MT 4353 1596 LS
4772 1596 MT 4786 1596 LS
5206 1596 MT 5220 1596 LS
5640 1596 MT 5654 1596 LS
6074 1596 MT 6088 1596 LS
3045 1666 MT 3912 1666 LS
3912 1666 MT 3912 1706 LS
3912 1706 MT 6298 1706 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) 3008 1849 WT TSE RSS
3471 1740 MT 3485 1740 LS
3905 1740 MT 3919 1740 LS
4339 1740 MT 4353 1740 LS
4772 1740 MT 4786 1740 LS
5206 1740 MT 5220 1740 LS
5640 1740 MT 5654 1740 LS
6074 1740 MT 6088 1740 LS
3045 1810 MT 3261 1810 LS
3261 1810 MT 3261 1810 LT 3268 1769 LT 4556 1769 LT 4563 1810 LT ST
3261 1810 MT 3261 1810 LT 3268 1850 LT 4556 1850 LT 4563 1810 LT ST
(14410000) 3275 1810 WT pop 0 originOffset 37 add RSS
4563 1810 MT 4563 1810 LT 4570 1769 LT 6298 1769 LT ST
4563 1810 MT 4563 1810 LT 4570 1850 LT 6298 1850 LT ST
(14610000) 4577 1810 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) 3008 1993 WT TSE RSS
3471 1884 MT 3485 1884 LS
3905 1884 MT 3919 1884 LS
4339 1884 MT 4353 1884 LS
4772 1884 MT 4786 1884 LS
5206 1884 MT 5220 1884 LS
5640 1884 MT 5654 1884 LS
6074 1884 MT 6088 1884 LS
3045 1954 MT 3261 1954 LS
3261 1954 MT 3261 1994 LS
3261 1994 MT 6298 1994 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) 3008 2137 WT TSE RSS
3471 2028 MT 3485 2028 LS
3905 2028 MT 3919 2028 LS
4339 2028 MT 4353 2028 LS
4772 2028 MT 4786 2028 LS
5206 2028 MT 5220 2028 LS
5640 2028 MT 5654 2028 LS
6074 2028 MT 6088 2028 LS
3045 2098 MT 3261 2098 LS
3261 2098 MT 3261 2058 LS
3261 2058 MT 6298 2058 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) 3008 2281 WT TSE RSS
3471 2172 MT 3485 2172 LS
3905 2172 MT 3919 2172 LS
4339 2172 MT 4353 2172 LS
4772 2172 MT 4786 2172 LS
5206 2172 MT 5220 2172 LS
5640 2172 MT 5654 2172 LS
6074 2172 MT 6088 2172 LS
3045 2242 MT 3261 2242 LS
3261 2242 MT 3261 2282 LS
3261 2282 MT 6298 2282 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) 3008 2425 WT TSE RSS
3471 2316 MT 3485 2316 LS
3905 2316 MT 3919 2316 LS
4339 2316 MT 4353 2316 LS
4772 2316 MT 4786 2316 LS
5206 2316 MT 5220 2316 LS
5640 2316 MT 5654 2316 LS
6074 2316 MT 6088 2316 LS
3045 2386 MT 3912 2386 LS
3912 2386 MT 3912 2426 LS
3912 2426 MT 4129 2426 LS
4129 2426 MT 4129 2386 LS
4129 2386 MT 6298 2386 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) 3008 2569 WT TSE RSS
3471 2460 MT 3485 2460 LS
3905 2460 MT 3919 2460 LS
4339 2460 MT 4353 2460 LS
4772 2460 MT 4786 2460 LS
5206 2460 MT 5220 2460 LS
5640 2460 MT 5654 2460 LS
6074 2460 MT 6088 2460 LS
3045 2530 MT 3045 2570 LS
3045 2570 MT 6298 2570 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) 3008 2713 WT TSE RSS
3471 2604 MT 3485 2604 LS
3905 2604 MT 3919 2604 LS
4339 2604 MT 4353 2604 LS
4772 2604 MT 4786 2604 LS
5206 2604 MT 5220 2604 LS
5640 2604 MT 5654 2604 LS
6074 2604 MT 6088 2604 LS
3045 2674 MT 3912 2674 LS
3912 2674 MT 3912 2714 LS
3912 2714 MT 6298 2714 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) 3008 2857 WT TSE RSS
3471 2748 MT 3485 2748 LS
3905 2748 MT 3919 2748 LS
4339 2748 MT 4353 2748 LS
4772 2748 MT 4786 2748 LS
5206 2748 MT 5220 2748 LS
5640 2748 MT 5654 2748 LS
6074 2748 MT 6088 2748 LS
3045 2818 MT 3261 2818 LS
3261 2818 MT 3261 2818 LT 3268 2777 LT 4122 2777 LT 4129 2818 LT ST
3261 2818 MT 3261 2818 LT 3268 2858 LT 4122 2858 LT 4129 2818 LT ST
(14410000) 3275 2818 WT pop 0 originOffset 37 add RSS
4129 2818 MT 4129 2818 LT 4136 2777 LT 6298 2777 LT ST
4129 2818 MT 4129 2818 LT 4136 2858 LT 6298 2858 LT ST
(14610000) 4143 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) 3008 3001 WT TSE RSS
3471 2892 MT 3485 2892 LS
3905 2892 MT 3919 2892 LS
4339 2892 MT 4353 2892 LS
4772 2892 MT 4786 2892 LS
5206 2892 MT 5220 2892 LS
5640 2892 MT 5654 2892 LS
6074 2892 MT 6088 2892 LS
3045 2962 MT 3261 2962 LS
3261 2962 MT 3261 3002 LS
3261 3002 MT 6298 3002 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) 3008 3145 WT TSE RSS
3471 3036 MT 3485 3036 LS
3905 3036 MT 3919 3036 LS
4339 3036 MT 4353 3036 LS
4772 3036 MT 4786 3036 LS
5206 3036 MT 5220 3036 LS
5640 3036 MT 5654 3036 LS
6074 3036 MT 6088 3036 LS
3045 3106 MT 3261 3106 LS
3261 3106 MT 3261 3066 LS
3261 3066 MT 6298 3066 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) 3008 3289 WT TSE RSS
3471 3180 MT 3485 3180 LS
3905 3180 MT 3919 3180 LS
4339 3180 MT 4353 3180 LS
4772 3180 MT 4786 3180 LS
5206 3180 MT 5220 3180 LS
5640 3180 MT 5654 3180 LS
6074 3180 MT 6088 3180 LS
3045 3250 MT 3912 3250 LS
3912 3250 MT 3912 3250 LT 3919 3209 LT 6298 3209 LT ST
3912 3250 MT 3912 3250 LT 3919 3290 LT 6298 3290 LT ST
(14610000) 3926 3250 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) 3008 3433 WT TSE RSS
3471 3324 MT 3485 3324 LS
3905 3324 MT 3919 3324 LS
4339 3324 MT 4353 3324 LS
4772 3324 MT 4786 3324 LS
5206 3324 MT 5220 3324 LS
5640 3324 MT 5654 3324 LS
6074 3324 MT 6088 3324 LS
3045 3394 MT 3261 3394 LS
3261 3394 MT 3261 3434 LS
3261 3434 MT 6298 3434 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) 3008 3577 WT TSE RSS
3471 3468 MT 3485 3468 LS
3905 3468 MT 3919 3468 LS
4339 3468 MT 4353 3468 LS
4772 3468 MT 4786 3468 LS
5206 3468 MT 5220 3468 LS
5640 3468 MT 5654 3468 LS
6074 3468 MT 6088 3468 LS
3045 3538 MT 3261 3538 LS
3261 3538 MT 3261 3538 LT 3268 3497 LT 6298 3497 LT ST
3261 3538 MT 3261 3538 LT 3268 3578 LT 6298 3578 LT ST
(00000000) 3275 3538 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) 3008 3721 WT TSE RSS
3471 3612 MT 3485 3612 LS
3905 3612 MT 3919 3612 LS
4339 3612 MT 4353 3612 LS
4772 3612 MT 4786 3612 LS
5206 3612 MT 5220 3612 LS
5640 3612 MT 5654 3612 LS
6074 3612 MT 6088 3612 LS
3045 3682 MT 3261 3682 LS
3261 3682 MT 3261 3682 LT 3268 3641 LT 6298 3641 LT ST
3261 3682 MT 3261 3682 LT 3268 3722 LT 6298 3722 LT ST
(0) 3275 3682 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) 3008 3865 WT TSE RSS
3471 3756 MT 3485 3756 LS
3905 3756 MT 3919 3756 LS
4339 3756 MT 4353 3756 LS
4772 3756 MT 4786 3756 LS
5206 3756 MT 5220 3756 LS
5640 3756 MT 5654 3756 LS
6074 3756 MT 6088 3756 LS
3045 3826 MT 3261 3826 LS
3261 3826 MT 3261 3826 LT 3268 3785 LT 6298 3785 LT ST
3261 3826 MT 3261 3826 LT 3268 3866 LT 6298 3866 LT ST
(0) 3275 3826 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) 3008 4009 WT TSE RSS
3471 3900 MT 3485 3900 LS
3905 3900 MT 3919 3900 LS
4339 3900 MT 4353 3900 LS
4772 3900 MT 4786 3900 LS
5206 3900 MT 5220 3900 LS
5640 3900 MT 5654 3900 LS
6074 3900 MT 6088 3900 LS
3045 3970 MT 3261 3970 LS
3261 3970 MT 3261 3970 LT 3268 3929 LT 6298 3929 LT ST
3261 3970 MT 3261 3970 LT 3268 4010 LT 6298 4010 LT ST
(0) 3275 3970 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) 3008 4153 WT TSE RSS
3471 4044 MT 3485 4044 LS
3905 4044 MT 3919 4044 LS
4339 4044 MT 4353 4044 LS
4772 4044 MT 4786 4044 LS
5206 4044 MT 5220 4044 LS
5640 4044 MT 5654 4044 LS
6074 4044 MT 6088 4044 LS
3045 4114 MT 3261 4114 LS
3261 4114 MT 3261 4154 LS
3261 4154 MT 6298 4154 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) 3008 4297 WT TSE RSS
3471 4188 MT 3485 4188 LS
3905 4188 MT 3919 4188 LS
4339 4188 MT 4353 4188 LS
4772 4188 MT 4786 4188 LS
5206 4188 MT 5220 4188 LS
5640 4188 MT 5654 4188 LS
6074 4188 MT 6088 4188 LS
3045 4258 MT 3261 4258 LS
3261 4258 MT 3261 4258 LT 3268 4217 LT 6298 4217 LT ST
3261 4258 MT 3261 4258 LT 3268 4298 LT 6298 4298 LT ST
(0) 3275 4258 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) 3008 4441 WT TSE RSS
3471 4332 MT 3485 4332 LS
3905 4332 MT 3919 4332 LS
4339 4332 MT 4353 4332 LS
4772 4332 MT 4786 4332 LS
5206 4332 MT 5220 4332 LS
5640 4332 MT 5654 4332 LS
6074 4332 MT 6088 4332 LS
3045 4402 MT 3912 4402 LS
3912 4402 MT 3912 4402 LT 3919 4361 LT 6298 4361 LT ST
3912 4402 MT 3912 4402 LT 3919 4442 LT 6298 4442 LT ST
(01) 3926 4402 WT pop 0 originOffset 37 add RSS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 00:23:51 EDT 2004   Row: 1 Page: 1) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 2 2
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3045 def/REdge 5699 def/LabelWidth 3008 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3045 370 MT 3912 370 LS
3912 370 MT 3912 370 LT 3919 329 LT 6298 329 LT ST
3912 370 MT 3912 370 LT 3919 410 LT 6298 410 LT ST
(00) 3926 370 WT pop 0 originOffset 37 add RSS
3045 514 MT 3261 514 LS
3261 514 MT 3261 514 LT 3268 473 LT 4122 473 LT 4129 514 LT ST
3261 514 MT 3261 514 LT 3268 554 LT 4122 554 LT 4129 514 LT ST
(00) 3275 514 WT pop 0 originOffset 37 add RSS
4129 514 MT 4129 514 LT 4136 473 LT 4556 473 LT 4563 514 LT ST
4129 514 MT 4129 514 LT 4136 554 LT 4556 554 LT 4563 514 LT ST
(02) 4143 514 WT pop 0 originOffset 37 add RSS
4563 514 MT 4563 514 LT 4570 473 LT 6298 473 LT ST
4563 514 MT 4563 514 LT 4570 554 LT 6298 554 LT ST
(03) 4577 514 WT pop 0 originOffset 37 add RSS
3045 658 MT 3912 658 LS
3912 658 MT 3912 698 LS
3912 698 MT 6298 698 LS
3045 802 MT 3912 802 LS
3912 802 MT 3912 842 LS
3912 842 MT 6298 842 LS
3045 946 MT 3261 946 LS
3261 946 MT 3261 986 LS
3261 986 MT 6298 986 LS
3045 1090 MT 3261 1090 LS
3261 1090 MT 3261 1090 LT 3268 1049 LT 6298 1049 LT ST
3261 1090 MT 3261 1090 LT 3268 1130 LT 6298 1130 LT ST
(0) 3275 1090 WT pop 0 originOffset 37 add RSS
3045 1234 MT 3045 1274 LS
3045 1274 MT 3261 1274 LS
3261 1274 MT 3261 1194 LS
3261 1194 MT 3478 1194 LS
3478 1194 MT 3478 1274 LS
3478 1274 MT 6298 1274 LS
3045 1378 MT 3261 1378 LS
3261 1378 MT 3261 1378 LT 3268 1337 LT 6298 1337 LT ST
3261 1378 MT 3261 1378 LT 3268 1418 LT 6298 1418 LT ST
(0) 3275 1378 WT pop 0 originOffset 37 add RSS
3045 1522 MT 3261 1522 LS
3261 1522 MT 3261 1522 LT 3268 1481 LT 6298 1481 LT ST
3261 1522 MT 3261 1522 LT 3268 1562 LT 6298 1562 LT ST
(0) 3275 1522 WT pop 0 originOffset 37 add RSS
3045 1666 MT 3261 1666 LS
3261 1666 MT 3261 1706 LS
3261 1706 MT 6298 1706 LS
3045 1810 MT 3261 1810 LS
3261 1810 MT 3261 1810 LT 3268 1769 LT 6298 1769 LT ST
3261 1810 MT 3261 1810 LT 3268 1850 LT 6298 1850 LT ST
(0) 3275 1810 WT pop 0 originOffset 37 add RSS
3045 1954 MT 3261 1954 LS
3261 1954 MT 3261 1994 LS
3261 1994 MT 6298 1994 LS
3045 2098 MT 3261 2098 LS
3261 2098 MT 3261 2138 LS
3261 2138 MT 4129 2138 LS
4129 2138 MT 4129 2098 LS
4129 2098 MT 6298 2098 LS
3045 2242 MT 3261 2242 LS
3261 2242 MT 3261 2242 LT 3268 2201 LT 6298 2201 LT ST
3261 2242 MT 3261 2242 LT 3268 2282 LT 6298 2282 LT ST
(00000000) 3275 2242 WT pop 0 originOffset 37 add RSS
3045 2386 MT 3261 2386 LS
3261 2386 MT 3261 2386 LT 3268 2345 LT 4122 2345 LT 4129 2386 LT ST
3261 2386 MT 3261 2386 LT 3268 2426 LT 4122 2426 LT 4129 2386 LT ST
(0000) 3275 2386 WT pop 0 originOffset 37 add RSS
4129 2386 MT 4129 2386 LT 4136 2345 LT 4556 2345 LT 4563 2386 LT ST
4129 2386 MT 4129 2386 LT 4136 2426 LT 4556 2426 LT 4563 2386 LT ST
(1000) 4143 2386 WT pop 0 originOffset 37 add RSS
4563 2386 MT 4563 2386 LT 4570 2345 LT 6298 2345 LT ST
4563 2386 MT 4563 2386 LT 4570 2426 LT 6298 2426 LT ST
(1800) 4577 2386 WT pop 0 originOffset 37 add RSS
3045 2530 MT 3261 2530 LS
3261 2530 MT 3261 2530 LT 3268 2489 LT 4556 2489 LT 4563 2530 LT ST
3261 2530 MT 3261 2530 LT 3268 2570 LT 4556 2570 LT 4563 2530 LT ST
(0) 3275 2530 WT pop 0 originOffset 37 add RSS
4563 2530 MT 4563 2530 LT 4570 2489 LT 4989 2489 LT 4996 2530 LT ST
4563 2530 MT 4563 2530 LT 4570 2570 LT 4989 2570 LT 4996 2530 LT ST
(1) 4577 2530 WT pop 0 originOffset 37 add RSS
4996 2530 MT 4996 2530 LT 5003 2489 LT 5423 2489 LT 5430 2530 LT ST
4996 2530 MT 4996 2530 LT 5003 2570 LT 5423 2570 LT 5430 2530 LT ST
(2) 5010 2530 WT pop 0 originOffset 37 add RSS
5430 2530 MT 5430 2530 LT 5437 2489 LT 5857 2489 LT 5864 2530 LT ST
5430 2530 MT 5430 2530 LT 5437 2570 LT 5857 2570 LT 5864 2530 LT ST
(3) 5444 2530 WT pop 0 originOffset 37 add RSS
5864 2530 MT 5864 2530 LT 5871 2489 LT 6298 2489 LT ST
5864 2530 MT 5864 2530 LT 5871 2570 LT 6298 2570 LT ST
(4) 5878 2530 WT pop 0 originOffset 37 add RSS
3045 2674 MT 3261 2674 LS
3261 2674 MT 3261 2674 LT 3268 2633 LT 4989 2633 LT 4996 2674 LT ST
3261 2674 MT 3261 2674 LT 3268 2714 LT 4989 2714 LT 4996 2674 LT ST
(0) 3275 2674 WT pop 0 originOffset 37 add RSS
4996 2674 MT 4996 2674 LT 5003 2633 LT 5423 2633 LT 5430 2674 LT ST
4996 2674 MT 4996 2674 LT 5003 2714 LT 5423 2714 LT 5430 2674 LT ST
(1) 5010 2674 WT pop 0 originOffset 37 add RSS
5430 2674 MT 5430 2674 LT 5437 2633 LT 5857 2633 LT 5864 2674 LT ST
5430 2674 MT 5430 2674 LT 5437 2714 LT 5857 2714 LT 5864 2674 LT ST
(2) 5444 2674 WT pop 0 originOffset 37 add RSS
5864 2674 MT 5864 2674 LT 5871 2633 LT 6298 2633 LT ST
5864 2674 MT 5864 2674 LT 5871 2714 LT 6298 2714 LT ST
(3) 5878 2674 WT pop 0 originOffset 37 add RSS
3045 2818 MT 3912 2818 LS
3912 2818 MT 3912 2858 LS
3912 2858 MT 6298 2858 LS
3045 2962 MT 3261 2962 LS
3261 2962 MT 3261 2962 LT 3268 2921 LT 4989 2921 LT 4996 2962 LT ST
3261 2962 MT 3261 2962 LT 3268 3002 LT 4989 3002 LT 4996 2962 LT ST
(14410000) 3275 2962 WT pop 0 originOffset 37 add RSS
4996 2962 MT 4996 2962 LT 5003 2921 LT 6298 2921 LT ST
4996 2962 MT 4996 2962 LT 5003 3002 LT 6298 3002 LT ST
(14610000) 5010 2962 WT pop 0 originOffset 37 add RSS
3045 3106 MT 3261 3106 LS
3261 3106 MT 3261 3106 LT 3268 3065 LT 4556 3065 LT 4563 3106 LT ST
3261 3106 MT 3261 3106 LT 3268 3146 LT 4556 3146 LT 4563 3106 LT ST
(00) 3275 3106 WT pop 0 originOffset 37 add RSS
4563 3106 MT 4563 3106 LT 4570 3065 LT 4989 3065 LT 4996 3106 LT ST
4563 3106 MT 4563 3106 LT 4570 3146 LT 4989 3146 LT 4996 3106 LT ST
(02) 4577 3106 WT pop 0 originOffset 37 add RSS
4996 3106 MT 4996 3106 LT 5003 3065 LT 6298 3065 LT ST
4996 3106 MT 4996 3106 LT 5003 3146 LT 6298 3146 LT ST
(03) 5010 3106 WT pop 0 originOffset 37 add RSS
3045 3250 MT 3261 3250 LS
3261 3250 MT 3261 3290 LS
3261 3290 MT 6298 3290 LS
% draw timeline
3088 4533 MT 3088 4570 LS
3132 4533 MT 3132 4570 LS
3175 4533 MT 3175 4570 LS
3218 4533 MT 3218 4570 LS
3262 4533 MT 3262 4570 LS
3305 4533 MT 3305 4570 LS
3349 4533 MT 3349 4570 LS
3392 4533 MT 3392 4570 LS
3435 4533 MT 3435 4570 LS
(0) 3045 4649 WT TS RSS
3521 4533 MT 3521 4570 LS
3565 4533 MT 3565 4570 LS
3608 4533 MT 3608 4570 LS
3651 4533 MT 3651 4570 LS
3695 4533 MT 3695 4570 LS
3738 4533 MT 3738 4570 LS
3782 4533 MT 3782 4570 LS
3825 4533 MT 3825 4570 LS
3868 4533 MT 3868 4570 LS
3478 4506 MT 3478 4570 LS
3955 4533 MT 3955 4570 LS
3999 4533 MT 3999 4570 LS
4042 4533 MT 4042 4570 LS
4085 4533 MT 4085 4570 LS
4129 4533 MT 4129 4570 LS
4172 4533 MT 4172 4570 LS
4216 4533 MT 4216 4570 LS
4259 4533 MT 4259 4570 LS
4302 4533 MT 4302 4570 LS
3912 4506 MT 3912 4570 LS
(20) 3912 4649 WT TS RSS
4389 4533 MT 4389 4570 LS
4433 4533 MT 4433 4570 LS
4476 4533 MT 4476 4570 LS
4519 4533 MT 4519 4570 LS
4563 4533 MT 4563 4570 LS
4606 4533 MT 4606 4570 LS
4650 4533 MT 4650 4570 LS
4693 4533 MT 4693 4570 LS
4736 4533 MT 4736 4570 LS
4346 4506 MT 4346 4570 LS
4822 4533 MT 4822 4570 LS
4866 4533 MT 4866 4570 LS
4909 4533 MT 4909 4570 LS
4952 4533 MT 4952 4570 LS
4996 4533 MT 4996 4570 LS
5039 4533 MT 5039 4570 LS
5083 4533 MT 5083 4570 LS
5126 4533 MT 5126 4570 LS
5169 4533 MT 5169 4570 LS
4779 4506 MT 4779 4570 LS
(40) 4779 4649 WT TS RSS
5256 4533 MT 5256 4570 LS
5300 4533 MT 5300 4570 LS
5343 4533 MT 5343 4570 LS
5386 4533 MT 5386 4570 LS
5430 4533 MT 5430 4570 LS
5473 4533 MT 5473 4570 LS
5517 4533 MT 5517 4570 LS
5560 4533 MT 5560 4570 LS
5603 4533 MT 5603 4570 LS
5213 4506 MT 5213 4570 LS
5690 4533 MT 5690 4570 LS
5734 4533 MT 5734 4570 LS
5777 4533 MT 5777 4570 LS
5820 4533 MT 5820 4570 LS
5864 4533 MT 5864 4570 LS
5907 4533 MT 5907 4570 LS
5951 4533 MT 5951 4570 LS
5994 4533 MT 5994 4570 LS
6037 4533 MT 6037 4570 LS
5647 4506 MT 5647 4570 LS
(60) 5647 4649 WT TS RSS
6124 4533 MT 6124 4570 LS
6168 4533 MT 6168 4570 LS
6211 4533 MT 6211 4570 LS
6254 4533 MT 6254 4570 LS
6298 4533 MT 6298 4570 LS
6341 4533 MT 6341 4570 LS
6385 4533 MT 6385 4570 LS
6428 4533 MT 6428 4570 LS
6471 4533 MT 6471 4570 LS
6081 4506 MT 6081 4570 LS
% draw grid
3478 300 MT 3478 4506 LS
3912 300 MT 3912 4506 LS
4346 300 MT 4346 4506 LS
4779 300 MT 4779 4506 LS
5213 300 MT 5213 4506 LS
5647 300 MT 5647 4506 LS
6081 300 MT 6081 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) 3008 409 WT TSE RSS
3471 300 MT 3485 300 LS
3905 300 MT 3919 300 LS
4339 300 MT 4353 300 LS
4772 300 MT 4786 300 LS
5206 300 MT 5220 300 LS
5640 300 MT 5654 300 LS
6074 300 MT 6088 300 LS
3045 370 MT 3912 370 LS
3912 370 MT 3912 370 LT 3919 329 LT 6298 329 LT ST
3912 370 MT 3912 370 LT 3919 410 LT 6298 410 LT ST
(00) 3926 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) 3008 553 WT TSE RSS
3471 444 MT 3485 444 LS
3905 444 MT 3919 444 LS
4339 444 MT 4353 444 LS
4772 444 MT 4786 444 LS
5206 444 MT 5220 444 LS
5640 444 MT 5654 444 LS
6074 444 MT 6088 444 LS
3045 514 MT 3261 514 LS
3261 514 MT 3261 514 LT 3268 473 LT 4122 473 LT 4129 514 LT ST
3261 514 MT 3261 514 LT 3268 554 LT 4122 554 LT 4129 514 LT ST
(00) 3275 514 WT pop 0 originOffset 37 add RSS
4129 514 MT 4129 514 LT 4136 473 LT 4556 473 LT 4563 514 LT ST
4129 514 MT 4129 514 LT 4136 554 LT 4556 554 LT 4563 514 LT ST
(02) 4143 514 WT pop 0 originOffset 37 add RSS
4563 514 MT 4563 514 LT 4570 473 LT 6298 473 LT ST
4563 514 MT 4563 514 LT 4570 554 LT 6298 554 LT ST
(03) 4577 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) 3008 697 WT TSE RSS
3471 588 MT 3485 588 LS
3905 588 MT 3919 588 LS
4339 588 MT 4353 588 LS
4772 588 MT 4786 588 LS
5206 588 MT 5220 588 LS
5640 588 MT 5654 588 LS
6074 588 MT 6088 588 LS
3045 658 MT 3912 658 LS
3912 658 MT 3912 698 LS
3912 698 MT 6298 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) 3008 841 WT TSE RSS
3471 732 MT 3485 732 LS
3905 732 MT 3919 732 LS
4339 732 MT 4353 732 LS
4772 732 MT 4786 732 LS
5206 732 MT 5220 732 LS
5640 732 MT 5654 732 LS
6074 732 MT 6088 732 LS
3045 802 MT 3912 802 LS
3912 802 MT 3912 842 LS
3912 842 MT 6298 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) 3008 985 WT TSE RSS
3471 876 MT 3485 876 LS
3905 876 MT 3919 876 LS
4339 876 MT 4353 876 LS
4772 876 MT 4786 876 LS
5206 876 MT 5220 876 LS
5640 876 MT 5654 876 LS
6074 876 MT 6088 876 LS
3045 946 MT 3261 946 LS
3261 946 MT 3261 986 LS
3261 986 MT 6298 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) 3008 1129 WT TSE RSS
3471 1020 MT 3485 1020 LS
3905 1020 MT 3919 1020 LS
4339 1020 MT 4353 1020 LS
4772 1020 MT 4786 1020 LS
5206 1020 MT 5220 1020 LS
5640 1020 MT 5654 1020 LS
6074 1020 MT 6088 1020 LS
3045 1090 MT 3261 1090 LS
3261 1090 MT 3261 1090 LT 3268 1049 LT 6298 1049 LT ST
3261 1090 MT 3261 1090 LT 3268 1130 LT 6298 1130 LT ST
(0) 3275 1090 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) 3008 1273 WT TSE RSS
3471 1164 MT 3485 1164 LS
3905 1164 MT 3919 1164 LS
4339 1164 MT 4353 1164 LS
4772 1164 MT 4786 1164 LS
5206 1164 MT 5220 1164 LS
5640 1164 MT 5654 1164 LS
6074 1164 MT 6088 1164 LS
3045 1234 MT 3045 1274 LS
3045 1274 MT 3261 1274 LS
3261 1274 MT 3261 1194 LS
3261 1194 MT 3478 1194 LS
3478 1194 MT 3478 1274 LS
3478 1274 MT 6298 1274 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) 3008 1417 WT TSE RSS
3471 1308 MT 3485 1308 LS
3905 1308 MT 3919 1308 LS
4339 1308 MT 4353 1308 LS
4772 1308 MT 4786 1308 LS
5206 1308 MT 5220 1308 LS
5640 1308 MT 5654 1308 LS
6074 1308 MT 6088 1308 LS
3045 1378 MT 3261 1378 LS
3261 1378 MT 3261 1378 LT 3268 1337 LT 6298 1337 LT ST
3261 1378 MT 3261 1378 LT 3268 1418 LT 6298 1418 LT ST
(0) 3275 1378 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) 3008 1561 WT TSE RSS
3471 1452 MT 3485 1452 LS
3905 1452 MT 3919 1452 LS
4339 1452 MT 4353 1452 LS
4772 1452 MT 4786 1452 LS
5206 1452 MT 5220 1452 LS
5640 1452 MT 5654 1452 LS
6074 1452 MT 6088 1452 LS
3045 1522 MT 3261 1522 LS
3261 1522 MT 3261 1522 LT 3268 1481 LT 6298 1481 LT ST
3261 1522 MT 3261 1522 LT 3268 1562 LT 6298 1562 LT ST
(0) 3275 1522 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) 3008 1705 WT TSE RSS
3471 1596 MT 3485 1596 LS
3905 1596 MT 3919 1596 LS
4339 1596 MT 4353 1596 LS
4772 1596 MT 4786 1596 LS
5206 1596 MT 5220 1596 LS
5640 1596 MT 5654 1596 LS
6074 1596 MT 6088 1596 LS
3045 1666 MT 3261 1666 LS
3261 1666 MT 3261 1706 LS
3261 1706 MT 6298 1706 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) 3008 1849 WT TSE RSS
3471 1740 MT 3485 1740 LS
3905 1740 MT 3919 1740 LS
4339 1740 MT 4353 1740 LS
4772 1740 MT 4786 1740 LS
5206 1740 MT 5220 1740 LS
5640 1740 MT 5654 1740 LS
6074 1740 MT 6088 1740 LS
3045 1810 MT 3261 1810 LS
3261 1810 MT 3261 1810 LT 3268 1769 LT 6298 1769 LT ST
3261 1810 MT 3261 1810 LT 3268 1850 LT 6298 1850 LT ST
(0) 3275 1810 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) 3008 1993 WT TSE RSS
3471 1884 MT 3485 1884 LS
3905 1884 MT 3919 1884 LS
4339 1884 MT 4353 1884 LS
4772 1884 MT 4786 1884 LS
5206 1884 MT 5220 1884 LS
5640 1884 MT 5654 1884 LS
6074 1884 MT 6088 1884 LS
3045 1954 MT 3261 1954 LS
3261 1954 MT 3261 1994 LS
3261 1994 MT 6298 1994 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) 3008 2137 WT TSE RSS
3471 2028 MT 3485 2028 LS
3905 2028 MT 3919 2028 LS
4339 2028 MT 4353 2028 LS
4772 2028 MT 4786 2028 LS
5206 2028 MT 5220 2028 LS
5640 2028 MT 5654 2028 LS
6074 2028 MT 6088 2028 LS
3045 2098 MT 3261 2098 LS
3261 2098 MT 3261 2138 LS
3261 2138 MT 4129 2138 LS
4129 2138 MT 4129 2098 LS
4129 2098 MT 6298 2098 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) 3008 2281 WT TSE RSS
3471 2172 MT 3485 2172 LS
3905 2172 MT 3919 2172 LS
4339 2172 MT 4353 2172 LS
4772 2172 MT 4786 2172 LS
5206 2172 MT 5220 2172 LS
5640 2172 MT 5654 2172 LS
6074 2172 MT 6088 2172 LS
3045 2242 MT 3261 2242 LS
3261 2242 MT 3261 2242 LT 3268 2201 LT 6298 2201 LT ST
3261 2242 MT 3261 2242 LT 3268 2282 LT 6298 2282 LT ST
(00000000) 3275 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) 3008 2425 WT TSE RSS
3471 2316 MT 3485 2316 LS
3905 2316 MT 3919 2316 LS
4339 2316 MT 4353 2316 LS
4772 2316 MT 4786 2316 LS
5206 2316 MT 5220 2316 LS
5640 2316 MT 5654 2316 LS
6074 2316 MT 6088 2316 LS
3045 2386 MT 3261 2386 LS
3261 2386 MT 3261 2386 LT 3268 2345 LT 4122 2345 LT 4129 2386 LT ST
3261 2386 MT 3261 2386 LT 3268 2426 LT 4122 2426 LT 4129 2386 LT ST
(0000) 3275 2386 WT pop 0 originOffset 37 add RSS
4129 2386 MT 4129 2386 LT 4136 2345 LT 4556 2345 LT 4563 2386 LT ST
4129 2386 MT 4129 2386 LT 4136 2426 LT 4556 2426 LT 4563 2386 LT ST
(1000) 4143 2386 WT pop 0 originOffset 37 add RSS
4563 2386 MT 4563 2386 LT 4570 2345 LT 6298 2345 LT ST
4563 2386 MT 4563 2386 LT 4570 2426 LT 6298 2426 LT ST
(1800) 4577 2386 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) 3008 2569 WT TSE RSS
3471 2460 MT 3485 2460 LS
3905 2460 MT 3919 2460 LS
4339 2460 MT 4353 2460 LS
4772 2460 MT 4786 2460 LS
5206 2460 MT 5220 2460 LS
5640 2460 MT 5654 2460 LS
6074 2460 MT 6088 2460 LS
3045 2530 MT 3261 2530 LS
3261 2530 MT 3261 2530 LT 3268 2489 LT 4556 2489 LT 4563 2530 LT ST
3261 2530 MT 3261 2530 LT 3268 2570 LT 4556 2570 LT 4563 2530 LT ST
(0) 3275 2530 WT pop 0 originOffset 37 add RSS
4563 2530 MT 4563 2530 LT 4570 2489 LT 4989 2489 LT 4996 2530 LT ST
4563 2530 MT 4563 2530 LT 4570 2570 LT 4989 2570 LT 4996 2530 LT ST
(1) 4577 2530 WT pop 0 originOffset 37 add RSS
4996 2530 MT 4996 2530 LT 5003 2489 LT 5423 2489 LT 5430 2530 LT ST
4996 2530 MT 4996 2530 LT 5003 2570 LT 5423 2570 LT 5430 2530 LT ST
(2) 5010 2530 WT pop 0 originOffset 37 add RSS
5430 2530 MT 5430 2530 LT 5437 2489 LT 5857 2489 LT 5864 2530 LT ST
5430 2530 MT 5430 2530 LT 5437 2570 LT 5857 2570 LT 5864 2530 LT ST
(3) 5444 2530 WT pop 0 originOffset 37 add RSS
5864 2530 MT 5864 2530 LT 5871 2489 LT 6298 2489 LT ST
5864 2530 MT 5864 2530 LT 5871 2570 LT 6298 2570 LT ST
(4) 5878 2530 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) 3008 2713 WT TSE RSS
3471 2604 MT 3485 2604 LS
3905 2604 MT 3919 2604 LS
4339 2604 MT 4353 2604 LS
4772 2604 MT 4786 2604 LS
5206 2604 MT 5220 2604 LS
5640 2604 MT 5654 2604 LS
6074 2604 MT 6088 2604 LS
3045 2674 MT 3261 2674 LS
3261 2674 MT 3261 2674 LT 3268 2633 LT 4989 2633 LT 4996 2674 LT ST
3261 2674 MT 3261 2674 LT 3268 2714 LT 4989 2714 LT 4996 2674 LT ST
(0) 3275 2674 WT pop 0 originOffset 37 add RSS
4996 2674 MT 4996 2674 LT 5003 2633 LT 5423 2633 LT 5430 2674 LT ST
4996 2674 MT 4996 2674 LT 5003 2714 LT 5423 2714 LT 5430 2674 LT ST
(1) 5010 2674 WT pop 0 originOffset 37 add RSS
5430 2674 MT 5430 2674 LT 5437 2633 LT 5857 2633 LT 5864 2674 LT ST
5430 2674 MT 5430 2674 LT 5437 2714 LT 5857 2714 LT 5864 2674 LT ST
(2) 5444 2674 WT pop 0 originOffset 37 add RSS
5864 2674 MT 5864 2674 LT 5871 2633 LT 6298 2633 LT ST
5864 2674 MT 5864 2674 LT 5871 2714 LT 6298 2714 LT ST
(3) 5878 2674 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) 3008 2857 WT TSE RSS
3471 2748 MT 3485 2748 LS
3905 2748 MT 3919 2748 LS
4339 2748 MT 4353 2748 LS
4772 2748 MT 4786 2748 LS
5206 2748 MT 5220 2748 LS
5640 2748 MT 5654 2748 LS
6074 2748 MT 6088 2748 LS
3045 2818 MT 3912 2818 LS
3912 2818 MT 3912 2858 LS
3912 2858 MT 6298 2858 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) 3008 3001 WT TSE RSS
3471 2892 MT 3485 2892 LS
3905 2892 MT 3919 2892 LS
4339 2892 MT 4353 2892 LS
4772 2892 MT 4786 2892 LS
5206 2892 MT 5220 2892 LS
5640 2892 MT 5654 2892 LS
6074 2892 MT 6088 2892 LS
3045 2962 MT 3261 2962 LS
3261 2962 MT 3261 2962 LT 3268 2921 LT 4989 2921 LT 4996 2962 LT ST
3261 2962 MT 3261 2962 LT 3268 3002 LT 4989 3002 LT 4996 2962 LT ST
(14410000) 3275 2962 WT pop 0 originOffset 37 add RSS
4996 2962 MT 4996 2962 LT 5003 2921 LT 6298 2921 LT ST
4996 2962 MT 4996 2962 LT 5003 3002 LT 6298 3002 LT ST
(14610000) 5010 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) 3008 3145 WT TSE RSS
3471 3036 MT 3485 3036 LS
3905 3036 MT 3919 3036 LS
4339 3036 MT 4353 3036 LS
4772 3036 MT 4786 3036 LS
5206 3036 MT 5220 3036 LS
5640 3036 MT 5654 3036 LS
6074 3036 MT 6088 3036 LS
3045 3106 MT 3261 3106 LS
3261 3106 MT 3261 3106 LT 3268 3065 LT 4556 3065 LT 4563 3106 LT ST
3261 3106 MT 3261 3106 LT 3268 3146 LT 4556 3146 LT 4563 3106 LT ST
(00) 3275 3106 WT pop 0 originOffset 37 add RSS
4563 3106 MT 4563 3106 LT 4570 3065 LT 4989 3065 LT 4996 3106 LT ST
4563 3106 MT 4563 3106 LT 4570 3146 LT 4989 3146 LT 4996 3106 LT ST
(02) 4577 3106 WT pop 0 originOffset 37 add RSS
4996 3106 MT 4996 3106 LT 5003 3065 LT 6298 3065 LT ST
4996 3106 MT 4996 3106 LT 5003 3146 LT 6298 3146 LT ST
(03) 5010 3106 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) 3008 3289 WT TSE RSS
3471 3180 MT 3485 3180 LS
3905 3180 MT 3919 3180 LS
4339 3180 MT 4353 3180 LS
4772 3180 MT 4786 3180 LS
5206 3180 MT 5220 3180 LS
5640 3180 MT 5654 3180 LS
6074 3180 MT 6088 3180 LS
3045 3250 MT 3261 3250 LS
3261 3250 MT 3261 3290 LS
3261 3290 MT 6298 3290 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 00:23:51 EDT 2004   Row: 1 Page: 2) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 3 3
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3045 def/REdge 5699 def/LabelWidth 3008 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(4) 3059 370 WT pop 0 originOffset 37 add RSS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(00610000) 3059 514 WT pop 0 originOffset 37 add RSS
3045 617 MT 3045 617 LT 6298 617 LT ST
3045 698 MT 3045 698 LT 6298 698 LT ST
(0) 3059 658 WT pop 0 originOffset 37 add RSS
3045 842 MT 6298 842 LS
3045 986 MT 3045 906 LS
3045 906 MT 3261 906 LS
3261 906 MT 3261 986 LS
3261 986 MT 3478 986 LS
3478 986 MT 3478 906 LS
3478 906 MT 3695 906 LS
3695 906 MT 3695 986 LS
3695 986 MT 3912 986 LS
3912 986 MT 3912 906 LS
3912 906 MT 4129 906 LS
4129 906 MT 4129 986 LS
4129 986 MT 4346 986 LS
4346 986 MT 4346 906 LS
4346 906 MT 4563 906 LS
4563 906 MT 4563 986 LS
4563 986 MT 4779 986 LS
4779 986 MT 4779 906 LS
4779 906 MT 4996 906 LS
4996 906 MT 4996 986 LS
4996 986 MT 5213 986 LS
5213 986 MT 5213 906 LS
5213 906 MT 5430 906 LS
5430 906 MT 5430 986 LS
5430 986 MT 5647 986 LS
5647 986 MT 5647 906 LS
5647 906 MT 5864 906 LS
5864 906 MT 5864 986 LS
5864 986 MT 6081 986 LS
6081 986 MT 6081 906 LS
6081 906 MT 6298 906 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(3) 3059 1090 WT pop 0 originOffset 37 add RSS
3045 1193 MT 3045 1193 LT 6298 1193 LT ST
3045 1274 MT 3045 1274 LT 6298 1274 LT ST
(00) 3059 1234 WT pop 0 originOffset 37 add RSS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(00) 3059 1378 WT pop 0 originOffset 37 add RSS
3045 1522 MT 6298 1522 LS
3045 1706 MT 6298 1706 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(14610000) 3059 1810 WT pop 0 originOffset 37 add RSS
3045 1994 MT 6298 1994 LS
3045 2058 MT 6298 2058 LS
3045 2282 MT 6298 2282 LS
3045 2386 MT 6298 2386 LS
3045 2570 MT 6298 2570 LS
3045 2714 MT 6298 2714 LS
3045 2777 MT 3045 2777 LT 6298 2777 LT ST
3045 2858 MT 3045 2858 LT 6298 2858 LT ST
(14610000) 3059 2818 WT pop 0 originOffset 37 add RSS
3045 3002 MT 6298 3002 LS
3045 3066 MT 6298 3066 LS
3045 3209 MT 3045 3209 LT 6298 3209 LT ST
3045 3290 MT 3045 3290 LT 6298 3290 LT ST
(14610000) 3059 3250 WT pop 0 originOffset 37 add RSS
3045 3434 MT 6298 3434 LS
3045 3497 MT 3045 3497 LT 6298 3497 LT ST
3045 3578 MT 3045 3578 LT 6298 3578 LT ST
(00000000) 3059 3538 WT pop 0 originOffset 37 add RSS
3045 3641 MT 3045 3641 LT 6298 3641 LT ST
3045 3722 MT 3045 3722 LT 6298 3722 LT ST
(0) 3059 3682 WT pop 0 originOffset 37 add RSS
3045 3785 MT 3045 3785 LT 6298 3785 LT ST
3045 3866 MT 3045 3866 LT 6298 3866 LT ST
(0) 3059 3826 WT pop 0 originOffset 37 add RSS
3045 3929 MT 3045 3929 LT 6298 3929 LT ST
3045 4010 MT 3045 4010 LT 6298 4010 LT ST
(0) 3059 3970 WT pop 0 originOffset 37 add RSS
3045 4154 MT 6298 4154 LS
3045 4217 MT 3045 4217 LT 6298 4217 LT ST
3045 4298 MT 3045 4298 LT 6298 4298 LT ST
(0) 3059 4258 WT pop 0 originOffset 37 add RSS
3045 4361 MT 3045 4361 LT 6298 4361 LT ST
3045 4442 MT 3045 4442 LT 6298 4442 LT ST
(01) 3059 4402 WT pop 0 originOffset 37 add RSS
% draw timeline
3088 4533 MT 3088 4570 LS
3132 4533 MT 3132 4570 LS
3175 4533 MT 3175 4570 LS
3218 4533 MT 3218 4570 LS
3304 4533 MT 3304 4570 LS
3348 4533 MT 3348 4570 LS
3391 4533 MT 3391 4570 LS
3434 4533 MT 3434 4570 LS
3478 4533 MT 3478 4570 LS
3521 4533 MT 3521 4570 LS
3565 4533 MT 3565 4570 LS
3608 4533 MT 3608 4570 LS
3651 4533 MT 3651 4570 LS
3261 4506 MT 3261 4570 LS
(80) 3261 4649 WT TS RSS
3738 4533 MT 3738 4570 LS
3782 4533 MT 3782 4570 LS
3825 4533 MT 3825 4570 LS
3868 4533 MT 3868 4570 LS
3912 4533 MT 3912 4570 LS
3955 4533 MT 3955 4570 LS
3999 4533 MT 3999 4570 LS
4042 4533 MT 4042 4570 LS
4085 4533 MT 4085 4570 LS
3695 4506 MT 3695 4570 LS
4172 4533 MT 4172 4570 LS
4216 4533 MT 4216 4570 LS
4259 4533 MT 4259 4570 LS
4302 4533 MT 4302 4570 LS
4346 4533 MT 4346 4570 LS
4389 4533 MT 4389 4570 LS
4433 4533 MT 4433 4570 LS
4476 4533 MT 4476 4570 LS
4519 4533 MT 4519 4570 LS
4129 4506 MT 4129 4570 LS
(100) 4129 4649 WT TS RSS
4606 4533 MT 4606 4570 LS
4650 4533 MT 4650 4570 LS
4693 4533 MT 4693 4570 LS
4736 4533 MT 4736 4570 LS
4780 4533 MT 4780 4570 LS
4823 4533 MT 4823 4570 LS
4867 4533 MT 4867 4570 LS
4910 4533 MT 4910 4570 LS
4953 4533 MT 4953 4570 LS
4563 4506 MT 4563 4570 LS
5039 4533 MT 5039 4570 LS
5083 4533 MT 5083 4570 LS
5126 4533 MT 5126 4570 LS
5169 4533 MT 5169 4570 LS
5213 4533 MT 5213 4570 LS
5256 4533 MT 5256 4570 LS
5300 4533 MT 5300 4570 LS
5343 4533 MT 5343 4570 LS
5386 4533 MT 5386 4570 LS
4996 4506 MT 4996 4570 LS
(120) 4996 4649 WT TS RSS
5473 4533 MT 5473 4570 LS
5517 4533 MT 5517 4570 LS
5560 4533 MT 5560 4570 LS
5603 4533 MT 5603 4570 LS
5647 4533 MT 5647 4570 LS
5690 4533 MT 5690 4570 LS
5734 4533 MT 5734 4570 LS
5777 4533 MT 5777 4570 LS
5820 4533 MT 5820 4570 LS
5430 4506 MT 5430 4570 LS
5907 4533 MT 5907 4570 LS
5951 4533 MT 5951 4570 LS
5994 4533 MT 5994 4570 LS
6037 4533 MT 6037 4570 LS
6081 4533 MT 6081 4570 LS
6124 4533 MT 6124 4570 LS
6168 4533 MT 6168 4570 LS
6211 4533 MT 6211 4570 LS
6254 4533 MT 6254 4570 LS
5864 4506 MT 5864 4570 LS
(140) 5864 4649 WT TS RSS
6341 4533 MT 6341 4570 LS
6385 4533 MT 6385 4570 LS
6428 4533 MT 6428 4570 LS
6471 4533 MT 6471 4570 LS
6515 4533 MT 6515 4570 LS
6558 4533 MT 6558 4570 LS
6602 4533 MT 6602 4570 LS
6645 4533 MT 6645 4570 LS
6688 4533 MT 6688 4570 LS
6298 4506 MT 6298 4570 LS
% draw grid
3261 300 MT 3261 4506 LS
3695 300 MT 3695 4506 LS
4129 300 MT 4129 4506 LS
4563 300 MT 4563 4506 LS
4996 300 MT 4996 4506 LS
5430 300 MT 5430 4506 LS
5864 300 MT 5864 4506 LS
6298 300 MT 6298 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) 3008 409 WT TSE RSS
3254 300 MT 3268 300 LS
3688 300 MT 3702 300 LS
4122 300 MT 4136 300 LS
4556 300 MT 4570 300 LS
4989 300 MT 5003 300 LS
5423 300 MT 5437 300 LS
5857 300 MT 5871 300 LS
6291 300 MT 6305 300 LS
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(4) 3059 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) 3008 553 WT TSE RSS
3254 444 MT 3268 444 LS
3688 444 MT 3702 444 LS
4122 444 MT 4136 444 LS
4556 444 MT 4570 444 LS
4989 444 MT 5003 444 LS
5423 444 MT 5437 444 LS
5857 444 MT 5871 444 LS
6291 444 MT 6305 444 LS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(00610000) 3059 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) 3008 697 WT TSE RSS
3254 588 MT 3268 588 LS
3688 588 MT 3702 588 LS
4122 588 MT 4136 588 LS
4556 588 MT 4570 588 LS
4989 588 MT 5003 588 LS
5423 588 MT 5437 588 LS
5857 588 MT 5871 588 LS
6291 588 MT 6305 588 LS
3045 617 MT 3045 617 LT 6298 617 LT ST
3045 698 MT 3045 698 LT 6298 698 LT ST
(0) 3059 658 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) 3008 841 WT TSE RSS
3254 732 MT 3268 732 LS
3688 732 MT 3702 732 LS
4122 732 MT 4136 732 LS
4556 732 MT 4570 732 LS
4989 732 MT 5003 732 LS
5423 732 MT 5437 732 LS
5857 732 MT 5871 732 LS
6291 732 MT 6305 732 LS
3045 842 MT 6298 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) 3008 985 WT TSE RSS
3254 876 MT 3268 876 LS
3688 876 MT 3702 876 LS
4122 876 MT 4136 876 LS
4556 876 MT 4570 876 LS
4989 876 MT 5003 876 LS
5423 876 MT 5437 876 LS
5857 876 MT 5871 876 LS
6291 876 MT 6305 876 LS
3045 986 MT 3045 906 LS
3045 906 MT 3261 906 LS
3261 906 MT 3261 986 LS
3261 986 MT 3478 986 LS
3478 986 MT 3478 906 LS
3478 906 MT 3695 906 LS
3695 906 MT 3695 986 LS
3695 986 MT 3912 986 LS
3912 986 MT 3912 906 LS
3912 906 MT 4129 906 LS
4129 906 MT 4129 986 LS
4129 986 MT 4346 986 LS
4346 986 MT 4346 906 LS
4346 906 MT 4563 906 LS
4563 906 MT 4563 986 LS
4563 986 MT 4779 986 LS
4779 986 MT 4779 906 LS
4779 906 MT 4996 906 LS
4996 906 MT 4996 986 LS
4996 986 MT 5213 986 LS
5213 986 MT 5213 906 LS
5213 906 MT 5430 906 LS
5430 906 MT 5430 986 LS
5430 986 MT 5647 986 LS
5647 986 MT 5647 906 LS
5647 906 MT 5864 906 LS
5864 906 MT 5864 986 LS
5864 986 MT 6081 986 LS
6081 986 MT 6081 906 LS
6081 906 MT 6298 906 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) 3008 1129 WT TSE RSS
3254 1020 MT 3268 1020 LS
3688 1020 MT 3702 1020 LS
4122 1020 MT 4136 1020 LS
4556 1020 MT 4570 1020 LS
4989 1020 MT 5003 1020 LS
5423 1020 MT 5437 1020 LS
5857 1020 MT 5871 1020 LS
6291 1020 MT 6305 1020 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(3) 3059 1090 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) 3008 1273 WT TSE RSS
3254 1164 MT 3268 1164 LS
3688 1164 MT 3702 1164 LS
4122 1164 MT 4136 1164 LS
4556 1164 MT 4570 1164 LS
4989 1164 MT 5003 1164 LS
5423 1164 MT 5437 1164 LS
5857 1164 MT 5871 1164 LS
6291 1164 MT 6305 1164 LS
3045 1193 MT 3045 1193 LT 6298 1193 LT ST
3045 1274 MT 3045 1274 LT 6298 1274 LT ST
(00) 3059 1234 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) 3008 1417 WT TSE RSS
3254 1308 MT 3268 1308 LS
3688 1308 MT 3702 1308 LS
4122 1308 MT 4136 1308 LS
4556 1308 MT 4570 1308 LS
4989 1308 MT 5003 1308 LS
5423 1308 MT 5437 1308 LS
5857 1308 MT 5871 1308 LS
6291 1308 MT 6305 1308 LS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(00) 3059 1378 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) 3008 1561 WT TSE RSS
3254 1452 MT 3268 1452 LS
3688 1452 MT 3702 1452 LS
4122 1452 MT 4136 1452 LS
4556 1452 MT 4570 1452 LS
4989 1452 MT 5003 1452 LS
5423 1452 MT 5437 1452 LS
5857 1452 MT 5871 1452 LS
6291 1452 MT 6305 1452 LS
3045 1522 MT 6298 1522 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) 3008 1705 WT TSE RSS
3254 1596 MT 3268 1596 LS
3688 1596 MT 3702 1596 LS
4122 1596 MT 4136 1596 LS
4556 1596 MT 4570 1596 LS
4989 1596 MT 5003 1596 LS
5423 1596 MT 5437 1596 LS
5857 1596 MT 5871 1596 LS
6291 1596 MT 6305 1596 LS
3045 1706 MT 6298 1706 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) 3008 1849 WT TSE RSS
3254 1740 MT 3268 1740 LS
3688 1740 MT 3702 1740 LS
4122 1740 MT 4136 1740 LS
4556 1740 MT 4570 1740 LS
4989 1740 MT 5003 1740 LS
5423 1740 MT 5437 1740 LS
5857 1740 MT 5871 1740 LS
6291 1740 MT 6305 1740 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(14610000) 3059 1810 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) 3008 1993 WT TSE RSS
3254 1884 MT 3268 1884 LS
3688 1884 MT 3702 1884 LS
4122 1884 MT 4136 1884 LS
4556 1884 MT 4570 1884 LS
4989 1884 MT 5003 1884 LS
5423 1884 MT 5437 1884 LS
5857 1884 MT 5871 1884 LS
6291 1884 MT 6305 1884 LS
3045 1994 MT 6298 1994 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) 3008 2137 WT TSE RSS
3254 2028 MT 3268 2028 LS
3688 2028 MT 3702 2028 LS
4122 2028 MT 4136 2028 LS
4556 2028 MT 4570 2028 LS
4989 2028 MT 5003 2028 LS
5423 2028 MT 5437 2028 LS
5857 2028 MT 5871 2028 LS
6291 2028 MT 6305 2028 LS
3045 2058 MT 6298 2058 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) 3008 2281 WT TSE RSS
3254 2172 MT 3268 2172 LS
3688 2172 MT 3702 2172 LS
4122 2172 MT 4136 2172 LS
4556 2172 MT 4570 2172 LS
4989 2172 MT 5003 2172 LS
5423 2172 MT 5437 2172 LS
5857 2172 MT 5871 2172 LS
6291 2172 MT 6305 2172 LS
3045 2282 MT 6298 2282 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) 3008 2425 WT TSE RSS
3254 2316 MT 3268 2316 LS
3688 2316 MT 3702 2316 LS
4122 2316 MT 4136 2316 LS
4556 2316 MT 4570 2316 LS
4989 2316 MT 5003 2316 LS
5423 2316 MT 5437 2316 LS
5857 2316 MT 5871 2316 LS
6291 2316 MT 6305 2316 LS
3045 2386 MT 6298 2386 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) 3008 2569 WT TSE RSS
3254 2460 MT 3268 2460 LS
3688 2460 MT 3702 2460 LS
4122 2460 MT 4136 2460 LS
4556 2460 MT 4570 2460 LS
4989 2460 MT 5003 2460 LS
5423 2460 MT 5437 2460 LS
5857 2460 MT 5871 2460 LS
6291 2460 MT 6305 2460 LS
3045 2570 MT 6298 2570 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) 3008 2713 WT TSE RSS
3254 2604 MT 3268 2604 LS
3688 2604 MT 3702 2604 LS
4122 2604 MT 4136 2604 LS
4556 2604 MT 4570 2604 LS
4989 2604 MT 5003 2604 LS
5423 2604 MT 5437 2604 LS
5857 2604 MT 5871 2604 LS
6291 2604 MT 6305 2604 LS
3045 2714 MT 6298 2714 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) 3008 2857 WT TSE RSS
3254 2748 MT 3268 2748 LS
3688 2748 MT 3702 2748 LS
4122 2748 MT 4136 2748 LS
4556 2748 MT 4570 2748 LS
4989 2748 MT 5003 2748 LS
5423 2748 MT 5437 2748 LS
5857 2748 MT 5871 2748 LS
6291 2748 MT 6305 2748 LS
3045 2777 MT 3045 2777 LT 6298 2777 LT ST
3045 2858 MT 3045 2858 LT 6298 2858 LT ST
(14610000) 3059 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) 3008 3001 WT TSE RSS
3254 2892 MT 3268 2892 LS
3688 2892 MT 3702 2892 LS
4122 2892 MT 4136 2892 LS
4556 2892 MT 4570 2892 LS
4989 2892 MT 5003 2892 LS
5423 2892 MT 5437 2892 LS
5857 2892 MT 5871 2892 LS
6291 2892 MT 6305 2892 LS
3045 3002 MT 6298 3002 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) 3008 3145 WT TSE RSS
3254 3036 MT 3268 3036 LS
3688 3036 MT 3702 3036 LS
4122 3036 MT 4136 3036 LS
4556 3036 MT 4570 3036 LS
4989 3036 MT 5003 3036 LS
5423 3036 MT 5437 3036 LS
5857 3036 MT 5871 3036 LS
6291 3036 MT 6305 3036 LS
3045 3066 MT 6298 3066 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) 3008 3289 WT TSE RSS
3254 3180 MT 3268 3180 LS
3688 3180 MT 3702 3180 LS
4122 3180 MT 4136 3180 LS
4556 3180 MT 4570 3180 LS
4989 3180 MT 5003 3180 LS
5423 3180 MT 5437 3180 LS
5857 3180 MT 5871 3180 LS
6291 3180 MT 6305 3180 LS
3045 3209 MT 3045 3209 LT 6298 3209 LT ST
3045 3290 MT 3045 3290 LT 6298 3290 LT ST
(14610000) 3059 3250 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) 3008 3433 WT TSE RSS
3254 3324 MT 3268 3324 LS
3688 3324 MT 3702 3324 LS
4122 3324 MT 4136 3324 LS
4556 3324 MT 4570 3324 LS
4989 3324 MT 5003 3324 LS
5423 3324 MT 5437 3324 LS
5857 3324 MT 5871 3324 LS
6291 3324 MT 6305 3324 LS
3045 3434 MT 6298 3434 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) 3008 3577 WT TSE RSS
3254 3468 MT 3268 3468 LS
3688 3468 MT 3702 3468 LS
4122 3468 MT 4136 3468 LS
4556 3468 MT 4570 3468 LS
4989 3468 MT 5003 3468 LS
5423 3468 MT 5437 3468 LS
5857 3468 MT 5871 3468 LS
6291 3468 MT 6305 3468 LS
3045 3497 MT 3045 3497 LT 6298 3497 LT ST
3045 3578 MT 3045 3578 LT 6298 3578 LT ST
(00000000) 3059 3538 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) 3008 3721 WT TSE RSS
3254 3612 MT 3268 3612 LS
3688 3612 MT 3702 3612 LS
4122 3612 MT 4136 3612 LS
4556 3612 MT 4570 3612 LS
4989 3612 MT 5003 3612 LS
5423 3612 MT 5437 3612 LS
5857 3612 MT 5871 3612 LS
6291 3612 MT 6305 3612 LS
3045 3641 MT 3045 3641 LT 6298 3641 LT ST
3045 3722 MT 3045 3722 LT 6298 3722 LT ST
(0) 3059 3682 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) 3008 3865 WT TSE RSS
3254 3756 MT 3268 3756 LS
3688 3756 MT 3702 3756 LS
4122 3756 MT 4136 3756 LS
4556 3756 MT 4570 3756 LS
4989 3756 MT 5003 3756 LS
5423 3756 MT 5437 3756 LS
5857 3756 MT 5871 3756 LS
6291 3756 MT 6305 3756 LS
3045 3785 MT 3045 3785 LT 6298 3785 LT ST
3045 3866 MT 3045 3866 LT 6298 3866 LT ST
(0) 3059 3826 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) 3008 4009 WT TSE RSS
3254 3900 MT 3268 3900 LS
3688 3900 MT 3702 3900 LS
4122 3900 MT 4136 3900 LS
4556 3900 MT 4570 3900 LS
4989 3900 MT 5003 3900 LS
5423 3900 MT 5437 3900 LS
5857 3900 MT 5871 3900 LS
6291 3900 MT 6305 3900 LS
3045 3929 MT 3045 3929 LT 6298 3929 LT ST
3045 4010 MT 3045 4010 LT 6298 4010 LT ST
(0) 3059 3970 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) 3008 4153 WT TSE RSS
3254 4044 MT 3268 4044 LS
3688 4044 MT 3702 4044 LS
4122 4044 MT 4136 4044 LS
4556 4044 MT 4570 4044 LS
4989 4044 MT 5003 4044 LS
5423 4044 MT 5437 4044 LS
5857 4044 MT 5871 4044 LS
6291 4044 MT 6305 4044 LS
3045 4154 MT 6298 4154 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) 3008 4297 WT TSE RSS
3254 4188 MT 3268 4188 LS
3688 4188 MT 3702 4188 LS
4122 4188 MT 4136 4188 LS
4556 4188 MT 4570 4188 LS
4989 4188 MT 5003 4188 LS
5423 4188 MT 5437 4188 LS
5857 4188 MT 5871 4188 LS
6291 4188 MT 6305 4188 LS
3045 4217 MT 3045 4217 LT 6298 4217 LT ST
3045 4298 MT 3045 4298 LT 6298 4298 LT ST
(0) 3059 4258 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) 3008 4441 WT TSE RSS
3254 4332 MT 3268 4332 LS
3688 4332 MT 3702 4332 LS
4122 4332 MT 4136 4332 LS
4556 4332 MT 4570 4332 LS
4989 4332 MT 5003 4332 LS
5423 4332 MT 5437 4332 LS
5857 4332 MT 5871 4332 LS
6291 4332 MT 6305 4332 LS
3045 4361 MT 3045 4361 LT 6298 4361 LT ST
3045 4442 MT 3045 4442 LT 6298 4442 LT ST
(01) 3059 4402 WT pop 0 originOffset 37 add RSS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 00:23:51 EDT 2004   Row: 2 Page: 3) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 4 4
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3045 def/REdge 5699 def/LabelWidth 3008 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(00) 3059 370 WT pop 0 originOffset 37 add RSS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(03) 3059 514 WT pop 0 originOffset 37 add RSS
3045 698 MT 6298 698 LS
3045 842 MT 6298 842 LS
3045 986 MT 6298 986 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(0) 3059 1090 WT pop 0 originOffset 37 add RSS
3045 1274 MT 6298 1274 LS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(0) 3059 1378 WT pop 0 originOffset 37 add RSS
3045 1481 MT 3045 1481 LT 6298 1481 LT ST
3045 1562 MT 3045 1562 LT 6298 1562 LT ST
(0) 3059 1522 WT pop 0 originOffset 37 add RSS
3045 1706 MT 6298 1706 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(0) 3059 1810 WT pop 0 originOffset 37 add RSS
3045 1994 MT 6298 1994 LS
3045 2098 MT 6298 2098 LS
3045 2201 MT 3045 2201 LT 6298 2201 LT ST
3045 2282 MT 3045 2282 LT 6298 2282 LT ST
(00000000) 3059 2242 WT pop 0 originOffset 37 add RSS
3045 2345 MT 3045 2345 LT 6298 2345 LT ST
3045 2426 MT 3045 2426 LT 6298 2426 LT ST
(1800) 3059 2386 WT pop 0 originOffset 37 add RSS
3045 2489 MT 3045 2489 LT 3471 2489 LT 3478 2530 LT ST
3045 2570 MT 3045 2570 LT 3471 2570 LT 3478 2530 LT ST
(5) 3059 2530 WT pop 0 originOffset 37 add RSS
3478 2530 MT 3478 2530 LT 3485 2489 LT 3905 2489 LT 3912 2530 LT ST
3478 2530 MT 3478 2530 LT 3485 2570 LT 3905 2570 LT 3912 2530 LT ST
(6) 3492 2530 WT pop 0 originOffset 37 add RSS
3912 2530 MT 3912 2530 LT 3919 2489 LT 4339 2489 LT 4346 2530 LT ST
3912 2530 MT 3912 2530 LT 3919 2570 LT 4339 2570 LT 4346 2530 LT ST
(7) 3926 2530 WT pop 0 originOffset 37 add RSS
4346 2530 MT 4346 2530 LT 4353 2489 LT 4772 2489 LT 4779 2530 LT ST
4346 2530 MT 4346 2530 LT 4353 2570 LT 4772 2570 LT 4779 2530 LT ST
(0) 4360 2530 WT pop 0 originOffset 37 add RSS
4779 2530 MT 4779 2530 LT 4786 2489 LT 5206 2489 LT 5213 2530 LT ST
4779 2530 MT 4779 2530 LT 4786 2570 LT 5206 2570 LT 5213 2530 LT ST
(1) 4793 2530 WT pop 0 originOffset 37 add RSS
5213 2530 MT 5213 2530 LT 5220 2489 LT 5640 2489 LT 5647 2530 LT ST
5213 2530 MT 5213 2530 LT 5220 2570 LT 5640 2570 LT 5647 2530 LT ST
(2) 5227 2530 WT pop 0 originOffset 37 add RSS
5647 2530 MT 5647 2530 LT 5654 2489 LT 6074 2489 LT 6081 2530 LT ST
5647 2530 MT 5647 2530 LT 5654 2570 LT 6074 2570 LT 6081 2530 LT ST
(3) 5661 2530 WT pop 0 originOffset 37 add RSS
6081 2530 MT 6081 2530 LT 6088 2489 LT 6298 2489 LT ST
6081 2530 MT 6081 2530 LT 6088 2570 LT 6298 2570 LT ST
(4) 6095 2530 WT pop 0 originOffset 37 add RSS
3045 2633 MT 3045 2633 LT 3471 2633 LT 3478 2674 LT ST
3045 2714 MT 3045 2714 LT 3471 2714 LT 3478 2674 LT ST
(4) 3059 2674 WT pop 0 originOffset 37 add RSS
3478 2674 MT 3478 2674 LT 3485 2633 LT 3905 2633 LT 3912 2674 LT ST
3478 2674 MT 3478 2674 LT 3485 2714 LT 3905 2714 LT 3912 2674 LT ST
(5) 3492 2674 WT pop 0 originOffset 37 add RSS
3912 2674 MT 3912 2674 LT 3919 2633 LT 4339 2633 LT 4346 2674 LT ST
3912 2674 MT 3912 2674 LT 3919 2714 LT 4339 2714 LT 4346 2674 LT ST
(6) 3926 2674 WT pop 0 originOffset 37 add RSS
4346 2674 MT 4346 2674 LT 4353 2633 LT 4772 2633 LT 4779 2674 LT ST
4346 2674 MT 4346 2674 LT 4353 2714 LT 4772 2714 LT 4779 2674 LT ST
(7) 4360 2674 WT pop 0 originOffset 37 add RSS
4779 2674 MT 4779 2674 LT 4786 2633 LT 5206 2633 LT 5213 2674 LT ST
4779 2674 MT 4779 2674 LT 4786 2714 LT 5206 2714 LT 5213 2674 LT ST
(0) 4793 2674 WT pop 0 originOffset 37 add RSS
5213 2674 MT 5213 2674 LT 5220 2633 LT 5640 2633 LT 5647 2674 LT ST
5213 2674 MT 5213 2674 LT 5220 2714 LT 5640 2714 LT 5647 2674 LT ST
(1) 5227 2674 WT pop 0 originOffset 37 add RSS
5647 2674 MT 5647 2674 LT 5654 2633 LT 6074 2633 LT 6081 2674 LT ST
5647 2674 MT 5647 2674 LT 5654 2714 LT 6074 2714 LT 6081 2674 LT ST
(2) 5661 2674 WT pop 0 originOffset 37 add RSS
6081 2674 MT 6081 2674 LT 6088 2633 LT 6298 2633 LT ST
6081 2674 MT 6081 2674 LT 6088 2714 LT 6298 2714 LT ST
(3) 6095 2674 WT pop 0 originOffset 37 add RSS
3045 2858 MT 6298 2858 LS
3045 2921 MT 3045 2921 LT 6298 2921 LT ST
3045 3002 MT 3045 3002 LT 6298 3002 LT ST
(14610000) 3059 2962 WT pop 0 originOffset 37 add RSS
3045 3065 MT 3045 3065 LT 6298 3065 LT ST
3045 3146 MT 3045 3146 LT 6298 3146 LT ST
(03) 3059 3106 WT pop 0 originOffset 37 add RSS
3045 3290 MT 6298 3290 LS
% draw timeline
3088 4533 MT 3088 4570 LS
3132 4533 MT 3132 4570 LS
3175 4533 MT 3175 4570 LS
3218 4533 MT 3218 4570 LS
3304 4533 MT 3304 4570 LS
3348 4533 MT 3348 4570 LS
3391 4533 MT 3391 4570 LS
3434 4533 MT 3434 4570 LS
3478 4533 MT 3478 4570 LS
3521 4533 MT 3521 4570 LS
3565 4533 MT 3565 4570 LS
3608 4533 MT 3608 4570 LS
3651 4533 MT 3651 4570 LS
3261 4506 MT 3261 4570 LS
(80) 3261 4649 WT TS RSS
3738 4533 MT 3738 4570 LS
3782 4533 MT 3782 4570 LS
3825 4533 MT 3825 4570 LS
3868 4533 MT 3868 4570 LS
3912 4533 MT 3912 4570 LS
3955 4533 MT 3955 4570 LS
3999 4533 MT 3999 4570 LS
4042 4533 MT 4042 4570 LS
4085 4533 MT 4085 4570 LS
3695 4506 MT 3695 4570 LS
4172 4533 MT 4172 4570 LS
4216 4533 MT 4216 4570 LS
4259 4533 MT 4259 4570 LS
4302 4533 MT 4302 4570 LS
4346 4533 MT 4346 4570 LS
4389 4533 MT 4389 4570 LS
4433 4533 MT 4433 4570 LS
4476 4533 MT 4476 4570 LS
4519 4533 MT 4519 4570 LS
4129 4506 MT 4129 4570 LS
(100) 4129 4649 WT TS RSS
4606 4533 MT 4606 4570 LS
4650 4533 MT 4650 4570 LS
4693 4533 MT 4693 4570 LS
4736 4533 MT 4736 4570 LS
4780 4533 MT 4780 4570 LS
4823 4533 MT 4823 4570 LS
4867 4533 MT 4867 4570 LS
4910 4533 MT 4910 4570 LS
4953 4533 MT 4953 4570 LS
4563 4506 MT 4563 4570 LS
5039 4533 MT 5039 4570 LS
5083 4533 MT 5083 4570 LS
5126 4533 MT 5126 4570 LS
5169 4533 MT 5169 4570 LS
5213 4533 MT 5213 4570 LS
5256 4533 MT 5256 4570 LS
5300 4533 MT 5300 4570 LS
5343 4533 MT 5343 4570 LS
5386 4533 MT 5386 4570 LS
4996 4506 MT 4996 4570 LS
(120) 4996 4649 WT TS RSS
5473 4533 MT 5473 4570 LS
5517 4533 MT 5517 4570 LS
5560 4533 MT 5560 4570 LS
5603 4533 MT 5603 4570 LS
5647 4533 MT 5647 4570 LS
5690 4533 MT 5690 4570 LS
5734 4533 MT 5734 4570 LS
5777 4533 MT 5777 4570 LS
5820 4533 MT 5820 4570 LS
5430 4506 MT 5430 4570 LS
5907 4533 MT 5907 4570 LS
5951 4533 MT 5951 4570 LS
5994 4533 MT 5994 4570 LS
6037 4533 MT 6037 4570 LS
6081 4533 MT 6081 4570 LS
6124 4533 MT 6124 4570 LS
6168 4533 MT 6168 4570 LS
6211 4533 MT 6211 4570 LS
6254 4533 MT 6254 4570 LS
5864 4506 MT 5864 4570 LS
(140) 5864 4649 WT TS RSS
6341 4533 MT 6341 4570 LS
6385 4533 MT 6385 4570 LS
6428 4533 MT 6428 4570 LS
6471 4533 MT 6471 4570 LS
6515 4533 MT 6515 4570 LS
6558 4533 MT 6558 4570 LS
6602 4533 MT 6602 4570 LS
6645 4533 MT 6645 4570 LS
6688 4533 MT 6688 4570 LS
6298 4506 MT 6298 4570 LS
% draw grid
3261 300 MT 3261 4506 LS
3695 300 MT 3695 4506 LS
4129 300 MT 4129 4506 LS
4563 300 MT 4563 4506 LS
4996 300 MT 4996 4506 LS
5430 300 MT 5430 4506 LS
5864 300 MT 5864 4506 LS
6298 300 MT 6298 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) 3008 409 WT TSE RSS
3254 300 MT 3268 300 LS
3688 300 MT 3702 300 LS
4122 300 MT 4136 300 LS
4556 300 MT 4570 300 LS
4989 300 MT 5003 300 LS
5423 300 MT 5437 300 LS
5857 300 MT 5871 300 LS
6291 300 MT 6305 300 LS
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(00) 3059 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) 3008 553 WT TSE RSS
3254 444 MT 3268 444 LS
3688 444 MT 3702 444 LS
4122 444 MT 4136 444 LS
4556 444 MT 4570 444 LS
4989 444 MT 5003 444 LS
5423 444 MT 5437 444 LS
5857 444 MT 5871 444 LS
6291 444 MT 6305 444 LS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(03) 3059 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) 3008 697 WT TSE RSS
3254 588 MT 3268 588 LS
3688 588 MT 3702 588 LS
4122 588 MT 4136 588 LS
4556 588 MT 4570 588 LS
4989 588 MT 5003 588 LS
5423 588 MT 5437 588 LS
5857 588 MT 5871 588 LS
6291 588 MT 6305 588 LS
3045 698 MT 6298 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) 3008 841 WT TSE RSS
3254 732 MT 3268 732 LS
3688 732 MT 3702 732 LS
4122 732 MT 4136 732 LS
4556 732 MT 4570 732 LS
4989 732 MT 5003 732 LS
5423 732 MT 5437 732 LS
5857 732 MT 5871 732 LS
6291 732 MT 6305 732 LS
3045 842 MT 6298 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) 3008 985 WT TSE RSS
3254 876 MT 3268 876 LS
3688 876 MT 3702 876 LS
4122 876 MT 4136 876 LS
4556 876 MT 4570 876 LS
4989 876 MT 5003 876 LS
5423 876 MT 5437 876 LS
5857 876 MT 5871 876 LS
6291 876 MT 6305 876 LS
3045 986 MT 6298 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) 3008 1129 WT TSE RSS
3254 1020 MT 3268 1020 LS
3688 1020 MT 3702 1020 LS
4122 1020 MT 4136 1020 LS
4556 1020 MT 4570 1020 LS
4989 1020 MT 5003 1020 LS
5423 1020 MT 5437 1020 LS
5857 1020 MT 5871 1020 LS
6291 1020 MT 6305 1020 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(0) 3059 1090 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) 3008 1273 WT TSE RSS
3254 1164 MT 3268 1164 LS
3688 1164 MT 3702 1164 LS
4122 1164 MT 4136 1164 LS
4556 1164 MT 4570 1164 LS
4989 1164 MT 5003 1164 LS
5423 1164 MT 5437 1164 LS
5857 1164 MT 5871 1164 LS
6291 1164 MT 6305 1164 LS
3045 1274 MT 6298 1274 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) 3008 1417 WT TSE RSS
3254 1308 MT 3268 1308 LS
3688 1308 MT 3702 1308 LS
4122 1308 MT 4136 1308 LS
4556 1308 MT 4570 1308 LS
4989 1308 MT 5003 1308 LS
5423 1308 MT 5437 1308 LS
5857 1308 MT 5871 1308 LS
6291 1308 MT 6305 1308 LS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(0) 3059 1378 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) 3008 1561 WT TSE RSS
3254 1452 MT 3268 1452 LS
3688 1452 MT 3702 1452 LS
4122 1452 MT 4136 1452 LS
4556 1452 MT 4570 1452 LS
4989 1452 MT 5003 1452 LS
5423 1452 MT 5437 1452 LS
5857 1452 MT 5871 1452 LS
6291 1452 MT 6305 1452 LS
3045 1481 MT 3045 1481 LT 6298 1481 LT ST
3045 1562 MT 3045 1562 LT 6298 1562 LT ST
(0) 3059 1522 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) 3008 1705 WT TSE RSS
3254 1596 MT 3268 1596 LS
3688 1596 MT 3702 1596 LS
4122 1596 MT 4136 1596 LS
4556 1596 MT 4570 1596 LS
4989 1596 MT 5003 1596 LS
5423 1596 MT 5437 1596 LS
5857 1596 MT 5871 1596 LS
6291 1596 MT 6305 1596 LS
3045 1706 MT 6298 1706 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) 3008 1849 WT TSE RSS
3254 1740 MT 3268 1740 LS
3688 1740 MT 3702 1740 LS
4122 1740 MT 4136 1740 LS
4556 1740 MT 4570 1740 LS
4989 1740 MT 5003 1740 LS
5423 1740 MT 5437 1740 LS
5857 1740 MT 5871 1740 LS
6291 1740 MT 6305 1740 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(0) 3059 1810 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) 3008 1993 WT TSE RSS
3254 1884 MT 3268 1884 LS
3688 1884 MT 3702 1884 LS
4122 1884 MT 4136 1884 LS
4556 1884 MT 4570 1884 LS
4989 1884 MT 5003 1884 LS
5423 1884 MT 5437 1884 LS
5857 1884 MT 5871 1884 LS
6291 1884 MT 6305 1884 LS
3045 1994 MT 6298 1994 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) 3008 2137 WT TSE RSS
3254 2028 MT 3268 2028 LS
3688 2028 MT 3702 2028 LS
4122 2028 MT 4136 2028 LS
4556 2028 MT 4570 2028 LS
4989 2028 MT 5003 2028 LS
5423 2028 MT 5437 2028 LS
5857 2028 MT 5871 2028 LS
6291 2028 MT 6305 2028 LS
3045 2098 MT 6298 2098 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) 3008 2281 WT TSE RSS
3254 2172 MT 3268 2172 LS
3688 2172 MT 3702 2172 LS
4122 2172 MT 4136 2172 LS
4556 2172 MT 4570 2172 LS
4989 2172 MT 5003 2172 LS
5423 2172 MT 5437 2172 LS
5857 2172 MT 5871 2172 LS
6291 2172 MT 6305 2172 LS
3045 2201 MT 3045 2201 LT 6298 2201 LT ST
3045 2282 MT 3045 2282 LT 6298 2282 LT ST
(00000000) 3059 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) 3008 2425 WT TSE RSS
3254 2316 MT 3268 2316 LS
3688 2316 MT 3702 2316 LS
4122 2316 MT 4136 2316 LS
4556 2316 MT 4570 2316 LS
4989 2316 MT 5003 2316 LS
5423 2316 MT 5437 2316 LS
5857 2316 MT 5871 2316 LS
6291 2316 MT 6305 2316 LS
3045 2345 MT 3045 2345 LT 6298 2345 LT ST
3045 2426 MT 3045 2426 LT 6298 2426 LT ST
(1800) 3059 2386 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) 3008 2569 WT TSE RSS
3254 2460 MT 3268 2460 LS
3688 2460 MT 3702 2460 LS
4122 2460 MT 4136 2460 LS
4556 2460 MT 4570 2460 LS
4989 2460 MT 5003 2460 LS
5423 2460 MT 5437 2460 LS
5857 2460 MT 5871 2460 LS
6291 2460 MT 6305 2460 LS
3045 2489 MT 3045 2489 LT 3471 2489 LT 3478 2530 LT ST
3045 2570 MT 3045 2570 LT 3471 2570 LT 3478 2530 LT ST
(5) 3059 2530 WT pop 0 originOffset 37 add RSS
3478 2530 MT 3478 2530 LT 3485 2489 LT 3905 2489 LT 3912 2530 LT ST
3478 2530 MT 3478 2530 LT 3485 2570 LT 3905 2570 LT 3912 2530 LT ST
(6) 3492 2530 WT pop 0 originOffset 37 add RSS
3912 2530 MT 3912 2530 LT 3919 2489 LT 4339 2489 LT 4346 2530 LT ST
3912 2530 MT 3912 2530 LT 3919 2570 LT 4339 2570 LT 4346 2530 LT ST
(7) 3926 2530 WT pop 0 originOffset 37 add RSS
4346 2530 MT 4346 2530 LT 4353 2489 LT 4772 2489 LT 4779 2530 LT ST
4346 2530 MT 4346 2530 LT 4353 2570 LT 4772 2570 LT 4779 2530 LT ST
(0) 4360 2530 WT pop 0 originOffset 37 add RSS
4779 2530 MT 4779 2530 LT 4786 2489 LT 5206 2489 LT 5213 2530 LT ST
4779 2530 MT 4779 2530 LT 4786 2570 LT 5206 2570 LT 5213 2530 LT ST
(1) 4793 2530 WT pop 0 originOffset 37 add RSS
5213 2530 MT 5213 2530 LT 5220 2489 LT 5640 2489 LT 5647 2530 LT ST
5213 2530 MT 5213 2530 LT 5220 2570 LT 5640 2570 LT 5647 2530 LT ST
(2) 5227 2530 WT pop 0 originOffset 37 add RSS
5647 2530 MT 5647 2530 LT 5654 2489 LT 6074 2489 LT 6081 2530 LT ST
5647 2530 MT 5647 2530 LT 5654 2570 LT 6074 2570 LT 6081 2530 LT ST
(3) 5661 2530 WT pop 0 originOffset 37 add RSS
6081 2530 MT 6081 2530 LT 6088 2489 LT 6298 2489 LT ST
6081 2530 MT 6081 2530 LT 6088 2570 LT 6298 2570 LT ST
(4) 6095 2530 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) 3008 2713 WT TSE RSS
3254 2604 MT 3268 2604 LS
3688 2604 MT 3702 2604 LS
4122 2604 MT 4136 2604 LS
4556 2604 MT 4570 2604 LS
4989 2604 MT 5003 2604 LS
5423 2604 MT 5437 2604 LS
5857 2604 MT 5871 2604 LS
6291 2604 MT 6305 2604 LS
3045 2633 MT 3045 2633 LT 3471 2633 LT 3478 2674 LT ST
3045 2714 MT 3045 2714 LT 3471 2714 LT 3478 2674 LT ST
(4) 3059 2674 WT pop 0 originOffset 37 add RSS
3478 2674 MT 3478 2674 LT 3485 2633 LT 3905 2633 LT 3912 2674 LT ST
3478 2674 MT 3478 2674 LT 3485 2714 LT 3905 2714 LT 3912 2674 LT ST
(5) 3492 2674 WT pop 0 originOffset 37 add RSS
3912 2674 MT 3912 2674 LT 3919 2633 LT 4339 2633 LT 4346 2674 LT ST
3912 2674 MT 3912 2674 LT 3919 2714 LT 4339 2714 LT 4346 2674 LT ST
(6) 3926 2674 WT pop 0 originOffset 37 add RSS
4346 2674 MT 4346 2674 LT 4353 2633 LT 4772 2633 LT 4779 2674 LT ST
4346 2674 MT 4346 2674 LT 4353 2714 LT 4772 2714 LT 4779 2674 LT ST
(7) 4360 2674 WT pop 0 originOffset 37 add RSS
4779 2674 MT 4779 2674 LT 4786 2633 LT 5206 2633 LT 5213 2674 LT ST
4779 2674 MT 4779 2674 LT 4786 2714 LT 5206 2714 LT 5213 2674 LT ST
(0) 4793 2674 WT pop 0 originOffset 37 add RSS
5213 2674 MT 5213 2674 LT 5220 2633 LT 5640 2633 LT 5647 2674 LT ST
5213 2674 MT 5213 2674 LT 5220 2714 LT 5640 2714 LT 5647 2674 LT ST
(1) 5227 2674 WT pop 0 originOffset 37 add RSS
5647 2674 MT 5647 2674 LT 5654 2633 LT 6074 2633 LT 6081 2674 LT ST
5647 2674 MT 5647 2674 LT 5654 2714 LT 6074 2714 LT 6081 2674 LT ST
(2) 5661 2674 WT pop 0 originOffset 37 add RSS
6081 2674 MT 6081 2674 LT 6088 2633 LT 6298 2633 LT ST
6081 2674 MT 6081 2674 LT 6088 2714 LT 6298 2714 LT ST
(3) 6095 2674 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) 3008 2857 WT TSE RSS
3254 2748 MT 3268 2748 LS
3688 2748 MT 3702 2748 LS
4122 2748 MT 4136 2748 LS
4556 2748 MT 4570 2748 LS
4989 2748 MT 5003 2748 LS
5423 2748 MT 5437 2748 LS
5857 2748 MT 5871 2748 LS
6291 2748 MT 6305 2748 LS
3045 2858 MT 6298 2858 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) 3008 3001 WT TSE RSS
3254 2892 MT 3268 2892 LS
3688 2892 MT 3702 2892 LS
4122 2892 MT 4136 2892 LS
4556 2892 MT 4570 2892 LS
4989 2892 MT 5003 2892 LS
5423 2892 MT 5437 2892 LS
5857 2892 MT 5871 2892 LS
6291 2892 MT 6305 2892 LS
3045 2921 MT 3045 2921 LT 6298 2921 LT ST
3045 3002 MT 3045 3002 LT 6298 3002 LT ST
(14610000) 3059 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) 3008 3145 WT TSE RSS
3254 3036 MT 3268 3036 LS
3688 3036 MT 3702 3036 LS
4122 3036 MT 4136 3036 LS
4556 3036 MT 4570 3036 LS
4989 3036 MT 5003 3036 LS
5423 3036 MT 5437 3036 LS
5857 3036 MT 5871 3036 LS
6291 3036 MT 6305 3036 LS
3045 3065 MT 3045 3065 LT 6298 3065 LT ST
3045 3146 MT 3045 3146 LT 6298 3146 LT ST
(03) 3059 3106 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) 3008 3289 WT TSE RSS
3254 3180 MT 3268 3180 LS
3688 3180 MT 3702 3180 LS
4122 3180 MT 4136 3180 LS
4556 3180 MT 4570 3180 LS
4989 3180 MT 5003 3180 LS
5423 3180 MT 5437 3180 LS
5857 3180 MT 5871 3180 LS
6291 3180 MT 6305 3180 LS
3045 3290 MT 6298 3290 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 00:23:51 EDT 2004   Row: 2 Page: 4) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 5 5
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3045 def/REdge 5699 def/LabelWidth 3008 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(4) 3059 370 WT pop 0 originOffset 37 add RSS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(00610000) 3059 514 WT pop 0 originOffset 37 add RSS
3045 617 MT 3045 617 LT 6298 617 LT ST
3045 698 MT 3045 698 LT 6298 698 LT ST
(0) 3059 658 WT pop 0 originOffset 37 add RSS
3045 842 MT 6298 842 LS
3045 906 MT 3045 986 LS
3045 986 MT 3261 986 LS
3261 986 MT 3261 906 LS
3261 906 MT 3478 906 LS
3478 906 MT 3478 986 LS
3478 986 MT 3695 986 LS
3695 986 MT 3695 906 LS
3695 906 MT 3912 906 LS
3912 906 MT 3912 986 LS
3912 986 MT 4129 986 LS
4129 986 MT 4129 906 LS
4129 906 MT 4346 906 LS
4346 906 MT 4346 986 LS
4346 986 MT 4563 986 LS
4563 986 MT 4563 906 LS
4563 906 MT 4779 906 LS
4779 906 MT 4779 986 LS
4779 986 MT 4996 986 LS
4996 986 MT 4996 906 LS
4996 906 MT 5213 906 LS
5213 906 MT 5213 986 LS
5213 986 MT 5430 986 LS
5430 986 MT 5430 906 LS
5430 906 MT 5647 906 LS
5647 906 MT 5647 986 LS
5647 986 MT 5864 986 LS
5864 986 MT 5864 906 LS
5864 906 MT 6081 906 LS
6081 906 MT 6081 986 LS
6081 986 MT 6298 986 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(3) 3059 1090 WT pop 0 originOffset 37 add RSS
3045 1193 MT 3045 1193 LT 6298 1193 LT ST
3045 1274 MT 3045 1274 LT 6298 1274 LT ST
(00) 3059 1234 WT pop 0 originOffset 37 add RSS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(00) 3059 1378 WT pop 0 originOffset 37 add RSS
3045 1522 MT 6298 1522 LS
3045 1706 MT 6298 1706 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(14610000) 3059 1810 WT pop 0 originOffset 37 add RSS
3045 1994 MT 6298 1994 LS
3045 2058 MT 6298 2058 LS
3045 2282 MT 6298 2282 LS
3045 2386 MT 6298 2386 LS
3045 2570 MT 6298 2570 LS
3045 2714 MT 6298 2714 LS
3045 2777 MT 3045 2777 LT 6298 2777 LT ST
3045 2858 MT 3045 2858 LT 6298 2858 LT ST
(14610000) 3059 2818 WT pop 0 originOffset 37 add RSS
3045 3002 MT 6298 3002 LS
3045 3066 MT 6298 3066 LS
3045 3209 MT 3045 3209 LT 6298 3209 LT ST
3045 3290 MT 3045 3290 LT 6298 3290 LT ST
(14610000) 3059 3250 WT pop 0 originOffset 37 add RSS
3045 3434 MT 6298 3434 LS
3045 3497 MT 3045 3497 LT 6298 3497 LT ST
3045 3578 MT 3045 3578 LT 6298 3578 LT ST
(00000000) 3059 3538 WT pop 0 originOffset 37 add RSS
3045 3641 MT 3045 3641 LT 6298 3641 LT ST
3045 3722 MT 3045 3722 LT 6298 3722 LT ST
(0) 3059 3682 WT pop 0 originOffset 37 add RSS
3045 3785 MT 3045 3785 LT 6298 3785 LT ST
3045 3866 MT 3045 3866 LT 6298 3866 LT ST
(0) 3059 3826 WT pop 0 originOffset 37 add RSS
3045 3929 MT 3045 3929 LT 6298 3929 LT ST
3045 4010 MT 3045 4010 LT 6298 4010 LT ST
(0) 3059 3970 WT pop 0 originOffset 37 add RSS
3045 4154 MT 6298 4154 LS
3045 4217 MT 3045 4217 LT 6298 4217 LT ST
3045 4298 MT 3045 4298 LT 6298 4298 LT ST
(0) 3059 4258 WT pop 0 originOffset 37 add RSS
3045 4361 MT 3045 4361 LT 6298 4361 LT ST
3045 4442 MT 3045 4442 LT 6298 4442 LT ST
(01) 3059 4402 WT pop 0 originOffset 37 add RSS
% draw timeline
3088 4533 MT 3088 4570 LS
3132 4533 MT 3132 4570 LS
3175 4533 MT 3175 4570 LS
3218 4533 MT 3218 4570 LS
3262 4533 MT 3262 4570 LS
3305 4533 MT 3305 4570 LS
3349 4533 MT 3349 4570 LS
3392 4533 MT 3392 4570 LS
3435 4533 MT 3435 4570 LS
3521 4533 MT 3521 4570 LS
3565 4533 MT 3565 4570 LS
3608 4533 MT 3608 4570 LS
3651 4533 MT 3651 4570 LS
3695 4533 MT 3695 4570 LS
3738 4533 MT 3738 4570 LS
3782 4533 MT 3782 4570 LS
3825 4533 MT 3825 4570 LS
3868 4533 MT 3868 4570 LS
3478 4506 MT 3478 4570 LS
(160) 3478 4649 WT TS RSS
3955 4533 MT 3955 4570 LS
3999 4533 MT 3999 4570 LS
4042 4533 MT 4042 4570 LS
4085 4533 MT 4085 4570 LS
4129 4533 MT 4129 4570 LS
4172 4533 MT 4172 4570 LS
4216 4533 MT 4216 4570 LS
4259 4533 MT 4259 4570 LS
4302 4533 MT 4302 4570 LS
3912 4506 MT 3912 4570 LS
4389 4533 MT 4389 4570 LS
4433 4533 MT 4433 4570 LS
4476 4533 MT 4476 4570 LS
4519 4533 MT 4519 4570 LS
4563 4533 MT 4563 4570 LS
4606 4533 MT 4606 4570 LS
4650 4533 MT 4650 4570 LS
4693 4533 MT 4693 4570 LS
4736 4533 MT 4736 4570 LS
4346 4506 MT 4346 4570 LS
(180) 4346 4649 WT TS RSS
4822 4533 MT 4822 4570 LS
4866 4533 MT 4866 4570 LS
4909 4533 MT 4909 4570 LS
4952 4533 MT 4952 4570 LS
4996 4533 MT 4996 4570 LS
5039 4533 MT 5039 4570 LS
5083 4533 MT 5083 4570 LS
5126 4533 MT 5126 4570 LS
5169 4533 MT 5169 4570 LS
4779 4506 MT 4779 4570 LS
5256 4533 MT 5256 4570 LS
5300 4533 MT 5300 4570 LS
5343 4533 MT 5343 4570 LS
5386 4533 MT 5386 4570 LS
5430 4533 MT 5430 4570 LS
5473 4533 MT 5473 4570 LS
5517 4533 MT 5517 4570 LS
5560 4533 MT 5560 4570 LS
5603 4533 MT 5603 4570 LS
5213 4506 MT 5213 4570 LS
(200) 5213 4649 WT TS RSS
5690 4533 MT 5690 4570 LS
5734 4533 MT 5734 4570 LS
5777 4533 MT 5777 4570 LS
5820 4533 MT 5820 4570 LS
5864 4533 MT 5864 4570 LS
5907 4533 MT 5907 4570 LS
5951 4533 MT 5951 4570 LS
5994 4533 MT 5994 4570 LS
6037 4533 MT 6037 4570 LS
5647 4506 MT 5647 4570 LS
6124 4533 MT 6124 4570 LS
6168 4533 MT 6168 4570 LS
6211 4533 MT 6211 4570 LS
6254 4533 MT 6254 4570 LS
6298 4533 MT 6298 4570 LS
6341 4533 MT 6341 4570 LS
6385 4533 MT 6385 4570 LS
6428 4533 MT 6428 4570 LS
6471 4533 MT 6471 4570 LS
6081 4506 MT 6081 4570 LS
(220) 6081 4649 WT TS RSS
% draw grid
3478 300 MT 3478 4506 LS
3912 300 MT 3912 4506 LS
4346 300 MT 4346 4506 LS
4779 300 MT 4779 4506 LS
5213 300 MT 5213 4506 LS
5647 300 MT 5647 4506 LS
6081 300 MT 6081 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) 3008 409 WT TSE RSS
3471 300 MT 3485 300 LS
3905 300 MT 3919 300 LS
4339 300 MT 4353 300 LS
4772 300 MT 4786 300 LS
5206 300 MT 5220 300 LS
5640 300 MT 5654 300 LS
6074 300 MT 6088 300 LS
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(4) 3059 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) 3008 553 WT TSE RSS
3471 444 MT 3485 444 LS
3905 444 MT 3919 444 LS
4339 444 MT 4353 444 LS
4772 444 MT 4786 444 LS
5206 444 MT 5220 444 LS
5640 444 MT 5654 444 LS
6074 444 MT 6088 444 LS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(00610000) 3059 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) 3008 697 WT TSE RSS
3471 588 MT 3485 588 LS
3905 588 MT 3919 588 LS
4339 588 MT 4353 588 LS
4772 588 MT 4786 588 LS
5206 588 MT 5220 588 LS
5640 588 MT 5654 588 LS
6074 588 MT 6088 588 LS
3045 617 MT 3045 617 LT 6298 617 LT ST
3045 698 MT 3045 698 LT 6298 698 LT ST
(0) 3059 658 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) 3008 841 WT TSE RSS
3471 732 MT 3485 732 LS
3905 732 MT 3919 732 LS
4339 732 MT 4353 732 LS
4772 732 MT 4786 732 LS
5206 732 MT 5220 732 LS
5640 732 MT 5654 732 LS
6074 732 MT 6088 732 LS
3045 842 MT 6298 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) 3008 985 WT TSE RSS
3471 876 MT 3485 876 LS
3905 876 MT 3919 876 LS
4339 876 MT 4353 876 LS
4772 876 MT 4786 876 LS
5206 876 MT 5220 876 LS
5640 876 MT 5654 876 LS
6074 876 MT 6088 876 LS
3045 906 MT 3045 986 LS
3045 986 MT 3261 986 LS
3261 986 MT 3261 906 LS
3261 906 MT 3478 906 LS
3478 906 MT 3478 986 LS
3478 986 MT 3695 986 LS
3695 986 MT 3695 906 LS
3695 906 MT 3912 906 LS
3912 906 MT 3912 986 LS
3912 986 MT 4129 986 LS
4129 986 MT 4129 906 LS
4129 906 MT 4346 906 LS
4346 906 MT 4346 986 LS
4346 986 MT 4563 986 LS
4563 986 MT 4563 906 LS
4563 906 MT 4779 906 LS
4779 906 MT 4779 986 LS
4779 986 MT 4996 986 LS
4996 986 MT 4996 906 LS
4996 906 MT 5213 906 LS
5213 906 MT 5213 986 LS
5213 986 MT 5430 986 LS
5430 986 MT 5430 906 LS
5430 906 MT 5647 906 LS
5647 906 MT 5647 986 LS
5647 986 MT 5864 986 LS
5864 986 MT 5864 906 LS
5864 906 MT 6081 906 LS
6081 906 MT 6081 986 LS
6081 986 MT 6298 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) 3008 1129 WT TSE RSS
3471 1020 MT 3485 1020 LS
3905 1020 MT 3919 1020 LS
4339 1020 MT 4353 1020 LS
4772 1020 MT 4786 1020 LS
5206 1020 MT 5220 1020 LS
5640 1020 MT 5654 1020 LS
6074 1020 MT 6088 1020 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(3) 3059 1090 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) 3008 1273 WT TSE RSS
3471 1164 MT 3485 1164 LS
3905 1164 MT 3919 1164 LS
4339 1164 MT 4353 1164 LS
4772 1164 MT 4786 1164 LS
5206 1164 MT 5220 1164 LS
5640 1164 MT 5654 1164 LS
6074 1164 MT 6088 1164 LS
3045 1193 MT 3045 1193 LT 6298 1193 LT ST
3045 1274 MT 3045 1274 LT 6298 1274 LT ST
(00) 3059 1234 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) 3008 1417 WT TSE RSS
3471 1308 MT 3485 1308 LS
3905 1308 MT 3919 1308 LS
4339 1308 MT 4353 1308 LS
4772 1308 MT 4786 1308 LS
5206 1308 MT 5220 1308 LS
5640 1308 MT 5654 1308 LS
6074 1308 MT 6088 1308 LS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(00) 3059 1378 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) 3008 1561 WT TSE RSS
3471 1452 MT 3485 1452 LS
3905 1452 MT 3919 1452 LS
4339 1452 MT 4353 1452 LS
4772 1452 MT 4786 1452 LS
5206 1452 MT 5220 1452 LS
5640 1452 MT 5654 1452 LS
6074 1452 MT 6088 1452 LS
3045 1522 MT 6298 1522 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) 3008 1705 WT TSE RSS
3471 1596 MT 3485 1596 LS
3905 1596 MT 3919 1596 LS
4339 1596 MT 4353 1596 LS
4772 1596 MT 4786 1596 LS
5206 1596 MT 5220 1596 LS
5640 1596 MT 5654 1596 LS
6074 1596 MT 6088 1596 LS
3045 1706 MT 6298 1706 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) 3008 1849 WT TSE RSS
3471 1740 MT 3485 1740 LS
3905 1740 MT 3919 1740 LS
4339 1740 MT 4353 1740 LS
4772 1740 MT 4786 1740 LS
5206 1740 MT 5220 1740 LS
5640 1740 MT 5654 1740 LS
6074 1740 MT 6088 1740 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(14610000) 3059 1810 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) 3008 1993 WT TSE RSS
3471 1884 MT 3485 1884 LS
3905 1884 MT 3919 1884 LS
4339 1884 MT 4353 1884 LS
4772 1884 MT 4786 1884 LS
5206 1884 MT 5220 1884 LS
5640 1884 MT 5654 1884 LS
6074 1884 MT 6088 1884 LS
3045 1994 MT 6298 1994 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) 3008 2137 WT TSE RSS
3471 2028 MT 3485 2028 LS
3905 2028 MT 3919 2028 LS
4339 2028 MT 4353 2028 LS
4772 2028 MT 4786 2028 LS
5206 2028 MT 5220 2028 LS
5640 2028 MT 5654 2028 LS
6074 2028 MT 6088 2028 LS
3045 2058 MT 6298 2058 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) 3008 2281 WT TSE RSS
3471 2172 MT 3485 2172 LS
3905 2172 MT 3919 2172 LS
4339 2172 MT 4353 2172 LS
4772 2172 MT 4786 2172 LS
5206 2172 MT 5220 2172 LS
5640 2172 MT 5654 2172 LS
6074 2172 MT 6088 2172 LS
3045 2282 MT 6298 2282 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) 3008 2425 WT TSE RSS
3471 2316 MT 3485 2316 LS
3905 2316 MT 3919 2316 LS
4339 2316 MT 4353 2316 LS
4772 2316 MT 4786 2316 LS
5206 2316 MT 5220 2316 LS
5640 2316 MT 5654 2316 LS
6074 2316 MT 6088 2316 LS
3045 2386 MT 6298 2386 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) 3008 2569 WT TSE RSS
3471 2460 MT 3485 2460 LS
3905 2460 MT 3919 2460 LS
4339 2460 MT 4353 2460 LS
4772 2460 MT 4786 2460 LS
5206 2460 MT 5220 2460 LS
5640 2460 MT 5654 2460 LS
6074 2460 MT 6088 2460 LS
3045 2570 MT 6298 2570 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) 3008 2713 WT TSE RSS
3471 2604 MT 3485 2604 LS
3905 2604 MT 3919 2604 LS
4339 2604 MT 4353 2604 LS
4772 2604 MT 4786 2604 LS
5206 2604 MT 5220 2604 LS
5640 2604 MT 5654 2604 LS
6074 2604 MT 6088 2604 LS
3045 2714 MT 6298 2714 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) 3008 2857 WT TSE RSS
3471 2748 MT 3485 2748 LS
3905 2748 MT 3919 2748 LS
4339 2748 MT 4353 2748 LS
4772 2748 MT 4786 2748 LS
5206 2748 MT 5220 2748 LS
5640 2748 MT 5654 2748 LS
6074 2748 MT 6088 2748 LS
3045 2777 MT 3045 2777 LT 6298 2777 LT ST
3045 2858 MT 3045 2858 LT 6298 2858 LT ST
(14610000) 3059 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) 3008 3001 WT TSE RSS
3471 2892 MT 3485 2892 LS
3905 2892 MT 3919 2892 LS
4339 2892 MT 4353 2892 LS
4772 2892 MT 4786 2892 LS
5206 2892 MT 5220 2892 LS
5640 2892 MT 5654 2892 LS
6074 2892 MT 6088 2892 LS
3045 3002 MT 6298 3002 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) 3008 3145 WT TSE RSS
3471 3036 MT 3485 3036 LS
3905 3036 MT 3919 3036 LS
4339 3036 MT 4353 3036 LS
4772 3036 MT 4786 3036 LS
5206 3036 MT 5220 3036 LS
5640 3036 MT 5654 3036 LS
6074 3036 MT 6088 3036 LS
3045 3066 MT 6298 3066 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) 3008 3289 WT TSE RSS
3471 3180 MT 3485 3180 LS
3905 3180 MT 3919 3180 LS
4339 3180 MT 4353 3180 LS
4772 3180 MT 4786 3180 LS
5206 3180 MT 5220 3180 LS
5640 3180 MT 5654 3180 LS
6074 3180 MT 6088 3180 LS
3045 3209 MT 3045 3209 LT 6298 3209 LT ST
3045 3290 MT 3045 3290 LT 6298 3290 LT ST
(14610000) 3059 3250 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) 3008 3433 WT TSE RSS
3471 3324 MT 3485 3324 LS
3905 3324 MT 3919 3324 LS
4339 3324 MT 4353 3324 LS
4772 3324 MT 4786 3324 LS
5206 3324 MT 5220 3324 LS
5640 3324 MT 5654 3324 LS
6074 3324 MT 6088 3324 LS
3045 3434 MT 6298 3434 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) 3008 3577 WT TSE RSS
3471 3468 MT 3485 3468 LS
3905 3468 MT 3919 3468 LS
4339 3468 MT 4353 3468 LS
4772 3468 MT 4786 3468 LS
5206 3468 MT 5220 3468 LS
5640 3468 MT 5654 3468 LS
6074 3468 MT 6088 3468 LS
3045 3497 MT 3045 3497 LT 6298 3497 LT ST
3045 3578 MT 3045 3578 LT 6298 3578 LT ST
(00000000) 3059 3538 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) 3008 3721 WT TSE RSS
3471 3612 MT 3485 3612 LS
3905 3612 MT 3919 3612 LS
4339 3612 MT 4353 3612 LS
4772 3612 MT 4786 3612 LS
5206 3612 MT 5220 3612 LS
5640 3612 MT 5654 3612 LS
6074 3612 MT 6088 3612 LS
3045 3641 MT 3045 3641 LT 6298 3641 LT ST
3045 3722 MT 3045 3722 LT 6298 3722 LT ST
(0) 3059 3682 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) 3008 3865 WT TSE RSS
3471 3756 MT 3485 3756 LS
3905 3756 MT 3919 3756 LS
4339 3756 MT 4353 3756 LS
4772 3756 MT 4786 3756 LS
5206 3756 MT 5220 3756 LS
5640 3756 MT 5654 3756 LS
6074 3756 MT 6088 3756 LS
3045 3785 MT 3045 3785 LT 6298 3785 LT ST
3045 3866 MT 3045 3866 LT 6298 3866 LT ST
(0) 3059 3826 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) 3008 4009 WT TSE RSS
3471 3900 MT 3485 3900 LS
3905 3900 MT 3919 3900 LS
4339 3900 MT 4353 3900 LS
4772 3900 MT 4786 3900 LS
5206 3900 MT 5220 3900 LS
5640 3900 MT 5654 3900 LS
6074 3900 MT 6088 3900 LS
3045 3929 MT 3045 3929 LT 6298 3929 LT ST
3045 4010 MT 3045 4010 LT 6298 4010 LT ST
(0) 3059 3970 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) 3008 4153 WT TSE RSS
3471 4044 MT 3485 4044 LS
3905 4044 MT 3919 4044 LS
4339 4044 MT 4353 4044 LS
4772 4044 MT 4786 4044 LS
5206 4044 MT 5220 4044 LS
5640 4044 MT 5654 4044 LS
6074 4044 MT 6088 4044 LS
3045 4154 MT 6298 4154 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) 3008 4297 WT TSE RSS
3471 4188 MT 3485 4188 LS
3905 4188 MT 3919 4188 LS
4339 4188 MT 4353 4188 LS
4772 4188 MT 4786 4188 LS
5206 4188 MT 5220 4188 LS
5640 4188 MT 5654 4188 LS
6074 4188 MT 6088 4188 LS
3045 4217 MT 3045 4217 LT 6298 4217 LT ST
3045 4298 MT 3045 4298 LT 6298 4298 LT ST
(0) 3059 4258 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) 3008 4441 WT TSE RSS
3471 4332 MT 3485 4332 LS
3905 4332 MT 3919 4332 LS
4339 4332 MT 4353 4332 LS
4772 4332 MT 4786 4332 LS
5206 4332 MT 5220 4332 LS
5640 4332 MT 5654 4332 LS
6074 4332 MT 6088 4332 LS
3045 4361 MT 3045 4361 LT 6298 4361 LT ST
3045 4442 MT 3045 4442 LT 6298 4442 LT ST
(01) 3059 4402 WT pop 0 originOffset 37 add RSS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 00:23:51 EDT 2004   Row: 3 Page: 5) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 6 6
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3045 def/REdge 5699 def/LabelWidth 3008 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(00) 3059 370 WT pop 0 originOffset 37 add RSS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(03) 3059 514 WT pop 0 originOffset 37 add RSS
3045 698 MT 6298 698 LS
3045 842 MT 6298 842 LS
3045 986 MT 6298 986 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(0) 3059 1090 WT pop 0 originOffset 37 add RSS
3045 1274 MT 6298 1274 LS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(0) 3059 1378 WT pop 0 originOffset 37 add RSS
3045 1481 MT 3045 1481 LT 6298 1481 LT ST
3045 1562 MT 3045 1562 LT 6298 1562 LT ST
(0) 3059 1522 WT pop 0 originOffset 37 add RSS
3045 1706 MT 6298 1706 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(0) 3059 1810 WT pop 0 originOffset 37 add RSS
3045 1994 MT 6298 1994 LS
3045 2098 MT 6298 2098 LS
3045 2201 MT 3045 2201 LT 6298 2201 LT ST
3045 2282 MT 3045 2282 LT 6298 2282 LT ST
(00000000) 3059 2242 WT pop 0 originOffset 37 add RSS
3045 2345 MT 3045 2345 LT 6298 2345 LT ST
3045 2426 MT 3045 2426 LT 6298 2426 LT ST
(1800) 3059 2386 WT pop 0 originOffset 37 add RSS
3045 2489 MT 3045 2489 LT 3254 2489 LT 3261 2530 LT ST
3045 2570 MT 3045 2570 LT 3254 2570 LT 3261 2530 LT ST
(4) 3059 2530 WT pop 0 originOffset 37 add RSS
3261 2530 MT 3261 2530 LT 3268 2489 LT 3688 2489 LT 3695 2530 LT ST
3261 2530 MT 3261 2530 LT 3268 2570 LT 3688 2570 LT 3695 2530 LT ST
(5) 3275 2530 WT pop 0 originOffset 37 add RSS
3695 2530 MT 3695 2530 LT 3702 2489 LT 4122 2489 LT 4129 2530 LT ST
3695 2530 MT 3695 2530 LT 3702 2570 LT 4122 2570 LT 4129 2530 LT ST
(6) 3709 2530 WT pop 0 originOffset 37 add RSS
4129 2530 MT 4129 2530 LT 4136 2489 LT 4556 2489 LT 4563 2530 LT ST
4129 2530 MT 4129 2530 LT 4136 2570 LT 4556 2570 LT 4563 2530 LT ST
(7) 4143 2530 WT pop 0 originOffset 37 add RSS
4563 2530 MT 4563 2530 LT 4570 2489 LT 4989 2489 LT 4996 2530 LT ST
4563 2530 MT 4563 2530 LT 4570 2570 LT 4989 2570 LT 4996 2530 LT ST
(0) 4577 2530 WT pop 0 originOffset 37 add RSS
4996 2530 MT 4996 2530 LT 5003 2489 LT 5423 2489 LT 5430 2530 LT ST
4996 2530 MT 4996 2530 LT 5003 2570 LT 5423 2570 LT 5430 2530 LT ST
(1) 5010 2530 WT pop 0 originOffset 37 add RSS
5430 2530 MT 5430 2530 LT 5437 2489 LT 5857 2489 LT 5864 2530 LT ST
5430 2530 MT 5430 2530 LT 5437 2570 LT 5857 2570 LT 5864 2530 LT ST
(2) 5444 2530 WT pop 0 originOffset 37 add RSS
5864 2530 MT 5864 2530 LT 5871 2489 LT 6298 2489 LT ST
5864 2530 MT 5864 2530 LT 5871 2570 LT 6298 2570 LT ST
(3) 5878 2530 WT pop 0 originOffset 37 add RSS
3045 2633 MT 3045 2633 LT 3254 2633 LT 3261 2674 LT ST
3045 2714 MT 3045 2714 LT 3254 2714 LT 3261 2674 LT ST
(3) 3059 2674 WT pop 0 originOffset 37 add RSS
3261 2674 MT 3261 2674 LT 3268 2633 LT 3688 2633 LT 3695 2674 LT ST
3261 2674 MT 3261 2674 LT 3268 2714 LT 3688 2714 LT 3695 2674 LT ST
(4) 3275 2674 WT pop 0 originOffset 37 add RSS
3695 2674 MT 3695 2674 LT 3702 2633 LT 4122 2633 LT 4129 2674 LT ST
3695 2674 MT 3695 2674 LT 3702 2714 LT 4122 2714 LT 4129 2674 LT ST
(5) 3709 2674 WT pop 0 originOffset 37 add RSS
4129 2674 MT 4129 2674 LT 4136 2633 LT 4556 2633 LT 4563 2674 LT ST
4129 2674 MT 4129 2674 LT 4136 2714 LT 4556 2714 LT 4563 2674 LT ST
(6) 4143 2674 WT pop 0 originOffset 37 add RSS
4563 2674 MT 4563 2674 LT 4570 2633 LT 4989 2633 LT 4996 2674 LT ST
4563 2674 MT 4563 2674 LT 4570 2714 LT 4989 2714 LT 4996 2674 LT ST
(7) 4577 2674 WT pop 0 originOffset 37 add RSS
4996 2674 MT 4996 2674 LT 5003 2633 LT 5423 2633 LT 5430 2674 LT ST
4996 2674 MT 4996 2674 LT 5003 2714 LT 5423 2714 LT 5430 2674 LT ST
(0) 5010 2674 WT pop 0 originOffset 37 add RSS
5430 2674 MT 5430 2674 LT 5437 2633 LT 5857 2633 LT 5864 2674 LT ST
5430 2674 MT 5430 2674 LT 5437 2714 LT 5857 2714 LT 5864 2674 LT ST
(1) 5444 2674 WT pop 0 originOffset 37 add RSS
5864 2674 MT 5864 2674 LT 5871 2633 LT 6298 2633 LT ST
5864 2674 MT 5864 2674 LT 5871 2714 LT 6298 2714 LT ST
(2) 5878 2674 WT pop 0 originOffset 37 add RSS
3045 2858 MT 6298 2858 LS
3045 2921 MT 3045 2921 LT 6298 2921 LT ST
3045 3002 MT 3045 3002 LT 6298 3002 LT ST
(14610000) 3059 2962 WT pop 0 originOffset 37 add RSS
3045 3065 MT 3045 3065 LT 6298 3065 LT ST
3045 3146 MT 3045 3146 LT 6298 3146 LT ST
(03) 3059 3106 WT pop 0 originOffset 37 add RSS
3045 3290 MT 6298 3290 LS
% draw timeline
3088 4533 MT 3088 4570 LS
3132 4533 MT 3132 4570 LS
3175 4533 MT 3175 4570 LS
3218 4533 MT 3218 4570 LS
3262 4533 MT 3262 4570 LS
3305 4533 MT 3305 4570 LS
3349 4533 MT 3349 4570 LS
3392 4533 MT 3392 4570 LS
3435 4533 MT 3435 4570 LS
3521 4533 MT 3521 4570 LS
3565 4533 MT 3565 4570 LS
3608 4533 MT 3608 4570 LS
3651 4533 MT 3651 4570 LS
3695 4533 MT 3695 4570 LS
3738 4533 MT 3738 4570 LS
3782 4533 MT 3782 4570 LS
3825 4533 MT 3825 4570 LS
3868 4533 MT 3868 4570 LS
3478 4506 MT 3478 4570 LS
(160) 3478 4649 WT TS RSS
3955 4533 MT 3955 4570 LS
3999 4533 MT 3999 4570 LS
4042 4533 MT 4042 4570 LS
4085 4533 MT 4085 4570 LS
4129 4533 MT 4129 4570 LS
4172 4533 MT 4172 4570 LS
4216 4533 MT 4216 4570 LS
4259 4533 MT 4259 4570 LS
4302 4533 MT 4302 4570 LS
3912 4506 MT 3912 4570 LS
4389 4533 MT 4389 4570 LS
4433 4533 MT 4433 4570 LS
4476 4533 MT 4476 4570 LS
4519 4533 MT 4519 4570 LS
4563 4533 MT 4563 4570 LS
4606 4533 MT 4606 4570 LS
4650 4533 MT 4650 4570 LS
4693 4533 MT 4693 4570 LS
4736 4533 MT 4736 4570 LS
4346 4506 MT 4346 4570 LS
(180) 4346 4649 WT TS RSS
4822 4533 MT 4822 4570 LS
4866 4533 MT 4866 4570 LS
4909 4533 MT 4909 4570 LS
4952 4533 MT 4952 4570 LS
4996 4533 MT 4996 4570 LS
5039 4533 MT 5039 4570 LS
5083 4533 MT 5083 4570 LS
5126 4533 MT 5126 4570 LS
5169 4533 MT 5169 4570 LS
4779 4506 MT 4779 4570 LS
5256 4533 MT 5256 4570 LS
5300 4533 MT 5300 4570 LS
5343 4533 MT 5343 4570 LS
5386 4533 MT 5386 4570 LS
5430 4533 MT 5430 4570 LS
5473 4533 MT 5473 4570 LS
5517 4533 MT 5517 4570 LS
5560 4533 MT 5560 4570 LS
5603 4533 MT 5603 4570 LS
5213 4506 MT 5213 4570 LS
(200) 5213 4649 WT TS RSS
5690 4533 MT 5690 4570 LS
5734 4533 MT 5734 4570 LS
5777 4533 MT 5777 4570 LS
5820 4533 MT 5820 4570 LS
5864 4533 MT 5864 4570 LS
5907 4533 MT 5907 4570 LS
5951 4533 MT 5951 4570 LS
5994 4533 MT 5994 4570 LS
6037 4533 MT 6037 4570 LS
5647 4506 MT 5647 4570 LS
6124 4533 MT 6124 4570 LS
6168 4533 MT 6168 4570 LS
6211 4533 MT 6211 4570 LS
6254 4533 MT 6254 4570 LS
6298 4533 MT 6298 4570 LS
6341 4533 MT 6341 4570 LS
6385 4533 MT 6385 4570 LS
6428 4533 MT 6428 4570 LS
6471 4533 MT 6471 4570 LS
6081 4506 MT 6081 4570 LS
(220) 6081 4649 WT TS RSS
% draw grid
3478 300 MT 3478 4506 LS
3912 300 MT 3912 4506 LS
4346 300 MT 4346 4506 LS
4779 300 MT 4779 4506 LS
5213 300 MT 5213 4506 LS
5647 300 MT 5647 4506 LS
6081 300 MT 6081 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) 3008 409 WT TSE RSS
3471 300 MT 3485 300 LS
3905 300 MT 3919 300 LS
4339 300 MT 4353 300 LS
4772 300 MT 4786 300 LS
5206 300 MT 5220 300 LS
5640 300 MT 5654 300 LS
6074 300 MT 6088 300 LS
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(00) 3059 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) 3008 553 WT TSE RSS
3471 444 MT 3485 444 LS
3905 444 MT 3919 444 LS
4339 444 MT 4353 444 LS
4772 444 MT 4786 444 LS
5206 444 MT 5220 444 LS
5640 444 MT 5654 444 LS
6074 444 MT 6088 444 LS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(03) 3059 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) 3008 697 WT TSE RSS
3471 588 MT 3485 588 LS
3905 588 MT 3919 588 LS
4339 588 MT 4353 588 LS
4772 588 MT 4786 588 LS
5206 588 MT 5220 588 LS
5640 588 MT 5654 588 LS
6074 588 MT 6088 588 LS
3045 698 MT 6298 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) 3008 841 WT TSE RSS
3471 732 MT 3485 732 LS
3905 732 MT 3919 732 LS
4339 732 MT 4353 732 LS
4772 732 MT 4786 732 LS
5206 732 MT 5220 732 LS
5640 732 MT 5654 732 LS
6074 732 MT 6088 732 LS
3045 842 MT 6298 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) 3008 985 WT TSE RSS
3471 876 MT 3485 876 LS
3905 876 MT 3919 876 LS
4339 876 MT 4353 876 LS
4772 876 MT 4786 876 LS
5206 876 MT 5220 876 LS
5640 876 MT 5654 876 LS
6074 876 MT 6088 876 LS
3045 986 MT 6298 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) 3008 1129 WT TSE RSS
3471 1020 MT 3485 1020 LS
3905 1020 MT 3919 1020 LS
4339 1020 MT 4353 1020 LS
4772 1020 MT 4786 1020 LS
5206 1020 MT 5220 1020 LS
5640 1020 MT 5654 1020 LS
6074 1020 MT 6088 1020 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(0) 3059 1090 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) 3008 1273 WT TSE RSS
3471 1164 MT 3485 1164 LS
3905 1164 MT 3919 1164 LS
4339 1164 MT 4353 1164 LS
4772 1164 MT 4786 1164 LS
5206 1164 MT 5220 1164 LS
5640 1164 MT 5654 1164 LS
6074 1164 MT 6088 1164 LS
3045 1274 MT 6298 1274 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) 3008 1417 WT TSE RSS
3471 1308 MT 3485 1308 LS
3905 1308 MT 3919 1308 LS
4339 1308 MT 4353 1308 LS
4772 1308 MT 4786 1308 LS
5206 1308 MT 5220 1308 LS
5640 1308 MT 5654 1308 LS
6074 1308 MT 6088 1308 LS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(0) 3059 1378 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) 3008 1561 WT TSE RSS
3471 1452 MT 3485 1452 LS
3905 1452 MT 3919 1452 LS
4339 1452 MT 4353 1452 LS
4772 1452 MT 4786 1452 LS
5206 1452 MT 5220 1452 LS
5640 1452 MT 5654 1452 LS
6074 1452 MT 6088 1452 LS
3045 1481 MT 3045 1481 LT 6298 1481 LT ST
3045 1562 MT 3045 1562 LT 6298 1562 LT ST
(0) 3059 1522 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) 3008 1705 WT TSE RSS
3471 1596 MT 3485 1596 LS
3905 1596 MT 3919 1596 LS
4339 1596 MT 4353 1596 LS
4772 1596 MT 4786 1596 LS
5206 1596 MT 5220 1596 LS
5640 1596 MT 5654 1596 LS
6074 1596 MT 6088 1596 LS
3045 1706 MT 6298 1706 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) 3008 1849 WT TSE RSS
3471 1740 MT 3485 1740 LS
3905 1740 MT 3919 1740 LS
4339 1740 MT 4353 1740 LS
4772 1740 MT 4786 1740 LS
5206 1740 MT 5220 1740 LS
5640 1740 MT 5654 1740 LS
6074 1740 MT 6088 1740 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(0) 3059 1810 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) 3008 1993 WT TSE RSS
3471 1884 MT 3485 1884 LS
3905 1884 MT 3919 1884 LS
4339 1884 MT 4353 1884 LS
4772 1884 MT 4786 1884 LS
5206 1884 MT 5220 1884 LS
5640 1884 MT 5654 1884 LS
6074 1884 MT 6088 1884 LS
3045 1994 MT 6298 1994 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) 3008 2137 WT TSE RSS
3471 2028 MT 3485 2028 LS
3905 2028 MT 3919 2028 LS
4339 2028 MT 4353 2028 LS
4772 2028 MT 4786 2028 LS
5206 2028 MT 5220 2028 LS
5640 2028 MT 5654 2028 LS
6074 2028 MT 6088 2028 LS
3045 2098 MT 6298 2098 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) 3008 2281 WT TSE RSS
3471 2172 MT 3485 2172 LS
3905 2172 MT 3919 2172 LS
4339 2172 MT 4353 2172 LS
4772 2172 MT 4786 2172 LS
5206 2172 MT 5220 2172 LS
5640 2172 MT 5654 2172 LS
6074 2172 MT 6088 2172 LS
3045 2201 MT 3045 2201 LT 6298 2201 LT ST
3045 2282 MT 3045 2282 LT 6298 2282 LT ST
(00000000) 3059 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) 3008 2425 WT TSE RSS
3471 2316 MT 3485 2316 LS
3905 2316 MT 3919 2316 LS
4339 2316 MT 4353 2316 LS
4772 2316 MT 4786 2316 LS
5206 2316 MT 5220 2316 LS
5640 2316 MT 5654 2316 LS
6074 2316 MT 6088 2316 LS
3045 2345 MT 3045 2345 LT 6298 2345 LT ST
3045 2426 MT 3045 2426 LT 6298 2426 LT ST
(1800) 3059 2386 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) 3008 2569 WT TSE RSS
3471 2460 MT 3485 2460 LS
3905 2460 MT 3919 2460 LS
4339 2460 MT 4353 2460 LS
4772 2460 MT 4786 2460 LS
5206 2460 MT 5220 2460 LS
5640 2460 MT 5654 2460 LS
6074 2460 MT 6088 2460 LS
3045 2489 MT 3045 2489 LT 3254 2489 LT 3261 2530 LT ST
3045 2570 MT 3045 2570 LT 3254 2570 LT 3261 2530 LT ST
(4) 3059 2530 WT pop 0 originOffset 37 add RSS
3261 2530 MT 3261 2530 LT 3268 2489 LT 3688 2489 LT 3695 2530 LT ST
3261 2530 MT 3261 2530 LT 3268 2570 LT 3688 2570 LT 3695 2530 LT ST
(5) 3275 2530 WT pop 0 originOffset 37 add RSS
3695 2530 MT 3695 2530 LT 3702 2489 LT 4122 2489 LT 4129 2530 LT ST
3695 2530 MT 3695 2530 LT 3702 2570 LT 4122 2570 LT 4129 2530 LT ST
(6) 3709 2530 WT pop 0 originOffset 37 add RSS
4129 2530 MT 4129 2530 LT 4136 2489 LT 4556 2489 LT 4563 2530 LT ST
4129 2530 MT 4129 2530 LT 4136 2570 LT 4556 2570 LT 4563 2530 LT ST
(7) 4143 2530 WT pop 0 originOffset 37 add RSS
4563 2530 MT 4563 2530 LT 4570 2489 LT 4989 2489 LT 4996 2530 LT ST
4563 2530 MT 4563 2530 LT 4570 2570 LT 4989 2570 LT 4996 2530 LT ST
(0) 4577 2530 WT pop 0 originOffset 37 add RSS
4996 2530 MT 4996 2530 LT 5003 2489 LT 5423 2489 LT 5430 2530 LT ST
4996 2530 MT 4996 2530 LT 5003 2570 LT 5423 2570 LT 5430 2530 LT ST
(1) 5010 2530 WT pop 0 originOffset 37 add RSS
5430 2530 MT 5430 2530 LT 5437 2489 LT 5857 2489 LT 5864 2530 LT ST
5430 2530 MT 5430 2530 LT 5437 2570 LT 5857 2570 LT 5864 2530 LT ST
(2) 5444 2530 WT pop 0 originOffset 37 add RSS
5864 2530 MT 5864 2530 LT 5871 2489 LT 6298 2489 LT ST
5864 2530 MT 5864 2530 LT 5871 2570 LT 6298 2570 LT ST
(3) 5878 2530 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) 3008 2713 WT TSE RSS
3471 2604 MT 3485 2604 LS
3905 2604 MT 3919 2604 LS
4339 2604 MT 4353 2604 LS
4772 2604 MT 4786 2604 LS
5206 2604 MT 5220 2604 LS
5640 2604 MT 5654 2604 LS
6074 2604 MT 6088 2604 LS
3045 2633 MT 3045 2633 LT 3254 2633 LT 3261 2674 LT ST
3045 2714 MT 3045 2714 LT 3254 2714 LT 3261 2674 LT ST
(3) 3059 2674 WT pop 0 originOffset 37 add RSS
3261 2674 MT 3261 2674 LT 3268 2633 LT 3688 2633 LT 3695 2674 LT ST
3261 2674 MT 3261 2674 LT 3268 2714 LT 3688 2714 LT 3695 2674 LT ST
(4) 3275 2674 WT pop 0 originOffset 37 add RSS
3695 2674 MT 3695 2674 LT 3702 2633 LT 4122 2633 LT 4129 2674 LT ST
3695 2674 MT 3695 2674 LT 3702 2714 LT 4122 2714 LT 4129 2674 LT ST
(5) 3709 2674 WT pop 0 originOffset 37 add RSS
4129 2674 MT 4129 2674 LT 4136 2633 LT 4556 2633 LT 4563 2674 LT ST
4129 2674 MT 4129 2674 LT 4136 2714 LT 4556 2714 LT 4563 2674 LT ST
(6) 4143 2674 WT pop 0 originOffset 37 add RSS
4563 2674 MT 4563 2674 LT 4570 2633 LT 4989 2633 LT 4996 2674 LT ST
4563 2674 MT 4563 2674 LT 4570 2714 LT 4989 2714 LT 4996 2674 LT ST
(7) 4577 2674 WT pop 0 originOffset 37 add RSS
4996 2674 MT 4996 2674 LT 5003 2633 LT 5423 2633 LT 5430 2674 LT ST
4996 2674 MT 4996 2674 LT 5003 2714 LT 5423 2714 LT 5430 2674 LT ST
(0) 5010 2674 WT pop 0 originOffset 37 add RSS
5430 2674 MT 5430 2674 LT 5437 2633 LT 5857 2633 LT 5864 2674 LT ST
5430 2674 MT 5430 2674 LT 5437 2714 LT 5857 2714 LT 5864 2674 LT ST
(1) 5444 2674 WT pop 0 originOffset 37 add RSS
5864 2674 MT 5864 2674 LT 5871 2633 LT 6298 2633 LT ST
5864 2674 MT 5864 2674 LT 5871 2714 LT 6298 2714 LT ST
(2) 5878 2674 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) 3008 2857 WT TSE RSS
3471 2748 MT 3485 2748 LS
3905 2748 MT 3919 2748 LS
4339 2748 MT 4353 2748 LS
4772 2748 MT 4786 2748 LS
5206 2748 MT 5220 2748 LS
5640 2748 MT 5654 2748 LS
6074 2748 MT 6088 2748 LS
3045 2858 MT 6298 2858 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) 3008 3001 WT TSE RSS
3471 2892 MT 3485 2892 LS
3905 2892 MT 3919 2892 LS
4339 2892 MT 4353 2892 LS
4772 2892 MT 4786 2892 LS
5206 2892 MT 5220 2892 LS
5640 2892 MT 5654 2892 LS
6074 2892 MT 6088 2892 LS
3045 2921 MT 3045 2921 LT 6298 2921 LT ST
3045 3002 MT 3045 3002 LT 6298 3002 LT ST
(14610000) 3059 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) 3008 3145 WT TSE RSS
3471 3036 MT 3485 3036 LS
3905 3036 MT 3919 3036 LS
4339 3036 MT 4353 3036 LS
4772 3036 MT 4786 3036 LS
5206 3036 MT 5220 3036 LS
5640 3036 MT 5654 3036 LS
6074 3036 MT 6088 3036 LS
3045 3065 MT 3045 3065 LT 6298 3065 LT ST
3045 3146 MT 3045 3146 LT 6298 3146 LT ST
(03) 3059 3106 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) 3008 3289 WT TSE RSS
3471 3180 MT 3485 3180 LS
3905 3180 MT 3919 3180 LS
4339 3180 MT 4353 3180 LS
4772 3180 MT 4786 3180 LS
5206 3180 MT 5220 3180 LS
5640 3180 MT 5654 3180 LS
6074 3180 MT 6088 3180 LS
3045 3290 MT 6298 3290 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 00:23:51 EDT 2004   Row: 3 Page: 6) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 7 7
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3045 def/REdge 5699 def/LabelWidth 3008 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(4) 3059 370 WT pop 0 originOffset 37 add RSS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(00610000) 3059 514 WT pop 0 originOffset 37 add RSS
3045 617 MT 3045 617 LT 6298 617 LT ST
3045 698 MT 3045 698 LT 6298 698 LT ST
(0) 3059 658 WT pop 0 originOffset 37 add RSS
3045 842 MT 6298 842 LS
3045 986 MT 3045 906 LS
3045 906 MT 3261 906 LS
3261 906 MT 3261 986 LS
3261 986 MT 3478 986 LS
3478 986 MT 3478 906 LS
3478 906 MT 3695 906 LS
3695 906 MT 3695 986 LS
3695 986 MT 3912 986 LS
3912 986 MT 3912 906 LS
3912 906 MT 4129 906 LS
4129 906 MT 4129 986 LS
4129 986 MT 4346 986 LS
4346 986 MT 4346 906 LS
4346 906 MT 4563 906 LS
4563 906 MT 4563 986 LS
4563 986 MT 4779 986 LS
4779 986 MT 4779 906 LS
4779 906 MT 4996 906 LS
4996 906 MT 4996 986 LS
4996 986 MT 5213 986 LS
5213 986 MT 5213 906 LS
5213 906 MT 5430 906 LS
5430 906 MT 5430 986 LS
5430 986 MT 5647 986 LS
5647 986 MT 5647 906 LS
5647 906 MT 5864 906 LS
5864 906 MT 5864 986 LS
5864 986 MT 6081 986 LS
6081 986 MT 6081 906 LS
6081 906 MT 6298 906 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(3) 3059 1090 WT pop 0 originOffset 37 add RSS
3045 1193 MT 3045 1193 LT 6298 1193 LT ST
3045 1274 MT 3045 1274 LT 6298 1274 LT ST
(00) 3059 1234 WT pop 0 originOffset 37 add RSS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(00) 3059 1378 WT pop 0 originOffset 37 add RSS
3045 1522 MT 6298 1522 LS
3045 1706 MT 6298 1706 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(14610000) 3059 1810 WT pop 0 originOffset 37 add RSS
3045 1994 MT 6298 1994 LS
3045 2058 MT 6298 2058 LS
3045 2282 MT 6298 2282 LS
3045 2386 MT 6298 2386 LS
3045 2570 MT 6298 2570 LS
3045 2714 MT 6298 2714 LS
3045 2777 MT 3045 2777 LT 6298 2777 LT ST
3045 2858 MT 3045 2858 LT 6298 2858 LT ST
(14610000) 3059 2818 WT pop 0 originOffset 37 add RSS
3045 3002 MT 6298 3002 LS
3045 3066 MT 6298 3066 LS
3045 3209 MT 3045 3209 LT 6298 3209 LT ST
3045 3290 MT 3045 3290 LT 6298 3290 LT ST
(14610000) 3059 3250 WT pop 0 originOffset 37 add RSS
3045 3434 MT 6298 3434 LS
3045 3497 MT 3045 3497 LT 6298 3497 LT ST
3045 3578 MT 3045 3578 LT 6298 3578 LT ST
(00000000) 3059 3538 WT pop 0 originOffset 37 add RSS
3045 3641 MT 3045 3641 LT 6298 3641 LT ST
3045 3722 MT 3045 3722 LT 6298 3722 LT ST
(0) 3059 3682 WT pop 0 originOffset 37 add RSS
3045 3785 MT 3045 3785 LT 6298 3785 LT ST
3045 3866 MT 3045 3866 LT 6298 3866 LT ST
(0) 3059 3826 WT pop 0 originOffset 37 add RSS
3045 3929 MT 3045 3929 LT 6298 3929 LT ST
3045 4010 MT 3045 4010 LT 6298 4010 LT ST
(0) 3059 3970 WT pop 0 originOffset 37 add RSS
3045 4154 MT 6298 4154 LS
3045 4217 MT 3045 4217 LT 6298 4217 LT ST
3045 4298 MT 3045 4298 LT 6298 4298 LT ST
(0) 3059 4258 WT pop 0 originOffset 37 add RSS
3045 4361 MT 3045 4361 LT 6298 4361 LT ST
3045 4442 MT 3045 4442 LT 6298 4442 LT ST
(01) 3059 4402 WT pop 0 originOffset 37 add RSS
% draw timeline
3088 4533 MT 3088 4570 LS
3132 4533 MT 3132 4570 LS
3175 4533 MT 3175 4570 LS
3218 4533 MT 3218 4570 LS
3304 4533 MT 3304 4570 LS
3348 4533 MT 3348 4570 LS
3391 4533 MT 3391 4570 LS
3434 4533 MT 3434 4570 LS
3478 4533 MT 3478 4570 LS
3521 4533 MT 3521 4570 LS
3565 4533 MT 3565 4570 LS
3608 4533 MT 3608 4570 LS
3651 4533 MT 3651 4570 LS
3261 4506 MT 3261 4570 LS
3738 4533 MT 3738 4570 LS
3782 4533 MT 3782 4570 LS
3825 4533 MT 3825 4570 LS
3868 4533 MT 3868 4570 LS
3912 4533 MT 3912 4570 LS
3955 4533 MT 3955 4570 LS
3999 4533 MT 3999 4570 LS
4042 4533 MT 4042 4570 LS
4085 4533 MT 4085 4570 LS
3695 4506 MT 3695 4570 LS
(240) 3695 4649 WT TS RSS
4172 4533 MT 4172 4570 LS
4216 4533 MT 4216 4570 LS
4259 4533 MT 4259 4570 LS
4302 4533 MT 4302 4570 LS
4346 4533 MT 4346 4570 LS
4389 4533 MT 4389 4570 LS
4433 4533 MT 4433 4570 LS
4476 4533 MT 4476 4570 LS
4519 4533 MT 4519 4570 LS
4129 4506 MT 4129 4570 LS
4606 4533 MT 4606 4570 LS
4650 4533 MT 4650 4570 LS
4693 4533 MT 4693 4570 LS
4736 4533 MT 4736 4570 LS
4780 4533 MT 4780 4570 LS
4823 4533 MT 4823 4570 LS
4867 4533 MT 4867 4570 LS
4910 4533 MT 4910 4570 LS
4953 4533 MT 4953 4570 LS
4563 4506 MT 4563 4570 LS
(260) 4563 4649 WT TS RSS
5039 4533 MT 5039 4570 LS
5083 4533 MT 5083 4570 LS
5126 4533 MT 5126 4570 LS
5169 4533 MT 5169 4570 LS
5213 4533 MT 5213 4570 LS
5256 4533 MT 5256 4570 LS
5300 4533 MT 5300 4570 LS
5343 4533 MT 5343 4570 LS
5386 4533 MT 5386 4570 LS
4996 4506 MT 4996 4570 LS
5473 4533 MT 5473 4570 LS
5517 4533 MT 5517 4570 LS
5560 4533 MT 5560 4570 LS
5603 4533 MT 5603 4570 LS
5647 4533 MT 5647 4570 LS
5690 4533 MT 5690 4570 LS
5734 4533 MT 5734 4570 LS
5777 4533 MT 5777 4570 LS
5820 4533 MT 5820 4570 LS
5430 4506 MT 5430 4570 LS
(280) 5430 4649 WT TS RSS
5907 4533 MT 5907 4570 LS
5951 4533 MT 5951 4570 LS
5994 4533 MT 5994 4570 LS
6037 4533 MT 6037 4570 LS
6081 4533 MT 6081 4570 LS
6124 4533 MT 6124 4570 LS
6168 4533 MT 6168 4570 LS
6211 4533 MT 6211 4570 LS
6254 4533 MT 6254 4570 LS
5864 4506 MT 5864 4570 LS
6341 4533 MT 6341 4570 LS
6385 4533 MT 6385 4570 LS
6428 4533 MT 6428 4570 LS
6471 4533 MT 6471 4570 LS
6515 4533 MT 6515 4570 LS
6558 4533 MT 6558 4570 LS
6602 4533 MT 6602 4570 LS
6645 4533 MT 6645 4570 LS
6688 4533 MT 6688 4570 LS
6298 4506 MT 6298 4570 LS
(300) 6298 4649 WT TS RSS
% draw grid
3261 300 MT 3261 4506 LS
3695 300 MT 3695 4506 LS
4129 300 MT 4129 4506 LS
4563 300 MT 4563 4506 LS
4996 300 MT 4996 4506 LS
5430 300 MT 5430 4506 LS
5864 300 MT 5864 4506 LS
6298 300 MT 6298 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) 3008 409 WT TSE RSS
3254 300 MT 3268 300 LS
3688 300 MT 3702 300 LS
4122 300 MT 4136 300 LS
4556 300 MT 4570 300 LS
4989 300 MT 5003 300 LS
5423 300 MT 5437 300 LS
5857 300 MT 5871 300 LS
6291 300 MT 6305 300 LS
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(4) 3059 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) 3008 553 WT TSE RSS
3254 444 MT 3268 444 LS
3688 444 MT 3702 444 LS
4122 444 MT 4136 444 LS
4556 444 MT 4570 444 LS
4989 444 MT 5003 444 LS
5423 444 MT 5437 444 LS
5857 444 MT 5871 444 LS
6291 444 MT 6305 444 LS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(00610000) 3059 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) 3008 697 WT TSE RSS
3254 588 MT 3268 588 LS
3688 588 MT 3702 588 LS
4122 588 MT 4136 588 LS
4556 588 MT 4570 588 LS
4989 588 MT 5003 588 LS
5423 588 MT 5437 588 LS
5857 588 MT 5871 588 LS
6291 588 MT 6305 588 LS
3045 617 MT 3045 617 LT 6298 617 LT ST
3045 698 MT 3045 698 LT 6298 698 LT ST
(0) 3059 658 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) 3008 841 WT TSE RSS
3254 732 MT 3268 732 LS
3688 732 MT 3702 732 LS
4122 732 MT 4136 732 LS
4556 732 MT 4570 732 LS
4989 732 MT 5003 732 LS
5423 732 MT 5437 732 LS
5857 732 MT 5871 732 LS
6291 732 MT 6305 732 LS
3045 842 MT 6298 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) 3008 985 WT TSE RSS
3254 876 MT 3268 876 LS
3688 876 MT 3702 876 LS
4122 876 MT 4136 876 LS
4556 876 MT 4570 876 LS
4989 876 MT 5003 876 LS
5423 876 MT 5437 876 LS
5857 876 MT 5871 876 LS
6291 876 MT 6305 876 LS
3045 986 MT 3045 906 LS
3045 906 MT 3261 906 LS
3261 906 MT 3261 986 LS
3261 986 MT 3478 986 LS
3478 986 MT 3478 906 LS
3478 906 MT 3695 906 LS
3695 906 MT 3695 986 LS
3695 986 MT 3912 986 LS
3912 986 MT 3912 906 LS
3912 906 MT 4129 906 LS
4129 906 MT 4129 986 LS
4129 986 MT 4346 986 LS
4346 986 MT 4346 906 LS
4346 906 MT 4563 906 LS
4563 906 MT 4563 986 LS
4563 986 MT 4779 986 LS
4779 986 MT 4779 906 LS
4779 906 MT 4996 906 LS
4996 906 MT 4996 986 LS
4996 986 MT 5213 986 LS
5213 986 MT 5213 906 LS
5213 906 MT 5430 906 LS
5430 906 MT 5430 986 LS
5430 986 MT 5647 986 LS
5647 986 MT 5647 906 LS
5647 906 MT 5864 906 LS
5864 906 MT 5864 986 LS
5864 986 MT 6081 986 LS
6081 986 MT 6081 906 LS
6081 906 MT 6298 906 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) 3008 1129 WT TSE RSS
3254 1020 MT 3268 1020 LS
3688 1020 MT 3702 1020 LS
4122 1020 MT 4136 1020 LS
4556 1020 MT 4570 1020 LS
4989 1020 MT 5003 1020 LS
5423 1020 MT 5437 1020 LS
5857 1020 MT 5871 1020 LS
6291 1020 MT 6305 1020 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(3) 3059 1090 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) 3008 1273 WT TSE RSS
3254 1164 MT 3268 1164 LS
3688 1164 MT 3702 1164 LS
4122 1164 MT 4136 1164 LS
4556 1164 MT 4570 1164 LS
4989 1164 MT 5003 1164 LS
5423 1164 MT 5437 1164 LS
5857 1164 MT 5871 1164 LS
6291 1164 MT 6305 1164 LS
3045 1193 MT 3045 1193 LT 6298 1193 LT ST
3045 1274 MT 3045 1274 LT 6298 1274 LT ST
(00) 3059 1234 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) 3008 1417 WT TSE RSS
3254 1308 MT 3268 1308 LS
3688 1308 MT 3702 1308 LS
4122 1308 MT 4136 1308 LS
4556 1308 MT 4570 1308 LS
4989 1308 MT 5003 1308 LS
5423 1308 MT 5437 1308 LS
5857 1308 MT 5871 1308 LS
6291 1308 MT 6305 1308 LS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(00) 3059 1378 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) 3008 1561 WT TSE RSS
3254 1452 MT 3268 1452 LS
3688 1452 MT 3702 1452 LS
4122 1452 MT 4136 1452 LS
4556 1452 MT 4570 1452 LS
4989 1452 MT 5003 1452 LS
5423 1452 MT 5437 1452 LS
5857 1452 MT 5871 1452 LS
6291 1452 MT 6305 1452 LS
3045 1522 MT 6298 1522 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) 3008 1705 WT TSE RSS
3254 1596 MT 3268 1596 LS
3688 1596 MT 3702 1596 LS
4122 1596 MT 4136 1596 LS
4556 1596 MT 4570 1596 LS
4989 1596 MT 5003 1596 LS
5423 1596 MT 5437 1596 LS
5857 1596 MT 5871 1596 LS
6291 1596 MT 6305 1596 LS
3045 1706 MT 6298 1706 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) 3008 1849 WT TSE RSS
3254 1740 MT 3268 1740 LS
3688 1740 MT 3702 1740 LS
4122 1740 MT 4136 1740 LS
4556 1740 MT 4570 1740 LS
4989 1740 MT 5003 1740 LS
5423 1740 MT 5437 1740 LS
5857 1740 MT 5871 1740 LS
6291 1740 MT 6305 1740 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(14610000) 3059 1810 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) 3008 1993 WT TSE RSS
3254 1884 MT 3268 1884 LS
3688 1884 MT 3702 1884 LS
4122 1884 MT 4136 1884 LS
4556 1884 MT 4570 1884 LS
4989 1884 MT 5003 1884 LS
5423 1884 MT 5437 1884 LS
5857 1884 MT 5871 1884 LS
6291 1884 MT 6305 1884 LS
3045 1994 MT 6298 1994 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) 3008 2137 WT TSE RSS
3254 2028 MT 3268 2028 LS
3688 2028 MT 3702 2028 LS
4122 2028 MT 4136 2028 LS
4556 2028 MT 4570 2028 LS
4989 2028 MT 5003 2028 LS
5423 2028 MT 5437 2028 LS
5857 2028 MT 5871 2028 LS
6291 2028 MT 6305 2028 LS
3045 2058 MT 6298 2058 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) 3008 2281 WT TSE RSS
3254 2172 MT 3268 2172 LS
3688 2172 MT 3702 2172 LS
4122 2172 MT 4136 2172 LS
4556 2172 MT 4570 2172 LS
4989 2172 MT 5003 2172 LS
5423 2172 MT 5437 2172 LS
5857 2172 MT 5871 2172 LS
6291 2172 MT 6305 2172 LS
3045 2282 MT 6298 2282 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) 3008 2425 WT TSE RSS
3254 2316 MT 3268 2316 LS
3688 2316 MT 3702 2316 LS
4122 2316 MT 4136 2316 LS
4556 2316 MT 4570 2316 LS
4989 2316 MT 5003 2316 LS
5423 2316 MT 5437 2316 LS
5857 2316 MT 5871 2316 LS
6291 2316 MT 6305 2316 LS
3045 2386 MT 6298 2386 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) 3008 2569 WT TSE RSS
3254 2460 MT 3268 2460 LS
3688 2460 MT 3702 2460 LS
4122 2460 MT 4136 2460 LS
4556 2460 MT 4570 2460 LS
4989 2460 MT 5003 2460 LS
5423 2460 MT 5437 2460 LS
5857 2460 MT 5871 2460 LS
6291 2460 MT 6305 2460 LS
3045 2570 MT 6298 2570 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) 3008 2713 WT TSE RSS
3254 2604 MT 3268 2604 LS
3688 2604 MT 3702 2604 LS
4122 2604 MT 4136 2604 LS
4556 2604 MT 4570 2604 LS
4989 2604 MT 5003 2604 LS
5423 2604 MT 5437 2604 LS
5857 2604 MT 5871 2604 LS
6291 2604 MT 6305 2604 LS
3045 2714 MT 6298 2714 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) 3008 2857 WT TSE RSS
3254 2748 MT 3268 2748 LS
3688 2748 MT 3702 2748 LS
4122 2748 MT 4136 2748 LS
4556 2748 MT 4570 2748 LS
4989 2748 MT 5003 2748 LS
5423 2748 MT 5437 2748 LS
5857 2748 MT 5871 2748 LS
6291 2748 MT 6305 2748 LS
3045 2777 MT 3045 2777 LT 6298 2777 LT ST
3045 2858 MT 3045 2858 LT 6298 2858 LT ST
(14610000) 3059 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) 3008 3001 WT TSE RSS
3254 2892 MT 3268 2892 LS
3688 2892 MT 3702 2892 LS
4122 2892 MT 4136 2892 LS
4556 2892 MT 4570 2892 LS
4989 2892 MT 5003 2892 LS
5423 2892 MT 5437 2892 LS
5857 2892 MT 5871 2892 LS
6291 2892 MT 6305 2892 LS
3045 3002 MT 6298 3002 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) 3008 3145 WT TSE RSS
3254 3036 MT 3268 3036 LS
3688 3036 MT 3702 3036 LS
4122 3036 MT 4136 3036 LS
4556 3036 MT 4570 3036 LS
4989 3036 MT 5003 3036 LS
5423 3036 MT 5437 3036 LS
5857 3036 MT 5871 3036 LS
6291 3036 MT 6305 3036 LS
3045 3066 MT 6298 3066 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) 3008 3289 WT TSE RSS
3254 3180 MT 3268 3180 LS
3688 3180 MT 3702 3180 LS
4122 3180 MT 4136 3180 LS
4556 3180 MT 4570 3180 LS
4989 3180 MT 5003 3180 LS
5423 3180 MT 5437 3180 LS
5857 3180 MT 5871 3180 LS
6291 3180 MT 6305 3180 LS
3045 3209 MT 3045 3209 LT 6298 3209 LT ST
3045 3290 MT 3045 3290 LT 6298 3290 LT ST
(14610000) 3059 3250 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) 3008 3433 WT TSE RSS
3254 3324 MT 3268 3324 LS
3688 3324 MT 3702 3324 LS
4122 3324 MT 4136 3324 LS
4556 3324 MT 4570 3324 LS
4989 3324 MT 5003 3324 LS
5423 3324 MT 5437 3324 LS
5857 3324 MT 5871 3324 LS
6291 3324 MT 6305 3324 LS
3045 3434 MT 6298 3434 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) 3008 3577 WT TSE RSS
3254 3468 MT 3268 3468 LS
3688 3468 MT 3702 3468 LS
4122 3468 MT 4136 3468 LS
4556 3468 MT 4570 3468 LS
4989 3468 MT 5003 3468 LS
5423 3468 MT 5437 3468 LS
5857 3468 MT 5871 3468 LS
6291 3468 MT 6305 3468 LS
3045 3497 MT 3045 3497 LT 6298 3497 LT ST
3045 3578 MT 3045 3578 LT 6298 3578 LT ST
(00000000) 3059 3538 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) 3008 3721 WT TSE RSS
3254 3612 MT 3268 3612 LS
3688 3612 MT 3702 3612 LS
4122 3612 MT 4136 3612 LS
4556 3612 MT 4570 3612 LS
4989 3612 MT 5003 3612 LS
5423 3612 MT 5437 3612 LS
5857 3612 MT 5871 3612 LS
6291 3612 MT 6305 3612 LS
3045 3641 MT 3045 3641 LT 6298 3641 LT ST
3045 3722 MT 3045 3722 LT 6298 3722 LT ST
(0) 3059 3682 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) 3008 3865 WT TSE RSS
3254 3756 MT 3268 3756 LS
3688 3756 MT 3702 3756 LS
4122 3756 MT 4136 3756 LS
4556 3756 MT 4570 3756 LS
4989 3756 MT 5003 3756 LS
5423 3756 MT 5437 3756 LS
5857 3756 MT 5871 3756 LS
6291 3756 MT 6305 3756 LS
3045 3785 MT 3045 3785 LT 6298 3785 LT ST
3045 3866 MT 3045 3866 LT 6298 3866 LT ST
(0) 3059 3826 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) 3008 4009 WT TSE RSS
3254 3900 MT 3268 3900 LS
3688 3900 MT 3702 3900 LS
4122 3900 MT 4136 3900 LS
4556 3900 MT 4570 3900 LS
4989 3900 MT 5003 3900 LS
5423 3900 MT 5437 3900 LS
5857 3900 MT 5871 3900 LS
6291 3900 MT 6305 3900 LS
3045 3929 MT 3045 3929 LT 6298 3929 LT ST
3045 4010 MT 3045 4010 LT 6298 4010 LT ST
(0) 3059 3970 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) 3008 4153 WT TSE RSS
3254 4044 MT 3268 4044 LS
3688 4044 MT 3702 4044 LS
4122 4044 MT 4136 4044 LS
4556 4044 MT 4570 4044 LS
4989 4044 MT 5003 4044 LS
5423 4044 MT 5437 4044 LS
5857 4044 MT 5871 4044 LS
6291 4044 MT 6305 4044 LS
3045 4154 MT 6298 4154 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) 3008 4297 WT TSE RSS
3254 4188 MT 3268 4188 LS
3688 4188 MT 3702 4188 LS
4122 4188 MT 4136 4188 LS
4556 4188 MT 4570 4188 LS
4989 4188 MT 5003 4188 LS
5423 4188 MT 5437 4188 LS
5857 4188 MT 5871 4188 LS
6291 4188 MT 6305 4188 LS
3045 4217 MT 3045 4217 LT 6298 4217 LT ST
3045 4298 MT 3045 4298 LT 6298 4298 LT ST
(0) 3059 4258 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) 3008 4441 WT TSE RSS
3254 4332 MT 3268 4332 LS
3688 4332 MT 3702 4332 LS
4122 4332 MT 4136 4332 LS
4556 4332 MT 4570 4332 LS
4989 4332 MT 5003 4332 LS
5423 4332 MT 5437 4332 LS
5857 4332 MT 5871 4332 LS
6291 4332 MT 6305 4332 LS
3045 4361 MT 3045 4361 LT 6298 4361 LT ST
3045 4442 MT 3045 4442 LT 6298 4442 LT ST
(01) 3059 4402 WT pop 0 originOffset 37 add RSS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 00:23:51 EDT 2004   Row: 4 Page: 7) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 8 8
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3045 def/REdge 5699 def/LabelWidth 3008 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(00) 3059 370 WT pop 0 originOffset 37 add RSS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(03) 3059 514 WT pop 0 originOffset 37 add RSS
3045 698 MT 6298 698 LS
3045 842 MT 6298 842 LS
3045 986 MT 6298 986 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(0) 3059 1090 WT pop 0 originOffset 37 add RSS
3045 1274 MT 6298 1274 LS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(0) 3059 1378 WT pop 0 originOffset 37 add RSS
3045 1481 MT 3045 1481 LT 6298 1481 LT ST
3045 1562 MT 3045 1562 LT 6298 1562 LT ST
(0) 3059 1522 WT pop 0 originOffset 37 add RSS
3045 1706 MT 6298 1706 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(0) 3059 1810 WT pop 0 originOffset 37 add RSS
3045 1994 MT 6298 1994 LS
3045 2098 MT 6298 2098 LS
3045 2201 MT 3045 2201 LT 6298 2201 LT ST
3045 2282 MT 3045 2282 LT 6298 2282 LT ST
(00000000) 3059 2242 WT pop 0 originOffset 37 add RSS
3045 2345 MT 3045 2345 LT 6298 2345 LT ST
3045 2426 MT 3045 2426 LT 6298 2426 LT ST
(1800) 3059 2386 WT pop 0 originOffset 37 add RSS
3045 2489 MT 3045 2489 LT 3471 2489 LT 3478 2530 LT ST
3045 2570 MT 3045 2570 LT 3471 2570 LT 3478 2530 LT ST
(4) 3059 2530 WT pop 0 originOffset 37 add RSS
3478 2530 MT 3478 2530 LT 3485 2489 LT 3905 2489 LT 3912 2530 LT ST
3478 2530 MT 3478 2530 LT 3485 2570 LT 3905 2570 LT 3912 2530 LT ST
(5) 3492 2530 WT pop 0 originOffset 37 add RSS
3912 2530 MT 3912 2530 LT 3919 2489 LT 4339 2489 LT 4346 2530 LT ST
3912 2530 MT 3912 2530 LT 3919 2570 LT 4339 2570 LT 4346 2530 LT ST
(6) 3926 2530 WT pop 0 originOffset 37 add RSS
4346 2530 MT 4346 2530 LT 4353 2489 LT 4772 2489 LT 4779 2530 LT ST
4346 2530 MT 4346 2530 LT 4353 2570 LT 4772 2570 LT 4779 2530 LT ST
(7) 4360 2530 WT pop 0 originOffset 37 add RSS
4779 2530 MT 4779 2530 LT 4786 2489 LT 5206 2489 LT 5213 2530 LT ST
4779 2530 MT 4779 2530 LT 4786 2570 LT 5206 2570 LT 5213 2530 LT ST
(0) 4793 2530 WT pop 0 originOffset 37 add RSS
5213 2530 MT 5213 2530 LT 5220 2489 LT 5640 2489 LT 5647 2530 LT ST
5213 2530 MT 5213 2530 LT 5220 2570 LT 5640 2570 LT 5647 2530 LT ST
(1) 5227 2530 WT pop 0 originOffset 37 add RSS
5647 2530 MT 5647 2530 LT 5654 2489 LT 6074 2489 LT 6081 2530 LT ST
5647 2530 MT 5647 2530 LT 5654 2570 LT 6074 2570 LT 6081 2530 LT ST
(2) 5661 2530 WT pop 0 originOffset 37 add RSS
6081 2530 MT 6081 2530 LT 6088 2489 LT 6298 2489 LT ST
6081 2530 MT 6081 2530 LT 6088 2570 LT 6298 2570 LT ST
(3) 6095 2530 WT pop 0 originOffset 37 add RSS
3045 2633 MT 3045 2633 LT 3471 2633 LT 3478 2674 LT ST
3045 2714 MT 3045 2714 LT 3471 2714 LT 3478 2674 LT ST
(3) 3059 2674 WT pop 0 originOffset 37 add RSS
3478 2674 MT 3478 2674 LT 3485 2633 LT 3905 2633 LT 3912 2674 LT ST
3478 2674 MT 3478 2674 LT 3485 2714 LT 3905 2714 LT 3912 2674 LT ST
(4) 3492 2674 WT pop 0 originOffset 37 add RSS
3912 2674 MT 3912 2674 LT 3919 2633 LT 4339 2633 LT 4346 2674 LT ST
3912 2674 MT 3912 2674 LT 3919 2714 LT 4339 2714 LT 4346 2674 LT ST
(5) 3926 2674 WT pop 0 originOffset 37 add RSS
4346 2674 MT 4346 2674 LT 4353 2633 LT 4772 2633 LT 4779 2674 LT ST
4346 2674 MT 4346 2674 LT 4353 2714 LT 4772 2714 LT 4779 2674 LT ST
(6) 4360 2674 WT pop 0 originOffset 37 add RSS
4779 2674 MT 4779 2674 LT 4786 2633 LT 5206 2633 LT 5213 2674 LT ST
4779 2674 MT 4779 2674 LT 4786 2714 LT 5206 2714 LT 5213 2674 LT ST
(7) 4793 2674 WT pop 0 originOffset 37 add RSS
5213 2674 MT 5213 2674 LT 5220 2633 LT 5640 2633 LT 5647 2674 LT ST
5213 2674 MT 5213 2674 LT 5220 2714 LT 5640 2714 LT 5647 2674 LT ST
(0) 5227 2674 WT pop 0 originOffset 37 add RSS
5647 2674 MT 5647 2674 LT 5654 2633 LT 6074 2633 LT 6081 2674 LT ST
5647 2674 MT 5647 2674 LT 5654 2714 LT 6074 2714 LT 6081 2674 LT ST
(1) 5661 2674 WT pop 0 originOffset 37 add RSS
6081 2674 MT 6081 2674 LT 6088 2633 LT 6298 2633 LT ST
6081 2674 MT 6081 2674 LT 6088 2714 LT 6298 2714 LT ST
(2) 6095 2674 WT pop 0 originOffset 37 add RSS
3045 2858 MT 6298 2858 LS
3045 2921 MT 3045 2921 LT 6298 2921 LT ST
3045 3002 MT 3045 3002 LT 6298 3002 LT ST
(14610000) 3059 2962 WT pop 0 originOffset 37 add RSS
3045 3065 MT 3045 3065 LT 6298 3065 LT ST
3045 3146 MT 3045 3146 LT 6298 3146 LT ST
(03) 3059 3106 WT pop 0 originOffset 37 add RSS
3045 3290 MT 6298 3290 LS
% draw timeline
3088 4533 MT 3088 4570 LS
3132 4533 MT 3132 4570 LS
3175 4533 MT 3175 4570 LS
3218 4533 MT 3218 4570 LS
3304 4533 MT 3304 4570 LS
3348 4533 MT 3348 4570 LS
3391 4533 MT 3391 4570 LS
3434 4533 MT 3434 4570 LS
3478 4533 MT 3478 4570 LS
3521 4533 MT 3521 4570 LS
3565 4533 MT 3565 4570 LS
3608 4533 MT 3608 4570 LS
3651 4533 MT 3651 4570 LS
3261 4506 MT 3261 4570 LS
3738 4533 MT 3738 4570 LS
3782 4533 MT 3782 4570 LS
3825 4533 MT 3825 4570 LS
3868 4533 MT 3868 4570 LS
3912 4533 MT 3912 4570 LS
3955 4533 MT 3955 4570 LS
3999 4533 MT 3999 4570 LS
4042 4533 MT 4042 4570 LS
4085 4533 MT 4085 4570 LS
3695 4506 MT 3695 4570 LS
(240) 3695 4649 WT TS RSS
4172 4533 MT 4172 4570 LS
4216 4533 MT 4216 4570 LS
4259 4533 MT 4259 4570 LS
4302 4533 MT 4302 4570 LS
4346 4533 MT 4346 4570 LS
4389 4533 MT 4389 4570 LS
4433 4533 MT 4433 4570 LS
4476 4533 MT 4476 4570 LS
4519 4533 MT 4519 4570 LS
4129 4506 MT 4129 4570 LS
4606 4533 MT 4606 4570 LS
4650 4533 MT 4650 4570 LS
4693 4533 MT 4693 4570 LS
4736 4533 MT 4736 4570 LS
4780 4533 MT 4780 4570 LS
4823 4533 MT 4823 4570 LS
4867 4533 MT 4867 4570 LS
4910 4533 MT 4910 4570 LS
4953 4533 MT 4953 4570 LS
4563 4506 MT 4563 4570 LS
(260) 4563 4649 WT TS RSS
5039 4533 MT 5039 4570 LS
5083 4533 MT 5083 4570 LS
5126 4533 MT 5126 4570 LS
5169 4533 MT 5169 4570 LS
5213 4533 MT 5213 4570 LS
5256 4533 MT 5256 4570 LS
5300 4533 MT 5300 4570 LS
5343 4533 MT 5343 4570 LS
5386 4533 MT 5386 4570 LS
4996 4506 MT 4996 4570 LS
5473 4533 MT 5473 4570 LS
5517 4533 MT 5517 4570 LS
5560 4533 MT 5560 4570 LS
5603 4533 MT 5603 4570 LS
5647 4533 MT 5647 4570 LS
5690 4533 MT 5690 4570 LS
5734 4533 MT 5734 4570 LS
5777 4533 MT 5777 4570 LS
5820 4533 MT 5820 4570 LS
5430 4506 MT 5430 4570 LS
(280) 5430 4649 WT TS RSS
5907 4533 MT 5907 4570 LS
5951 4533 MT 5951 4570 LS
5994 4533 MT 5994 4570 LS
6037 4533 MT 6037 4570 LS
6081 4533 MT 6081 4570 LS
6124 4533 MT 6124 4570 LS
6168 4533 MT 6168 4570 LS
6211 4533 MT 6211 4570 LS
6254 4533 MT 6254 4570 LS
5864 4506 MT 5864 4570 LS
6341 4533 MT 6341 4570 LS
6385 4533 MT 6385 4570 LS
6428 4533 MT 6428 4570 LS
6471 4533 MT 6471 4570 LS
6515 4533 MT 6515 4570 LS
6558 4533 MT 6558 4570 LS
6602 4533 MT 6602 4570 LS
6645 4533 MT 6645 4570 LS
6688 4533 MT 6688 4570 LS
6298 4506 MT 6298 4570 LS
(300) 6298 4649 WT TS RSS
% draw grid
3261 300 MT 3261 4506 LS
3695 300 MT 3695 4506 LS
4129 300 MT 4129 4506 LS
4563 300 MT 4563 4506 LS
4996 300 MT 4996 4506 LS
5430 300 MT 5430 4506 LS
5864 300 MT 5864 4506 LS
6298 300 MT 6298 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb) 3008 409 WT TSE RSS
3254 300 MT 3268 300 LS
3688 300 MT 3702 300 LS
4122 300 MT 4136 300 LS
4556 300 MT 4570 300 LS
4989 300 MT 5003 300 LS
5423 300 MT 5437 300 LS
5857 300 MT 5871 300 LS
6291 300 MT 6305 300 LS
3045 329 MT 3045 329 LT 6298 329 LT ST
3045 410 MT 3045 410 LT 6298 410 LT ST
(00) 3059 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw) 3008 553 WT TSE RSS
3254 444 MT 3268 444 LS
3688 444 MT 3702 444 LS
4122 444 MT 4136 444 LS
4556 444 MT 4570 444 LS
4989 444 MT 5003 444 LS
5423 444 MT 5437 444 LS
5857 444 MT 5871 444 LS
6291 444 MT 6305 444 LS
3045 473 MT 3045 473 LT 6298 473 LT ST
3045 554 MT 3045 554 LT 6298 554 LT ST
(03) 3059 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda) 3008 697 WT TSE RSS
3254 588 MT 3268 588 LS
3688 588 MT 3702 588 LS
4122 588 MT 4136 588 LS
4556 588 MT 4570 588 LS
4989 588 MT 5003 588 LS
5423 588 MT 5437 588 LS
5857 588 MT 5871 588 LS
6291 588 MT 6305 588 LS
3045 698 MT 6298 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb) 3008 841 WT TSE RSS
3254 732 MT 3268 732 LS
3688 732 MT 3702 732 LS
4122 732 MT 4136 732 LS
4556 732 MT 4570 732 LS
4989 732 MT 5003 732 LS
5423 732 MT 5437 732 LS
5857 732 MT 5871 732 LS
6291 732 MT 6305 732 LS
3045 842 MT 6298 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe) 3008 985 WT TSE RSS
3254 876 MT 3268 876 LS
3688 876 MT 3702 876 LS
4122 876 MT 4136 876 LS
4556 876 MT 4570 876 LS
4989 876 MT 5003 876 LS
5423 876 MT 5437 876 LS
5857 876 MT 5871 876 LS
6291 876 MT 6305 876 LS
3045 986 MT 6298 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op) 3008 1129 WT TSE RSS
3254 1020 MT 3268 1020 LS
3688 1020 MT 3702 1020 LS
4122 1020 MT 4136 1020 LS
4556 1020 MT 4570 1020 LS
4989 1020 MT 5003 1020 LS
5423 1020 MT 5437 1020 LS
5857 1020 MT 5871 1020 LS
6291 1020 MT 6305 1020 LS
3045 1049 MT 3045 1049 LT 6298 1049 LT ST
3045 1130 MT 3045 1130 LT 6298 1130 LT ST
(0) 3059 1090 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst) 3008 1273 WT TSE RSS
3254 1164 MT 3268 1164 LS
3688 1164 MT 3702 1164 LS
4122 1164 MT 4136 1164 LS
4556 1164 MT 4570 1164 LS
4989 1164 MT 5003 1164 LS
5423 1164 MT 5437 1164 LS
5857 1164 MT 5871 1164 LS
6291 1164 MT 6305 1164 LS
3045 1274 MT 6298 1274 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a) 3008 1417 WT TSE RSS
3254 1308 MT 3268 1308 LS
3688 1308 MT 3702 1308 LS
4122 1308 MT 4136 1308 LS
4556 1308 MT 4570 1308 LS
4989 1308 MT 5003 1308 LS
5423 1308 MT 5437 1308 LS
5857 1308 MT 5871 1308 LS
6291 1308 MT 6305 1308 LS
3045 1337 MT 3045 1337 LT 6298 1337 LT ST
3045 1418 MT 3045 1418 LT 6298 1418 LT ST
(0) 3059 1378 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b) 3008 1561 WT TSE RSS
3254 1452 MT 3268 1452 LS
3688 1452 MT 3702 1452 LS
4122 1452 MT 4136 1452 LS
4556 1452 MT 4570 1452 LS
4989 1452 MT 5003 1452 LS
5423 1452 MT 5437 1452 LS
5857 1452 MT 5871 1452 LS
6291 1452 MT 6305 1452 LS
3045 1481 MT 3045 1481 LT 6298 1481 LT ST
3045 1562 MT 3045 1562 LT 6298 1562 LT ST
(0) 3059 1522 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm) 3008 1705 WT TSE RSS
3254 1596 MT 3268 1596 LS
3688 1596 MT 3702 1596 LS
4122 1596 MT 4136 1596 LS
4556 1596 MT 4570 1596 LS
4989 1596 MT 5003 1596 LS
5423 1596 MT 5437 1596 LS
5857 1596 MT 5871 1596 LS
6291 1596 MT 6305 1596 LS
3045 1706 MT 6298 1706 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op) 3008 1849 WT TSE RSS
3254 1740 MT 3268 1740 LS
3688 1740 MT 3702 1740 LS
4122 1740 MT 4136 1740 LS
4556 1740 MT 4570 1740 LS
4989 1740 MT 5003 1740 LS
5423 1740 MT 5437 1740 LS
5857 1740 MT 5871 1740 LS
6291 1740 MT 6305 1740 LS
3045 1769 MT 3045 1769 LT 6298 1769 LT ST
3045 1850 MT 3045 1850 LT 6298 1850 LT ST
(0) 3059 1810 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall) 3008 1993 WT TSE RSS
3254 1884 MT 3268 1884 LS
3688 1884 MT 3702 1884 LS
4122 1884 MT 4136 1884 LS
4556 1884 MT 4570 1884 LS
4989 1884 MT 5003 1884 LS
5423 1884 MT 5437 1884 LS
5857 1884 MT 5871 1884 LS
6291 1884 MT 6305 1884 LS
3045 1994 MT 6298 1994 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap) 3008 2137 WT TSE RSS
3254 2028 MT 3268 2028 LS
3688 2028 MT 3702 2028 LS
4122 2028 MT 4136 2028 LS
4556 2028 MT 4570 2028 LS
4989 2028 MT 5003 2028 LS
5423 2028 MT 5437 2028 LS
5857 2028 MT 5871 2028 LS
6291 2028 MT 6305 2028 LS
3045 2098 MT 6298 2098 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm) 3008 2281 WT TSE RSS
3254 2172 MT 3268 2172 LS
3688 2172 MT 3702 2172 LS
4122 2172 MT 4136 2172 LS
4556 2172 MT 4570 2172 LS
4989 2172 MT 5003 2172 LS
5423 2172 MT 5437 2172 LS
5857 2172 MT 5871 2172 LS
6291 2172 MT 6305 2172 LS
3045 2201 MT 3045 2201 LT 6298 2201 LT ST
3045 2282 MT 3045 2282 LT 6298 2282 LT ST
(00000000) 3059 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm) 3008 2425 WT TSE RSS
3254 2316 MT 3268 2316 LS
3688 2316 MT 3702 2316 LS
4122 2316 MT 4136 2316 LS
4556 2316 MT 4570 2316 LS
4989 2316 MT 5003 2316 LS
5423 2316 MT 5437 2316 LS
5857 2316 MT 5871 2316 LS
6291 2316 MT 6305 2316 LS
3045 2345 MT 3045 2345 LT 6298 2345 LT ST
3045 2426 MT 3045 2426 LT 6298 2426 LT ST
(1800) 3059 2386 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in) 3008 2569 WT TSE RSS
3254 2460 MT 3268 2460 LS
3688 2460 MT 3702 2460 LS
4122 2460 MT 4136 2460 LS
4556 2460 MT 4570 2460 LS
4989 2460 MT 5003 2460 LS
5423 2460 MT 5437 2460 LS
5857 2460 MT 5871 2460 LS
6291 2460 MT 6305 2460 LS
3045 2489 MT 3045 2489 LT 3471 2489 LT 3478 2530 LT ST
3045 2570 MT 3045 2570 LT 3471 2570 LT 3478 2530 LT ST
(4) 3059 2530 WT pop 0 originOffset 37 add RSS
3478 2530 MT 3478 2530 LT 3485 2489 LT 3905 2489 LT 3912 2530 LT ST
3478 2530 MT 3478 2530 LT 3485 2570 LT 3905 2570 LT 3912 2530 LT ST
(5) 3492 2530 WT pop 0 originOffset 37 add RSS
3912 2530 MT 3912 2530 LT 3919 2489 LT 4339 2489 LT 4346 2530 LT ST
3912 2530 MT 3912 2530 LT 3919 2570 LT 4339 2570 LT 4346 2530 LT ST
(6) 3926 2530 WT pop 0 originOffset 37 add RSS
4346 2530 MT 4346 2530 LT 4353 2489 LT 4772 2489 LT 4779 2530 LT ST
4346 2530 MT 4346 2530 LT 4353 2570 LT 4772 2570 LT 4779 2530 LT ST
(7) 4360 2530 WT pop 0 originOffset 37 add RSS
4779 2530 MT 4779 2530 LT 4786 2489 LT 5206 2489 LT 5213 2530 LT ST
4779 2530 MT 4779 2530 LT 4786 2570 LT 5206 2570 LT 5213 2530 LT ST
(0) 4793 2530 WT pop 0 originOffset 37 add RSS
5213 2530 MT 5213 2530 LT 5220 2489 LT 5640 2489 LT 5647 2530 LT ST
5213 2530 MT 5213 2530 LT 5220 2570 LT 5640 2570 LT 5647 2530 LT ST
(1) 5227 2530 WT pop 0 originOffset 37 add RSS
5647 2530 MT 5647 2530 LT 5654 2489 LT 6074 2489 LT 6081 2530 LT ST
5647 2530 MT 5647 2530 LT 5654 2570 LT 6074 2570 LT 6081 2530 LT ST
(2) 5661 2530 WT pop 0 originOffset 37 add RSS
6081 2530 MT 6081 2530 LT 6088 2489 LT 6298 2489 LT ST
6081 2530 MT 6081 2530 LT 6088 2570 LT 6298 2570 LT ST
(3) 6095 2530 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out) 3008 2713 WT TSE RSS
3254 2604 MT 3268 2604 LS
3688 2604 MT 3702 2604 LS
4122 2604 MT 4136 2604 LS
4556 2604 MT 4570 2604 LS
4989 2604 MT 5003 2604 LS
5423 2604 MT 5437 2604 LS
5857 2604 MT 5871 2604 LS
6291 2604 MT 6305 2604 LS
3045 2633 MT 3045 2633 LT 3471 2633 LT 3478 2674 LT ST
3045 2714 MT 3045 2714 LT 3471 2714 LT 3478 2674 LT ST
(3) 3059 2674 WT pop 0 originOffset 37 add RSS
3478 2674 MT 3478 2674 LT 3485 2633 LT 3905 2633 LT 3912 2674 LT ST
3478 2674 MT 3478 2674 LT 3485 2714 LT 3905 2714 LT 3912 2674 LT ST
(4) 3492 2674 WT pop 0 originOffset 37 add RSS
3912 2674 MT 3912 2674 LT 3919 2633 LT 4339 2633 LT 4346 2674 LT ST
3912 2674 MT 3912 2674 LT 3919 2714 LT 4339 2714 LT 4346 2674 LT ST
(5) 3926 2674 WT pop 0 originOffset 37 add RSS
4346 2674 MT 4346 2674 LT 4353 2633 LT 4772 2633 LT 4779 2674 LT ST
4346 2674 MT 4346 2674 LT 4353 2714 LT 4772 2714 LT 4779 2674 LT ST
(6) 4360 2674 WT pop 0 originOffset 37 add RSS
4779 2674 MT 4779 2674 LT 4786 2633 LT 5206 2633 LT 5213 2674 LT ST
4779 2674 MT 4779 2674 LT 4786 2714 LT 5206 2714 LT 5213 2674 LT ST
(7) 4793 2674 WT pop 0 originOffset 37 add RSS
5213 2674 MT 5213 2674 LT 5220 2633 LT 5640 2633 LT 5647 2674 LT ST
5213 2674 MT 5213 2674 LT 5220 2714 LT 5640 2714 LT 5647 2674 LT ST
(0) 5227 2674 WT pop 0 originOffset 37 add RSS
5647 2674 MT 5647 2674 LT 5654 2633 LT 6074 2633 LT 6081 2674 LT ST
5647 2674 MT 5647 2674 LT 5654 2714 LT 6074 2714 LT 6081 2674 LT ST
(1) 5661 2674 WT pop 0 originOffset 37 add RSS
6081 2674 MT 6081 2674 LT 6088 2633 LT 6298 2633 LT ST
6081 2674 MT 6081 2674 LT 6088 2714 LT 6298 2714 LT ST
(2) 6095 2674 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze) 3008 2857 WT TSE RSS
3254 2748 MT 3268 2748 LS
3688 2748 MT 3702 2748 LS
4122 2748 MT 4136 2748 LS
4556 2748 MT 4570 2748 LS
4989 2748 MT 5003 2748 LS
5423 2748 MT 5437 2748 LS
5857 2748 MT 5871 2748 LS
6291 2748 MT 6305 2748 LS
3045 2858 MT 6298 2858 LS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn) 3008 3001 WT TSE RSS
3254 2892 MT 3268 2892 LS
3688 2892 MT 3702 2892 LS
4122 2892 MT 4136 2892 LS
4556 2892 MT 4570 2892 LS
4989 2892 MT 5003 2892 LS
5423 2892 MT 5437 2892 LS
5857 2892 MT 5871 2892 LS
6291 2892 MT 6305 2892 LS
3045 2921 MT 3045 2921 LT 6298 2921 LT ST
3045 3002 MT 3045 3002 LT 6298 3002 LT ST
(14610000) 3059 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw) 3008 3145 WT TSE RSS
3254 3036 MT 3268 3036 LS
3688 3036 MT 3702 3036 LS
4122 3036 MT 4136 3036 LS
4556 3036 MT 4570 3036 LS
4989 3036 MT 5003 3036 LS
5423 3036 MT 5437 3036 LS
5857 3036 MT 5871 3036 LS
6291 3036 MT 6305 3036 LS
3045 3065 MT 3045 3065 LT 6298 3065 LT ST
3045 3146 MT 3045 3146 LT 6298 3146 LT ST
(03) 3059 3106 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid) 3008 3289 WT TSE RSS
3254 3180 MT 3268 3180 LS
3688 3180 MT 3702 3180 LS
4122 3180 MT 4136 3180 LS
4556 3180 MT 4570 3180 LS
4989 3180 MT 5003 3180 LS
5423 3180 MT 5437 3180 LS
5857 3180 MT 5871 3180 LS
6291 3180 MT 6305 3180 LS
3045 3290 MT 6298 3290 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 00:23:51 EDT 2004   Row: 4 Page: 8) 300 4799 WT TSW RSS
grestore
showpage
%%EOF
