#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed May 16 12:02:38 2018
# Process ID: 30193
# Current directory: /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0_synth_1
# Command line: vivado -log demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0_synth_1/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0, cache-ID = c4eda066f09e1f17.
