# Systola
| A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator |

*iverilog required for MAKE targets*
