INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sinah/Desktop/HW4/divide/divide.srcs/sim_1/new/CORDIC_Linear_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CORDIC_Linear_tb'
