<stg><name>aes_process.1</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="12" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %text_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %text_V_offset)

]]></Node>
<StgValue><ssdm name="text_V_offset_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
:2  %state_matrix_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
:3  %round_key_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="round_key_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16">
<![CDATA[
:4  call fastcc void @aes_sequence_to_matr(i16* %text_V, i31 %text_V_offset_read, [16 x i16]* nocapture %state_matrix_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="16" op_3_bw="16">
<![CDATA[
:5  call fastcc void @aes_get_round_key5(i7 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16">
<![CDATA[
:4  call fastcc void @aes_sequence_to_matr(i16* %text_V, i31 %text_V_offset_read, [16 x i16]* nocapture %state_matrix_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="16" op_3_bw="16">
<![CDATA[
:5  call fastcc void @aes_get_round_key5(i7 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:6  call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %text_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str12, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:6  call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %phi_ln16 = phi i4 [ 1, %0 ], [ %add_ln24, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="phi_ln16"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i4 [ 0, %0 ], [ %i, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln24 = icmp eq i4 %i_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:0  call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge:3  %zext_ln29 = zext i4 %phi_ln16 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:4  call fastcc void @aes_get_round_key5(i7 %zext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:6  %add_ln24 = add i4 %phi_ln16, 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @aes_get_round_key5(i7 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:0  call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:4  call fastcc void @aes_get_round_key5(i7 %zext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="46" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge:1  call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="47" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge:1  call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="48" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge:2  call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, i2 1, [3840 x i8]* %multiplication_V)

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="49" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge:2  call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, i2 1, [3840 x i8]* %multiplication_V)

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="50" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge:5  call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="51" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge:5  call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="53" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>

<operation id="54" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @aes_get_round_key5(i7 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="55" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:1  call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="56" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:1  call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="57" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3  call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="58" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3  call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>

<operation id="59" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="60" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_04_0_i = phi i5 [ 0, %2 ], [ %i_V, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_04_0_i"/></StgValue>
</operation>

<operation id="61" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:1  %column_0_i = phi i3 [ 0, %2 ], [ %column, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="column_0_i"/></StgValue>
</operation>

<operation id="62" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %icmp_ln242 = icmp eq i3 %column_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="63" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="64" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %column = add i3 %column_0_i, 1

]]></Node>
<StgValue><ssdm name="column"/></StgValue>
</operation>

<operation id="65" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln242, label %aes_matrix_to_sequence.exit, label %3

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="66" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %i_V = add i5 %p_04_0_i, 4

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="67" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln244 = zext i3 %column_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="68" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="69" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
aes_matrix_to_sequence.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="70" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %p_04_1_i = phi i5 [ %p_04_0_i, %3 ], [ %add_ln700, %5 ]

]]></Node>
<StgValue><ssdm name="p_04_1_i"/></StgValue>
</operation>

<operation id="71" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %row_0_i = phi i3 [ 0, %3 ], [ %row, %5 ]

]]></Node>
<StgValue><ssdm name="row_0_i"/></StgValue>
</operation>

<operation id="72" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln244 = icmp eq i3 %row_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="73" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="74" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %row = add i3 %row_0_i, 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="75" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln244, label %.loopexit.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="76" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:1  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="5">
<![CDATA[
:2  %zext_ln180 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="78" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln180 = add i6 %zext_ln244, %zext_ln180

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="79" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln180_17 = zext i6 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_17"/></StgValue>
</operation>

<operation id="80" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_17

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="4">
<![CDATA[
:6  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="83" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln544 = zext i5 %p_04_1_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="84" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="4">
<![CDATA[
:6  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="85" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sequence_out_V_addr = getelementptr [16 x i16]* %sequence_out_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="sequence_out_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:8  store i16 %state_matrix_V_load, i16* %sequence_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="87" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %add_ln700 = add i5 %p_04_1_i, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="88" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %4

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
