{"vcs1":{"timestamp_begin":1746599647.035449645, "rt":0.57, "ut":0.12, "st":0.02}}
{"vcselab":{"timestamp_begin":1746599647.641335952, "rt":0.33, "ut":0.10, "st":0.02}}
{"link":{"timestamp_begin":1746599648.015360315, "rt":0.34, "ut":0.09, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746599646.892152393}
{"VCS_COMP_START_TIME": 1746599646.892152393}
{"VCS_COMP_END_TIME": 1746599648.431996070}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263984}}
{"vcselab": {"peak_mem": 140048}}
