{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.03779,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0424401,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0622084,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0515585,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0366463,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0515585,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.262847,
	"finish__clock__skew__setup": 0.0210642,
	"finish__clock__skew__hold": 0.0210642,
	"finish__timing__drv__max_slew_limit": 0.274216,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0847523,
	"finish__timing__drv__max_cap": 6,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00801779,
	"finish__power__switching__total": 0.00431352,
	"finish__power__leakage__total": 0.000498897,
	"finish__power__total": 0.0128302,
	"finish__design__io": 693,
	"finish__design__die__area": 60078.9,
	"finish__design__core__area": 54905.6,
	"finish__design__instance__count": 11223,
	"finish__design__instance__area": 24041.1,
	"finish__design__instance__count__stdcell": 11223,
	"finish__design__instance__area__stdcell": 24041.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.437862,
	"finish__design__instance__utilization__stdcell": 0.437862
}