
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.825960                       # Number of seconds simulated
sim_ticks                                2825959731500                       # Number of ticks simulated
final_tick                               2825959731500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152939                       # Simulator instruction rate (inst/s)
host_op_rate                                   185526                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3598106166                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665816                       # Number of bytes of host memory used
host_seconds                                   785.40                       # Real time elapsed on the host
sim_insts                                   120118276                       # Number of instructions simulated
sim_ops                                     145712235                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.dtb.walker         1728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker          192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst          1306176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data          1321704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.l2cache.prefetcher      8517568                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker          448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.itb.walker           64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst           181104                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           644308                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.l2cache.prefetcher       521472                       # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12495724                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst      1306176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst       181104                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1487280                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      8956736                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data         17524                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data            40                       # Number of bytes written to this memory
system.physmem.bytes_written::total           8974300                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.dtb.walker           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker            3                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst             22656                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data             21172                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.l2cache.prefetcher       133087                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker            7                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              2898                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             10088                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.l2cache.prefetcher         8148                       # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                198102                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          139949                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data             4381                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data               10                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               144340                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.dtb.walker           611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker            68                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst              462206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              467701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.l2cache.prefetcher      3014044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker           159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.itb.walker            23                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               64086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              227996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.l2cache.prefetcher       184529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide              340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4421763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         462206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          64086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             526292                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3169449                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data               6201                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data                 14                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3175665                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3169449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker          611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker           68                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             462206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             473902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.l2cache.prefetcher      3014044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker          159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.itb.walker           23                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              64086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             228010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.l2cache.prefetcher       184529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide             340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                7597427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                        198102                       # Number of read requests accepted
system.physmem.writeReqs                       144340                       # Number of write requests accepted
system.physmem.readBursts                      198102                       # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts                     144340                       # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM                 12669056                       # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ                      9472                       # Total number of bytes read from write queue
system.physmem.bytesWritten                   8986944                       # Total number of bytes written to DRAM
system.physmem.bytesReadSys                  12495724                       # Total read bytes from the system interface side
system.physmem.bytesWrittenSys                8974300                       # Total written bytes from the system interface side
system.physmem.servicedByWrQ                      148                       # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts                    3897                       # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0               12421                       # Per bank write bursts
system.physmem.perBankRdBursts::1               12320                       # Per bank write bursts
system.physmem.perBankRdBursts::2               12949                       # Per bank write bursts
system.physmem.perBankRdBursts::3               12687                       # Per bank write bursts
system.physmem.perBankRdBursts::4               14539                       # Per bank write bursts
system.physmem.perBankRdBursts::5               12136                       # Per bank write bursts
system.physmem.perBankRdBursts::6               12666                       # Per bank write bursts
system.physmem.perBankRdBursts::7               12482                       # Per bank write bursts
system.physmem.perBankRdBursts::8               12195                       # Per bank write bursts
system.physmem.perBankRdBursts::9               12078                       # Per bank write bursts
system.physmem.perBankRdBursts::10              11738                       # Per bank write bursts
system.physmem.perBankRdBursts::11              11022                       # Per bank write bursts
system.physmem.perBankRdBursts::12              11908                       # Per bank write bursts
system.physmem.perBankRdBursts::13              13049                       # Per bank write bursts
system.physmem.perBankRdBursts::14              12095                       # Per bank write bursts
system.physmem.perBankRdBursts::15              11669                       # Per bank write bursts
system.physmem.perBankWrBursts::0                9112                       # Per bank write bursts
system.physmem.perBankWrBursts::1                9127                       # Per bank write bursts
system.physmem.perBankWrBursts::2                9607                       # Per bank write bursts
system.physmem.perBankWrBursts::3                9172                       # Per bank write bursts
system.physmem.perBankWrBursts::4                8420                       # Per bank write bursts
system.physmem.perBankWrBursts::5                8729                       # Per bank write bursts
system.physmem.perBankWrBursts::6                8984                       # Per bank write bursts
system.physmem.perBankWrBursts::7                8803                       # Per bank write bursts
system.physmem.perBankWrBursts::8                8716                       # Per bank write bursts
system.physmem.perBankWrBursts::9                8606                       # Per bank write bursts
system.physmem.perBankWrBursts::10               8527                       # Per bank write bursts
system.physmem.perBankWrBursts::11               8118                       # Per bank write bursts
system.physmem.perBankWrBursts::12               8733                       # Per bank write bursts
system.physmem.perBankWrBursts::13               9183                       # Per bank write bursts
system.physmem.perBankWrBursts::14               8560                       # Per bank write bursts
system.physmem.perBankWrBursts::15               8024                       # Per bank write bursts
system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
system.physmem.numWrRetry                          19                       # Number of times write queue was full causing retry
system.physmem.totGap                    2825959428000                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
system.physmem.readPktSize::2                     551                       # Read request sizes (log2)
system.physmem.readPktSize::3                      28                       # Read request sizes (log2)
system.physmem.readPktSize::4                    3087                       # Read request sizes (log2)
system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
system.physmem.readPktSize::6                  194436                       # Read request sizes (log2)
system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
system.physmem.writePktSize::2                   4391                       # Write request sizes (log2)
system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
system.physmem.writePktSize::6                 139949                       # Write request sizes (log2)
system.physmem.rdQLenPdf::0                     60343                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                     72005                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                     15875                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                     12985                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                      8721                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                      7504                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                      6567                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                      5357                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                      4768                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                      1542                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                      975                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                      736                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                      313                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                      259                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        4                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                     2761                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                     3720                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                     4251                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                     4868                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                     5700                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                     5982                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                     6922                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                     7546                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                     8592                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                     8610                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                    10123                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                    10779                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                     9327                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                     9570                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                    11050                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                     9220                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                     8388                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                     7975                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33                      747                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34                      571                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35                      421                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36                      246                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37                      175                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38                      197                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39                      177                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40                      131                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41                      142                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42                      155                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43                      123                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44                      136                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45                      123                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46                      118                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47                      122                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48                      120                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49                      141                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50                      120                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51                      128                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52                      122                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53                      109                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54                      117                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55                      121                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56                       89                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57                       93                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58                       55                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59                       60                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60                       53                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61                       41                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62                       37                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63                       54                       # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples        92433                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean      234.287927                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean     132.256290                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev     299.423161                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127          50967     55.14%     55.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255        17630     19.07%     74.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383         5955      6.44%     80.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511         3343      3.62%     84.27% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639         2739      2.96%     87.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767         1518      1.64%     88.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895          933      1.01%     89.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023         1042      1.13%     91.01% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151         8306      8.99%    100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total          92433                       # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples          6998                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean        28.287082                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev      556.369682                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047           6996     99.97%     99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::45056-47103            1      0.01%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total            6998                       # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples          6998                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean        20.065876                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean       18.638507                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev       11.720707                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19            5824     83.22%     83.22% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23             388      5.54%     88.77% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27             101      1.44%     90.21% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31              68      0.97%     91.18% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35             286      4.09%     95.27% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39              30      0.43%     95.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43              22      0.31%     96.01% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47              18      0.26%     96.27% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51              13      0.19%     96.46% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55               6      0.09%     96.54% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59               8      0.11%     96.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63              11      0.16%     96.81% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67             167      2.39%     99.20% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71               8      0.11%     99.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75               2      0.03%     99.34% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79               5      0.07%     99.41% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83               8      0.11%     99.53% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87               4      0.06%     99.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-91               1      0.01%     99.60% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::92-95               2      0.03%     99.63% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-99               4      0.06%     99.69% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103             3      0.04%     99.73% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::108-111             1      0.01%     99.74% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-115             1      0.01%     99.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131             9      0.13%     99.89% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::132-135             1      0.01%     99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::140-143             2      0.03%     99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::156-159             1      0.01%     99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-163             2      0.03%     99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::180-183             1      0.01%     99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::204-207             1      0.01%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total            6998                       # Writes before turning the bus around for reads
system.physmem.totQLat                     6678126737                       # Total ticks spent queuing
system.physmem.totMemAccLat               10389764237                       # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat                    989770000                       # Total ticks spent in databus transfers
system.physmem.avgQLat                       33735.75                       # Average queueing delay per DRAM burst
system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
system.physmem.avgMemAccLat                  52485.75                       # Average memory access latency per DRAM burst
system.physmem.avgRdBW                           4.48                       # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW                           3.18                       # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys                        4.42                       # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys                        3.18                       # Average system write bandwidth in MiByte/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil                           0.06                       # Data bus utilization in percentage
system.physmem.busUtilRead                       0.04                       # Data bus utilization in percentage for reads
system.physmem.busUtilWrite                      0.02                       # Data bus utilization in percentage for writes
system.physmem.avgRdQLen                         1.08                       # Average read queue length when enqueuing
system.physmem.avgWrQLen                        24.31                       # Average write queue length when enqueuing
system.physmem.readRowHits                     165316                       # Number of row buffer hits during reads
system.physmem.writeRowHits                     80625                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   83.51                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  57.41                       # Row buffer hit rate for writes
system.physmem.avgGap                      8252373.91                       # Average gap between requests
system.physmem.pageHitRate                      72.68                       # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy                  362040840                       # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy                  197542125                       # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy                 797160000                       # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy                466261920                       # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy           184577783520                       # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy            79687786095                       # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy           1625672869500                       # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy             1891761444000                       # Total energy per rank (pJ)
system.physmem_0.averagePower              669.423201                       # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE   2704357113137                       # Time in different power states
system.physmem_0.memoryStateTime::REF     94364920000                       # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_0.memoryStateTime::ACT     27235374363                       # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.physmem_1.actEnergy                  336752640                       # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy                  183744000                       # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy                 746873400                       # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy                443666160                       # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy           184577783520                       # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy            79354368585                       # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy           1625965341000                       # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy             1891608529305                       # Total energy per rank (pJ)
system.physmem_1.averagePower              669.369090                       # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE   2704844457298                       # Time in different power states
system.physmem_1.memoryStateTime::REF     94364920000                       # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_1.memoryStateTime::ACT     26750317702                       # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.bytes_read::cpu0.inst          112                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst          176                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           288                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst          112                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst          176                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          288                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            7                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           11                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             18                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst           40                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           62                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              102                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst           40                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           62                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          102                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst           40                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           62                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             102                       # Total bandwidth to/from this memory (bytes/s)
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                        1024                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   540                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    2318336                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          631                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               53057105                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         24374304                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           933540                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            32092107                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               13945777                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            43.455473                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS               15468620                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             33215                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups       10119517                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           9964028                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          155489                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        48572                       # Number of mispredicted indirect branches.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                    67255                       # Table walker walks requested
system.cpu0.dtb.walker.walksShort               67255                       # Table walker walks initiated with short descriptors
system.cpu0.dtb.walker.walksShortTerminationLevel::Level1        25406                       # Level at which table walker walks with short descriptors terminate
system.cpu0.dtb.walker.walksShortTerminationLevel::Level2        18986                       # Level at which table walker walks with short descriptors terminate
system.cpu0.dtb.walker.walksSquashedBefore        22863                       # Table walks squashed before starting
system.cpu0.dtb.walker.walkWaitTime::samples        44392                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::mean   465.320328                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::stdev  3000.549463                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0-8191        43255     97.44%     97.44% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::8192-16383          874      1.97%     99.41% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::16384-24575          114      0.26%     99.66% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::24576-32767           99      0.22%     99.89% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::32768-40959           12      0.03%     99.91% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::40960-49151           21      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::49152-57343            1      0.00%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::57344-65535           13      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::65536-73727            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::73728-81919            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::81920-90111            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total        44392                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkCompletionTime::samples        17098                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean 11190.109954                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean  9724.852754                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::stdev  7829.867535                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::0-16383        15731     92.00%     92.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::16384-32767         1253      7.33%     99.33% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::32768-49151           72      0.42%     99.75% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::49152-65535            7      0.04%     99.80% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::81920-98303            4      0.02%     99.82% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::98304-114687            1      0.01%     99.82% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::114688-131071           13      0.08%     99.90% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::147456-163839           16      0.09%     99.99% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::196608-212991            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total        17098                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walksPending::samples  81474776356                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean     0.525392                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::stdev     0.513017                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0-1  81416314856     99.93%     99.93% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::2-3     41234500      0.05%     99.98% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::4-5      7083500      0.01%     99.99% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::6-7      4738000      0.01%     99.99% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::8-9      1423000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::10-11      1004000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::12-13      1185500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::14-15      1778000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::16-17        15000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total  81474776356                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K         5261     77.38%     77.38% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1M         1538     22.62%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total         6799                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        67255                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        67255                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         6799                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         6799                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total        74054                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    23647306                       # DTB read hits
system.cpu0.dtb.read_misses                     56401                       # DTB read misses
system.cpu0.dtb.write_hits                   17573284                       # DTB write hits
system.cpu0.dtb.write_misses                    10854                       # DTB write misses
system.cpu0.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    3541                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                      219                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  2242                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                      851                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                23703707                       # DTB read accesses
system.cpu0.dtb.write_accesses               17584138                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         41220590                       # DTB hits
system.cpu0.dtb.misses                          67255                       # DTB misses
system.cpu0.dtb.accesses                     41287845                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                    10944                       # Table walker walks requested
system.cpu0.itb.walker.walksShort               10944                       # Table walker walks initiated with short descriptors
system.cpu0.itb.walker.walksShortTerminationLevel::Level1         3906                       # Level at which table walker walks with short descriptors terminate
system.cpu0.itb.walker.walksShortTerminationLevel::Level2         5976                       # Level at which table walker walks with short descriptors terminate
system.cpu0.itb.walker.walksSquashedBefore         1062                       # Table walks squashed before starting
system.cpu0.itb.walker.walkWaitTime::samples         9882                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::mean   441.003845                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::stdev  2235.176297                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0-4095         9496     96.09%     96.09% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::4096-8191          178      1.80%     97.90% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::8192-12287          126      1.28%     99.17% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::12288-16383           44      0.45%     99.62% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::16384-20479            8      0.08%     99.70% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::20480-24575           23      0.23%     99.93% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::24576-28671            4      0.04%     99.97% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::28672-32767            2      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::32768-36863            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total         9882                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkCompletionTime::samples         3633                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean 11938.893476                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 11121.754202                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::stdev  4829.169649                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::0-8191          620     17.07%     17.07% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::8192-16383         2792     76.85%     93.92% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::16384-24575          142      3.91%     97.83% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::24576-32767           45      1.24%     99.06% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::32768-40959           33      0.91%     99.97% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::90112-98303            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total         3633                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walksPending::samples  21344293712                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean     0.816978                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::stdev     0.386812                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0     3907509500     18.31%     18.31% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1    17435777712     81.69%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::2         987000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::3          19500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total  21344293712                       # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K         2239     87.09%     87.09% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1M          332     12.91%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total         2571                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        10944                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total        10944                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2571                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2571                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total        13515                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                    72708872                       # ITB inst hits
system.cpu0.itb.inst_misses                     10944                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          66                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    2345                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                     1928                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                72719816                       # ITB inst accesses
system.cpu0.itb.hits                         72708872                       # DTB hits
system.cpu0.itb.misses                          10944                       # DTB misses
system.cpu0.itb.accesses                     72719816                       # DTB accesses
system.cpu0.numCycles                       202299816                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          20373611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     195792180                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   53057105                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          39378425                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    174483712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                5690816                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                    148557                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               57787                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       411894                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles       415808                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles        91444                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 72708572                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               259286                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                   5400                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples         198828221                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.203592                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.307832                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                93975229     47.26%     47.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                30343697     15.26%     62.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                14563448      7.32%     69.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                59945847     30.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           198828221                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.262270                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.967832                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                25603497                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            106945433                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 58799621                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              4964058                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles               2515612                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             3059417                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred               333874                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             154225745                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts              3810952                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles               2515612                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                34211381                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               12457896                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      83569478                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 55018547                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             11055307                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             137550697                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts              1033071                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents              1452205                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                164556                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 58179                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               6849429                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          141656181                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            634589847                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       152645231                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             9369                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            130468277                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                11187893                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           2697265                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts       2555549                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 22573870                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            24578234                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19061004                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1697434                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2322680                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 134618116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            1713414                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                132756465                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           452944                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       10581179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     21719888                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        120083                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    198828221                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.667694                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.963230                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          122137220     61.43%     61.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           33612355     16.91%     78.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31219254     15.70%     94.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           10732023      5.40%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1127312      0.57%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                 57      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      198828221                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10787922     43.88%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    67      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5632694     22.91%     66.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              8166758     33.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             2273      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             89674441     67.55%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              111153      0.08%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              1      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc          8107      0.01%     67.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24338377     18.33%     85.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           18622113     14.03%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             132756465                       # Type of FU issued
system.cpu0.iq.rate                          0.656236                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   24587441                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.185207                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         489349072                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        146920725                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    129226985                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              32463                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             11252                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         9717                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             157320500                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  21133                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          365431                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1915604                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         2466                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        19339                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       897405                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       120966                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       361642                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles               2515612                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1602789                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               184527                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          136483987                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             24578234                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            19061004                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            875924                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 28511                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               132116                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         19339                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        261906                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       398193                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              660099                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            131724041                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             23895876                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           965291                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       152457                       # number of nop insts executed
system.cpu0.iew.exec_refs                    42356949                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                25556056                       # Number of branches executed
system.cpu0.iew.exec_stores                  18461073                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.651133                       # Inst execution rate
system.cpu0.iew.wb_sent                     131168007                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    129236702                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 65950850                       # num instructions producing a value
system.cpu0.iew.wb_consumers                106665798                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.638837                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.618294                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        9550008                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls        1593331                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           603744                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    195669003                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.643292                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.341136                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    135299612     69.15%     69.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     33411311     17.08%     86.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12639941      6.46%     92.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3246105      1.66%     94.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4896411      2.50%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2789558      1.43%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1311154      0.67%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       556760      0.28%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1518151      0.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    195669003                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           103938440                       # Number of instructions committed
system.cpu0.commit.committedOps             125872394                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      40826228                       # Number of memory references committed
system.cpu0.commit.loads                     22662629                       # Number of loads committed
system.cpu0.commit.membars                     647252                       # Number of memory barriers committed
system.cpu0.commit.branches                  24954847                       # Number of branches committed
system.cpu0.commit.fp_insts                      9708                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                109891295                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             4835454                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        84929206     67.47%     67.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         108853      0.09%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc         8107      0.01%     67.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     67.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       22662629     18.00%     85.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      18163599     14.43%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125872394                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1518151                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   306287204                       # The number of ROB reads
system.cpu0.rob.rob_writes                  273994781                       # The number of ROB writes
system.cpu0.timesIdled                         123974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        3471595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                  5449619957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                  103816388                       # Number of Instructions Simulated
system.cpu0.committedOps                    125750342                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.948631                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.948631                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.513181                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.513181                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               142719808                       # number of integer regfile reads
system.cpu0.int_regfile_writes               81679098                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     8185                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2264                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                464897652                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                49725456                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              388373326                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               1224889                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           709828                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          497.174198                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           37665141                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           710340                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            53.024103                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        278078500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   497.174198                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.971043                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.971043                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         81170296                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        81170296                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     21454849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21454849                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     14988122                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14988122                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       308527                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       308527                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       363066                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       363066                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       361109                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       361109                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     36442971                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        36442971                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     36751498                       # number of overall hits
system.cpu0.dcache.overall_hits::total       36751498                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       646522                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       646522                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      1887777                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1887777                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       147802                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       147802                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        25065                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        25065                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        20108                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        20108                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2534299                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2534299                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2682101                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2682101                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   8646662000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8646662000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  29876871349                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29876871349                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    399690500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    399690500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    484891000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    484891000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       240000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       240000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  38523533349                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  38523533349                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  38523533349                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  38523533349                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     22101371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22101371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     16875899                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     16875899                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       456329                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       456329                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       388131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       388131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       381217                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       381217                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     38977270                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     38977270                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     39433599                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     39433599                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.029253                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029253                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.111862                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.111862                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.323894                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.323894                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.064579                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.064579                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.052747                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052747                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.065020                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065020                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.068016                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.068016                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13374.118746                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13374.118746                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 15826.483398                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15826.483398                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15946.159984                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15946.159984                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 24114.332604                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24114.332604                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 15200.863572                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15200.863572                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 14363.192642                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14363.192642                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1028                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      4276317                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         201917                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.416667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    21.178588                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       709828                       # number of writebacks
system.cpu0.dcache.writebacks::total           709828                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       259036                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259036                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1563852                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1563852                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        18553                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18553                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1822888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1822888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1822888                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1822888                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       387486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       387486                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       323925                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       323925                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       101400                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       101400                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         6512                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6512                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        20108                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20108                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       711411                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       711411                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       812811                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       812811                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        31771                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31771                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        28450                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        28450                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        60221                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        60221                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4570691500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4570691500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   6113916381                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6113916381                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data   1664414000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1664414000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    102380000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    102380000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    464790000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    464790000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       233000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       233000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  10684607881                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10684607881                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  12349021881                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12349021881                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   6621026500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6621026500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   6621026500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6621026500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.017532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.019195                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019195                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.222208                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.222208                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.016778                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016778                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.052747                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.052747                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.018252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.018252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020612                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020612                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11795.759073                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11795.759073                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 18874.481380                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18874.481380                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16414.339250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16414.339250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 15721.744472                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15721.744472                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 23114.680724                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23114.680724                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 15018.896083                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15018.896083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 15192.980756                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15192.980756                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 208398.429385                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 208398.429385                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 109945.475831                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 109945.475831                       # average overall mshr uncacheable latency
system.cpu0.icache.tags.replacements          1253795                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.762128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           71396857                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1254307                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            56.921357                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle       7880422000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.762128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999535                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999535                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        146664376                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       146664376                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     71396857                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       71396857                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     71396857                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        71396857                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     71396857                       # number of overall hits
system.cpu0.icache.overall_hits::total       71396857                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1308156                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1308156                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1308156                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1308156                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1308156                       # number of overall misses
system.cpu0.icache.overall_misses::total      1308156                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  13216802476                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  13216802476                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  13216802476                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  13216802476                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  13216802476                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  13216802476                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     72705013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72705013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     72705013                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72705013                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     72705013                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72705013                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.017993                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.017993                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.017993                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.017993                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.017993                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.017993                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10103.384058                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10103.384058                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10103.384058                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10103.384058                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10103.384058                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10103.384058                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      1586454                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          443                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs           112621                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    14.086662                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    44.300000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1253795                       # number of writebacks
system.cpu0.icache.writebacks::total          1253795                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        53805                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        53805                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        53805                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        53805                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        53805                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        53805                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1254351                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1254351                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1254351                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1254351                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1254351                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1254351                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst         3003                       # number of ReadReq MSHR uncacheable
system.cpu0.icache.ReadReq_mshr_uncacheable::total         3003                       # number of ReadReq MSHR uncacheable
system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst         3003                       # number of overall MSHR uncacheable misses
system.cpu0.icache.overall_mshr_uncacheable_misses::total         3003                       # number of overall MSHR uncacheable misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  11994065954                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11994065954                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  11994065954                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11994065954                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  11994065954                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11994065954                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    269145498                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total    269145498                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    269145498                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total    269145498                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.017253                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017253                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.017253                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.017253                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.017253                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.017253                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  9561.969460                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  9561.969460                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  9561.969460                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  9561.969460                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  9561.969460                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  9561.969460                       # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 89625.540460                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 89625.540460                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 89625.540460                       # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 89625.540460                       # average overall mshr uncacheable latency
system.cpu0.l2cache.prefetcher.num_hwpf_issued      1837870                       # number of hwpf issued
system.cpu0.l2cache.prefetcher.pfIdentified      1840472                       # number of prefetch candidates identified
system.cpu0.l2cache.prefetcher.pfBufferHit         2353                       # number of redundant prefetches already in prefetch queue
system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.l2cache.prefetcher.pfSpanPage       236752                       # number of prefetches not generated due to page crossing
system.cpu0.l2cache.tags.replacements          276743                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse       16098.325627                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3280707                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          292864                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           11.202152                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks 14667.103561                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    16.169259                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker     1.382075                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher  1413.670732                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.895209                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.000987                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.000084                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.086284                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.982564                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1008                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_blocks::1024        15101                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           35                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          303                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          375                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          295                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            7                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          469                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4669                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         6979                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2875                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.061523                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.000732                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.921692                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        66287217                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       66287217                       # Number of data accesses
system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker        55484                       # number of ReadReq hits
system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker        13243                       # number of ReadReq hits
system.cpu0.l2cache.ReadReq_hits::total         68727                       # number of ReadReq hits
system.cpu0.l2cache.WritebackDirty_hits::writebacks       481730                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       481730                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks      1450652                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1450652                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data       221301                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       221301                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      1201423                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total      1201423                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data       398814                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       398814                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.dtb.walker        55484                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.itb.walker        13243                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.inst      1201423                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data       620115                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1890265                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.dtb.walker        55484                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.itb.walker        13243                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.inst      1201423                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data       620115                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1890265                       # number of overall hits
system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker          413                       # number of ReadReq misses
system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker          141                       # number of ReadReq misses
system.cpu0.l2cache.ReadReq_misses::total          554                       # number of ReadReq misses
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data        54992                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total        54992                       # number of UpgradeReq misses
system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data        20107                       # number of SCUpgradeReq misses
system.cpu0.l2cache.SCUpgradeReq_misses::total        20107                       # number of SCUpgradeReq misses
system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data            1                       # number of SCUpgradeFailReq misses
system.cpu0.l2cache.SCUpgradeFailReq_misses::total            1                       # number of SCUpgradeFailReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data        47807                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        47807                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst        52895                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total        52895                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        96473                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        96473                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.dtb.walker          413                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.itb.walker          141                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.inst        52895                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data       144280                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       197729                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.dtb.walker          413                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.itb.walker          141                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.inst        52895                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data       144280                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       197729                       # number of overall misses
system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker     11587500                       # number of ReadReq miss cycles
system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker      3409000                       # number of ReadReq miss cycles
system.cpu0.l2cache.ReadReq_miss_latency::total     14996500                       # number of ReadReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data    108889500                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total    108889500                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data     23948500                       # number of SCUpgradeReq miss cycles
system.cpu0.l2cache.SCUpgradeReq_miss_latency::total     23948500                       # number of SCUpgradeReq miss cycles
system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data       220499                       # number of SCUpgradeFailReq miss cycles
system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total       220499                       # number of SCUpgradeFailReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   2771311500                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   2771311500                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst   2784395500                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total   2784395500                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   2944676496                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   2944676496                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker     11587500                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker      3409000                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst   2784395500                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   5715987996                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8515379996                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker     11587500                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker      3409000                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst   2784395500                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   5715987996                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8515379996                       # number of overall miss cycles
system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker        55897                       # number of ReadReq accesses(hits+misses)
system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker        13384                       # number of ReadReq accesses(hits+misses)
system.cpu0.l2cache.ReadReq_accesses::total        69281                       # number of ReadReq accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::writebacks       481730                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       481730                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks      1450652                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1450652                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        54994                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        54994                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data        20107                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu0.l2cache.SCUpgradeReq_accesses::total        20107                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data            1                       # number of SCUpgradeFailReq accesses(hits+misses)
system.cpu0.l2cache.SCUpgradeFailReq_accesses::total            1                       # number of SCUpgradeFailReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       269108                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       269108                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      1254318                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total      1254318                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       495287                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       495287                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker        55897                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.itb.walker        13384                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.inst      1254318                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data       764395                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2087994                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker        55897                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.itb.walker        13384                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst      1254318                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data       764395                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2087994                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.007389                       # miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.010535                       # miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_miss_rate::total     0.007996                       # miss rate for ReadReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.999964                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.999964                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.cpu0.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeFailReq accesses
system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.177650                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.177650                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.042170                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.042170                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.194782                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.194782                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.007389                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.010535                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.042170                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.188751                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.094698                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.007389                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.010535                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.042170                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.188751                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.094698                       # miss rate for overall accesses
system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 28056.900726                       # average ReadReq miss latency
system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 24177.304965                       # average ReadReq miss latency
system.cpu0.l2cache.ReadReq_avg_miss_latency::total 27069.494585                       # average ReadReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  1980.097105                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1980.097105                       # average UpgradeReq miss latency
system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  1191.052867                       # average SCUpgradeReq miss latency
system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  1191.052867                       # average SCUpgradeReq miss latency
system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data       220499                       # average SCUpgradeFailReq miss latency
system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total       220499                       # average SCUpgradeFailReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 57968.738888                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 57968.738888                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 52640.051045                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 52640.051045                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 30523.322546                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 30523.322546                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 28056.900726                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 24177.304965                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 52640.051045                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 39617.327391                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 43065.913427                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 28056.900726                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 24177.304965                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 52640.051045                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 39617.327391                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 43065.913427                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.unused_prefetches           10266                       # number of HardPF blocks evicted w/o reference
system.cpu0.l2cache.writebacks::writebacks       229575                       # number of writebacks
system.cpu0.l2cache.writebacks::total          229575                       # number of writebacks
system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.dtb.walker            1                       # number of ReadReq MSHR hits
system.cpu0.l2cache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         5846                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::total         5846                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_hits::total           35                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data          765                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total          765                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.inst           35                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.data         6611                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total         6647                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.dtb.walker            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.inst           35                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.data         6611                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total         6647                       # number of overall MSHR hits
system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker          412                       # number of ReadReq MSHR misses
system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker          141                       # number of ReadReq MSHR misses
system.cpu0.l2cache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       257570                       # number of HardPFReq MSHR misses
system.cpu0.l2cache.HardPFReq_mshr_misses::total       257570                       # number of HardPFReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data        54992                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total        54992                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data        20107                       # number of SCUpgradeReq MSHR misses
system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total        20107                       # number of SCUpgradeReq MSHR misses
system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeFailReq MSHR misses
system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total            1                       # number of SCUpgradeFailReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        41961                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        41961                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst        52860                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total        52860                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        95708                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        95708                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker          412                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker          141                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst        52860                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data       137669                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       191082                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker          412                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker          141                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst        52860                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data       137669                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       257570                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       448652                       # number of overall MSHR misses
system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst         3003                       # number of ReadReq MSHR uncacheable
system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        31771                       # number of ReadReq MSHR uncacheable
system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        34774                       # number of ReadReq MSHR uncacheable
system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        28450                       # number of WriteReq MSHR uncacheable
system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        28450                       # number of WriteReq MSHR uncacheable
system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst         3003                       # number of overall MSHR uncacheable misses
system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        60221                       # number of overall MSHR uncacheable misses
system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        63224                       # number of overall MSHR uncacheable misses
system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker      9106500                       # number of ReadReq MSHR miss cycles
system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker      2563000                       # number of ReadReq MSHR miss cycles
system.cpu0.l2cache.ReadReq_mshr_miss_latency::total     11669500                       # number of ReadReq MSHR miss cycles
system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  15404483231                       # number of HardPFReq MSHR miss cycles
system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  15404483231                       # number of HardPFReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   1067197500                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   1067197500                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data    312794500                       # number of SCUpgradeReq MSHR miss cycles
system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total    312794500                       # number of SCUpgradeReq MSHR miss cycles
system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data       178499                       # number of SCUpgradeFailReq MSHR miss cycles
system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total       178499                       # number of SCUpgradeFailReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   1799957000                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1799957000                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst   2466178500                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total   2466178500                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   2327314996                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   2327314996                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker      9106500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker      2563000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst   2466178500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   4127271996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   6605119996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker      9106500                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker      2563000                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst   2466178500                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   4127271996                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  15404483231                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  22009603227                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst    246621000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   6366568000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   6613189000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst    246621000                       # number of overall MSHR uncacheable cycles
system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   6366568000                       # number of overall MSHR uncacheable cycles
system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   6613189000                       # number of overall MSHR uncacheable cycles
system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.007371                       # mshr miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.010535                       # mshr miss rate for ReadReq accesses
system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.007982                       # mshr miss rate for ReadReq accesses
system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.999964                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.999964                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.155926                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.155926                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.042142                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.042142                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.193237                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.193237                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.007371                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.010535                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.042142                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.180102                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.091515                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.007371                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.010535                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.042142                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.180102                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.214872                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 22103.155340                       # average ReadReq mshr miss latency
system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 18177.304965                       # average ReadReq mshr miss latency
system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 21102.169982                       # average ReadReq mshr miss latency
system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 59806.977641                       # average HardPFReq mshr miss latency
system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 59806.977641                       # average HardPFReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19406.413660                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19406.413660                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15556.497737                       # average SCUpgradeReq mshr miss latency
system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15556.497737                       # average SCUpgradeReq mshr miss latency
system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data       178499                       # average SCUpgradeFailReq mshr miss latency
system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total       178499                       # average SCUpgradeFailReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 42895.951002                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 42895.951002                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 46654.909194                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 46654.909194                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 24316.828228                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 24316.828228                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 22103.155340                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 18177.304965                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 46654.909194                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 29979.675860                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 34566.939827                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 22103.155340                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 18177.304965                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 46654.909194                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 29979.675860                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 59806.977641                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 49057.182910                       # average overall mshr miss latency
system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 82124.875125                       # average ReadReq mshr uncacheable latency
system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 200389.285827                       # average ReadReq mshr uncacheable latency
system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 190176.252372                       # average ReadReq mshr uncacheable latency
system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 82124.875125                       # average overall mshr uncacheable latency
system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 105720.064429                       # average overall mshr uncacheable latency
system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 104599.345185                       # average overall mshr uncacheable latency
system.cpu0.toL2Bus.snoop_filter.tot_requests      4078191                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests      2059480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests        31273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops       323545                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops       318913                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops         4632                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.trans_dist::ReadReq        114042                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadResp      1911688                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WriteReq        28450                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WriteResp        28450                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty       711578                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean      1481889                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict       203573                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::HardPFReq       327784                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq        86629                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::SCUpgradeReq        42593                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp       112544                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           26                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeFailResp           32                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       287566                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       284127                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq      1254351                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq       576083                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::InvalidateReq         3239                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      3768469                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2609794                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        29242                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       119275                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total          6526780                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    160567216                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     98579420                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        53536                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       223588                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total         259423760                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                    1028398                       # Total snoops (count)
system.cpu0.toL2Bus.snoop_fanout::samples      3154188                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.120549                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.330082                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0           2778586     88.09%     88.09% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1            370970     11.76%     99.85% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2              4632      0.15%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total       3154188                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy    4077816986                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.toL2Bus.snoopLayer0.occupancy    113410626                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy   1885067918                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy   1231542700                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer2.occupancy     15872970                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer3.occupancy     63417420                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu1.branchPred.lookups                4689327                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2779312                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           269179                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2466051                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1570212                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            63.673136                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 878603                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              7046                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         249142                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            213575                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           35567                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted        10613                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                    21410                       # Table walker walks requested
system.cpu1.dtb.walker.walksShort               21410                       # Table walker walks initiated with short descriptors
system.cpu1.dtb.walker.walksShortTerminationLevel::Level1         8641                       # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         5914                       # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walksSquashedBefore         6855                       # Table walks squashed before starting
system.cpu1.dtb.walker.walkWaitTime::samples        14555                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::mean   598.110615                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::stdev  3237.595624                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0-4095        13903     95.52%     95.52% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::4096-8191          193      1.33%     96.85% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::8192-12287          240      1.65%     98.50% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::12288-16383           97      0.67%     99.16% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::16384-20479           26      0.18%     99.34% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::20480-24575           15      0.10%     99.44% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::24576-28671            4      0.03%     99.47% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::28672-32767           64      0.44%     99.91% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::32768-36863            5      0.03%     99.95% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::36864-40959            1      0.01%     99.95% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::40960-45055            1      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::45056-49151            4      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::53248-57343            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total        14555                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkCompletionTime::samples         5693                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 11275.601616                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean  9954.937359                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev  6246.075100                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-8191         1927     33.85%     33.85% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::8192-16383         3145     55.24%     89.09% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-24575          429      7.54%     96.63% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::24576-32767          137      2.41%     99.03% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-40959           17      0.30%     99.33% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::40960-49151           31      0.54%     99.88% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::49152-57343            2      0.04%     99.91% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::57344-65535            3      0.05%     99.96% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-106495            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::106496-114687            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total         5693                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walksPending::samples  72606451764                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::mean     0.284045                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::stdev     0.454557                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0-1  72584974764     99.97%     99.97% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::2-3     16673000      0.02%     99.99% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::4-5      2243500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::6-7      1638500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::8-9       418000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::10-11       173000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::12-13       183000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::14-15       118000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::16-17        30000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total  72606451764                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K         1957     73.85%     73.85% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::1M          693     26.15%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total         2650                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        21410                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        21410                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         2650                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         2650                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total        24060                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     4195760                       # DTB read hits
system.cpu1.dtb.read_misses                     18440                       # DTB read misses
system.cpu1.dtb.write_hits                    3493575                       # DTB write hits
system.cpu1.dtb.write_misses                     2970                       # DTB write misses
system.cpu1.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                    2051                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                       47                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                   392                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      375                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 4214200                       # DTB read accesses
system.cpu1.dtb.write_accesses                3496545                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          7689335                       # DTB hits
system.cpu1.dtb.misses                          21410                       # DTB misses
system.cpu1.dtb.accesses                      7710745                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                     5994                       # Table walker walks requested
system.cpu1.itb.walker.walksShort                5994                       # Table walker walks initiated with short descriptors
system.cpu1.itb.walker.walksShortTerminationLevel::Level1         2734                       # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walksShortTerminationLevel::Level2         2643                       # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walksSquashedBefore          617                       # Table walks squashed before starting
system.cpu1.itb.walker.walkWaitTime::samples         5377                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::mean   333.364330                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::stdev  2161.417395                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0-4095         5231     97.28%     97.28% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::4096-8191           63      1.17%     98.46% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::8192-12287           36      0.67%     99.13% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::12288-16383           24      0.45%     99.57% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::16384-20479            7      0.13%     99.70% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::20480-24575            4      0.07%     99.78% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::24576-28671            7      0.13%     99.91% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::28672-32767            3      0.06%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::32768-36863            2      0.04%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total         5377                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkCompletionTime::samples         1782                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 11592.031425                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 10629.889069                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev  5561.428024                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-8191          316     17.73%     17.73% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::8192-16383         1349     75.70%     93.43% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::16384-24575           63      3.54%     96.97% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::24576-32767           25      1.40%     98.37% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::32768-40959           19      1.07%     99.44% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::40960-49151            3      0.17%     99.61% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::49152-57343            4      0.22%     99.83% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::57344-65535            2      0.11%     99.94% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::65536-73727            1      0.06%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total         1782                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walksPending::samples  16752128416                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::mean     0.862615                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::stdev     0.344368                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0     2302152764     13.74%     13.74% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::1    14449314652     86.25%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::2         661000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  16752128416                       # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K          990     84.98%     84.98% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::1M          175     15.02%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total         1165                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         5994                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total         5994                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         1165                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total         1165                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total         7159                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                     8253439                       # ITB inst hits
system.cpu1.itb.inst_misses                      5994                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          66                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    1194                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                      578                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 8259433                       # ITB inst accesses
system.cpu1.itb.hits                          8253439                       # DTB hits
system.cpu1.itb.misses                           5994                       # DTB misses
system.cpu1.itb.accesses                      8259433                       # DTB accesses
system.cpu1.numCycles                        34887121                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           8560607                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      24821804                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    4689327                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2662390                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     24583766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 780426                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                     78816                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               28892                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       168872                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles       301988                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles        23027                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  8252257                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               107887                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                   2262                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples          34136181                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.885084                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.219625                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                20248194     59.32%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 4889749     14.32%     73.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1671087      4.90%     78.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7327151     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            34136181                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.134414                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.711489                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 7136711                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             16890873                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  8747772                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1097057                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                263768                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              709532                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred               129045                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              23428697                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts              1046505                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                263768                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 8558773                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2377328                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      11841982                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  8401624                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2692706                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              22261726                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts               187544                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents               264330                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 36982                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 15461                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               1675349                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           22265644                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            103648875                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        25648399                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups             1667                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             19867778                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 2397866                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            407377                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        334219                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2894111                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4447920                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3797613                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           625649                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          631175                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  21446441                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             559995                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 21251983                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            91992                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        2044542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      4726903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         43295                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     34136181                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.622565                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.949324                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           21624116     63.35%     63.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6146372     18.01%     81.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4248735     12.45%     93.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1859698      5.45%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             257253      0.75%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  7      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       34136181                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1435935     29.89%     29.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   668      0.01%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1614233     33.60%     63.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite              1753849     36.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass               66      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13143313     61.85%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               28154      0.13%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          3291      0.02%     61.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4401591     20.71%     82.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3675568     17.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21251983                       # Type of FU issued
system.cpu1.iq.rate                          0.609164                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    4804685                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.226082                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          81530573                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         24059081                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     20789563                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads               6251                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              2056                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         1789                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              26052476                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   4126                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           87608                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       411817                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          594                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation        10183                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       255647                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        40342                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        77877                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                263768                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 542908                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               100291                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           22047493                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4447920                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3797613                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            296998                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  7633                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                86238                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents         10183                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         34861                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       119032                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              153893                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             21020629                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4306114                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           209967                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        41057                       # number of nop insts executed
system.cpu1.iew.exec_refs                     7931495                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3060021                       # Number of branches executed
system.cpu1.iew.exec_stores                   3625381                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.602533                       # Inst execution rate
system.cpu1.iew.wb_sent                      20889464                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     20791352                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 10424214                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 16342751                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.595961                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.637849                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        1830942                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         516700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           142734                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     33726190                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.592855                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.351829                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     24181138     71.70%     71.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5602280     16.61%     88.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1689893      5.01%     93.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       666101      1.98%     95.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       523339      1.55%     96.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       342031      1.01%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       220744      0.65%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       118908      0.35%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       381756      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     33726190                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            16334743                       # Number of instructions committed
system.cpu1.commit.committedOps              19994748                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       7578069                       # Number of memory references committed
system.cpu1.commit.loads                      4036103                       # Number of loads committed
system.cpu1.commit.membars                     208295                       # Number of memory barriers committed
system.cpu1.commit.branches                   2905369                       # Number of branches committed
system.cpu1.commit.fp_insts                      1784                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 17763800                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              462325                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        12386323     61.95%     61.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          27065      0.14%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         3291      0.02%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4036103     20.19%     82.29% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3541966     17.71%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19994748                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               381756                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    54190677                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44052640                       # The number of ROB writes
system.cpu1.timesIdled                          55343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         750940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                  5616474700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   16301888                       # Number of Instructions Simulated
system.cpu1.committedOps                     19961893                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.140066                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.140066                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.467275                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.467275                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                23580432                       # number of integer regfile reads
system.cpu1.int_regfile_writes               13478394                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     1401                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     516                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 75464831                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6816973                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               66091366                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                387254                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           189214                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          472.223119                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6799121                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           189549                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            35.869991                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     103707030000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   472.223119                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.922311                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922311                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15096738                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15096738                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      3630827                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3630827                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2915447                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2915447                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data        48893                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        48893                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        78128                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        78128                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        70537                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70537                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      6546274                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6546274                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      6595167                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6595167                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       215923                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       215923                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       399880                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       399880                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data        30250                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        30250                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        18610                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        18610                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        23458                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        23458                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       615803                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        615803                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       646053                       # number of overall misses
system.cpu1.dcache.overall_misses::total       646053                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   3499498000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3499498000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  10163021954                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10163021954                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    366635500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    366635500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    572131000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    572131000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      1270000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1270000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  13662519954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13662519954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  13662519954                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13662519954                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3846750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3846750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3315327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3315327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        79143                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        79143                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        96738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        96738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        93995                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        93995                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      7162077                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7162077                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      7241220                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7241220                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.056131                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.056131                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.120616                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.120616                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.382220                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.382220                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.192375                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.192375                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.249566                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249566                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.085981                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.085981                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.089219                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.089219                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16207.157181                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16207.157181                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 25415.179439                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25415.179439                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 19700.994089                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19700.994089                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 24389.589905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24389.589905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 22186.510871                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22186.510871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 21147.676667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21147.676667                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          397                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1522509                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          40277                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    10.179487                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    37.800953                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       189214                       # number of writebacks
system.cpu1.dcache.writebacks::total           189214                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        79118                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79118                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       308913                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       308913                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        13245                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        13245                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       388031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       388031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       388031                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       388031                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       136805                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       136805                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        90967                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        90967                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data        28906                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        28906                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         5365                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5365                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        23458                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        23458                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       227772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       227772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       256678                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       256678                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         3078                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total         3078                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         2435                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2435                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         5513                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         5513                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1918091000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1918091000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2479606465                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2479606465                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    495967500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    495967500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     96498000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     96498000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    548698000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    548698000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      1245000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1245000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4397697465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4397697465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4893664965                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4893664965                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    441985000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    441985000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    441985000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    441985000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.035564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.035564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.027438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.365238                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.365238                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.055459                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.055459                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.249566                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.249566                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.031803                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.031803                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035447                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035447                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14020.620591                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14020.620591                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 27258.307573                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27258.307573                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 17157.942988                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 17157.942988                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 17986.579683                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17986.579683                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 23390.655640                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23390.655640                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19307.454231                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19307.454231                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19065.385288                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19065.385288                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 143594.866797                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 143594.866797                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 80171.413024                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 80171.413024                       # average overall mshr uncacheable latency
system.cpu1.icache.tags.replacements           585593                       # number of replacements
system.cpu1.icache.tags.tagsinuse          499.448296                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7643805                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           586105                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            13.041699                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      79061349000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   499.448296                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.975485                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975485                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17090093                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17090093                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      7643805                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7643805                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      7643805                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7643805                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      7643805                       # number of overall hits
system.cpu1.icache.overall_hits::total        7643805                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       608184                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       608184                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       608184                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        608184                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       608184                       # number of overall misses
system.cpu1.icache.overall_misses::total       608184                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   5475305711                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5475305711                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   5475305711                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5475305711                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   5475305711                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5475305711                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      8251989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8251989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      8251989                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8251989                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      8251989                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8251989                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.073702                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.073702                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.073702                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.073702                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.073702                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.073702                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  9002.712520                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  9002.712520                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  9002.712520                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  9002.712520                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  9002.712520                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  9002.712520                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       487413                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            41153                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    11.843924                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       585593                       # number of writebacks
system.cpu1.icache.writebacks::total           585593                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        22069                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        22069                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        22069                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        22069                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        22069                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        22069                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       586115                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       586115                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       586115                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       586115                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       586115                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       586115                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst          102                       # number of ReadReq MSHR uncacheable
system.cpu1.icache.ReadReq_mshr_uncacheable::total          102                       # number of ReadReq MSHR uncacheable
system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst          102                       # number of overall MSHR uncacheable misses
system.cpu1.icache.overall_mshr_uncacheable_misses::total          102                       # number of overall MSHR uncacheable misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   5018314097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5018314097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   5018314097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5018314097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   5018314097                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5018314097                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst      9229000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total      9229000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst      9229000                       # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total      9229000                       # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.071027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.071027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.071027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.071027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.071027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.071027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  8561.995678                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8561.995678                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  8561.995678                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  8561.995678                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  8561.995678                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  8561.995678                       # average overall mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 90480.392157                       # average ReadReq mshr uncacheable latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 90480.392157                       # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 90480.392157                       # average overall mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 90480.392157                       # average overall mshr uncacheable latency
system.cpu1.l2cache.prefetcher.num_hwpf_issued       204984                       # number of hwpf issued
system.cpu1.l2cache.prefetcher.pfIdentified       205710                       # number of prefetch candidates identified
system.cpu1.l2cache.prefetcher.pfBufferHit          651                       # number of redundant prefetches already in prefetch queue
system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.l2cache.prefetcher.pfSpanPage        59802                       # number of prefetches not generated due to page crossing
system.cpu1.l2cache.tags.replacements           51951                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse       15270.218898                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1330892                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           66549                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           19.998678                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks 14780.960176                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    15.872611                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker     2.970486                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   470.415625                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.902158                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.000969                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.000181                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.028712                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.932020                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1022         1023                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_blocks::1023           34                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_blocks::1024        13541                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::2           11                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          870                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          142                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1023::2           11                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           10                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         8705                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         4388                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.062439                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.002075                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.826477                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        26699823                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       26699823                       # Number of data accesses
system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker        16755                       # number of ReadReq hits
system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker         6229                       # number of ReadReq hits
system.cpu1.l2cache.ReadReq_hits::total         22984                       # number of ReadReq hits
system.cpu1.l2cache.WritebackDirty_hits::writebacks       115107                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       115107                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks       647294                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       647294                       # number of WritebackClean hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data        27150                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        27150                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       570057                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total       570057                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data       101740                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       101740                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.dtb.walker        16755                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.itb.walker         6229                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.inst       570057                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data       128890                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         721931                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.dtb.walker        16755                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.itb.walker         6229                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.inst       570057                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data       128890                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        721931                       # number of overall hits
system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker          448                       # number of ReadReq misses
system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker          243                       # number of ReadReq misses
system.cpu1.l2cache.ReadReq_misses::total          691                       # number of ReadReq misses
system.cpu1.l2cache.UpgradeReq_misses::cpu1.data        29892                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total        29892                       # number of UpgradeReq misses
system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data        23453                       # number of SCUpgradeReq misses
system.cpu1.l2cache.SCUpgradeReq_misses::total        23453                       # number of SCUpgradeReq misses
system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data            5                       # number of SCUpgradeFailReq misses
system.cpu1.l2cache.SCUpgradeFailReq_misses::total            5                       # number of SCUpgradeFailReq misses
system.cpu1.l2cache.ReadExReq_misses::cpu1.data        34596                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        34596                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst        16047                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total        16047                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        69320                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        69320                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.dtb.walker          448                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.itb.walker          243                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.inst        16047                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data       103916                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       120654                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.dtb.walker          448                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.itb.walker          243                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.inst        16047                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data       103916                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       120654                       # number of overall misses
system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker      9860500                       # number of ReadReq miss cycles
system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker      5063000                       # number of ReadReq miss cycles
system.cpu1.l2cache.ReadReq_miss_latency::total     14923500                       # number of ReadReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data     63584500                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total     63584500                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data     34923000                       # number of SCUpgradeReq miss cycles
system.cpu1.l2cache.SCUpgradeReq_miss_latency::total     34923000                       # number of SCUpgradeReq miss cycles
system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      1206498                       # number of SCUpgradeFailReq miss cycles
system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      1206498                       # number of SCUpgradeFailReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1459821998                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1459821998                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    658205000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    658205000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   1571289999                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1571289999                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker      9860500                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker      5063000                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    658205000                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   3031111997                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3704240497                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker      9860500                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker      5063000                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    658205000                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   3031111997                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3704240497                       # number of overall miss cycles
system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker        17203                       # number of ReadReq accesses(hits+misses)
system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker         6472                       # number of ReadReq accesses(hits+misses)
system.cpu1.l2cache.ReadReq_accesses::total        23675                       # number of ReadReq accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::writebacks       115107                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       115107                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks       647294                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       647294                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        29892                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        29892                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data        23453                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu1.l2cache.SCUpgradeReq_accesses::total        23453                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data            5                       # number of SCUpgradeFailReq accesses(hits+misses)
system.cpu1.l2cache.SCUpgradeFailReq_accesses::total            5                       # number of SCUpgradeFailReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        61746                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        61746                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       586104                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total       586104                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data       171060                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       171060                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker        17203                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.itb.walker         6472                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.inst       586104                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data       232806                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       842585                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker        17203                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.itb.walker         6472                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst       586104                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data       232806                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       842585                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.026042                       # miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.037546                       # miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_miss_rate::total     0.029187                       # miss rate for ReadReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.cpu1.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses
system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.560295                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.560295                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.027379                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.027379                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.405238                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.405238                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.026042                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.037546                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.027379                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.446363                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.143195                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.026042                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.037546                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.027379                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.446363                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.143195                       # miss rate for overall accesses
system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 22010.044643                       # average ReadReq miss latency
system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 20835.390947                       # average ReadReq miss latency
system.cpu1.l2cache.ReadReq_avg_miss_latency::total 21596.960926                       # average ReadReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  2127.141041                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  2127.141041                       # average UpgradeReq miss latency
system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  1489.063233                       # average SCUpgradeReq miss latency
system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  1489.063233                       # average SCUpgradeReq miss latency
system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 241299.600000                       # average SCUpgradeFailReq miss latency
system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 241299.600000                       # average SCUpgradeFailReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 42196.265406                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 42196.265406                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 41017.324110                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 41017.324110                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 22667.195600                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 22667.195600                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 22010.044643                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 20835.390947                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 41017.324110                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 29168.867133                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 30701.348459                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 22010.044643                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 20835.390947                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 41017.324110                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 29168.867133                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 30701.348459                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs          235                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs    26.111111                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.unused_prefetches             821                       # number of HardPF blocks evicted w/o reference
system.cpu1.l2cache.writebacks::writebacks        37285                       # number of writebacks
system.cpu1.l2cache.writebacks::total           37285                       # number of writebacks
system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data          573                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total          573                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            4                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data           74                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total           74                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.data          647                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total          651                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            4                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.data          647                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total          651                       # number of overall MSHR hits
system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker          448                       # number of ReadReq MSHR misses
system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker          243                       # number of ReadReq MSHR misses
system.cpu1.l2cache.ReadReq_mshr_misses::total          691                       # number of ReadReq MSHR misses
system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher        27204                       # number of HardPFReq MSHR misses
system.cpu1.l2cache.HardPFReq_mshr_misses::total        27204                       # number of HardPFReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data        29892                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total        29892                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data        23453                       # number of SCUpgradeReq MSHR misses
system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total        23453                       # number of SCUpgradeReq MSHR misses
system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data            5                       # number of SCUpgradeFailReq MSHR misses
system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total            5                       # number of SCUpgradeFailReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        34023                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        34023                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst        16043                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total        16043                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        69246                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        69246                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker          448                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker          243                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst        16043                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data       103269                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       120003                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker          448                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker          243                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst        16043                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data       103269                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher        27204                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       147207                       # number of overall MSHR misses
system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst          102                       # number of ReadReq MSHR uncacheable
system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data         3078                       # number of ReadReq MSHR uncacheable
system.cpu1.l2cache.ReadReq_mshr_uncacheable::total         3180                       # number of ReadReq MSHR uncacheable
system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data         2435                       # number of WriteReq MSHR uncacheable
system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         2435                       # number of WriteReq MSHR uncacheable
system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst          102                       # number of overall MSHR uncacheable misses
system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data         5513                       # number of overall MSHR uncacheable misses
system.cpu1.l2cache.overall_mshr_uncacheable_misses::total         5615                       # number of overall MSHR uncacheable misses
system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker      7172500                       # number of ReadReq MSHR miss cycles
system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker      3605000                       # number of ReadReq MSHR miss cycles
system.cpu1.l2cache.ReadReq_mshr_miss_latency::total     10777500                       # number of ReadReq MSHR miss cycles
system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher   1221222561                       # number of HardPFReq MSHR miss cycles
system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total   1221222561                       # number of HardPFReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data    499462500                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total    499462500                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data    372532500                       # number of SCUpgradeReq MSHR miss cycles
system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total    372532500                       # number of SCUpgradeReq MSHR miss cycles
system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      1056498                       # number of SCUpgradeFailReq MSHR miss cycles
system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      1056498                       # number of SCUpgradeFailReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1184971500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1184971500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    561881000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    561881000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   1153728499                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1153728499                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker      7172500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker      3605000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    561881000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2338699999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2911358499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker      7172500                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker      3605000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    561881000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2338699999                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher   1221222561                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   4132581060                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst      8464000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data    417313000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total    425777000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst      8464000                       # number of overall MSHR uncacheable cycles
system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data    417313000                       # number of overall MSHR uncacheable cycles
system.cpu1.l2cache.overall_mshr_uncacheable_latency::total    425777000                       # number of overall MSHR uncacheable cycles
system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.026042                       # mshr miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.037546                       # mshr miss rate for ReadReq accesses
system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.029187                       # mshr miss rate for ReadReq accesses
system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.551015                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.551015                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.027372                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.027372                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.404805                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.404805                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.026042                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.037546                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.027372                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.443584                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.142422                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.026042                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.037546                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.027372                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.443584                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.174709                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 16010.044643                       # average ReadReq mshr miss latency
system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 14835.390947                       # average ReadReq mshr miss latency
system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 15596.960926                       # average ReadReq mshr miss latency
system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 44891.286612                       # average HardPFReq mshr miss latency
system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 44891.286612                       # average HardPFReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 16708.902047                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16708.902047                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 15884.215239                       # average SCUpgradeReq mshr miss latency
system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15884.215239                       # average SCUpgradeReq mshr miss latency
system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 211299.600000                       # average SCUpgradeFailReq mshr miss latency
system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 211299.600000                       # average SCUpgradeFailReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 34828.542457                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 34828.542457                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 35023.437013                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 35023.437013                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 16661.301721                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 16661.301721                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 16010.044643                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 14835.390947                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 35023.437013                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 22646.680020                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 24260.714307                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 16010.044643                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 14835.390947                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 35023.437013                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 22646.680020                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 44891.286612                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 28073.264587                       # average overall mshr miss latency
system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 82980.392157                       # average ReadReq mshr uncacheable latency
system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 135579.272255                       # average ReadReq mshr uncacheable latency
system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 133892.138365                       # average ReadReq mshr uncacheable latency
system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 82980.392157                       # average overall mshr uncacheable latency
system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 75696.172683                       # average overall mshr uncacheable latency
system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 75828.495102                       # average overall mshr uncacheable latency
system.cpu1.toL2Bus.snoop_filter.tot_requests      1657712                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests       838800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests        12415                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops       183176                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops       180762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops         2414                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.trans_dist::ReadReq         31669                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadResp       826741                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WriteReq         2435                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WriteResp         2435                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty       153550                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean       659699                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict       108887                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::HardPFReq        33537                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq        71200                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::SCUpgradeReq        41639                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp        86222                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeFailResp           32                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        68548                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        66385                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq       586115                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq       251518                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::InvalidateReq          256                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      1758016                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       847991                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side        14492                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        37672                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total          2658171                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     74990240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     29751886                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side        25888                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        68812                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total         104836826                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                     408149                       # Total snoops (count)
system.cpu1.toL2Bus.snoop_fanout::samples      1234265                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.169046                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.379975                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0           1028032     83.29%     83.29% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1            203819     16.51%     99.80% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2              2414      0.20%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total       1234265                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy    1616622989                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL2Bus.snoopLayer0.occupancy     80296887                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy    879411723                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy    381445015                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer2.occupancy      8027984                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer3.occupancy     20485966                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                31012                       # Transaction distribution
system.iobus.trans_dist::ReadResp               31012                       # Transaction distribution
system.iobus.trans_dist::WriteReq               59421                       # Transaction distribution
system.iobus.trans_dist::WriteResp              59421                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        56600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       107914                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        72952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  180866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        71544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          244                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       162794                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      2321248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2484042                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             40382501                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               112500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy               327500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                31000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy                15500                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy                91500                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy               582000                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy               22000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer14.occupancy               11500                       # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer15.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer16.occupancy               51500                       # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy               11500                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy               10000                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy                2500                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy                9000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer21.occupancy               11500                       # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6099000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy            33797500                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           187673606                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            84717000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            36776000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                36458                       # number of replacements
system.iocache.tags.tagsinuse               14.555465                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                36474                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         255128019000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.555465                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.909717                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.909717                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               328284                       # Number of tag accesses
system.iocache.tags.data_accesses              328284                       # Number of data accesses
system.iocache.ReadReq_misses::realview.ide          252                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              252                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide        36224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        36224                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide        36476                       # number of demand (read+write) misses
system.iocache.demand_misses::total             36476                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide        36476                       # number of overall misses
system.iocache.overall_misses::total            36476                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     32586377                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32586377                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide   4303595229                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   4303595229                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide   4336181606                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   4336181606                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide   4336181606                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   4336181606                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          252                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            252                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide        36224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        36224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide        36476                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           36476                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide        36476                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          36476                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 129311.019841                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129311.019841                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118805.080306                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118805.080306                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 118877.662189                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118877.662189                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 118877.662189                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118877.662189                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            15                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           36206                       # number of writebacks
system.iocache.writebacks::total                36206                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          252                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide        36224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        36224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide        36476                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        36476                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide        36476                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        36476                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     19986377                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19986377                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2490041664                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2490041664                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide   2510028041                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2510028041                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide   2510028041                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2510028041                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 79311.019841                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 79311.019841                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68740.107774                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68740.107774                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 68813.138529                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68813.138529                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 68813.138529                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68813.138529                       # average overall mshr miss latency
system.l2c.tags.replacements                   132778                       # number of replacements
system.l2c.tags.tagsinuse                63203.828730                       # Cycle average of tags in use
system.l2c.tags.total_refs                     444088                       # Total number of references to valid blocks.
system.l2c.tags.sampled_refs                   196669                       # Sample count of references to valid blocks.
system.l2c.tags.avg_refs                     2.258048                       # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks   13685.490361                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker    16.358726                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker     1.065836                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst     8064.380543                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data     2772.729395                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 33768.581689                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker     5.679196                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.itb.walker     0.910017                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst     1783.108864                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data      674.072360                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher  2431.451744                       # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks      0.208824                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000250                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker     0.000016                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst       0.123053                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data       0.042308                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.515268                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000087                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst       0.027208                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data       0.010286                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.037101                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total           0.964414                       # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1022        29279                       # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1023           30                       # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024        34582                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1022::2          180                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1022::3         5628                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1022::4        23471                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4           27                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2          579                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3         6711                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4        27249                       # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1022     0.446762                       # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1023     0.000458                       # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024     0.527679                       # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses                  6131058                       # Number of tag accesses
system.l2c.tags.data_accesses                 6131058                       # Number of data accesses
system.l2c.WritebackDirty_hits::writebacks       266860                       # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total          266860                       # number of WritebackDirty hits
system.l2c.UpgradeReq_hits::cpu0.data           32430                       # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data            2686                       # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total               35116                       # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data          2009                       # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data           933                       # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total              2942                       # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data             4036                       # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data             1379                       # number of ReadExReq hits
system.l2c.ReadExReq_hits::total                 5415                       # number of ReadExReq hits
system.l2c.ReadSharedReq_hits::cpu0.dtb.walker          163                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu0.itb.walker           75                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu0.inst        33190                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu0.data        46982                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher        46066                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.dtb.walker           73                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.itb.walker           29                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.inst        13227                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data         9835                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher         5456                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total           155096                       # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.dtb.walker           163                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker            75                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst               33190                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data               51018                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.l2cache.prefetcher        46066                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker            73                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker            29                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst               13227                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data               11214                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.l2cache.prefetcher         5456                       # number of demand (read+write) hits
system.l2c.demand_hits::total                  160511                       # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker          163                       # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker           75                       # number of overall hits
system.l2c.overall_hits::cpu0.inst              33190                       # number of overall hits
system.l2c.overall_hits::cpu0.data              51018                       # number of overall hits
system.l2c.overall_hits::cpu0.l2cache.prefetcher        46066                       # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker           73                       # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker           29                       # number of overall hits
system.l2c.overall_hits::cpu1.inst              13227                       # number of overall hits
system.l2c.overall_hits::cpu1.data              11214                       # number of overall hits
system.l2c.overall_hits::cpu1.l2cache.prefetcher         5456                       # number of overall hits
system.l2c.overall_hits::total                 160511                       # number of overall hits
system.l2c.UpgradeReq_misses::cpu0.data          8984                       # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data          2771                       # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total             11755                       # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data          655                       # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data         1290                       # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total            1945                       # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data          11642                       # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data           8933                       # number of ReadExReq misses
system.l2c.ReadExReq_misses::total              20575                       # number of ReadExReq misses
system.l2c.ReadSharedReq_misses::cpu0.dtb.walker           27                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu0.itb.walker            3                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu0.inst        19670                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu0.data         9220                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       133244                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.dtb.walker            7                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.itb.walker            1                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.inst         2815                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data         1145                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher         8148                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total         174280                       # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.dtb.walker           27                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker            3                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst             19670                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data             20862                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.l2cache.prefetcher       133244                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker            7                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.itb.walker            1                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst              2815                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data             10078                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.l2cache.prefetcher         8148                       # number of demand (read+write) misses
system.l2c.demand_misses::total                194855                       # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker           27                       # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker            3                       # number of overall misses
system.l2c.overall_misses::cpu0.inst            19670                       # number of overall misses
system.l2c.overall_misses::cpu0.data            20862                       # number of overall misses
system.l2c.overall_misses::cpu0.l2cache.prefetcher       133244                       # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker            7                       # number of overall misses
system.l2c.overall_misses::cpu1.itb.walker            1                       # number of overall misses
system.l2c.overall_misses::cpu1.inst             2815                       # number of overall misses
system.l2c.overall_misses::cpu1.data            10078                       # number of overall misses
system.l2c.overall_misses::cpu1.l2cache.prefetcher         8148                       # number of overall misses
system.l2c.overall_misses::total               194855                       # number of overall misses
system.l2c.UpgradeReq_miss_latency::cpu0.data      8725000                       # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data      2891500                       # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total     11616500                       # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data      1430000                       # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data      1143000                       # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total      2573000                       # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data   1196035499                       # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data    747656500                       # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total   1943691999                       # number of ReadExReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker      2599000                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker       241000                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.inst   1635002000                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.data    838941000                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  14574955860                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker       652000                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker        97500                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.inst    242297000                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data    106324000                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher   1101582147                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total  18502691507                       # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker      2599000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker       241000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst   1635002000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data   2034976499                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  14574955860                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker       652000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.itb.walker        97500                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst    242297000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data    853980500                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher   1101582147                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total     20446383506                       # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker      2599000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker       241000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst   1635002000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data   2034976499                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  14574955860                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker       652000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.itb.walker        97500                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst    242297000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data    853980500                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher   1101582147                       # number of overall miss cycles
system.l2c.overall_miss_latency::total    20446383506                       # number of overall miss cycles
system.l2c.WritebackDirty_accesses::writebacks       266860                       # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total       266860                       # number of WritebackDirty accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data        41414                       # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data         5457                       # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total           46871                       # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data         2664                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data         2223                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total          4887                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data        15678                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data        10312                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total            25990                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker          190                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.itb.walker           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.inst        52860                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data        56202                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       179310                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker           80                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.itb.walker           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.inst        16042                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data        10980                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher        13604                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total       329376                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker          190                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker           78                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst           52860                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data           71880                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.l2cache.prefetcher       179310                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker           80                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker           30                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst           16042                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data           21292                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.l2cache.prefetcher        13604                       # number of demand (read+write) accesses
system.l2c.demand_accesses::total              355366                       # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker          190                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker           78                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst          52860                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data          71880                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.l2cache.prefetcher       179310                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker           80                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker           30                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst          16042                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data          21292                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.l2cache.prefetcher        13604                       # number of overall (read+write) accesses
system.l2c.overall_accesses::total             355366                       # number of overall (read+write) accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data     0.216931                       # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data     0.507788                       # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total       0.250795                       # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.245871                       # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.580297                       # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total     0.397995                       # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data     0.742569                       # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data     0.866272                       # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total        0.791651                       # miss rate for ReadExReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.142105                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.038462                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.372115                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.164051                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.743093                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.087500                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.033333                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.175477                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.104281                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.598941                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total     0.529122                       # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker     0.142105                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker     0.038462                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst       0.372115                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data       0.290234                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.743093                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker     0.087500                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.itb.walker     0.033333                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst       0.175477                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data       0.473323                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.598941                       # miss rate for demand accesses
system.l2c.demand_miss_rate::total           0.548322                       # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker     0.142105                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker     0.038462                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst      0.372115                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data      0.290234                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.743093                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker     0.087500                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.itb.walker     0.033333                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst      0.175477                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data      0.473323                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.598941                       # miss rate for overall accesses
system.l2c.overall_miss_rate::total          0.548322                       # miss rate for overall accesses
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data   971.170971                       # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  1043.486106                       # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total   988.217780                       # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  2183.206107                       # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data   886.046512                       # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total  1322.879177                       # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 102734.538653                       # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 83696.014777                       # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 94468.626926                       # average ReadExReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 96259.259259                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 80333.333333                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 83121.606507                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 90991.431670                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 109385.457206                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 93142.857143                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker        97500                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 86073.534636                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 92859.388646                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 135196.630707                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 106166.464924                       # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 96259.259259                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 80333.333333                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 83121.606507                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 97544.650513                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 109385.457206                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 93142.857143                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.itb.walker        97500                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 86073.534636                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 84737.100615                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 135196.630707                       # average overall miss latency
system.l2c.demand_avg_miss_latency::total 104931.274568                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 96259.259259                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 80333.333333                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 83121.606507                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 97544.650513                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 109385.457206                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 93142.857143                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.itb.walker        97500                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 86073.534636                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 84737.100615                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 135196.630707                       # average overall miss latency
system.l2c.overall_avg_miss_latency::total 104931.274568                       # average overall miss latency
system.l2c.blocked_cycles::no_mshrs                21                       # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l2c.blocked::no_mshrs                        3                       # number of cycles access was blocked
system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs             7                       # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2c.writebacks::writebacks              103743                       # number of writebacks
system.l2c.writebacks::total                   103743                       # number of writebacks
system.l2c.ReadSharedReq_mshr_hits::cpu0.inst            8                       # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu1.inst            8                       # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total                 16                       # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst             8                       # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst             8                       # number of overall MSHR hits
system.l2c.overall_mshr_hits::total                16                       # number of overall MSHR hits
system.l2c.CleanEvict_mshr_misses::writebacks         3708                       # number of CleanEvict MSHR misses
system.l2c.CleanEvict_mshr_misses::total         3708                       # number of CleanEvict MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data         8984                       # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data         2771                       # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total        11755                       # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          655                       # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data         1290                       # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total         1945                       # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data        11642                       # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data         8933                       # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total         20575                       # number of ReadExReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker           27                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker            3                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        19662                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.data         9220                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       133244                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker            7                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.inst         2807                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data         1145                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher         8148                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total       174264                       # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst        19662                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data        20862                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       133244                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst         2807                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data        10078                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher         8148                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total           194839                       # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker           27                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker            3                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst        19662                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data        20862                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       133244                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker            7                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.itb.walker            1                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst         2807                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data        10078                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher         8148                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::total          194839                       # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu0.inst         3003                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu0.data        31771                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu1.inst          102                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu1.data         3075                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total        37951                       # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu0.data        28450                       # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2435                       # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total        30885                       # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu0.inst         3003                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu0.data        60221                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu1.inst          102                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu1.data         5510                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total        68836                       # number of overall MSHR uncacheable misses
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    213623000                       # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     63075000                       # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total    276698000                       # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     16864000                       # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     32149500                       # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total     49013500                       # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   1079614502                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    658325502                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total   1737940004                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker      2329000                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker       211000                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   1437895505                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data    746740501                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  13242511370                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker       582000                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker        87500                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst    213731003                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data     94873501                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher   1020101648                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total  16759063028                       # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker      2329000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker       211000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst   1437895505                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data   1826355003                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  13242511370                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker       582000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.itb.walker        87500                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst    213731003                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data    753199003                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher   1020101648                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total  18497003032                       # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker      2329000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker       211000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst   1437895505                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data   1826355003                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  13242511370                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker       582000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.itb.walker        87500                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst    213731003                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data    753199003                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher   1020101648                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total  18497003032                       # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    192566500                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   5794669001                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst      6627000                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    361914000                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total   6355776501                       # number of ReadReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    192566500                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data   5794669001                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.inst      6627000                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data    361914000                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total   6355776501                       # number of overall MSHR uncacheable cycles
system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.216931                       # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.507788                       # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total     0.250795                       # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.245871                       # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.580297                       # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.397995                       # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.742569                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.866272                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total     0.791651                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.142105                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.038462                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.371964                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.164051                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.743093                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.087500                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.033333                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.174978                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.104281                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.598941                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total     0.529073                       # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.142105                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.038462                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst     0.371964                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data     0.290234                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.743093                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.087500                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.033333                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst     0.174978                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data     0.473323                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.598941                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total      0.548277                       # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.142105                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.038462                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst     0.371964                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data     0.290234                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.743093                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.087500                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.033333                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst     0.174978                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data     0.473323                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.598941                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total     0.548277                       # mshr miss rate for overall accesses
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 23778.161175                       # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 22762.540599                       # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 23538.749468                       # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 25746.564885                       # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 24922.093023                       # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 25199.742931                       # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 92734.453015                       # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 73695.903056                       # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 84468.529964                       # average ReadExReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 86259.259259                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 70333.333333                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 73130.683806                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 80991.377549                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 99385.423509                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 83142.857143                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker        87500                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 76142.145707                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 82858.952838                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 125196.569465                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 96170.540261                       # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 86259.259259                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 70333.333333                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 73130.683806                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 87544.578804                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 99385.423509                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 83142.857143                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker        87500                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 76142.145707                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 74736.952074                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 125196.569465                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 94934.807877                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 86259.259259                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 70333.333333                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 73130.683806                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 87544.578804                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 99385.423509                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 83142.857143                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker        87500                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 76142.145707                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 74736.952074                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 125196.569465                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 94934.807877                       # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 64124.708625                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182388.624878                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 64970.588235                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 117695.609756                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 167473.228663                       # average ReadReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 64124.708625                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 96223.393849                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 64970.588235                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 65683.121597                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 92332.159059                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        523609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       298426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          572                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.trans_dist::ReadReq               37951                       # Transaction distribution
system.membus.trans_dist::ReadResp             212466                       # Transaction distribution
system.membus.trans_dist::WriteReq              30885                       # Transaction distribution
system.membus.trans_dist::WriteResp             30885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       139949                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17155                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            74789                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          40592                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40333                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20490                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        174516                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       107914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        13608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       661161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total       782719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        72949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 855668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       162794                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        27216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     19151816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total     19342114                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2318144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2318144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21660258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           122014                       # Total snoops (count)
system.membus.snoop_fanout::samples            435296                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.011884                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.108364                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  430123     98.81%     98.81% # Request fanout histogram
system.membus.snoop_fanout::1                    5173      1.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              435296                       # Request fanout histogram
system.membus.reqLayer0.occupancy            81593499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               24500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11516500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1022226685                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1121401156                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1360881                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.toL2Bus.snoop_filter.tot_requests      1012829                       # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests       548493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests       154614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops          20965                       # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops        19995                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops          970                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.trans_dist::ReadReq              37954                       # Transaction distribution
system.toL2Bus.trans_dist::ReadResp            485832                       # Transaction distribution
system.toL2Bus.trans_dist::WriteReq             30885                       # Transaction distribution
system.toL2Bus.trans_dist::WriteResp            30885                       # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty       370603                       # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict          122893                       # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq          109820                       # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq         43534                       # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp         153354                       # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeFailReq           32                       # Transaction distribution
system.toL2Bus.trans_dist::UpgradeFailResp           32                       # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq            51065                       # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp           51065                       # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq       447881                       # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq         4599                       # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      1241884                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side       315944                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total               1557828                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     34423168                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      5674082                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total               40097250                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops                          382843                       # Total snoops (count)
system.toL2Bus.snoop_fanout::samples           858573                       # Request fanout histogram
system.toL2Bus.snoop_fanout::mean            0.374933                       # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev           0.486434                       # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0                 537636     62.62%     62.62% # Request fanout histogram
system.toL2Bus.snoop_fanout::1                 319967     37.27%     99.89% # Request fanout histogram
system.toL2Bus.snoop_fanout::2                    970      0.11%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.toL2Bus.snoop_fanout::total             858573                       # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy          885446562                       # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy           356119                       # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy         647873032                       # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy         232753441                       # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1828                       # number of quiesce instructions executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2763                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
