[{"commit":{"message":"modify x10 register use"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"26bc2f431f3979604638c7d0179b52530fa0baad"},{"commit":{"message":"modify register use"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"caa58fdcbfdd455434c112e90768077b50d2200f"},{"commit":{"message":"make some clean up"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"4bdc0c2409c506456145a3f208015f42018fcfb1"},{"commit":{"message":"optimize tmp register use"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"a38ee35029a157ea86d3b9409349f2e11c1fdd27"},{"commit":{"message":"change andr to andi"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"549af40d058bd0a98584d9ee667fb88a1e181469"},{"commit":{"message":"modify the input according to api and some name"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6f33ed95c681ff723bda4dfc2a8eb997ed11ce60"},{"commit":{"message":"RISC-V: implement GCM intrinsic with Zvkg and Zvkned extension"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"b84163460705ab21ccdbf6567bc2770d0c3e7533"}]