{
    "DESIGN_NAME": "user_project_wb_wrapper",
    "FP_PDN_MULTILAYER": false,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 25,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/aucohl_lib.v",
        "dir::../../verilog/rtl/ip_utils.v",
        "dir::../../verilog/rtl/user_project_wb_wrapper.v",
        "dir::../../verilog/rtl/user_project.v",
        "dir::../../verilog/rtl/CF_SPI_WB.v",
        "dir::../../verilog/rtl/CF_SPI.v",
        "dir::../../verilog/rtl/spi_master.v",
        "dir::../../verilog/rtl/EF_GPIO8_WB.v",
        "dir::../../verilog/rtl/EF_GPIO8.v",
        "dir::../../verilog/rtl/EF_I2C_WB.v",
        "dir::../../verilog/rtl/i2c_master.v",
        "dir::../../verilog/rtl/i2c_master_wbs_16.v",
        "dir::../../verilog/rtl/i2c_master_wbs_8.v",
        "dir::../../verilog/rtl/axis_fifo.v"
    ],
    "FP_CORE_UTIL": 40,
    "DIE_AREA": "0 0 3000 3000",
    "FP_SIZING": "absolute"
}