{
    "nl": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/36-openroad-resizertimingpostcts/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.nl.v",
    "pnl": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/36-openroad-resizertimingpostcts/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/36-openroad-resizertimingpostcts/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/36-openroad-resizertimingpostcts/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.odb",
    "sdc": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/36-openroad-resizertimingpostcts/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/12-openroad-staprepnr/nom_tt_025C_1v80/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/12-openroad-staprepnr/nom_ss_100C_1v60/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/12-openroad-staprepnr/nom_ff_n40C_1v95/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/05-yosys-jsonheader/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.h.json",
    "vh": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/28-odb-writeverilogheader/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 454,
        "design__inferred_latch__count": 0,
        "design__instance__count": 85,
        "design__instance__area": 515.494,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.16401e-05,
        "power__switching__total": 1.92718e-05,
        "power__leakage__total": 3.82773e-10,
        "power__total": 3.09122e-05,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.23591,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 3.73092,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.197023736235871,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 1.8293549415306578,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 3.8853734662684816,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.484872156149764,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.23591,
        "timing__setup__ws": 3.73092,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 50.0 50.0",
        "design__core__bbox": "5.52 10.88 44.16 38.08",
        "design__io": 18,
        "design__die__area": 2500,
        "design__core__area": 1051.01,
        "design__instance__count__stdcell": 85,
        "design__instance__area__stdcell": 515.494,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.490476,
        "design__instance__utilization__stdcell": 0.490476,
        "design__instance__count__class:inverter": 3,
        "design__instance__count__class:multi_input_combinational_cell": 55,
        "flow__warnings__count": 5,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 20,
        "design__instance__count__class:tap_cell": 12,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 16,
        "design__io__hpwl": 361019,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 874.914,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 15,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0
    }
}