#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbe4e90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbcb180 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xbe6190 .functor NOT 1, L_0xc0efe0, C4<0>, C4<0>, C4<0>;
L_0xc0ed70 .functor XOR 1, L_0xc0eba0, L_0xc0ecd0, C4<0>, C4<0>;
L_0xc0eed0 .functor XOR 1, L_0xc0ed70, L_0xc0ee30, C4<0>, C4<0>;
v0xc0b970_0 .net *"_ivl_10", 0 0, L_0xc0ee30;  1 drivers
v0xc0ba70_0 .net *"_ivl_12", 0 0, L_0xc0eed0;  1 drivers
v0xc0bb50_0 .net *"_ivl_2", 0 0, L_0xc0eb00;  1 drivers
v0xc0bc10_0 .net *"_ivl_4", 0 0, L_0xc0eba0;  1 drivers
v0xc0bcf0_0 .net *"_ivl_6", 0 0, L_0xc0ecd0;  1 drivers
v0xc0be20_0 .net *"_ivl_8", 0 0, L_0xc0ed70;  1 drivers
v0xc0bf00_0 .net "a", 0 0, v0xc07820_0;  1 drivers
v0xc0bfa0_0 .net "b", 0 0, v0xc078c0_0;  1 drivers
v0xc0c0d0_0 .net "c", 0 0, v0xc07960_0;  1 drivers
v0xc0c200_0 .var "clk", 0 0;
v0xc0c2a0_0 .net "d", 0 0, v0xc07ad0_0;  1 drivers
v0xc0c3d0_0 .net "out_dut", 0 0, L_0xc0ea90;  1 drivers
v0xc0c470_0 .net "out_ref", 0 0, L_0xc0d2e0;  1 drivers
v0xc0c510_0 .var/2u "stats1", 159 0;
v0xc0c5b0_0 .var/2u "strobe", 0 0;
v0xc0c650_0 .net "tb_match", 0 0, L_0xc0efe0;  1 drivers
v0xc0c710_0 .net "tb_mismatch", 0 0, L_0xbe6190;  1 drivers
v0xc0c8e0_0 .net "wavedrom_enable", 0 0, v0xc07bc0_0;  1 drivers
v0xc0c980_0 .net "wavedrom_title", 511 0, v0xc07c60_0;  1 drivers
L_0xc0eb00 .concat [ 1 0 0 0], L_0xc0d2e0;
L_0xc0eba0 .concat [ 1 0 0 0], L_0xc0d2e0;
L_0xc0ecd0 .concat [ 1 0 0 0], L_0xc0ea90;
L_0xc0ee30 .concat [ 1 0 0 0], L_0xc0d2e0;
L_0xc0efe0 .cmp/eeq 1, L_0xc0eb00, L_0xc0eed0;
S_0xbe1fc0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xbcb180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xbd6770 .functor NOT 1, v0xc07960_0, C4<0>, C4<0>, C4<0>;
L_0xbe6a50 .functor NOT 1, v0xc078c0_0, C4<0>, C4<0>, C4<0>;
L_0xc0cb00 .functor AND 1, L_0xbd6770, L_0xbe6a50, C4<1>, C4<1>;
L_0xc0cba0 .functor NOT 1, v0xc07ad0_0, C4<0>, C4<0>, C4<0>;
L_0xc0cc40 .functor NOT 1, v0xc07820_0, C4<0>, C4<0>, C4<0>;
L_0xc0ccb0 .functor AND 1, L_0xc0cba0, L_0xc0cc40, C4<1>, C4<1>;
L_0xc0cd90 .functor OR 1, L_0xc0cb00, L_0xc0ccb0, C4<0>, C4<0>;
L_0xc0cea0 .functor AND 1, v0xc07820_0, v0xc07960_0, C4<1>, C4<1>;
L_0xc0cf60 .functor AND 1, L_0xc0cea0, v0xc07ad0_0, C4<1>, C4<1>;
L_0xc0d020 .functor OR 1, L_0xc0cd90, L_0xc0cf60, C4<0>, C4<0>;
L_0xc0d190 .functor AND 1, v0xc078c0_0, v0xc07960_0, C4<1>, C4<1>;
L_0xc0d200 .functor AND 1, L_0xc0d190, v0xc07ad0_0, C4<1>, C4<1>;
L_0xc0d2e0 .functor OR 1, L_0xc0d020, L_0xc0d200, C4<0>, C4<0>;
v0xbe6400_0 .net *"_ivl_0", 0 0, L_0xbd6770;  1 drivers
v0xbe64a0_0 .net *"_ivl_10", 0 0, L_0xc0ccb0;  1 drivers
v0xc06010_0 .net *"_ivl_12", 0 0, L_0xc0cd90;  1 drivers
v0xc060d0_0 .net *"_ivl_14", 0 0, L_0xc0cea0;  1 drivers
v0xc061b0_0 .net *"_ivl_16", 0 0, L_0xc0cf60;  1 drivers
v0xc062e0_0 .net *"_ivl_18", 0 0, L_0xc0d020;  1 drivers
v0xc063c0_0 .net *"_ivl_2", 0 0, L_0xbe6a50;  1 drivers
v0xc064a0_0 .net *"_ivl_20", 0 0, L_0xc0d190;  1 drivers
v0xc06580_0 .net *"_ivl_22", 0 0, L_0xc0d200;  1 drivers
v0xc06660_0 .net *"_ivl_4", 0 0, L_0xc0cb00;  1 drivers
v0xc06740_0 .net *"_ivl_6", 0 0, L_0xc0cba0;  1 drivers
v0xc06820_0 .net *"_ivl_8", 0 0, L_0xc0cc40;  1 drivers
v0xc06900_0 .net "a", 0 0, v0xc07820_0;  alias, 1 drivers
v0xc069c0_0 .net "b", 0 0, v0xc078c0_0;  alias, 1 drivers
v0xc06a80_0 .net "c", 0 0, v0xc07960_0;  alias, 1 drivers
v0xc06b40_0 .net "d", 0 0, v0xc07ad0_0;  alias, 1 drivers
v0xc06c00_0 .net "out", 0 0, L_0xc0d2e0;  alias, 1 drivers
S_0xc06d60 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xbcb180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xc07820_0 .var "a", 0 0;
v0xc078c0_0 .var "b", 0 0;
v0xc07960_0 .var "c", 0 0;
v0xc07a30_0 .net "clk", 0 0, v0xc0c200_0;  1 drivers
v0xc07ad0_0 .var "d", 0 0;
v0xc07bc0_0 .var "wavedrom_enable", 0 0;
v0xc07c60_0 .var "wavedrom_title", 511 0;
S_0xc07000 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xc06d60;
 .timescale -12 -12;
v0xc07260_0 .var/2s "count", 31 0;
E_0xbce2a0/0 .event negedge, v0xc07a30_0;
E_0xbce2a0/1 .event posedge, v0xc07a30_0;
E_0xbce2a0 .event/or E_0xbce2a0/0, E_0xbce2a0/1;
E_0xbcd810 .event negedge, v0xc07a30_0;
E_0xbb79f0 .event posedge, v0xc07a30_0;
S_0xc07360 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xc06d60;
 .timescale -12 -12;
v0xc07560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc07640 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xc06d60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc07dc0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xbcb180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xc0ea90 .functor BUFZ 1, L_0xc0ea20, C4<0>, C4<0>, C4<0>;
v0xc0aea0_0 .net "a", 0 0, v0xc07820_0;  alias, 1 drivers
v0xc0af60_0 .net "b", 0 0, v0xc078c0_0;  alias, 1 drivers
v0xc0b020_0 .net "c", 0 0, v0xc07960_0;  alias, 1 drivers
v0xc0b0c0_0 .net "d", 0 0, v0xc07ad0_0;  alias, 1 drivers
v0xc0b160_0 .net "out", 0 0, L_0xc0ea90;  alias, 1 drivers
v0xc0b250_0 .net "w1", 0 0, L_0xc0d680;  1 drivers
v0xc0b340_0 .net "w2", 0 0, L_0xc0db30;  1 drivers
v0xc0b430_0 .net "w3", 0 0, L_0xc0e170;  1 drivers
v0xc0b520_0 .net "w4", 0 0, L_0xc0e4d0;  1 drivers
v0xc0b650_0 .net "w5", 0 0, L_0xc0ea20;  1 drivers
L_0xc0d740 .reduce/nor v0xc07960_0;
L_0xc0dbf0 .reduce/nor v0xc078c0_0;
L_0xc0dce0 .reduce/nor v0xc07960_0;
L_0xc0e230 .reduce/nor v0xc07ad0_0;
L_0xc0e590 .reduce/nor v0xc07820_0;
L_0xc0e680 .reduce/nor v0xc078c0_0;
L_0xc0e7b0 .reduce/nor v0xc07960_0;
S_0xc080b0 .scope module, "gate1" "and_gate" 4 13, 4 24 0, S_0xc07dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0xc0d440 .functor AND 1, v0xc07820_0, L_0xc0d740, C4<1>, C4<1>;
L_0x7f0bdb351018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xc0d5c0 .functor AND 1, L_0xc0d440, L_0x7f0bdb351018, C4<1>, C4<1>;
L_0x7f0bdb351060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xc0d680 .functor AND 1, L_0xc0d5c0, L_0x7f0bdb351060, C4<1>, C4<1>;
v0xc08370_0 .net *"_ivl_0", 0 0, L_0xc0d440;  1 drivers
v0xc08470_0 .net *"_ivl_2", 0 0, L_0xc0d5c0;  1 drivers
v0xc08550_0 .net "in1", 0 0, v0xc07820_0;  alias, 1 drivers
v0xc08670_0 .net "in2", 0 0, L_0xc0d740;  1 drivers
v0xc08710_0 .net "in3", 0 0, L_0x7f0bdb351018;  1 drivers
v0xc08820_0 .net "in4", 0 0, L_0x7f0bdb351060;  1 drivers
v0xc088e0_0 .net "out", 0 0, L_0xc0d680;  alias, 1 drivers
S_0xc08a40 .scope module, "gate2" "and_gate" 4 14, 4 24 0, S_0xc07dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0xc0d8f0 .functor AND 1, L_0xc0dbf0, L_0xc0dce0, C4<1>, C4<1>;
L_0xc0d960 .functor AND 1, L_0xc0d8f0, v0xc07ad0_0, C4<1>, C4<1>;
L_0x7f0bdb3510a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xc0db30 .functor AND 1, L_0xc0d960, L_0x7f0bdb3510a8, C4<1>, C4<1>;
v0xc08cf0_0 .net *"_ivl_0", 0 0, L_0xc0d8f0;  1 drivers
v0xc08dd0_0 .net *"_ivl_2", 0 0, L_0xc0d960;  1 drivers
v0xc08eb0_0 .net "in1", 0 0, L_0xc0dbf0;  1 drivers
v0xc08f50_0 .net "in2", 0 0, L_0xc0dce0;  1 drivers
v0xc09010_0 .net "in3", 0 0, v0xc07ad0_0;  alias, 1 drivers
v0xc09150_0 .net "in4", 0 0, L_0x7f0bdb3510a8;  1 drivers
v0xc09210_0 .net "out", 0 0, L_0xc0db30;  alias, 1 drivers
S_0xc09370 .scope module, "gate3" "and_gate" 4 15, 4 24 0, S_0xc07dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0xc0df30 .functor AND 1, v0xc07820_0, v0xc078c0_0, C4<1>, C4<1>;
L_0xc0e0b0 .functor AND 1, L_0xc0df30, L_0xc0e230, C4<1>, C4<1>;
L_0x7f0bdb3510f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xc0e170 .functor AND 1, L_0xc0e0b0, L_0x7f0bdb3510f0, C4<1>, C4<1>;
v0xc09600_0 .net *"_ivl_0", 0 0, L_0xc0df30;  1 drivers
v0xc096e0_0 .net *"_ivl_2", 0 0, L_0xc0e0b0;  1 drivers
v0xc097c0_0 .net "in1", 0 0, v0xc07820_0;  alias, 1 drivers
v0xc09890_0 .net "in2", 0 0, v0xc078c0_0;  alias, 1 drivers
v0xc09980_0 .net "in3", 0 0, L_0xc0e230;  1 drivers
v0xc09a70_0 .net "in4", 0 0, L_0x7f0bdb3510f0;  1 drivers
v0xc09b30_0 .net "out", 0 0, L_0xc0e170;  alias, 1 drivers
S_0xc09c90 .scope module, "gate4" "and_gate" 4 16, 4 24 0, S_0xc07dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0xc0e3a0 .functor AND 1, L_0xc0e590, L_0xc0e680, C4<1>, C4<1>;
L_0xc0e410 .functor AND 1, L_0xc0e3a0, L_0xc0e7b0, C4<1>, C4<1>;
L_0x7f0bdb351138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xc0e4d0 .functor AND 1, L_0xc0e410, L_0x7f0bdb351138, C4<1>, C4<1>;
v0xc09f20_0 .net *"_ivl_0", 0 0, L_0xc0e3a0;  1 drivers
v0xc0a020_0 .net *"_ivl_2", 0 0, L_0xc0e410;  1 drivers
v0xc0a100_0 .net "in1", 0 0, L_0xc0e590;  1 drivers
v0xc0a1a0_0 .net "in2", 0 0, L_0xc0e680;  1 drivers
v0xc0a260_0 .net "in3", 0 0, L_0xc0e7b0;  1 drivers
v0xc0a370_0 .net "in4", 0 0, L_0x7f0bdb351138;  1 drivers
v0xc0a430_0 .net "out", 0 0, L_0xc0e4d0;  alias, 1 drivers
S_0xc0a590 .scope module, "gate5" "or_gate" 4 18, 4 33 0, S_0xc07dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0xc0e940 .functor OR 1, L_0xc0d680, L_0xc0db30, C4<0>, C4<0>;
L_0xc0e9b0 .functor OR 1, L_0xc0e940, L_0xc0e170, C4<0>, C4<0>;
L_0xc0ea20 .functor OR 1, L_0xc0e9b0, L_0xc0e4d0, C4<0>, C4<0>;
v0xc0a870_0 .net *"_ivl_0", 0 0, L_0xc0e940;  1 drivers
v0xc0a970_0 .net *"_ivl_2", 0 0, L_0xc0e9b0;  1 drivers
v0xc0aa50_0 .net "in1", 0 0, L_0xc0d680;  alias, 1 drivers
v0xc0ab20_0 .net "in2", 0 0, L_0xc0db30;  alias, 1 drivers
v0xc0abf0_0 .net "in3", 0 0, L_0xc0e170;  alias, 1 drivers
v0xc0ace0_0 .net "in4", 0 0, L_0xc0e4d0;  alias, 1 drivers
v0xc0adb0_0 .net "out", 0 0, L_0xc0ea20;  alias, 1 drivers
S_0xc0b750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xbcb180;
 .timescale -12 -12;
E_0xbcdfd0 .event anyedge, v0xc0c5b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc0c5b0_0;
    %nor/r;
    %assign/vec4 v0xc0c5b0_0, 0;
    %wait E_0xbcdfd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc06d60;
T_3 ;
    %fork t_1, S_0xc07000;
    %jmp t_0;
    .scope S_0xc07000;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc07260_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc07ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc07960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc078c0_0, 0;
    %assign/vec4 v0xc07820_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbb79f0;
    %load/vec4 v0xc07260_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xc07260_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc07ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc07960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc078c0_0, 0;
    %assign/vec4 v0xc07820_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xbcd810;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc07640;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbce2a0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xc07820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc078c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc07960_0, 0;
    %assign/vec4 v0xc07ad0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xc06d60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xbcb180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc0c200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc0c5b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xbcb180;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xc0c200_0;
    %inv;
    %store/vec4 v0xc0c200_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xbcb180;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc07a30_0, v0xc0c710_0, v0xc0bf00_0, v0xc0bfa0_0, v0xc0c0d0_0, v0xc0c2a0_0, v0xc0c470_0, v0xc0c3d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xbcb180;
T_7 ;
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xbcb180;
T_8 ;
    %wait E_0xbce2a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc0c510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0c510_0, 4, 32;
    %load/vec4 v0xc0c650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0c510_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc0c510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0c510_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xc0c470_0;
    %load/vec4 v0xc0c470_0;
    %load/vec4 v0xc0c3d0_0;
    %xor;
    %load/vec4 v0xc0c470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0c510_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xc0c510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc0c510_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/kmap2/iter5/response0/top_module.sv";
