$date
	Tue Jun 13 19:58:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rstn $end
$scope module counter_tb $end
$var wire 1 " clk $end
$var wire 1 # rstn $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#2
b0 !
b0 $
1#
1"
#4
0"
#6
b1 !
b1 $
1"
#8
0"
#10
b10 !
b10 $
1"
#12
0"
#14
b11 !
b11 $
1"
#16
0"
#18
b100 !
b100 $
1"
#20
0"
#22
b101 !
b101 $
1"
#24
0"
#26
b110 !
b110 $
1"
#28
0"
#30
b111 !
b111 $
1"
#32
0"
#34
b1000 !
b1000 $
1"
#36
0"
#38
b1001 !
b1001 $
1"
#40
0"
#42
b0 !
b0 $
1"
#44
0"
#46
b1 !
b1 $
1"
#48
0"
#50
b10 !
b10 $
1"
#52
0"
#54
b11 !
b11 $
1"
#56
0"
#58
b100 !
b100 $
1"
#60
0"
#62
b101 !
b101 $
1"
#64
0"
#66
b110 !
b110 $
1"
#68
0"
#70
b111 !
b111 $
1"
#72
0"
#74
b1000 !
b1000 $
1"
#76
0"
#78
b1001 !
b1001 $
1"
#80
0"
#82
b0 !
b0 $
1"
#84
0"
#86
b1 !
b1 $
1"
#88
0"
#90
b10 !
b10 $
1"
#92
0"
#94
b11 !
b11 $
1"
#96
0"
#98
b100 !
b100 $
1"
#100
0"
#102
b101 !
b101 $
1"
