---
title: "The Design of Low-area 32-bit AES Encryption/Decryption System on FPGA"
pubDatetime: 2011-06-21T03:29:10+07:00
draft: false
tags:
  - electrical engineering
  - FPGA
  - encryption
description: The Design of Low-area 32-bit AES Encryption/Decryption System on FPGA
---

**The Design of Low-area 32-bit AES Encryption/Decryption System on FPGA**

Author: Wattanit Hortrakool, AAI AlHarbiy, Ji Song, Xiao-Yang Ji, Yu-Ou Jiang

Department of Electrical and Electronic Engineering, University of Sheffield

This work is a part of my coursework. Itâ€™s unpublished yet and post here under the [Creative Commons Attribution-ShareAlike 3.0 Unported License](http://creativecommons.org/licenses/by-sa/3.0/).

<p  style="   margin: 12px auto 6px auto;   font-family: Helvetica,Arial,Sans-serif;   font-style: normal;   font-variant: normal;   font-weight: normal;   font-size: 14px;   line-height: normal;   font-size-adjust: none;   font-stretch: normal;   -x-system-font: none;   display: block;"   ><a title="View The Design of Low-Area 32-Bit AES Encryption-Decryption System on FPGA on Scribd" href="https://www.scribd.com/document/58343899/The-Design-of-Low-Area-32-Bit-AES-Encryption-Decryption-System-on-FPGA#from_embed"  style="text-decoration: underline;">The Design of Low-Area 32-B...</a> by <a title="View Wattanit Hotrakool's profile on Scribd" href="https://www.scribd.com/user/59504457/Wattanit-Hotrakool#from_embed"  style="text-decoration: underline;">Wattanit Hotrakool</a> on Scribd</p><iframe class="scribd_iframe_embed" title="The Design of Low-Area 32-Bit AES Encryption-Decryption System on FPGA" src="https://www.scribd.com/embeds/58343899/content?start_page=1&view_mode=scroll&show_recommendations=true&access_key=key-1j1zb0uboioucaivwf1i" data-auto-height="true" data-aspect-ratio="0.7068965517241379" scrolling="no" width="100%" height="600" frameborder="0"></iframe>

[view this post on Scribd](https://www.scribd.com/document/58343899/The-Design-of-Low-Area-32-Bit-AES-Encryption-Decryption-System-on-FPGA)
