$date
	Thu Aug 29 12:51:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shift_tb $end
$var wire 128 ! data_out [127:0] $end
$var reg 1 " clk $end
$var reg 128 # data_in [127:0] $end
$scope module shift $end
$var wire 1 " clk $end
$var wire 128 $ data_in [127:0] $end
$var wire 128 % data_out [127:0] $end
$var reg 128 & temp [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
b1100011011111000111011101111011111100100110101101101111110001010011000000000001011001110010101111111110110101111010101101110110 $
b1100011011111000111011101111011111100100110101101101111110001010011000000000001011001110010101111111110110101111010101101110110 #
0"
bx !
$end
#10
b1100011011010110110011101110110111100100000000110101011011110110011000011010111011101111100010111111110011111000110111100101011 !
b1100011011010110110011101110110111100100000000110101011011110110011000011010111011101111100010111111110011111000110111100101011 %
b1100011011010110110011101110110111100100000000110101011011110110011000011010111011101111100010111111110011111000110111100101011 &
1"
#20
0"
