
---------- Begin Simulation Statistics ----------
final_tick                                36412299560                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 752421                       # Simulator instruction rate (inst/s)
host_mem_usage                               16956344                       # Number of bytes of host memory used
host_op_rate                                  1475485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.49                       # Real time elapsed on the host
host_tick_rate                             1234705383                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    22189335                       # Number of instructions simulated
sim_ops                                      43513037                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036412                       # Number of seconds simulated
sim_ticks                                 36412299560                       # Number of ticks simulated
system.cpu.Branches                           4628512                       # Number of branches fetched
system.cpu.committedInsts                    22189335                       # Number of instructions committed
system.cpu.committedOps                      43513037                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     4515687                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2134                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     3551752                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           630                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    28626483                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           361                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         80027032                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               80027031.997802                       # Number of busy cycles
system.cpu.num_cc_register_reads             26869538                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16698951                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3813291                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 877339                       # Number of float alu accesses
system.cpu.num_fp_insts                        877339                       # number of float instructions
system.cpu.num_fp_register_reads              1458699                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              764271                       # number of times the floating registers were written
system.cpu.num_func_calls                      475670                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002198                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42781781                       # Number of integer alu accesses
system.cpu.num_int_insts                     42781781                       # number of integer instructions
system.cpu.num_int_register_reads            82578715                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34668625                       # number of times the integer registers were written
system.cpu.num_load_insts                     4515636                       # Number of load instructions
system.cpu.num_mem_refs                       8067376                       # number of memory refs
system.cpu.num_store_insts                    3551740                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                118165      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                  34568237     79.44%     79.71% # Class of executed instruction
system.cpu.op_class::IntMult                    95432      0.22%     79.93% # Class of executed instruction
system.cpu.op_class::IntDiv                     39271      0.09%     80.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   33600      0.08%     80.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                    2464      0.01%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::SimdAdd                     7942      0.02%     80.13% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.13% # Class of executed instruction
system.cpu.op_class::SimdAlu                   137689      0.32%     80.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     80.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                   144380      0.33%     80.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  296761      0.68%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShift                   1570      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  48      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  72      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  24      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::MemRead                  4397590     10.11%     91.57% # Class of executed instruction
system.cpu.op_class::MemWrite                 3513620      8.07%     99.64% # Class of executed instruction
system.cpu.op_class::FloatMemRead              118046      0.27%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              38120      0.09%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43513037                       # Class of executed instruction
system.cpu.workload.numSyscalls                   114                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       100994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops         2071                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         204010                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops             2071                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         51014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11063                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9946                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16077                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16077                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13928                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        81019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        81019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      2628352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      2628352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2628352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30005                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30005                       # Request fanout histogram
system.membus.reqLayer2.occupancy            43346030                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           78540555                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               63666                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         94564                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             28547                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              39350                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             39350                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          63666                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8863                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       298163                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  307026                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       210368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     11726720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 11937088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             22117                       # Total snoops (count)
system.l2bus.snoopTraffic                      708032                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             125133                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.016558                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.127610                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   123061     98.34%     98.34% # Request fanout histogram
system.l2bus.snoop_fanout::1                     2072      1.66%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               125133                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           136130085                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            168810460                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4486755                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           455                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     36412299560                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28623196                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28623196                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28623196                       # number of overall hits
system.cpu.icache.overall_hits::total        28623196                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3287                       # number of overall misses
system.cpu.icache.overall_misses::total          3287                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185759210                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185759210                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185759210                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185759210                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28626483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28626483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28626483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28626483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000115                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000115                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56513.297840                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56513.297840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56513.297840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56513.297840                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3287                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3287                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3287                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    182768040                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    182768040                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    182768040                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    182768040                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55603.297840                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55603.297840                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55603.297840                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55603.297840                       # average overall mshr miss latency
system.cpu.icache.replacements                   2289                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28623196                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28623196                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3287                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185759210                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185759210                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28626483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28626483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56513.297840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56513.297840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    182768040                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    182768040                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55603.297840                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55603.297840                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           942.495139                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28626483                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                  8709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80535                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   942.495139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.920405                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.920405                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          998                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          820                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57256253                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57256253                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7967710                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7967710                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7967710                       # number of overall hits
system.cpu.dcache.overall_hits::total         7967710                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99729                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99729                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        99729                       # number of overall misses
system.cpu.dcache.overall_misses::total         99729                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2929111185                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2929111185                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2929111185                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2929111185                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8067439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8067439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8067439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8067439                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012362                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012362                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012362                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012362                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29370.706465                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29370.706465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29370.706465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29370.706465                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83501                       # number of writebacks
system.cpu.dcache.writebacks::total             83501                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        99729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        99729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        99729                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        99729                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2838357795                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2838357795                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2838357795                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2838357795                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012362                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012362                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012362                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012362                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28460.706465                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28460.706465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28460.706465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28460.706465                       # average overall mshr miss latency
system.cpu.dcache.replacements                  98705                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4455308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4455308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        60379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         60379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1473119830                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1473119830                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4515687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4515687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24397.883867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24397.883867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        60379                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        60379                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1418174940                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1418174940                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23487.883867                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23487.883867                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3512402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3512402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1455991355                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1455991355                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3551752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3551752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37001.050953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37001.050953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1420182855                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1420182855                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011079                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011079                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36091.050953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36091.050953                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.467835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8067439                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             99729                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.893612                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159705                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.467835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          526                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16234607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16234607                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             928                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           72083                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               73011                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            928                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          72083                       # number of overall hits
system.l2cache.overall_hits::total              73011                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2359                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         27646                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             30005                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2359                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        27646                       # number of overall misses
system.l2cache.overall_misses::total            30005                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    169366470                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2013100635                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2182467105                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    169366470                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2013100635                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2182467105                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3287                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        99729                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          103016                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3287                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        99729                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         103016                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.717676                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.277211                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.291265                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.717676                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.277211                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.291265                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 71795.875371                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 72817.067026                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 72736.780703                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 71795.875371                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 72817.067026                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 72736.780703                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          11063                       # number of writebacks
system.l2cache.writebacks::total                11063                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2359                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        27646                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        30005                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2359                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        27646                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        30005                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    147899570                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1761522035                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1909421605                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    147899570                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1761522035                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1909421605                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.717676                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.277211                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.291265                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.717676                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.277211                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.291265                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62695.875371                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63717.067026                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63636.780703                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62695.875371                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63717.067026                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63636.780703                       # average overall mshr miss latency
system.l2cache.replacements                     22117                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        83501                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        83501                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        83501                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        83501                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          964                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          964                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data        23273                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            23273                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        16077                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          16077                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1143992850                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1143992850                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        39350                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        39350                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.408564                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.408564                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71157.109535                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71157.109535                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        16077                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        16077                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    997692150                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    997692150                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.408564                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.408564                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62057.109535                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62057.109535                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          928                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        48810                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        49738                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2359                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        11569                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        13928                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    169366470                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    869107785                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1038474255                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3287                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        60379                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        63666                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.717676                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.191606                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.218767                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 71795.875371                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 75123.846918                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 74560.184879                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2359                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        11569                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        13928                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    147899570                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    763829885                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    911729455                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.717676                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.191606                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.218767                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62695.875371                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66023.846918                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65460.184879                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7906.321926                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 203045                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                30309                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.699165                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                70980                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    56.073609                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   532.976830                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  7317.271487                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.006845                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.065061                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.893222                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.965127                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          833                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4242                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2565                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1662381                       # Number of tag accesses
system.l2cache.tags.data_accesses             1662381                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  36412299560                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          150976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1769344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1920320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       150976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         150976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       708032                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           708032                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2359                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            27646                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                30005                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         11063                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               11063                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4146291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           48591932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               52738224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4146291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4146291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        19444858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              19444858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        19444858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4146291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          48591932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              72183082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     11063.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2359.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     27604.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.007793017700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           625                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           625                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                80223                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               10418                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        30005                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       11063                       # Number of write requests accepted
system.mem_ctrl.readBursts                      30005                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     11063                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      42                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2021                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1989                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1741                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2054                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1853                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1739                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1885                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1876                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1678                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1805                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1599                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1817                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2000                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                775                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                677                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                561                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                742                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                670                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                652                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                692                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                777                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               565                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               721                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               636                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               638                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               687                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               745                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.17                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     314435195                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   149815000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                876241445                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10494.12                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29244.12                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     21505                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     9103                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  71.77                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 82.28                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  30005                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 11063                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    29960                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     519                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     525                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     626                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     626                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     626                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     626                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        10385                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     252.536543                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    148.890324                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    289.698526                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4885     47.04%     47.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2306     22.21%     69.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          865      8.33%     77.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          413      3.98%     81.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          371      3.57%     85.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          430      4.14%     89.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          228      2.20%     91.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          287      2.76%     94.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          600      5.78%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         10385                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       47.934400                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      26.675570                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     262.537581                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            617     98.72%     98.72% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            7      1.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6400-6655            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            625                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.667200                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.650945                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.738998                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               101     16.16%     16.16% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 6      0.96%     17.12% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               518     82.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            625                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1917632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2688                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   706688                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1920320                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                708032                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         52.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         19.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      52.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      19.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.56                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.41                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.15                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    36412285000                       # Total gap between requests
system.mem_ctrl.avgGap                      886634.00                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       150976                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1766656                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       706688                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 4146291.275870191399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 48518111.224722661078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 19407947.549028676003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2359                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        27646                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        11063                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     66657200                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    809584245                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 816260851100                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28256.55                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29283.96                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  73782956.80                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     74.61                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              35107380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              18637245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            103644240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            29028420                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2874056640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        4679498220                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       10041693120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         17781665265                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         488.342277                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  26056015940                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1215760000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   9140523620                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              39127200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              20773830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            110291580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            28610820                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2874056640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5338850850                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        9486448800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         17898159720                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         491.541593                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  24602122900                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1215760000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  10594416660                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
