
ADE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000110b8  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d999  080112f0  080112f0  000122f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0802ec8c  0802ec8c  0002fc8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0802ec94  0802ec94  0002fc94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0802ec98  0802ec98  0002fc98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001ec  20000000  0802ec9c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00012d9c  200001ec  0802ee88  000301ec  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20012f88  0802ee88  00030f88  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   00033a03  00000000  00000000  00030222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005cae  00000000  00000000  00063c25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001fc0  00000000  00000000  000698d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000177b  00000000  00000000  0006b898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039693  00000000  00000000  0006d013  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002cb67  00000000  00000000  000a66a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00165806  00000000  00000000  000d320d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000bc  00000000  00000000  00238a13  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009be8  00000000  00000000  00238ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000060  00000000  00000000  002426b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    00003a0c  00000000  00000000  00242718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 000000e0  00000000  00000000  00246124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001ec 	.word	0x200001ec
 8000254:	00000000 	.word	0x00000000
 8000258:	080112d8 	.word	0x080112d8

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001f0 	.word	0x200001f0
 8000274:	080112d8 	.word	0x080112d8

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2uiz>:
 8000bb0:	004a      	lsls	r2, r1, #1
 8000bb2:	d211      	bcs.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb8:	d211      	bcs.n	8000bde <__aeabi_d2uiz+0x2e>
 8000bba:	d50d      	bpl.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d40e      	bmi.n	8000be4 <__aeabi_d2uiz+0x34>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d102      	bne.n	8000bea <__aeabi_d2uiz+0x3a>
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	4770      	bx	lr
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_uldivmod>:
 8000c90:	b953      	cbnz	r3, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c92:	b94a      	cbnz	r2, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bf08      	it	eq
 8000c98:	2800      	cmpeq	r0, #0
 8000c9a:	bf1c      	itt	ne
 8000c9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca4:	f000 b9e6 	b.w	8001074 <__aeabi_idiv0>
 8000ca8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb0:	f000 f83c 	bl	8000d2c <__udivmoddi4>
 8000cb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbc:	b004      	add	sp, #16
 8000cbe:	4770      	bx	lr

08000cc0 <__aeabi_d2lz>:
 8000cc0:	b538      	push	{r3, r4, r5, lr}
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	4604      	mov	r4, r0
 8000cc8:	460d      	mov	r5, r1
 8000cca:	f7ff ff0b 	bl	8000ae4 <__aeabi_dcmplt>
 8000cce:	b928      	cbnz	r0, 8000cdc <__aeabi_d2lz+0x1c>
 8000cd0:	4620      	mov	r0, r4
 8000cd2:	4629      	mov	r1, r5
 8000cd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd8:	f000 b80a 	b.w	8000cf0 <__aeabi_d2ulz>
 8000cdc:	4620      	mov	r0, r4
 8000cde:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ce2:	f000 f805 	bl	8000cf0 <__aeabi_d2ulz>
 8000ce6:	4240      	negs	r0, r0
 8000ce8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cec:	bd38      	pop	{r3, r4, r5, pc}
 8000cee:	bf00      	nop

08000cf0 <__aeabi_d2ulz>:
 8000cf0:	b5d0      	push	{r4, r6, r7, lr}
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d24 <__aeabi_d2ulz+0x34>)
 8000cf6:	4606      	mov	r6, r0
 8000cf8:	460f      	mov	r7, r1
 8000cfa:	f7ff fc81 	bl	8000600 <__aeabi_dmul>
 8000cfe:	f7ff ff57 	bl	8000bb0 <__aeabi_d2uiz>
 8000d02:	4604      	mov	r4, r0
 8000d04:	f7ff fc02 	bl	800050c <__aeabi_ui2d>
 8000d08:	2200      	movs	r2, #0
 8000d0a:	4b07      	ldr	r3, [pc, #28]	@ (8000d28 <__aeabi_d2ulz+0x38>)
 8000d0c:	f7ff fc78 	bl	8000600 <__aeabi_dmul>
 8000d10:	4602      	mov	r2, r0
 8000d12:	460b      	mov	r3, r1
 8000d14:	4630      	mov	r0, r6
 8000d16:	4639      	mov	r1, r7
 8000d18:	f7ff faba 	bl	8000290 <__aeabi_dsub>
 8000d1c:	f7ff ff48 	bl	8000bb0 <__aeabi_d2uiz>
 8000d20:	4621      	mov	r1, r4
 8000d22:	bdd0      	pop	{r4, r6, r7, pc}
 8000d24:	3df00000 	.word	0x3df00000
 8000d28:	41f00000 	.word	0x41f00000

08000d2c <__udivmoddi4>:
 8000d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d30:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d32:	4688      	mov	r8, r1
 8000d34:	4604      	mov	r4, r0
 8000d36:	468e      	mov	lr, r1
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d14a      	bne.n	8000dd2 <__udivmoddi4+0xa6>
 8000d3c:	428a      	cmp	r2, r1
 8000d3e:	4617      	mov	r7, r2
 8000d40:	d95f      	bls.n	8000e02 <__udivmoddi4+0xd6>
 8000d42:	fab2 f682 	clz	r6, r2
 8000d46:	b14e      	cbz	r6, 8000d5c <__udivmoddi4+0x30>
 8000d48:	f1c6 0320 	rsb	r3, r6, #32
 8000d4c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d50:	40b7      	lsls	r7, r6
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d5c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	0c23      	lsrs	r3, r4, #16
 8000d66:	fbbe f1f8 	udiv	r1, lr, r8
 8000d6a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d72:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d907      	bls.n	8000d8a <__udivmoddi4+0x5e>
 8000d7a:	18fb      	adds	r3, r7, r3
 8000d7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d80:	d202      	bcs.n	8000d88 <__udivmoddi4+0x5c>
 8000d82:	429a      	cmp	r2, r3
 8000d84:	f200 8154 	bhi.w	8001030 <__udivmoddi4+0x304>
 8000d88:	4601      	mov	r1, r0
 8000d8a:	1a9b      	subs	r3, r3, r2
 8000d8c:	b2a2      	uxth	r2, r4
 8000d8e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d92:	fb08 3310 	mls	r3, r8, r0, r3
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d9e:	4594      	cmp	ip, r2
 8000da0:	d90b      	bls.n	8000dba <__udivmoddi4+0x8e>
 8000da2:	18ba      	adds	r2, r7, r2
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	bf2c      	ite	cs
 8000daa:	2401      	movcs	r4, #1
 8000dac:	2400      	movcc	r4, #0
 8000dae:	4594      	cmp	ip, r2
 8000db0:	d902      	bls.n	8000db8 <__udivmoddi4+0x8c>
 8000db2:	2c00      	cmp	r4, #0
 8000db4:	f000 813f 	beq.w	8001036 <__udivmoddi4+0x30a>
 8000db8:	4618      	mov	r0, r3
 8000dba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dbe:	eba2 020c 	sub.w	r2, r2, ip
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	b11d      	cbz	r5, 8000dce <__udivmoddi4+0xa2>
 8000dc6:	40f2      	lsrs	r2, r6
 8000dc8:	2300      	movs	r3, #0
 8000dca:	e9c5 2300 	strd	r2, r3, [r5]
 8000dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	d905      	bls.n	8000de2 <__udivmoddi4+0xb6>
 8000dd6:	b10d      	cbz	r5, 8000ddc <__udivmoddi4+0xb0>
 8000dd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4608      	mov	r0, r1
 8000de0:	e7f5      	b.n	8000dce <__udivmoddi4+0xa2>
 8000de2:	fab3 f183 	clz	r1, r3
 8000de6:	2900      	cmp	r1, #0
 8000de8:	d14e      	bne.n	8000e88 <__udivmoddi4+0x15c>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	f0c0 8112 	bcc.w	8001014 <__udivmoddi4+0x2e8>
 8000df0:	4282      	cmp	r2, r0
 8000df2:	f240 810f 	bls.w	8001014 <__udivmoddi4+0x2e8>
 8000df6:	4608      	mov	r0, r1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e8      	beq.n	8000dce <__udivmoddi4+0xa2>
 8000dfc:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e00:	e7e5      	b.n	8000dce <__udivmoddi4+0xa2>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f000 80ac 	beq.w	8000f60 <__udivmoddi4+0x234>
 8000e08:	fab2 f682 	clz	r6, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	f040 80bb 	bne.w	8000f88 <__udivmoddi4+0x25c>
 8000e12:	1a8b      	subs	r3, r1, r2
 8000e14:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e18:	b2bc      	uxth	r4, r7
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	0c02      	lsrs	r2, r0, #16
 8000e1e:	b280      	uxth	r0, r0
 8000e20:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e24:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e28:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e2c:	fb04 f20c 	mul.w	r2, r4, ip
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d90e      	bls.n	8000e52 <__udivmoddi4+0x126>
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e3a:	bf2c      	ite	cs
 8000e3c:	f04f 0901 	movcs.w	r9, #1
 8000e40:	f04f 0900 	movcc.w	r9, #0
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d903      	bls.n	8000e50 <__udivmoddi4+0x124>
 8000e48:	f1b9 0f00 	cmp.w	r9, #0
 8000e4c:	f000 80ec 	beq.w	8001028 <__udivmoddi4+0x2fc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	fb04 f408 	mul.w	r4, r4, r8
 8000e60:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e64:	4294      	cmp	r4, r2
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x154>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e6e:	bf2c      	ite	cs
 8000e70:	2001      	movcs	r0, #1
 8000e72:	2000      	movcc	r0, #0
 8000e74:	4294      	cmp	r4, r2
 8000e76:	d902      	bls.n	8000e7e <__udivmoddi4+0x152>
 8000e78:	2800      	cmp	r0, #0
 8000e7a:	f000 80d1 	beq.w	8001020 <__udivmoddi4+0x2f4>
 8000e7e:	4698      	mov	r8, r3
 8000e80:	1b12      	subs	r2, r2, r4
 8000e82:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e86:	e79d      	b.n	8000dc4 <__udivmoddi4+0x98>
 8000e88:	f1c1 0620 	rsb	r6, r1, #32
 8000e8c:	408b      	lsls	r3, r1
 8000e8e:	fa08 f401 	lsl.w	r4, r8, r1
 8000e92:	fa00 f901 	lsl.w	r9, r0, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	fa28 f806 	lsr.w	r8, r8, r6
 8000e9e:	408a      	lsls	r2, r1
 8000ea0:	431f      	orrs	r7, r3
 8000ea2:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea6:	0c38      	lsrs	r0, r7, #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fa1f fc87 	uxth.w	ip, r7
 8000eae:	0c1c      	lsrs	r4, r3, #16
 8000eb0:	fbb8 fef0 	udiv	lr, r8, r0
 8000eb4:	fb00 881e 	mls	r8, r0, lr, r8
 8000eb8:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ebc:	fb0e f80c 	mul.w	r8, lr, ip
 8000ec0:	45a0      	cmp	r8, r4
 8000ec2:	d90e      	bls.n	8000ee2 <__udivmoddi4+0x1b6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	bf2c      	ite	cs
 8000ecc:	f04f 0b01 	movcs.w	fp, #1
 8000ed0:	f04f 0b00 	movcc.w	fp, #0
 8000ed4:	45a0      	cmp	r8, r4
 8000ed6:	d903      	bls.n	8000ee0 <__udivmoddi4+0x1b4>
 8000ed8:	f1bb 0f00 	cmp.w	fp, #0
 8000edc:	f000 80b8 	beq.w	8001050 <__udivmoddi4+0x324>
 8000ee0:	46d6      	mov	lr, sl
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fa1f f883 	uxth.w	r8, r3
 8000eea:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eee:	fb00 4413 	mls	r4, r0, r3, r4
 8000ef2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d90e      	bls.n	8000f1c <__udivmoddi4+0x1f0>
 8000efe:	193c      	adds	r4, r7, r4
 8000f00:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f04:	bf2c      	ite	cs
 8000f06:	f04f 0801 	movcs.w	r8, #1
 8000f0a:	f04f 0800 	movcc.w	r8, #0
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d903      	bls.n	8000f1a <__udivmoddi4+0x1ee>
 8000f12:	f1b8 0f00 	cmp.w	r8, #0
 8000f16:	f000 809f 	beq.w	8001058 <__udivmoddi4+0x32c>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f20:	eba4 040c 	sub.w	r4, r4, ip
 8000f24:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f28:	4564      	cmp	r4, ip
 8000f2a:	4673      	mov	r3, lr
 8000f2c:	46e0      	mov	r8, ip
 8000f2e:	d302      	bcc.n	8000f36 <__udivmoddi4+0x20a>
 8000f30:	d107      	bne.n	8000f42 <__udivmoddi4+0x216>
 8000f32:	45f1      	cmp	r9, lr
 8000f34:	d205      	bcs.n	8000f42 <__udivmoddi4+0x216>
 8000f36:	ebbe 0302 	subs.w	r3, lr, r2
 8000f3a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f3e:	3801      	subs	r0, #1
 8000f40:	46e0      	mov	r8, ip
 8000f42:	b15d      	cbz	r5, 8000f5c <__udivmoddi4+0x230>
 8000f44:	ebb9 0203 	subs.w	r2, r9, r3
 8000f48:	eb64 0408 	sbc.w	r4, r4, r8
 8000f4c:	fa04 f606 	lsl.w	r6, r4, r6
 8000f50:	fa22 f301 	lsr.w	r3, r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	431e      	orrs	r6, r3
 8000f58:	e9c5 6400 	strd	r6, r4, [r5]
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	e736      	b.n	8000dce <__udivmoddi4+0xa2>
 8000f60:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f64:	0c01      	lsrs	r1, r0, #16
 8000f66:	4614      	mov	r4, r2
 8000f68:	b280      	uxth	r0, r0
 8000f6a:	4696      	mov	lr, r2
 8000f6c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f70:	2620      	movs	r6, #32
 8000f72:	4690      	mov	r8, r2
 8000f74:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f78:	4610      	mov	r0, r2
 8000f7a:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f7e:	eba3 0308 	sub.w	r3, r3, r8
 8000f82:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f86:	e74b      	b.n	8000e20 <__udivmoddi4+0xf4>
 8000f88:	40b7      	lsls	r7, r6
 8000f8a:	f1c6 0320 	rsb	r3, r6, #32
 8000f8e:	fa01 f206 	lsl.w	r2, r1, r6
 8000f92:	fa21 f803 	lsr.w	r8, r1, r3
 8000f96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9a:	fa20 f303 	lsr.w	r3, r0, r3
 8000f9e:	b2bc      	uxth	r4, r7
 8000fa0:	40b0      	lsls	r0, r6
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	0c02      	lsrs	r2, r0, #16
 8000fa6:	0c19      	lsrs	r1, r3, #16
 8000fa8:	b280      	uxth	r0, r0
 8000faa:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fae:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fb2:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fb6:	fb09 f804 	mul.w	r8, r9, r4
 8000fba:	4588      	cmp	r8, r1
 8000fbc:	d951      	bls.n	8001062 <__udivmoddi4+0x336>
 8000fbe:	1879      	adds	r1, r7, r1
 8000fc0:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fc4:	bf2c      	ite	cs
 8000fc6:	f04f 0a01 	movcs.w	sl, #1
 8000fca:	f04f 0a00 	movcc.w	sl, #0
 8000fce:	4588      	cmp	r8, r1
 8000fd0:	d902      	bls.n	8000fd8 <__udivmoddi4+0x2ac>
 8000fd2:	f1ba 0f00 	cmp.w	sl, #0
 8000fd6:	d031      	beq.n	800103c <__udivmoddi4+0x310>
 8000fd8:	eba1 0108 	sub.w	r1, r1, r8
 8000fdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe0:	fb09 f804 	mul.w	r8, r9, r4
 8000fe4:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fee:	4543      	cmp	r3, r8
 8000ff0:	d235      	bcs.n	800105e <__udivmoddi4+0x332>
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ff8:	bf2c      	ite	cs
 8000ffa:	f04f 0a01 	movcs.w	sl, #1
 8000ffe:	f04f 0a00 	movcc.w	sl, #0
 8001002:	4543      	cmp	r3, r8
 8001004:	d2bb      	bcs.n	8000f7e <__udivmoddi4+0x252>
 8001006:	f1ba 0f00 	cmp.w	sl, #0
 800100a:	d1b8      	bne.n	8000f7e <__udivmoddi4+0x252>
 800100c:	f1a9 0102 	sub.w	r1, r9, #2
 8001010:	443b      	add	r3, r7
 8001012:	e7b4      	b.n	8000f7e <__udivmoddi4+0x252>
 8001014:	1a84      	subs	r4, r0, r2
 8001016:	eb68 0203 	sbc.w	r2, r8, r3
 800101a:	2001      	movs	r0, #1
 800101c:	4696      	mov	lr, r2
 800101e:	e6eb      	b.n	8000df8 <__udivmoddi4+0xcc>
 8001020:	443a      	add	r2, r7
 8001022:	f1a8 0802 	sub.w	r8, r8, #2
 8001026:	e72b      	b.n	8000e80 <__udivmoddi4+0x154>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	443b      	add	r3, r7
 800102e:	e710      	b.n	8000e52 <__udivmoddi4+0x126>
 8001030:	3902      	subs	r1, #2
 8001032:	443b      	add	r3, r7
 8001034:	e6a9      	b.n	8000d8a <__udivmoddi4+0x5e>
 8001036:	443a      	add	r2, r7
 8001038:	3802      	subs	r0, #2
 800103a:	e6be      	b.n	8000dba <__udivmoddi4+0x8e>
 800103c:	eba7 0808 	sub.w	r8, r7, r8
 8001040:	f1a9 0c02 	sub.w	ip, r9, #2
 8001044:	4441      	add	r1, r8
 8001046:	fbb1 f9fe 	udiv	r9, r1, lr
 800104a:	fb09 f804 	mul.w	r8, r9, r4
 800104e:	e7c9      	b.n	8000fe4 <__udivmoddi4+0x2b8>
 8001050:	f1ae 0e02 	sub.w	lr, lr, #2
 8001054:	443c      	add	r4, r7
 8001056:	e744      	b.n	8000ee2 <__udivmoddi4+0x1b6>
 8001058:	3b02      	subs	r3, #2
 800105a:	443c      	add	r4, r7
 800105c:	e75e      	b.n	8000f1c <__udivmoddi4+0x1f0>
 800105e:	4649      	mov	r1, r9
 8001060:	e78d      	b.n	8000f7e <__udivmoddi4+0x252>
 8001062:	eba1 0108 	sub.w	r1, r1, r8
 8001066:	46cc      	mov	ip, r9
 8001068:	fbb1 f9fe 	udiv	r9, r1, lr
 800106c:	fb09 f804 	mul.w	r8, r9, r4
 8001070:	e7b8      	b.n	8000fe4 <__udivmoddi4+0x2b8>
 8001072:	bf00      	nop

08001074 <__aeabi_idiv0>:
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800107c:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <MX_ADC1_Init+0x80>)
 800107e:	4a1f      	ldr	r2, [pc, #124]	@ (80010fc <MX_ADC1_Init+0x84>)
 8001080:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001082:	4b1d      	ldr	r3, [pc, #116]	@ (80010f8 <MX_ADC1_Init+0x80>)
 8001084:	2200      	movs	r2, #0
 8001086:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 8001088:	4b1b      	ldr	r3, [pc, #108]	@ (80010f8 <MX_ADC1_Init+0x80>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 800108e:	4b1a      	ldr	r3, [pc, #104]	@ (80010f8 <MX_ADC1_Init+0x80>)
 8001090:	2200      	movs	r2, #0
 8001092:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001094:	4b18      	ldr	r3, [pc, #96]	@ (80010f8 <MX_ADC1_Init+0x80>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800109a:	4b17      	ldr	r3, [pc, #92]	@ (80010f8 <MX_ADC1_Init+0x80>)
 800109c:	2204      	movs	r2, #4
 800109e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010a0:	4b15      	ldr	r3, [pc, #84]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010a6:	4b14      	ldr	r3, [pc, #80]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 1;
 80010ae:	4b12      	ldr	r3, [pc, #72]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b4:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010bc:	4b0e      	ldr	r3, [pc, #56]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80010c4:	4b0c      	ldr	r3, [pc, #48]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ca:	4b0b      	ldr	r3, [pc, #44]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80010d0:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80010d6:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010d8:	2200      	movs	r2, #0
 80010da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010dc:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010de:	2200      	movs	r2, #0
 80010e0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010e4:	4804      	ldr	r0, [pc, #16]	@ (80010f8 <MX_ADC1_Init+0x80>)
 80010e6:	f001 fe0b 	bl	8002d00 <HAL_ADC_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 80010f0:	f000 fdde 	bl	8001cb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000208 	.word	0x20000208
 80010fc:	42028000 	.word	0x42028000

08001100 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b0ba      	sub	sp, #232	@ 0xe8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001108:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001118:	f107 0310 	add.w	r3, r7, #16
 800111c:	22c0      	movs	r2, #192	@ 0xc0
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f00c fb3e 	bl	800d7a2 <memset>
  if(adcHandle->Instance==ADC1)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a24      	ldr	r2, [pc, #144]	@ (80011bc <HAL_ADC_MspInit+0xbc>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d140      	bne.n	80011b2 <HAL_ADC_MspInit+0xb2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001130:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001134:	f04f 0300 	mov.w	r3, #0
 8001138:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 800113c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001140:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001144:	f107 0310 	add.w	r3, r7, #16
 8001148:	4618      	mov	r0, r3
 800114a:	f005 fb51 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <HAL_ADC_MspInit+0x58>
    {
      Error_Handler();
 8001154:	f000 fdac 	bl	8001cb0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001158:	4b19      	ldr	r3, [pc, #100]	@ (80011c0 <HAL_ADC_MspInit+0xc0>)
 800115a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800115e:	4a18      	ldr	r2, [pc, #96]	@ (80011c0 <HAL_ADC_MspInit+0xc0>)
 8001160:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001164:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001168:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <HAL_ADC_MspInit+0xc0>)
 800116a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800116e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001176:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <HAL_ADC_MspInit+0xc0>)
 8001178:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800117c:	4a10      	ldr	r2, [pc, #64]	@ (80011c0 <HAL_ADC_MspInit+0xc0>)
 800117e:	f043 0304 	orr.w	r3, r3, #4
 8001182:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001186:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <HAL_ADC_MspInit+0xc0>)
 8001188:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001194:	2301      	movs	r3, #1
 8001196:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119a:	2303      	movs	r3, #3
 800119c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011aa:	4619      	mov	r1, r3
 80011ac:	4805      	ldr	r0, [pc, #20]	@ (80011c4 <HAL_ADC_MspInit+0xc4>)
 80011ae:	f003 fc7b 	bl	8004aa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011b2:	bf00      	nop
 80011b4:	37e8      	adds	r7, #232	@ 0xe8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	42028000 	.word	0x42028000
 80011c0:	46020c00 	.word	0x46020c00
 80011c4:	42020800 	.word	0x42020800

080011c8 <MX_GPDMA1_Init>:

/* USER CODE END 0 */

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <MX_GPDMA1_Init+0x4c>)
 80011d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001214 <MX_GPDMA1_Init+0x4c>)
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80011de:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <MX_GPDMA1_Init+0x4c>)
 80011e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011e4:	f003 0301 	and.w	r3, r3, #1
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel13_IRQn, 0, 0);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2100      	movs	r1, #0
 80011f0:	2055      	movs	r0, #85	@ 0x55
 80011f2:	f002 f907 	bl	8003404 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel13_IRQn);
 80011f6:	2055      	movs	r0, #85	@ 0x55
 80011f8:	f002 f91e 	bl	8003438 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel14_IRQn, 0, 0);
 80011fc:	2200      	movs	r2, #0
 80011fe:	2100      	movs	r1, #0
 8001200:	2056      	movs	r0, #86	@ 0x56
 8001202:	f002 f8ff 	bl	8003404 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel14_IRQn);
 8001206:	2056      	movs	r0, #86	@ 0x56
 8001208:	f002 f916 	bl	8003438 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	46020c00 	.word	0x46020c00

08001218 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08c      	sub	sp, #48	@ 0x30
 800121c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
 800122c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800122e:	4b5e      	ldr	r3, [pc, #376]	@ (80013a8 <MX_GPIO_Init+0x190>)
 8001230:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001234:	4a5c      	ldr	r2, [pc, #368]	@ (80013a8 <MX_GPIO_Init+0x190>)
 8001236:	f043 0310 	orr.w	r3, r3, #16
 800123a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800123e:	4b5a      	ldr	r3, [pc, #360]	@ (80013a8 <MX_GPIO_Init+0x190>)
 8001240:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001244:	f003 0310 	and.w	r3, r3, #16
 8001248:	61bb      	str	r3, [r7, #24]
 800124a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800124c:	4b56      	ldr	r3, [pc, #344]	@ (80013a8 <MX_GPIO_Init+0x190>)
 800124e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001252:	4a55      	ldr	r2, [pc, #340]	@ (80013a8 <MX_GPIO_Init+0x190>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800125c:	4b52      	ldr	r3, [pc, #328]	@ (80013a8 <MX_GPIO_Init+0x190>)
 800125e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001262:	f003 0304 	and.w	r3, r3, #4
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800126a:	4b4f      	ldr	r3, [pc, #316]	@ (80013a8 <MX_GPIO_Init+0x190>)
 800126c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001270:	4a4d      	ldr	r2, [pc, #308]	@ (80013a8 <MX_GPIO_Init+0x190>)
 8001272:	f043 0320 	orr.w	r3, r3, #32
 8001276:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800127a:	4b4b      	ldr	r3, [pc, #300]	@ (80013a8 <MX_GPIO_Init+0x190>)
 800127c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001280:	f003 0320 	and.w	r3, r3, #32
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001288:	4b47      	ldr	r3, [pc, #284]	@ (80013a8 <MX_GPIO_Init+0x190>)
 800128a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800128e:	4a46      	ldr	r2, [pc, #280]	@ (80013a8 <MX_GPIO_Init+0x190>)
 8001290:	f043 0302 	orr.w	r3, r3, #2
 8001294:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001298:	4b43      	ldr	r3, [pc, #268]	@ (80013a8 <MX_GPIO_Init+0x190>)
 800129a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a6:	4b40      	ldr	r3, [pc, #256]	@ (80013a8 <MX_GPIO_Init+0x190>)
 80012a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012ac:	4a3e      	ldr	r2, [pc, #248]	@ (80013a8 <MX_GPIO_Init+0x190>)
 80012ae:	f043 0301 	orr.w	r3, r3, #1
 80012b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012b6:	4b3c      	ldr	r3, [pc, #240]	@ (80013a8 <MX_GPIO_Init+0x190>)
 80012b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012bc:	f003 0301 	and.w	r3, r3, #1
 80012c0:	60bb      	str	r3, [r7, #8]
 80012c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c4:	4b38      	ldr	r3, [pc, #224]	@ (80013a8 <MX_GPIO_Init+0x190>)
 80012c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012ca:	4a37      	ldr	r2, [pc, #220]	@ (80013a8 <MX_GPIO_Init+0x190>)
 80012cc:	f043 0308 	orr.w	r3, r3, #8
 80012d0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012d4:	4b34      	ldr	r3, [pc, #208]	@ (80013a8 <MX_GPIO_Init+0x190>)
 80012d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012da:	f003 0308 	and.w	r3, r3, #8
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(m1_lr_sel_GPIO_Port, m1_lr_sel_Pin, GPIO_PIN_RESET);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2104      	movs	r1, #4
 80012e6:	4831      	ldr	r0, [pc, #196]	@ (80013ac <MX_GPIO_Init+0x194>)
 80012e8:	f003 fdb6 	bl	8004e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(m3_lr_sel_GPIO_Port, m3_lr_sel_Pin, GPIO_PIN_RESET);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2101      	movs	r1, #1
 80012f0:	482f      	ldr	r0, [pc, #188]	@ (80013b0 <MX_GPIO_Init+0x198>)
 80012f2:	f003 fdb1 	bl	8004e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, m2_lr_sel_Pin|led_blue_Pin, GPIO_PIN_RESET);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2184      	movs	r1, #132	@ 0x84
 80012fa:	482e      	ldr	r0, [pc, #184]	@ (80013b4 <MX_GPIO_Init+0x19c>)
 80012fc:	f003 fdac 	bl	8004e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_green_GPIO_Port, led_green_Pin, GPIO_PIN_RESET);
 8001300:	2200      	movs	r2, #0
 8001302:	2180      	movs	r1, #128	@ 0x80
 8001304:	482c      	ldr	r0, [pc, #176]	@ (80013b8 <MX_GPIO_Init+0x1a0>)
 8001306:	f003 fda7 	bl	8004e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(m4_lr_sel_GPIO_Port, m4_lr_sel_Pin, GPIO_PIN_RESET);
 800130a:	2200      	movs	r2, #0
 800130c:	2101      	movs	r1, #1
 800130e:	482b      	ldr	r0, [pc, #172]	@ (80013bc <MX_GPIO_Init+0x1a4>)
 8001310:	f003 fda2 	bl	8004e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : m1_lr_sel_Pin */
  GPIO_InitStruct.Pin = m1_lr_sel_Pin;
 8001314:	2304      	movs	r3, #4
 8001316:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001318:	2301      	movs	r3, #1
 800131a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001320:	2300      	movs	r3, #0
 8001322:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(m1_lr_sel_GPIO_Port, &GPIO_InitStruct);
 8001324:	f107 031c 	add.w	r3, r7, #28
 8001328:	4619      	mov	r1, r3
 800132a:	4820      	ldr	r0, [pc, #128]	@ (80013ac <MX_GPIO_Init+0x194>)
 800132c:	f003 fbbc 	bl	8004aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : m3_lr_sel_Pin */
  GPIO_InitStruct.Pin = m3_lr_sel_Pin;
 8001330:	2301      	movs	r3, #1
 8001332:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001334:	2301      	movs	r3, #1
 8001336:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133c:	2300      	movs	r3, #0
 800133e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(m3_lr_sel_GPIO_Port, &GPIO_InitStruct);
 8001340:	f107 031c 	add.w	r3, r7, #28
 8001344:	4619      	mov	r1, r3
 8001346:	481a      	ldr	r0, [pc, #104]	@ (80013b0 <MX_GPIO_Init+0x198>)
 8001348:	f003 fbae 	bl	8004aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : m2_lr_sel_Pin led_blue_Pin */
  GPIO_InitStruct.Pin = m2_lr_sel_Pin|led_blue_Pin;
 800134c:	2384      	movs	r3, #132	@ 0x84
 800134e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001350:	2301      	movs	r3, #1
 8001352:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	4619      	mov	r1, r3
 8001362:	4814      	ldr	r0, [pc, #80]	@ (80013b4 <MX_GPIO_Init+0x19c>)
 8001364:	f003 fba0 	bl	8004aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_green_Pin */
  GPIO_InitStruct.Pin = led_green_Pin;
 8001368:	2380      	movs	r3, #128	@ 0x80
 800136a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136c:	2301      	movs	r3, #1
 800136e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2300      	movs	r3, #0
 8001376:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(led_green_GPIO_Port, &GPIO_InitStruct);
 8001378:	f107 031c 	add.w	r3, r7, #28
 800137c:	4619      	mov	r1, r3
 800137e:	480e      	ldr	r0, [pc, #56]	@ (80013b8 <MX_GPIO_Init+0x1a0>)
 8001380:	f003 fb92 	bl	8004aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : m4_lr_sel_Pin */
  GPIO_InitStruct.Pin = m4_lr_sel_Pin;
 8001384:	2301      	movs	r3, #1
 8001386:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001388:	2301      	movs	r3, #1
 800138a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001390:	2300      	movs	r3, #0
 8001392:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(m4_lr_sel_GPIO_Port, &GPIO_InitStruct);
 8001394:	f107 031c 	add.w	r3, r7, #28
 8001398:	4619      	mov	r1, r3
 800139a:	4808      	ldr	r0, [pc, #32]	@ (80013bc <MX_GPIO_Init+0x1a4>)
 800139c:	f003 fb84 	bl	8004aa8 <HAL_GPIO_Init>

}
 80013a0:	bf00      	nop
 80013a2:	3730      	adds	r7, #48	@ 0x30
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	46020c00 	.word	0x46020c00
 80013ac:	42021000 	.word	0x42021000
 80013b0:	42021400 	.word	0x42021400
 80013b4:	42020400 	.word	0x42020400
 80013b8:	42020800 	.word	0x42020800
 80013bc:	42020c00 	.word	0x42020c00

080013c0 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80013c4:	2000      	movs	r0, #0
 80013c6:	f003 fde3 	bl	8004f90 <HAL_ICACHE_ConfigAssociativityMode>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80013d0:	f000 fc6e 	bl	8001cb0 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80013d4:	f003 fdfc 	bl	8004fd0 <HAL_ICACHE_Enable>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80013de:	f000 fc67 	bl	8001cb0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ec:	f001 fb16 	bl	8002a1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 80013f0:	f000 f919 	bl	8001626 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 80013f4:	f000 f880 	bl	80014f8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80013f8:	f000 f8e2 	bl	80015c0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013fc:	f7ff ff0c 	bl	8001218 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8001400:	f7ff fee2 	bl	80011c8 <MX_GPDMA1_Init>
  MX_ICACHE_Init();
 8001404:	f7ff ffdc 	bl	80013c0 <MX_ICACHE_Init>
  MX_SAI1_Init();
 8001408:	f000 fc58 	bl	8001cbc <MX_SAI1_Init>
  MX_USB_OTG_FS_HCD_Init();
 800140c:	f001 f8fa 	bl	8002604 <MX_USB_OTG_FS_HCD_Init>
  MX_USART1_UART_Init();
 8001410:	f001 f842 	bl	8002498 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001414:	f7ff fe30 	bl	8001078 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  if (arm_rfft_fast_init_f32(&fft_instance, FFT_SIZE) != ARM_MATH_SUCCESS) {
 8001418:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800141c:	482b      	ldr	r0, [pc, #172]	@ (80014cc <main+0xe4>)
 800141e:	f00a fa4f 	bl	800b8c0 <arm_rfft_fast_init_f32>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d004      	beq.n	8001432 <main+0x4a>
    HAL_GPIO_WritePin(led_blue_GPIO_Port, led_blue_Pin, GPIO_PIN_SET);  
 8001428:	2201      	movs	r2, #1
 800142a:	2180      	movs	r1, #128	@ 0x80
 800142c:	4828      	ldr	r0, [pc, #160]	@ (80014d0 <main+0xe8>)
 800142e:	f003 fd13 	bl	8004e58 <HAL_GPIO_WritePin>
  }

    // Start SAI audio capture for BOTH blocks

  if (HAL_SAI_Receive_DMA(&hsai_BlockA1, (uint8_t*)sai_a_dma_buffer, SAI_RX_BUFFER_SIZE * 2) != HAL_OK) {
 8001432:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001436:	4927      	ldr	r1, [pc, #156]	@ (80014d4 <main+0xec>)
 8001438:	4827      	ldr	r0, [pc, #156]	@ (80014d8 <main+0xf0>)
 800143a:	f008 f917 	bl	800966c <HAL_SAI_Receive_DMA>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d004      	beq.n	800144e <main+0x66>
      HAL_GPIO_WritePin(led_green_GPIO_Port, led_green_Pin, GPIO_PIN_SET);  
 8001444:	2201      	movs	r2, #1
 8001446:	2180      	movs	r1, #128	@ 0x80
 8001448:	4824      	ldr	r0, [pc, #144]	@ (80014dc <main+0xf4>)
 800144a:	f003 fd05 	bl	8004e58 <HAL_GPIO_WritePin>
  }


   if (HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t*)sai_b_dma_buffer, SAI_RX_BUFFER_SIZE * 2) != HAL_OK) {
 800144e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001452:	4923      	ldr	r1, [pc, #140]	@ (80014e0 <main+0xf8>)
 8001454:	4823      	ldr	r0, [pc, #140]	@ (80014e4 <main+0xfc>)
 8001456:	f008 f909 	bl	800966c <HAL_SAI_Receive_DMA>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d004      	beq.n	800146a <main+0x82>
       HAL_GPIO_WritePin(led_green_GPIO_Port, led_green_Pin, GPIO_PIN_SET);
 8001460:	2201      	movs	r2, #1
 8001462:	2180      	movs	r1, #128	@ 0x80
 8001464:	481d      	ldr	r0, [pc, #116]	@ (80014dc <main+0xf4>)
 8001466:	f003 fcf7 	bl	8004e58 <HAL_GPIO_WritePin>
   }

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800146a:	2000      	movs	r0, #0
 800146c:	f001 f9a6 	bl	80027bc <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8001470:	2001      	movs	r0, #1
 8001472:	f001 f9a3 	bl	80027bc <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8001476:	2002      	movs	r0, #2
 8001478:	f001 f9a0 	bl	80027bc <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800147c:	2101      	movs	r1, #1
 800147e:	2000      	movs	r0, #0
 8001480:	f001 fa2c 	bl	80028dc <BSP_PB_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // Set Mics SAI1 A Left and Right
  // TODO: add m3 and m4
  HAL_GPIO_WritePin(m1_lr_sel_GPIO_Port, m1_lr_sel_Pin, MIC_1);
 8001484:	2200      	movs	r2, #0
 8001486:	2104      	movs	r1, #4
 8001488:	4817      	ldr	r0, [pc, #92]	@ (80014e8 <main+0x100>)
 800148a:	f003 fce5 	bl	8004e58 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(m2_lr_sel_GPIO_Port, m2_lr_sel_Pin, MIC_2);
 800148e:	2201      	movs	r2, #1
 8001490:	2104      	movs	r1, #4
 8001492:	480f      	ldr	r0, [pc, #60]	@ (80014d0 <main+0xe8>)
 8001494:	f003 fce0 	bl	8004e58 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(m3_lr_sel_GPIO_Port, m3_lr_sel_Pin, MIC_3);
 8001498:	2200      	movs	r2, #0
 800149a:	2101      	movs	r1, #1
 800149c:	4813      	ldr	r0, [pc, #76]	@ (80014ec <main+0x104>)
 800149e:	f003 fcdb 	bl	8004e58 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(m4_lr_sel_GPIO_Port, m4_lr_sel_Pin, MIC_4);
 80014a2:	2201      	movs	r2, #1
 80014a4:	2101      	movs	r1, #1
 80014a6:	4812      	ldr	r0, [pc, #72]	@ (80014f0 <main+0x108>)
 80014a8:	f003 fcd6 	bl	8004e58 <HAL_GPIO_WritePin>
  
  while (1)
  {

    if (data_ready_flags) {
 80014ac:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <main+0x10c>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0fa      	beq.n	80014ac <main+0xc4>
        process_audio_data();
 80014b6:	f000 f8c5 	bl	8001644 <process_audio_data>
        HAL_GPIO_TogglePin(led_green_GPIO_Port, led_green_Pin); // Indicate processing done
 80014ba:	2180      	movs	r1, #128	@ 0x80
 80014bc:	4807      	ldr	r0, [pc, #28]	@ (80014dc <main+0xf4>)
 80014be:	f003 fce3 	bl	8004e88 <HAL_GPIO_TogglePin>
        // Reset flag after processing
        data_ready_flags = 0;
 80014c2:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <main+0x10c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	701a      	strb	r2, [r3, #0]
    if (data_ready_flags) {
 80014c8:	e7f0      	b.n	80014ac <main+0xc4>
 80014ca:	bf00      	nop
 80014cc:	20012294 	.word	0x20012294
 80014d0:	42020400 	.word	0x42020400
 80014d4:	20000294 	.word	0x20000294
 80014d8:	200126cc 	.word	0x200126cc
 80014dc:	42020800 	.word	0x42020800
 80014e0:	20004294 	.word	0x20004294
 80014e4:	20012764 	.word	0x20012764
 80014e8:	42021000 	.word	0x42021000
 80014ec:	42021400 	.word	0x42021400
 80014f0:	42020c00 	.word	0x42020c00
 80014f4:	200122ac 	.word	0x200122ac

080014f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b09e      	sub	sp, #120	@ 0x78
 80014fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014fe:	f107 0318 	add.w	r3, r7, #24
 8001502:	2260      	movs	r2, #96	@ 0x60
 8001504:	2100      	movs	r1, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f00c f94b 	bl	800d7a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800150c:	463b      	mov	r3, r7
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	611a      	str	r2, [r3, #16]
 800151a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800151c:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8001520:	f003 fd66 	bl	8004ff0 <HAL_PWREx_ControlVoltageScaling>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <SystemClock_Config+0x36>
  {
    Error_Handler();
 800152a:	f000 fbc1 	bl	8001cb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800152e:	2332      	movs	r3, #50	@ 0x32
 8001530:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001532:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001538:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800153c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800153e:	2310      	movs	r3, #16
 8001540:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001542:	2301      	movs	r3, #1
 8001544:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001546:	2310      	movs	r3, #16
 8001548:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 800154a:	2300      	movs	r3, #0
 800154c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800154e:	2302      	movs	r3, #2
 8001550:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001552:	2301      	movs	r3, #1
 8001554:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8001556:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800155a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 800155c:	2303      	movs	r3, #3
 800155e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001560:	2308      	movs	r3, #8
 8001562:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001564:	2302      	movs	r3, #2
 8001566:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001568:	2302      	movs	r3, #2
 800156a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 800156c:	2301      	movs	r3, #1
 800156e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001570:	230c      	movs	r3, #12
 8001572:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001578:	f107 0318 	add.w	r3, r7, #24
 800157c:	4618      	mov	r0, r3
 800157e:	f003 fe53 	bl	8005228 <HAL_RCC_OscConfig>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001588:	f000 fb92 	bl	8001cb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800158c:	231f      	movs	r3, #31
 800158e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001590:	2303      	movs	r3, #3
 8001592:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001594:	2300      	movs	r3, #0
 8001596:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015a4:	463b      	mov	r3, r7
 80015a6:	2103      	movs	r1, #3
 80015a8:	4618      	mov	r0, r3
 80015aa:	f004 fd19 	bl	8005fe0 <HAL_RCC_ClockConfig>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80015b4:	f000 fb7c 	bl	8001cb0 <Error_Handler>
  }
}
 80015b8:	bf00      	nop
 80015ba:	3778      	adds	r7, #120	@ 0x78
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b0b0      	sub	sp, #192	@ 0xc0
 80015c4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015c6:	463b      	mov	r3, r7
 80015c8:	22c0      	movs	r2, #192	@ 0xc0
 80015ca:	2100      	movs	r1, #0
 80015cc:	4618      	mov	r0, r3
 80015ce:	f00c f8e8 	bl	800d7a2 <memset>

  /** Initializes the common periph clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80015d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015d6:	f04f 0300 	mov.w	r3, #0
 80015da:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 80015de:	2300      	movs	r3, #0
 80015e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  PeriphClkInit.PLL2.PLL2Source = RCC_PLLSOURCE_MSI;
 80015e4:	2301      	movs	r3, #1
 80015e6:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLL2.PLL2M = 3;
 80015e8:	2303      	movs	r3, #3
 80015ea:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLL2.PLL2N = 15;
 80015ec:	230f      	movs	r3, #15
 80015ee:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLL2.PLL2P = 2;
 80015f0:	2302      	movs	r3, #2
 80015f2:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLL2.PLL2Q = 2;
 80015f4:	2302      	movs	r3, #2
 80015f6:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLL2.PLL2R = 2;
 80015f8:	2302      	movs	r3, #2
 80015fa:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLL2.PLL2RGE = RCC_PLLVCIRANGE_1;
 80015fc:	230c      	movs	r3, #12
 80015fe:	623b      	str	r3, [r7, #32]
  PeriphClkInit.PLL2.PLL2FRACN = 2048;
 8001600:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001604:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.PLL2.PLL2ClockOut = RCC_PLL2_DIVP;
 8001606:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800160a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800160c:	463b      	mov	r3, r7
 800160e:	4618      	mov	r0, r3
 8001610:	f005 f8ee 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 800161a:	f000 fb49 	bl	8001cb0 <Error_Handler>
  }
}
 800161e:	bf00      	nop
 8001620:	37c0      	adds	r7, #192	@ 0xc0
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	af00      	add	r7, sp, #0

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 800162a:	f003 fded 	bl	8005208 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800162e:	2002      	movs	r0, #2
 8001630:	f003 fd6a 	bl	8005108 <HAL_PWREx_ConfigSupply>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <SystemPower_Config+0x18>
  {
    Error_Handler();
 800163a:	f000 fb39 	bl	8001cb0 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <process_audio_data>:
/**
    * @brief  Processes a block of audio data to calculate sound direction.
    * @retval None
    */
  void process_audio_data(void)
  {
 8001644:	b580      	push	{r7, lr}
 8001646:	b08a      	sub	sp, #40	@ 0x28
 8001648:	af00      	add	r7, sp, #0
      // SCB_InvalidateDCache_by_Addr((uint32_t*)processing_ptr_a, SAI_RX_BUFFER_SIZE * sizeof(int32_t));
      // SCB_InvalidateDCache_by_Addr((uint32_t*)processing_ptr_b, SAI_RX_BUFFER_SIZE * sizeof(int32_t));


      // --- Step 1: De-interleave the raw DMA buffers into separate mic buffers ---
      for (int i = 0; i < FFT_SIZE; i++) {
 800164a:	2300      	movs	r3, #0
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
 800164e:	e04e      	b.n	80016ee <process_audio_data+0xaa>
          mic_buffers[0][i] = (float32_t)(processing_ptr_a[i * 2] >> 8);     // Mic 1
 8001650:	4b66      	ldr	r3, [pc, #408]	@ (80017ec <process_audio_data+0x1a8>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	4413      	add	r3, r2
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	121b      	asrs	r3, r3, #8
 800165e:	ee07 3a90 	vmov	s15, r3
 8001662:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001666:	4a62      	ldr	r2, [pc, #392]	@ (80017f0 <process_audio_data+0x1ac>)
 8001668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4413      	add	r3, r2
 800166e:	edc3 7a00 	vstr	s15, [r3]
          mic_buffers[1][i] = (float32_t)(processing_ptr_a[i * 2 + 1] >> 8); // Mic 2
 8001672:	4b5e      	ldr	r3, [pc, #376]	@ (80017ec <process_audio_data+0x1a8>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001678:	00db      	lsls	r3, r3, #3
 800167a:	3304      	adds	r3, #4
 800167c:	4413      	add	r3, r2
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	121b      	asrs	r3, r3, #8
 8001682:	ee07 3a90 	vmov	s15, r3
 8001686:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800168a:	4a59      	ldr	r2, [pc, #356]	@ (80017f0 <process_audio_data+0x1ac>)
 800168c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	edc3 7a00 	vstr	s15, [r3]
          mic_buffers[2][i] = (float32_t)(processing_ptr_b[i * 2] >> 8);     // Mic 3
 800169a:	4b56      	ldr	r3, [pc, #344]	@ (80017f4 <process_audio_data+0x1b0>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a0:	00db      	lsls	r3, r3, #3
 80016a2:	4413      	add	r3, r2
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	121b      	asrs	r3, r3, #8
 80016a8:	ee07 3a90 	vmov	s15, r3
 80016ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016b0:	4a4f      	ldr	r2, [pc, #316]	@ (80017f0 <process_audio_data+0x1ac>)
 80016b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	4413      	add	r3, r2
 80016bc:	edc3 7a00 	vstr	s15, [r3]
          mic_buffers[3][i] = (float32_t)(processing_ptr_b[i * 2 + 1] >> 8); // Mic 4
 80016c0:	4b4c      	ldr	r3, [pc, #304]	@ (80017f4 <process_audio_data+0x1b0>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	3304      	adds	r3, #4
 80016ca:	4413      	add	r3, r2
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	121b      	asrs	r3, r3, #8
 80016d0:	ee07 3a90 	vmov	s15, r3
 80016d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016d8:	4a45      	ldr	r2, [pc, #276]	@ (80017f0 <process_audio_data+0x1ac>)
 80016da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016dc:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4413      	add	r3, r2
 80016e4:	edc3 7a00 	vstr	s15, [r3]
      for (int i = 0; i < FFT_SIZE; i++) {
 80016e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ea:	3301      	adds	r3, #1
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80016ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016f4:	dbac      	blt.n	8001650 <process_audio_data+0xc>
      }

      // --- Step 2: Calculate TDOA lag for each adjacent microphone pair ---
      int16_t lags[NUM_PAIRS];
      lags[0] = calculate_tdoa_lag(mic_buffers[0], mic_buffers[1]); // Pair 1: Mic1-Mic2
 80016f6:	4940      	ldr	r1, [pc, #256]	@ (80017f8 <process_audio_data+0x1b4>)
 80016f8:	483d      	ldr	r0, [pc, #244]	@ (80017f0 <process_audio_data+0x1ac>)
 80016fa:	f000 f94d 	bl	8001998 <calculate_tdoa_lag>
 80016fe:	4603      	mov	r3, r0
 8001700:	81bb      	strh	r3, [r7, #12]
      lags[1] = calculate_tdoa_lag(mic_buffers[1], mic_buffers[2]); // Pair 2: Mic2-Mic3
 8001702:	493e      	ldr	r1, [pc, #248]	@ (80017fc <process_audio_data+0x1b8>)
 8001704:	483c      	ldr	r0, [pc, #240]	@ (80017f8 <process_audio_data+0x1b4>)
 8001706:	f000 f947 	bl	8001998 <calculate_tdoa_lag>
 800170a:	4603      	mov	r3, r0
 800170c:	81fb      	strh	r3, [r7, #14]
      lags[2] = calculate_tdoa_lag(mic_buffers[2], mic_buffers[3]); // Pair 3: Mic3-Mic4
 800170e:	493c      	ldr	r1, [pc, #240]	@ (8001800 <process_audio_data+0x1bc>)
 8001710:	483a      	ldr	r0, [pc, #232]	@ (80017fc <process_audio_data+0x1b8>)
 8001712:	f000 f941 	bl	8001998 <calculate_tdoa_lag>
 8001716:	4603      	mov	r3, r0
 8001718:	823b      	strh	r3, [r7, #16]

      // --- Step 3: Convert each lag into an angle and average the results ---
      float32_t angles[NUM_PAIRS];
      float32_t angle_sum = 0.0f;
 800171a:	f04f 0300 	mov.w	r3, #0
 800171e:	623b      	str	r3, [r7, #32]
      uint8_t valid_pairs = 0;
 8001720:	2300      	movs	r3, #0
 8001722:	77fb      	strb	r3, [r7, #31]

      for (int i = 0; i < NUM_PAIRS; i++) {
 8001724:	2300      	movs	r3, #0
 8001726:	61bb      	str	r3, [r7, #24]
 8001728:	e040      	b.n	80017ac <process_audio_data+0x168>
          angles[i] = calculate_angle_from_lag(lags[i], MIC_ADJACENT_DISTANCE);
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	3328      	adds	r3, #40	@ 0x28
 8001730:	443b      	add	r3, r7
 8001732:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 8001736:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 8001804 <process_audio_data+0x1c0>
 800173a:	4618      	mov	r0, r3
 800173c:	f000 f8cc 	bl	80018d8 <calculate_angle_from_lag>
 8001740:	eef0 7a40 	vmov.f32	s15, s0
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	3328      	adds	r3, #40	@ 0x28
 800174a:	443b      	add	r3, r7
 800174c:	3b28      	subs	r3, #40	@ 0x28
 800174e:	edc3 7a00 	vstr	s15, [r3]
          // A simple check to exclude potentially invalid angles from averaging
          if (angles[i] > 0.0f && angles[i] < 180.0f) {
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	3328      	adds	r3, #40	@ 0x28
 8001758:	443b      	add	r3, r7
 800175a:	3b28      	subs	r3, #40	@ 0x28
 800175c:	edd3 7a00 	vldr	s15, [r3]
 8001760:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001768:	dd1d      	ble.n	80017a6 <process_audio_data+0x162>
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	3328      	adds	r3, #40	@ 0x28
 8001770:	443b      	add	r3, r7
 8001772:	3b28      	subs	r3, #40	@ 0x28
 8001774:	edd3 7a00 	vldr	s15, [r3]
 8001778:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001808 <process_audio_data+0x1c4>
 800177c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001784:	d50f      	bpl.n	80017a6 <process_audio_data+0x162>
              angle_sum += angles[i];
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	3328      	adds	r3, #40	@ 0x28
 800178c:	443b      	add	r3, r7
 800178e:	3b28      	subs	r3, #40	@ 0x28
 8001790:	edd3 7a00 	vldr	s15, [r3]
 8001794:	ed97 7a08 	vldr	s14, [r7, #32]
 8001798:	ee77 7a27 	vadd.f32	s15, s14, s15
 800179c:	edc7 7a08 	vstr	s15, [r7, #32]
              valid_pairs++;
 80017a0:	7ffb      	ldrb	r3, [r7, #31]
 80017a2:	3301      	adds	r3, #1
 80017a4:	77fb      	strb	r3, [r7, #31]
      for (int i = 0; i < NUM_PAIRS; i++) {
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	3301      	adds	r3, #1
 80017aa:	61bb      	str	r3, [r7, #24]
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	ddbb      	ble.n	800172a <process_audio_data+0xe6>
        }
    }
    
    float32_t average_angle = 0.0f;
 80017b2:	f04f 0300 	mov.w	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
    if (valid_pairs > 0) {
 80017b8:	7ffb      	ldrb	r3, [r7, #31]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d00a      	beq.n	80017d4 <process_audio_data+0x190>
        average_angle = angle_sum / valid_pairs;
 80017be:	7ffb      	ldrb	r3, [r7, #31]
 80017c0:	ee07 3a90 	vmov	s15, r3
 80017c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017c8:	edd7 6a08 	vldr	s13, [r7, #32]
 80017cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017d0:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    // --- Step 4: Transmit results and diagnostic data over VCP ---
    transmit_uart_data(average_angle, lags);
 80017d4:	f107 030c 	add.w	r3, r7, #12
 80017d8:	4618      	mov	r0, r3
 80017da:	ed97 0a05 	vldr	s0, [r7, #20]
 80017de:	f000 f815 	bl	800180c <transmit_uart_data>
}
 80017e2:	bf00      	nop
 80017e4:	3728      	adds	r7, #40	@ 0x28
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200122b0 	.word	0x200122b0
 80017f0:	20008294 	.word	0x20008294
 80017f4:	200122b4 	.word	0x200122b4
 80017f8:	20009294 	.word	0x20009294
 80017fc:	2000a294 	.word	0x2000a294
 8001800:	2000b294 	.word	0x2000b294
 8001804:	3d0f5c29 	.word	0x3d0f5c29
 8001808:	43340000 	.word	0x43340000

0800180c <transmit_uart_data>:
/**
 * @brief Fills and transmits a data packet over UART.
 * @param angle The final averaged angle in degrees.
 * @param lags  Pointer to an array of the 3 individual lag values.
 */
void transmit_uart_data(float32_t angle, int16_t* lags) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	ed87 0a01 	vstr	s0, [r7, #4]
 8001816:	6038      	str	r0, [r7, #0]
    uart_packet.header = UART_PACKET_HEADER;
 8001818:	4b29      	ldr	r3, [pc, #164]	@ (80018c0 <transmit_uart_data+0xb4>)
 800181a:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 800181e:	801a      	strh	r2, [r3, #0]
    uart_packet.angle_q10 = (uint16_t)(angle * 1024.0f);
 8001820:	edd7 7a01 	vldr	s15, [r7, #4]
 8001824:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80018c4 <transmit_uart_data+0xb8>
 8001828:	ee67 7a87 	vmul.f32	s15, s15, s14
 800182c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001830:	ee17 3a90 	vmov	r3, s15
 8001834:	b29a      	uxth	r2, r3
 8001836:	4b22      	ldr	r3, [pc, #136]	@ (80018c0 <transmit_uart_data+0xb4>)
 8001838:	805a      	strh	r2, [r3, #2]
    uart_packet.timestamp = HAL_GetTick();
 800183a:	f001 f933 	bl	8002aa4 <HAL_GetTick>
 800183e:	4603      	mov	r3, r0
 8001840:	4a1f      	ldr	r2, [pc, #124]	@ (80018c0 <transmit_uart_data+0xb4>)
 8001842:	6053      	str	r3, [r2, #4]
    
    // Copy the individual lags into the packet
    memcpy(uart_packet.lags, lags, sizeof(uart_packet.lags));
 8001844:	2206      	movs	r2, #6
 8001846:	6839      	ldr	r1, [r7, #0]
 8001848:	481f      	ldr	r0, [pc, #124]	@ (80018c8 <transmit_uart_data+0xbc>)
 800184a:	f00c f838 	bl	800d8be <memcpy>
    uart_packet.reserved = 0;
 800184e:	4b1c      	ldr	r3, [pc, #112]	@ (80018c0 <transmit_uart_data+0xb4>)
 8001850:	2200      	movs	r2, #0
 8001852:	81da      	strh	r2, [r3, #14]

    // Downsample raw mic data for transmission
    for(int i = 0; i < NUM_MICS; i++) {
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	e023      	b.n	80018a2 <transmit_uart_data+0x96>
        for(int j = 0; j < UART_MIC_SAMPLES; j++) {
 800185a:	2300      	movs	r3, #0
 800185c:	60bb      	str	r3, [r7, #8]
 800185e:	e01a      	b.n	8001896 <transmit_uart_data+0x8a>
            uart_packet.mic_data[i][j] = (int16_t)mic_buffers[i][j * MIC_DATA_DOWNSAMPLE_FACTOR];
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	4919      	ldr	r1, [pc, #100]	@ (80018cc <transmit_uart_data+0xc0>)
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	0292      	lsls	r2, r2, #10
 800186a:	4413      	add	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	440b      	add	r3, r1
 8001870:	edd3 7a00 	vldr	s15, [r3]
 8001874:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001878:	ee17 3a90 	vmov	r3, s15
 800187c:	b218      	sxth	r0, r3
 800187e:	4910      	ldr	r1, [pc, #64]	@ (80018c0 <transmit_uart_data+0xb4>)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	01da      	lsls	r2, r3, #7
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	4413      	add	r3, r2
 8001888:	3308      	adds	r3, #8
 800188a:	4602      	mov	r2, r0
 800188c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        for(int j = 0; j < UART_MIC_SAMPLES; j++) {
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	3301      	adds	r3, #1
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	2b7f      	cmp	r3, #127	@ 0x7f
 800189a:	dde1      	ble.n	8001860 <transmit_uart_data+0x54>
    for(int i = 0; i < NUM_MICS; i++) {
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	3301      	adds	r3, #1
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2b03      	cmp	r3, #3
 80018a6:	ddd8      	ble.n	800185a <transmit_uart_data+0x4e>
        }
    }

    // Send the packet over UART
    HAL_UART_Transmit(&huart1, (uint8_t*)&uart_packet, sizeof(UART_DataPacket), 100);
 80018a8:	2364      	movs	r3, #100	@ 0x64
 80018aa:	f44f 6282 	mov.w	r2, #1040	@ 0x410
 80018ae:	4904      	ldr	r1, [pc, #16]	@ (80018c0 <transmit_uart_data+0xb4>)
 80018b0:	4807      	ldr	r0, [pc, #28]	@ (80018d0 <transmit_uart_data+0xc4>)
 80018b2:	f008 ffcf 	bl	800a854 <HAL_UART_Transmit>
}
 80018b6:	bf00      	nop
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200122b8 	.word	0x200122b8
 80018c4:	44800000 	.word	0x44800000
 80018c8:	200122c0 	.word	0x200122c0
 80018cc:	20008294 	.word	0x20008294
 80018d0:	200129b8 	.word	0x200129b8
 80018d4:	00000000 	.word	0x00000000

080018d8 <calculate_angle_from_lag>:
  * @param  lag: The lag in samples between two microphones.
  * @param  distance: The distance in meters between the same two microphones.
  * @retval Angle in degrees (0-180).
  */
float32_t calculate_angle_from_lag(int16_t lag, float32_t distance)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	ed87 0a00 	vstr	s0, [r7]
 80018e4:	80fb      	strh	r3, [r7, #6]
    float32_t dt = (float32_t)lag / SAMPLE_RATE;
 80018e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ea:	ee07 3a90 	vmov	s15, r3
 80018ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018f2:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8001988 <calculate_angle_from_lag+0xb0>
 80018f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018fa:	edc7 7a05 	vstr	s15, [r7, #20]

    // Calculate the argument for acos, clamp to [-1, 1] to avoid domain errors
    float32_t cos_theta = (dt * SPEED_OF_SOUND) / distance;
 80018fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001902:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800198c <calculate_angle_from_lag+0xb4>
 8001906:	ee67 6a87 	vmul.f32	s13, s15, s14
 800190a:	ed97 7a00 	vldr	s14, [r7]
 800190e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001912:	edc7 7a04 	vstr	s15, [r7, #16]
    cos_theta = fmaxf(-1.0f, fminf(1.0f, cos_theta));
 8001916:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800191a:	ed97 0a04 	vldr	s0, [r7, #16]
 800191e:	f00f fba7 	bl	8011070 <fminf>
 8001922:	eef0 7a40 	vmov.f32	s15, s0
 8001926:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 800192a:	eeb0 0a67 	vmov.f32	s0, s15
 800192e:	f00f fb82 	bl	8011036 <fmaxf>
 8001932:	ed87 0a04 	vstr	s0, [r7, #16]
    
    // Calculate final angle in degrees
    float32_t angle_rad = acosf(cos_theta);
 8001936:	ed97 0a04 	vldr	s0, [r7, #16]
 800193a:	f00f fb2b 	bl	8010f94 <acosf>
 800193e:	ed87 0a03 	vstr	s0, [r7, #12]
    float32_t angle_deg = angle_rad * 180.0f / M_PI;
 8001942:	edd7 7a03 	vldr	s15, [r7, #12]
 8001946:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001990 <calculate_angle_from_lag+0xb8>
 800194a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800194e:	ee17 0a90 	vmov	r0, s15
 8001952:	f7fe fdfd 	bl	8000550 <__aeabi_f2d>
 8001956:	a30a      	add	r3, pc, #40	@ (adr r3, 8001980 <calculate_angle_from_lag+0xa8>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f7fe ff7a 	bl	8000854 <__aeabi_ddiv>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	f7ff f942 	bl	8000bf0 <__aeabi_d2f>
 800196c:	4603      	mov	r3, r0
 800196e:	60bb      	str	r3, [r7, #8]

    return angle_deg;
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	ee07 3a90 	vmov	s15, r3
}
 8001976:	eeb0 0a67 	vmov.f32	s0, s15
 800197a:	3718      	adds	r7, #24
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	54442d18 	.word	0x54442d18
 8001984:	400921fb 	.word	0x400921fb
 8001988:	473b8000 	.word	0x473b8000
 800198c:	43ab8000 	.word	0x43ab8000
 8001990:	43340000 	.word	0x43340000
 8001994:	00000000 	.word	0x00000000

08001998 <calculate_tdoa_lag>:
  * @param  mic1_data: Pointer to the first microphone's audio buffer.
  * @param  mic2_data: Pointer to the second microphone's audio buffer.
  * @retval The lag in samples.
  */
int16_t calculate_tdoa_lag(float32_t* mic1_data, float32_t* mic2_data)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b090      	sub	sp, #64	@ 0x40
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
    memcpy(fft_buffer1, mic1_data, FFT_SIZE * sizeof(float32_t));
 80019a2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	486d      	ldr	r0, [pc, #436]	@ (8001b60 <calculate_tdoa_lag+0x1c8>)
 80019aa:	f00b ff88 	bl	800d8be <memcpy>
    memcpy(fft_buffer2, mic2_data, FFT_SIZE * sizeof(float32_t));
 80019ae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019b2:	6839      	ldr	r1, [r7, #0]
 80019b4:	486b      	ldr	r0, [pc, #428]	@ (8001b64 <calculate_tdoa_lag+0x1cc>)
 80019b6:	f00b ff82 	bl	800d8be <memcpy>
    arm_rfft_fast_f32(&fft_instance, fft_buffer1, fft_buffer1, 0);
 80019ba:	2300      	movs	r3, #0
 80019bc:	4a68      	ldr	r2, [pc, #416]	@ (8001b60 <calculate_tdoa_lag+0x1c8>)
 80019be:	4968      	ldr	r1, [pc, #416]	@ (8001b60 <calculate_tdoa_lag+0x1c8>)
 80019c0:	4869      	ldr	r0, [pc, #420]	@ (8001b68 <calculate_tdoa_lag+0x1d0>)
 80019c2:	f00a f86b 	bl	800ba9c <arm_rfft_fast_f32>
    arm_rfft_fast_f32(&fft_instance, fft_buffer2, fft_buffer2, 0);
 80019c6:	2300      	movs	r3, #0
 80019c8:	4a66      	ldr	r2, [pc, #408]	@ (8001b64 <calculate_tdoa_lag+0x1cc>)
 80019ca:	4966      	ldr	r1, [pc, #408]	@ (8001b64 <calculate_tdoa_lag+0x1cc>)
 80019cc:	4866      	ldr	r0, [pc, #408]	@ (8001b68 <calculate_tdoa_lag+0x1d0>)
 80019ce:	f00a f865 	bl	800ba9c <arm_rfft_fast_f32>
    for (int i = 0; i < FFT_SIZE * 2; i += 2) {
 80019d2:	2300      	movs	r3, #0
 80019d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019d6:	e096      	b.n	8001b06 <calculate_tdoa_lag+0x16e>
        float32_t X_re = fft_buffer1[i], X_im = fft_buffer1[i+1];
 80019d8:	4a61      	ldr	r2, [pc, #388]	@ (8001b60 <calculate_tdoa_lag+0x1c8>)
 80019da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	4413      	add	r3, r2
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80019e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019e6:	3301      	adds	r3, #1
 80019e8:	4a5d      	ldr	r2, [pc, #372]	@ (8001b60 <calculate_tdoa_lag+0x1c8>)
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4413      	add	r3, r2
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	633b      	str	r3, [r7, #48]	@ 0x30
        float32_t Y_re = fft_buffer2[i], Y_im = fft_buffer2[i+1];
 80019f2:	4a5c      	ldr	r2, [pc, #368]	@ (8001b64 <calculate_tdoa_lag+0x1cc>)
 80019f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	4413      	add	r3, r2
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a00:	3301      	adds	r3, #1
 8001a02:	4a58      	ldr	r2, [pc, #352]	@ (8001b64 <calculate_tdoa_lag+0x1cc>)
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	4413      	add	r3, r2
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
        float32_t R_re = X_re * Y_re + X_im * Y_im;
 8001a0c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001a10:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a18:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001a1c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a28:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        float32_t R_im = X_im * Y_re - X_re * Y_im;
 8001a2c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001a30:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a38:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8001a3c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a48:	edc7 7a08 	vstr	s15, [r7, #32]
        float32_t R_mag;
        arm_sqrt_f32(R_re * R_re + R_im * R_im, &R_mag);
 8001a4c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a50:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001a54:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a58:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a60:	edc7 7a07 	vstr	s15, [r7, #28]
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8001a6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a76:	db09      	blt.n	8001a8c <calculate_tdoa_lag+0xf4>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8001a78:	ed97 0a07 	vldr	s0, [r7, #28]
 8001a7c:	f00f fab6 	bl	8010fec <sqrtf>
 8001a80:	eef0 7a40 	vmov.f32	s15, s0
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 8001a8a:	e004      	b.n	8001a96 <calculate_tdoa_lag+0xfe>
    }
    else
    {
      *pOut = 0.0f;
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8001a94:	bf00      	nop
        if (R_mag > 1e-9) {
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7fe fd59 	bl	8000550 <__aeabi_f2d>
 8001a9e:	a32e      	add	r3, pc, #184	@ (adr r3, 8001b58 <calculate_tdoa_lag+0x1c0>)
 8001aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa4:	f7ff f83c 	bl	8000b20 <__aeabi_dcmpgt>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d019      	beq.n	8001ae2 <calculate_tdoa_lag+0x14a>
            correlation_output[i]   = R_re / R_mag;
 8001aae:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ab2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aba:	4a2c      	ldr	r2, [pc, #176]	@ (8001b6c <calculate_tdoa_lag+0x1d4>)
 8001abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	4413      	add	r3, r2
 8001ac2:	edc3 7a00 	vstr	s15, [r3]
            correlation_output[i+1] = R_im / R_mag;
 8001ac6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001acc:	3301      	adds	r3, #1
 8001ace:	edd7 6a08 	vldr	s13, [r7, #32]
 8001ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ad6:	4a25      	ldr	r2, [pc, #148]	@ (8001b6c <calculate_tdoa_lag+0x1d4>)
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	4413      	add	r3, r2
 8001adc:	edc3 7a00 	vstr	s15, [r3]
 8001ae0:	e00e      	b.n	8001b00 <calculate_tdoa_lag+0x168>
        } else {
            correlation_output[i]   = 0.0f;
 8001ae2:	4a22      	ldr	r2, [pc, #136]	@ (8001b6c <calculate_tdoa_lag+0x1d4>)
 8001ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
            correlation_output[i+1] = 0.0f;
 8001af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001af2:	3301      	adds	r3, #1
 8001af4:	4a1d      	ldr	r2, [pc, #116]	@ (8001b6c <calculate_tdoa_lag+0x1d4>)
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < FFT_SIZE * 2; i += 2) {
 8001b00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b02:	3302      	adds	r3, #2
 8001b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b0c:	f6ff af64 	blt.w	80019d8 <calculate_tdoa_lag+0x40>
        }
    }
    arm_rfft_fast_f32(&fft_instance, correlation_output, correlation_output, 1);
 8001b10:	2301      	movs	r3, #1
 8001b12:	4a16      	ldr	r2, [pc, #88]	@ (8001b6c <calculate_tdoa_lag+0x1d4>)
 8001b14:	4915      	ldr	r1, [pc, #84]	@ (8001b6c <calculate_tdoa_lag+0x1d4>)
 8001b16:	4814      	ldr	r0, [pc, #80]	@ (8001b68 <calculate_tdoa_lag+0x1d0>)
 8001b18:	f009 ffc0 	bl	800ba9c <arm_rfft_fast_f32>
    float32_t max_val;
    uint32_t max_idx;
    arm_max_f32(correlation_output, FFT_SIZE, &max_val, &max_idx);
 8001b1c:	f107 0310 	add.w	r3, r7, #16
 8001b20:	f107 0214 	add.w	r2, r7, #20
 8001b24:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b28:	4810      	ldr	r0, [pc, #64]	@ (8001b6c <calculate_tdoa_lag+0x1d4>)
 8001b2a:	f009 fdc7 	bl	800b6bc <arm_max_f32>
    int16_t lag_val = max_idx;
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	877b      	strh	r3, [r7, #58]	@ 0x3a
    if (lag_val >= FFT_SIZE / 2) {
 8001b32:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8001b36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b3a:	db04      	blt.n	8001b46 <calculate_tdoa_lag+0x1ae>
        lag_val -= FFT_SIZE;
 8001b3c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001b3e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    return lag_val;
 8001b46:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3740      	adds	r7, #64	@ 0x40
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	f3af 8000 	nop.w
 8001b58:	e826d695 	.word	0xe826d695
 8001b5c:	3e112e0b 	.word	0x3e112e0b
 8001b60:	2000c294 	.word	0x2000c294
 8001b64:	2000e294 	.word	0x2000e294
 8001b68:	20012294 	.word	0x20012294
 8001b6c:	20010294 	.word	0x20010294

08001b70 <trigger_processing>:

// --- DMA Transfer Complete Callbacks ---

volatile uint8_t dma_sync_flags = 0;

void trigger_processing(uint8_t half) {
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
    if (dma_sync_flags == 0x03) {
 8001b7a:	4b10      	ldr	r3, [pc, #64]	@ (8001bbc <trigger_processing+0x4c>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2b03      	cmp	r3, #3
 8001b82:	d115      	bne.n	8001bb0 <trigger_processing+0x40>
        if(half == 0) {
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d106      	bne.n	8001b98 <trigger_processing+0x28>
            processing_ptr_a = &sai_a_dma_buffer[0];
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc0 <trigger_processing+0x50>)
 8001b8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc4 <trigger_processing+0x54>)
 8001b8e:	601a      	str	r2, [r3, #0]
            processing_ptr_b = &sai_b_dma_buffer[0];
 8001b90:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc8 <trigger_processing+0x58>)
 8001b92:	4a0e      	ldr	r2, [pc, #56]	@ (8001bcc <trigger_processing+0x5c>)
 8001b94:	601a      	str	r2, [r3, #0]
 8001b96:	e005      	b.n	8001ba4 <trigger_processing+0x34>
        } else {
            processing_ptr_a = &sai_a_dma_buffer[SAI_RX_BUFFER_SIZE];
 8001b98:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <trigger_processing+0x50>)
 8001b9a:	4a0d      	ldr	r2, [pc, #52]	@ (8001bd0 <trigger_processing+0x60>)
 8001b9c:	601a      	str	r2, [r3, #0]
            processing_ptr_b = &sai_b_dma_buffer[SAI_RX_BUFFER_SIZE];
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <trigger_processing+0x58>)
 8001ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <trigger_processing+0x64>)
 8001ba2:	601a      	str	r2, [r3, #0]
        }
        data_ready_flags = 1;
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd8 <trigger_processing+0x68>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	701a      	strb	r2, [r3, #0]
        dma_sync_flags = 0;
 8001baa:	4b04      	ldr	r3, [pc, #16]	@ (8001bbc <trigger_processing+0x4c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]
    }
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	200126c8 	.word	0x200126c8
 8001bc0:	200122b0 	.word	0x200122b0
 8001bc4:	20000294 	.word	0x20000294
 8001bc8:	200122b4 	.word	0x200122b4
 8001bcc:	20004294 	.word	0x20004294
 8001bd0:	20002294 	.word	0x20002294
 8001bd4:	20006294 	.word	0x20006294
 8001bd8:	200122ac 	.word	0x200122ac

08001bdc <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A) {
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a0f      	ldr	r2, [pc, #60]	@ (8001c28 <HAL_SAI_RxHalfCpltCallback+0x4c>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d108      	bne.n	8001c00 <HAL_SAI_RxHalfCpltCallback+0x24>
      dma_sync_flags |= (1 << 0);
 8001bee:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <HAL_SAI_RxHalfCpltCallback+0x50>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	b2da      	uxtb	r2, r3
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <HAL_SAI_RxHalfCpltCallback+0x50>)
 8001bfc:	701a      	strb	r2, [r3, #0]
 8001bfe:	e00c      	b.n	8001c1a <HAL_SAI_RxHalfCpltCallback+0x3e>
  } else if (hsai->Instance == SAI1_Block_B) {
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <HAL_SAI_RxHalfCpltCallback+0x54>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d107      	bne.n	8001c1a <HAL_SAI_RxHalfCpltCallback+0x3e>
      dma_sync_flags |= (1 << 1);
 8001c0a:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <HAL_SAI_RxHalfCpltCallback+0x50>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	f043 0302 	orr.w	r3, r3, #2
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <HAL_SAI_RxHalfCpltCallback+0x50>)
 8001c18:	701a      	strb	r2, [r3, #0]
  }
  trigger_processing(0);
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	f7ff ffa8 	bl	8001b70 <trigger_processing>
}
 8001c20:	bf00      	nop
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40015404 	.word	0x40015404
 8001c2c:	200126c8 	.word	0x200126c8
 8001c30:	40015424 	.word	0x40015424

08001c34 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A) {
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0f      	ldr	r2, [pc, #60]	@ (8001c80 <HAL_SAI_RxCpltCallback+0x4c>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d108      	bne.n	8001c58 <HAL_SAI_RxCpltCallback+0x24>
      dma_sync_flags |= (1 << 0);
 8001c46:	4b0f      	ldr	r3, [pc, #60]	@ (8001c84 <HAL_SAI_RxCpltCallback+0x50>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4b0c      	ldr	r3, [pc, #48]	@ (8001c84 <HAL_SAI_RxCpltCallback+0x50>)
 8001c54:	701a      	strb	r2, [r3, #0]
 8001c56:	e00c      	b.n	8001c72 <HAL_SAI_RxCpltCallback+0x3e>
  } else if (hsai->Instance == SAI1_Block_B) {
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c88 <HAL_SAI_RxCpltCallback+0x54>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d107      	bne.n	8001c72 <HAL_SAI_RxCpltCallback+0x3e>
      dma_sync_flags |= (1 << 1);
 8001c62:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <HAL_SAI_RxCpltCallback+0x50>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	f043 0302 	orr.w	r3, r3, #2
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	4b05      	ldr	r3, [pc, #20]	@ (8001c84 <HAL_SAI_RxCpltCallback+0x50>)
 8001c70:	701a      	strb	r2, [r3, #0]
  }
  trigger_processing(1);
 8001c72:	2001      	movs	r0, #1
 8001c74:	f7ff ff7c 	bl	8001b70 <trigger_processing>
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40015404 	.word	0x40015404
 8001c84:	200126c8 	.word	0x200126c8
 8001c88:	40015424 	.word	0x40015424

08001c8c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a04      	ldr	r2, [pc, #16]	@ (8001cac <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d101      	bne.n	8001ca2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c9e:	f000 feed 	bl	8002a7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40014800 	.word	0x40014800

08001cb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cb4:	b672      	cpsid	i
}
 8001cb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <Error_Handler+0x8>

08001cbc <MX_SAI1_Init>:
DMA_QListTypeDef List_GPDMA1_Channel13;
DMA_HandleTypeDef handle_GPDMA1_Channel13;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8001cc0:	4b2e      	ldr	r3, [pc, #184]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001cc2:	4a2f      	ldr	r2, [pc, #188]	@ (8001d80 <MX_SAI1_Init+0xc4>)
 8001cc4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8001cc6:	4b2d      	ldr	r3, [pc, #180]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001ccc:	4b2b      	ldr	r3, [pc, #172]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8001cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001cd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cd8:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001cda:	4b28      	ldr	r3, [pc, #160]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001ce0:	4b26      	ldr	r3, [pc, #152]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001ce6:	4b25      	ldr	r3, [pc, #148]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001ce8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001cec:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001cee:	4b23      	ldr	r3, [pc, #140]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MckOutput = SAI_MCK_OUTPUT_DISABLE;
 8001cf4:	4b21      	ldr	r3, [pc, #132]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001cfa:	4b20      	ldr	r3, [pc, #128]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001d00:	4b1e      	ldr	r3, [pc, #120]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8001d06:	2302      	movs	r3, #2
 8001d08:	2202      	movs	r2, #2
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	481b      	ldr	r0, [pc, #108]	@ (8001d7c <MX_SAI1_Init+0xc0>)
 8001d0e:	f007 fa07 	bl	8009120 <HAL_SAI_InitProtocol>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_SAI1_Init+0x60>
  {
    Error_Handler();
 8001d18:	f7ff ffca 	bl	8001cb0 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001d1c:	4b19      	ldr	r3, [pc, #100]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8001d88 <MX_SAI1_Init+0xcc>)
 8001d20:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8001d22:	4b18      	ldr	r3, [pc, #96]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d24:	2203      	movs	r2, #3
 8001d26:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001d28:	4b16      	ldr	r3, [pc, #88]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001d2e:	4b15      	ldr	r3, [pc, #84]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001d34:	4b13      	ldr	r3, [pc, #76]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001d3a:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001d40:	4b10      	ldr	r3, [pc, #64]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MckOutput = SAI_MCK_OUTPUT_ENABLE;
 8001d46:	4b0f      	ldr	r3, [pc, #60]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d48:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d4c:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001d54:	4b0b      	ldr	r3, [pc, #44]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8001d60:	2302      	movs	r3, #2
 8001d62:	2202      	movs	r2, #2
 8001d64:	2100      	movs	r1, #0
 8001d66:	4807      	ldr	r0, [pc, #28]	@ (8001d84 <MX_SAI1_Init+0xc8>)
 8001d68:	f007 f9da 	bl	8009120 <HAL_SAI_InitProtocol>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_SAI1_Init+0xba>
  {
    Error_Handler();
 8001d72:	f7ff ff9d 	bl	8001cb0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	200126cc 	.word	0x200126cc
 8001d80:	40015404 	.word	0x40015404
 8001d84:	20012764 	.word	0x20012764
 8001d88:	40015424 	.word	0x40015424

08001d8c <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b0a4      	sub	sp, #144	@ 0x90
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  DMA_NodeConfTypeDef NodeConfig;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4ab2      	ldr	r2, [pc, #712]	@ (8002064 <HAL_SAI_MspInit+0x2d8>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	f040 80b1 	bne.w	8001f02 <HAL_SAI_MspInit+0x176>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8001da0:	4bb1      	ldr	r3, [pc, #708]	@ (8002068 <HAL_SAI_MspInit+0x2dc>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d116      	bne.n	8001dd6 <HAL_SAI_MspInit+0x4a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001da8:	4bb0      	ldr	r3, [pc, #704]	@ (800206c <HAL_SAI_MspInit+0x2e0>)
 8001daa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001dae:	4aaf      	ldr	r2, [pc, #700]	@ (800206c <HAL_SAI_MspInit+0x2e0>)
 8001db0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001db4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001db8:	4bac      	ldr	r3, [pc, #688]	@ (800206c <HAL_SAI_MspInit+0x2e0>)
 8001dba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001dbe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	2100      	movs	r1, #0
 8001dca:	205a      	movs	r0, #90	@ 0x5a
 8001dcc:	f001 fb1a 	bl	8003404 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8001dd0:	205a      	movs	r0, #90	@ 0x5a
 8001dd2:	f001 fb31 	bl	8003438 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8001dd6:	4ba4      	ldr	r3, [pc, #656]	@ (8002068 <HAL_SAI_MspInit+0x2dc>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	4aa2      	ldr	r2, [pc, #648]	@ (8002068 <HAL_SAI_MspInit+0x2dc>)
 8001dde:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001de0:	2370      	movs	r3, #112	@ 0x70
 8001de2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df0:	2300      	movs	r3, #0
 8001df2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001df6:	230d      	movs	r3, #13
 8001df8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dfc:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001e00:	4619      	mov	r1, r3
 8001e02:	489b      	ldr	r0, [pc, #620]	@ (8002070 <HAL_SAI_MspInit+0x2e4>)
 8001e04:	f002 fe50 	bl	8004aa8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    NodeConfig.NodeType = DMA_GPDMA_2D_NODE;
 8001e08:	2322      	movs	r3, #34	@ 0x22
 8001e0a:	613b      	str	r3, [r7, #16]
    NodeConfig.Init.Request = GPDMA1_REQUEST_SAI1_A;
 8001e0c:	2324      	movs	r3, #36	@ 0x24
 8001e0e:	617b      	str	r3, [r7, #20]
    NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61bb      	str	r3, [r7, #24]
    NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61fb      	str	r3, [r7, #28]
    NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	623b      	str	r3, [r7, #32]
    NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 8001e1c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001e20:	627b      	str	r3, [r7, #36]	@ 0x24
    NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8001e22:	2302      	movs	r3, #2
 8001e24:	62bb      	str	r3, [r7, #40]	@ 0x28
    NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 8001e26:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    NodeConfig.Init.SrcBurstLength = 1;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	637b      	str	r3, [r7, #52]	@ 0x34
    NodeConfig.Init.DestBurstLength = 1;
 8001e30:	2301      	movs	r3, #1
 8001e32:	63bb      	str	r3, [r7, #56]	@ 0x38
    NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8001e34:	2300      	movs	r3, #0
 8001e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
    NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	643b      	str	r3, [r7, #64]	@ 0x40
    NodeConfig.Init.Mode = DMA_NORMAL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	647b      	str	r3, [r7, #68]	@ 0x44
    NodeConfig.RepeatBlockConfig.RepeatCount = 1;
 8001e40:	2301      	movs	r3, #1
 8001e42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    NodeConfig.RepeatBlockConfig.SrcAddrOffset = 0;
 8001e44:	2300      	movs	r3, #0
 8001e46:	663b      	str	r3, [r7, #96]	@ 0x60
    NodeConfig.RepeatBlockConfig.DestAddrOffset = 0;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	667b      	str	r3, [r7, #100]	@ 0x64
    NodeConfig.RepeatBlockConfig.BlkSrcAddrOffset = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	66bb      	str	r3, [r7, #104]	@ 0x68
    NodeConfig.RepeatBlockConfig.BlkDestAddrOffset = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	66fb      	str	r3, [r7, #108]	@ 0x6c
    NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8001e54:	2300      	movs	r3, #0
 8001e56:	657b      	str	r3, [r7, #84]	@ 0x54
    NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	64bb      	str	r3, [r7, #72]	@ 0x48
    NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel14) != HAL_OK)
 8001e60:	f107 0310 	add.w	r3, r7, #16
 8001e64:	4983      	ldr	r1, [pc, #524]	@ (8002074 <HAL_SAI_MspInit+0x2e8>)
 8001e66:	4618      	mov	r0, r3
 8001e68:	f001 ffd4 	bl	8003e14 <HAL_DMAEx_List_BuildNode>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <HAL_SAI_MspInit+0xea>
    {
      Error_Handler();
 8001e72:	f7ff ff1d 	bl	8001cb0 <Error_Handler>
    }

    if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel14, NULL, &Node_GPDMA1_Channel14) != HAL_OK)
 8001e76:	4a7f      	ldr	r2, [pc, #508]	@ (8002074 <HAL_SAI_MspInit+0x2e8>)
 8001e78:	2100      	movs	r1, #0
 8001e7a:	487f      	ldr	r0, [pc, #508]	@ (8002078 <HAL_SAI_MspInit+0x2ec>)
 8001e7c:	f001 ffe0 	bl	8003e40 <HAL_DMAEx_List_InsertNode>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_SAI_MspInit+0xfe>
    {
      Error_Handler();
 8001e86:	f7ff ff13 	bl	8001cb0 <Error_Handler>
    }

    if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel14) != HAL_OK)
 8001e8a:	487b      	ldr	r0, [pc, #492]	@ (8002078 <HAL_SAI_MspInit+0x2ec>)
 8001e8c:	f002 f8a1 	bl	8003fd2 <HAL_DMAEx_List_SetCircularMode>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_SAI_MspInit+0x10e>
    {
      Error_Handler();
 8001e96:	f7ff ff0b 	bl	8001cb0 <Error_Handler>
    }

    handle_GPDMA1_Channel14.Instance = GPDMA1_Channel14;
 8001e9a:	4b78      	ldr	r3, [pc, #480]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001e9c:	4a78      	ldr	r2, [pc, #480]	@ (8002080 <HAL_SAI_MspInit+0x2f4>)
 8001e9e:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel14.InitLinkedList.Priority = DMA_HIGH_PRIORITY;
 8001ea0:	4b76      	ldr	r3, [pc, #472]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001ea2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001ea6:	639a      	str	r2, [r3, #56]	@ 0x38
    handle_GPDMA1_Channel14.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8001ea8:	4b74      	ldr	r3, [pc, #464]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	63da      	str	r2, [r3, #60]	@ 0x3c
    handle_GPDMA1_Channel14.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 8001eae:	4b73      	ldr	r3, [pc, #460]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	641a      	str	r2, [r3, #64]	@ 0x40
    handle_GPDMA1_Channel14.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001eb4:	4b71      	ldr	r3, [pc, #452]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	645a      	str	r2, [r3, #68]	@ 0x44
    handle_GPDMA1_Channel14.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8001eba:	4b70      	ldr	r3, [pc, #448]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001ebc:	2281      	movs	r2, #129	@ 0x81
 8001ebe:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel14) != HAL_OK)
 8001ec0:	486e      	ldr	r0, [pc, #440]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001ec2:	f001 fde7 	bl	8003a94 <HAL_DMAEx_List_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <HAL_SAI_MspInit+0x144>
    {
      Error_Handler();
 8001ecc:	f7ff fef0 	bl	8001cb0 <Error_Handler>
    }

    if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel14, &List_GPDMA1_Channel14) != HAL_OK)
 8001ed0:	4969      	ldr	r1, [pc, #420]	@ (8002078 <HAL_SAI_MspInit+0x2ec>)
 8001ed2:	486a      	ldr	r0, [pc, #424]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001ed4:	f002 f8de 	bl	8004094 <HAL_DMAEx_List_LinkQ>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <HAL_SAI_MspInit+0x156>
    {
      Error_Handler();
 8001ede:	f7ff fee7 	bl	8001cb0 <Error_Handler>
    }

    __HAL_LINKDMA(saiHandle, hdmarx, handle_GPDMA1_Channel14);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a65      	ldr	r2, [pc, #404]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001ee6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001eea:	4a64      	ldr	r2, [pc, #400]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel14, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001ef0:	2110      	movs	r1, #16
 8001ef2:	4862      	ldr	r0, [pc, #392]	@ (800207c <HAL_SAI_MspInit+0x2f0>)
 8001ef4:	f001 fd6c 	bl	80039d0 <HAL_DMA_ConfigChannelAttributes>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <HAL_SAI_MspInit+0x176>
    {
      Error_Handler();
 8001efe:	f7ff fed7 	bl	8001cb0 <Error_Handler>
    }

    }
    if(saiHandle->Instance==SAI1_Block_B)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a5f      	ldr	r2, [pc, #380]	@ (8002084 <HAL_SAI_MspInit+0x2f8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	f040 80cd 	bne.w	80020a8 <HAL_SAI_MspInit+0x31c>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8001f0e:	4b56      	ldr	r3, [pc, #344]	@ (8002068 <HAL_SAI_MspInit+0x2dc>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d116      	bne.n	8001f44 <HAL_SAI_MspInit+0x1b8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001f16:	4b55      	ldr	r3, [pc, #340]	@ (800206c <HAL_SAI_MspInit+0x2e0>)
 8001f18:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001f1c:	4a53      	ldr	r2, [pc, #332]	@ (800206c <HAL_SAI_MspInit+0x2e0>)
 8001f1e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f22:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001f26:	4b51      	ldr	r3, [pc, #324]	@ (800206c <HAL_SAI_MspInit+0x2e0>)
 8001f28:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001f2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f30:	60bb      	str	r3, [r7, #8]
 8001f32:	68bb      	ldr	r3, [r7, #8]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8001f34:	2200      	movs	r2, #0
 8001f36:	2100      	movs	r1, #0
 8001f38:	205a      	movs	r0, #90	@ 0x5a
 8001f3a:	f001 fa63 	bl	8003404 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8001f3e:	205a      	movs	r0, #90	@ 0x5a
 8001f40:	f001 fa7a 	bl	8003438 <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 8001f44:	4b48      	ldr	r3, [pc, #288]	@ (8002068 <HAL_SAI_MspInit+0x2dc>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	4a47      	ldr	r2, [pc, #284]	@ (8002068 <HAL_SAI_MspInit+0x2dc>)
 8001f4c:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f4e:	2308      	movs	r3, #8
 8001f50:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001f64:	230d      	movs	r3, #13
 8001f66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f6a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001f6e:	4619      	mov	r1, r3
 8001f70:	483f      	ldr	r0, [pc, #252]	@ (8002070 <HAL_SAI_MspInit+0x2e4>)
 8001f72:	f002 fd99 	bl	8004aa8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    NodeConfig.NodeType = DMA_GPDMA_2D_NODE;
 8001f76:	2322      	movs	r3, #34	@ 0x22
 8001f78:	613b      	str	r3, [r7, #16]
    NodeConfig.Init.Request = GPDMA1_REQUEST_SAI1_B;
 8001f7a:	2325      	movs	r3, #37	@ 0x25
 8001f7c:	617b      	str	r3, [r7, #20]
    NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61bb      	str	r3, [r7, #24]
    NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f82:	2300      	movs	r3, #0
 8001f84:	61fb      	str	r3, [r7, #28]
    NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8001f86:	2300      	movs	r3, #0
 8001f88:	623b      	str	r3, [r7, #32]
    NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 8001f8a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001f8e:	627b      	str	r3, [r7, #36]	@ 0x24
    NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8001f90:	2302      	movs	r3, #2
 8001f92:	62bb      	str	r3, [r7, #40]	@ 0x28
    NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 8001f94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    NodeConfig.Init.SrcBurstLength = 1;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	637b      	str	r3, [r7, #52]	@ 0x34
    NodeConfig.Init.DestBurstLength = 1;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
    NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	643b      	str	r3, [r7, #64]	@ 0x40
    NodeConfig.Init.Mode = DMA_NORMAL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	647b      	str	r3, [r7, #68]	@ 0x44
    NodeConfig.RepeatBlockConfig.RepeatCount = 1;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    NodeConfig.RepeatBlockConfig.SrcAddrOffset = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	663b      	str	r3, [r7, #96]	@ 0x60
    NodeConfig.RepeatBlockConfig.DestAddrOffset = 0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	667b      	str	r3, [r7, #100]	@ 0x64
    NodeConfig.RepeatBlockConfig.BlkSrcAddrOffset = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	66bb      	str	r3, [r7, #104]	@ 0x68
    NodeConfig.RepeatBlockConfig.BlkDestAddrOffset = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	657b      	str	r3, [r7, #84]	@ 0x54
    NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	64bb      	str	r3, [r7, #72]	@ 0x48
    NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel13) != HAL_OK)
 8001fce:	f107 0310 	add.w	r3, r7, #16
 8001fd2:	492d      	ldr	r1, [pc, #180]	@ (8002088 <HAL_SAI_MspInit+0x2fc>)
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f001 ff1d 	bl	8003e14 <HAL_DMAEx_List_BuildNode>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <HAL_SAI_MspInit+0x258>
    {
      Error_Handler();
 8001fe0:	f7ff fe66 	bl	8001cb0 <Error_Handler>
    }

    if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel13, NULL, &Node_GPDMA1_Channel13) != HAL_OK)
 8001fe4:	4a28      	ldr	r2, [pc, #160]	@ (8002088 <HAL_SAI_MspInit+0x2fc>)
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4828      	ldr	r0, [pc, #160]	@ (800208c <HAL_SAI_MspInit+0x300>)
 8001fea:	f001 ff29 	bl	8003e40 <HAL_DMAEx_List_InsertNode>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <HAL_SAI_MspInit+0x26c>
    {
      Error_Handler();
 8001ff4:	f7ff fe5c 	bl	8001cb0 <Error_Handler>
    }

    if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel13) != HAL_OK)
 8001ff8:	4824      	ldr	r0, [pc, #144]	@ (800208c <HAL_SAI_MspInit+0x300>)
 8001ffa:	f001 ffea 	bl	8003fd2 <HAL_DMAEx_List_SetCircularMode>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <HAL_SAI_MspInit+0x27c>
    {
      Error_Handler();
 8002004:	f7ff fe54 	bl	8001cb0 <Error_Handler>
    }

    handle_GPDMA1_Channel13.Instance = GPDMA1_Channel13;
 8002008:	4b21      	ldr	r3, [pc, #132]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 800200a:	4a22      	ldr	r2, [pc, #136]	@ (8002094 <HAL_SAI_MspInit+0x308>)
 800200c:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel13.InitLinkedList.Priority = DMA_HIGH_PRIORITY;
 800200e:	4b20      	ldr	r3, [pc, #128]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 8002010:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8002014:	639a      	str	r2, [r3, #56]	@ 0x38
    handle_GPDMA1_Channel13.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8002016:	4b1e      	ldr	r3, [pc, #120]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 8002018:	2200      	movs	r2, #0
 800201a:	63da      	str	r2, [r3, #60]	@ 0x3c
    handle_GPDMA1_Channel13.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 800201c:	4b1c      	ldr	r3, [pc, #112]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 800201e:	2200      	movs	r2, #0
 8002020:	641a      	str	r2, [r3, #64]	@ 0x40
    handle_GPDMA1_Channel13.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8002022:	4b1b      	ldr	r3, [pc, #108]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 8002024:	2200      	movs	r2, #0
 8002026:	645a      	str	r2, [r3, #68]	@ 0x44
    handle_GPDMA1_Channel13.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8002028:	4b19      	ldr	r3, [pc, #100]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 800202a:	2281      	movs	r2, #129	@ 0x81
 800202c:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel13) != HAL_OK)
 800202e:	4818      	ldr	r0, [pc, #96]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 8002030:	f001 fd30 	bl	8003a94 <HAL_DMAEx_List_Init>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <HAL_SAI_MspInit+0x2b2>
    {
      Error_Handler();
 800203a:	f7ff fe39 	bl	8001cb0 <Error_Handler>
    }

    if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel13, &List_GPDMA1_Channel13) != HAL_OK)
 800203e:	4913      	ldr	r1, [pc, #76]	@ (800208c <HAL_SAI_MspInit+0x300>)
 8002040:	4813      	ldr	r0, [pc, #76]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 8002042:	f002 f827 	bl	8004094 <HAL_DMAEx_List_LinkQ>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <HAL_SAI_MspInit+0x2c4>
    {
      Error_Handler();
 800204c:	f7ff fe30 	bl	8001cb0 <Error_Handler>
    }

    __HAL_LINKDMA(saiHandle, hdmarx, handle_GPDMA1_Channel13);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a0f      	ldr	r2, [pc, #60]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 8002054:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002058:	4a0d      	ldr	r2, [pc, #52]	@ (8002090 <HAL_SAI_MspInit+0x304>)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel13, DMA_CHANNEL_NPRIV) != HAL_OK)
 800205e:	2110      	movs	r1, #16
 8002060:	e01a      	b.n	8002098 <HAL_SAI_MspInit+0x30c>
 8002062:	bf00      	nop
 8002064:	40015404 	.word	0x40015404
 8002068:	20012964 	.word	0x20012964
 800206c:	46020c00 	.word	0x46020c00
 8002070:	42021000 	.word	0x42021000
 8002074:	200127fc 	.word	0x200127fc
 8002078:	20012820 	.word	0x20012820
 800207c:	20012838 	.word	0x20012838
 8002080:	40020750 	.word	0x40020750
 8002084:	40015424 	.word	0x40015424
 8002088:	200128b0 	.word	0x200128b0
 800208c:	200128d4 	.word	0x200128d4
 8002090:	200128ec 	.word	0x200128ec
 8002094:	400206d0 	.word	0x400206d0
 8002098:	4805      	ldr	r0, [pc, #20]	@ (80020b0 <HAL_SAI_MspInit+0x324>)
 800209a:	f001 fc99 	bl	80039d0 <HAL_DMA_ConfigChannelAttributes>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <HAL_SAI_MspInit+0x31c>
    {
      Error_Handler();
 80020a4:	f7ff fe04 	bl	8001cb0 <Error_Handler>
    }

    }
}
 80020a8:	bf00      	nop
 80020aa:	3790      	adds	r7, #144	@ 0x90
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	200128ec 	.word	0x200128ec

080020b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80020ba:	4b0d      	ldr	r3, [pc, #52]	@ (80020f0 <HAL_MspInit+0x3c>)
 80020bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020c0:	4a0b      	ldr	r2, [pc, #44]	@ (80020f0 <HAL_MspInit+0x3c>)
 80020c2:	f043 0304 	orr.w	r3, r3, #4
 80020c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80020ca:	4b09      	ldr	r3, [pc, #36]	@ (80020f0 <HAL_MspInit+0x3c>)
 80020cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020d0:	f003 0304 	and.w	r3, r3, #4
 80020d4:	607b      	str	r3, [r7, #4]
 80020d6:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 80020d8:	f003 f866 	bl	80051a8 <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddA();
 80020dc:	f003 f884 	bl	80051e8 <HAL_PWREx_EnableVddA>

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80020e0:	2004      	movs	r0, #4
 80020e2:	f001 f984 	bl	80033ee <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	46020c00 	.word	0x46020c00

080020f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08e      	sub	sp, #56	@ 0x38
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8002100:	2300      	movs	r3, #0
 8002102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8002104:	4b2e      	ldr	r3, [pc, #184]	@ (80021c0 <HAL_InitTick+0xcc>)
 8002106:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800210a:	4a2d      	ldr	r2, [pc, #180]	@ (80021c0 <HAL_InitTick+0xcc>)
 800210c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002110:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002114:	4b2a      	ldr	r3, [pc, #168]	@ (80021c0 <HAL_InitTick+0xcc>)
 8002116:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800211a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002122:	f107 0210 	add.w	r2, r7, #16
 8002126:	f107 0314 	add.w	r3, r7, #20
 800212a:	4611      	mov	r1, r2
 800212c:	4618      	mov	r0, r3
 800212e:	f004 faa1 	bl	8006674 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002132:	f004 fa77 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 8002136:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800213a:	4a22      	ldr	r2, [pc, #136]	@ (80021c4 <HAL_InitTick+0xd0>)
 800213c:	fba2 2303 	umull	r2, r3, r2, r3
 8002140:	0c9b      	lsrs	r3, r3, #18
 8002142:	3b01      	subs	r3, #1
 8002144:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8002146:	4b20      	ldr	r3, [pc, #128]	@ (80021c8 <HAL_InitTick+0xd4>)
 8002148:	4a20      	ldr	r2, [pc, #128]	@ (80021cc <HAL_InitTick+0xd8>)
 800214a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 800214c:	4b1e      	ldr	r3, [pc, #120]	@ (80021c8 <HAL_InitTick+0xd4>)
 800214e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002152:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8002154:	4a1c      	ldr	r2, [pc, #112]	@ (80021c8 <HAL_InitTick+0xd4>)
 8002156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002158:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 800215a:	4b1b      	ldr	r3, [pc, #108]	@ (80021c8 <HAL_InitTick+0xd4>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002160:	4b19      	ldr	r3, [pc, #100]	@ (80021c8 <HAL_InitTick+0xd4>)
 8002162:	2200      	movs	r2, #0
 8002164:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8002166:	4818      	ldr	r0, [pc, #96]	@ (80021c8 <HAL_InitTick+0xd4>)
 8002168:	f007 ff65 	bl	800a036 <HAL_TIM_Base_Init>
 800216c:	4603      	mov	r3, r0
 800216e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8002172:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002176:	2b00      	cmp	r3, #0
 8002178:	d118      	bne.n	80021ac <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 800217a:	4813      	ldr	r0, [pc, #76]	@ (80021c8 <HAL_InitTick+0xd4>)
 800217c:	f007 ffbc 	bl	800a0f8 <HAL_TIM_Base_Start_IT>
 8002180:	4603      	mov	r3, r0
 8002182:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8002186:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10e      	bne.n	80021ac <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2b0f      	cmp	r3, #15
 8002192:	d808      	bhi.n	80021a6 <HAL_InitTick+0xb2>
      {
        /* Enable the TIM17 global Interrupt */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 8002194:	2200      	movs	r2, #0
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	2047      	movs	r0, #71	@ 0x47
 800219a:	f001 f933 	bl	8003404 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800219e:	4a0c      	ldr	r2, [pc, #48]	@ (80021d0 <HAL_InitTick+0xdc>)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6013      	str	r3, [r2, #0]
 80021a4:	e002      	b.n	80021ac <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80021ac:	2047      	movs	r0, #71	@ 0x47
 80021ae:	f001 f943 	bl	8003438 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 80021b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3738      	adds	r7, #56	@ 0x38
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	46020c00 	.word	0x46020c00
 80021c4:	431bde83 	.word	0x431bde83
 80021c8:	20012968 	.word	0x20012968
 80021cc:	40014800 	.word	0x40014800
 80021d0:	2000001c 	.word	0x2000001c

080021d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <NMI_Handler+0x4>

080021dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021e0:	bf00      	nop
 80021e2:	e7fd      	b.n	80021e0 <HardFault_Handler+0x4>

080021e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021e8:	bf00      	nop
 80021ea:	e7fd      	b.n	80021e8 <MemManage_Handler+0x4>

080021ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021f0:	bf00      	nop
 80021f2:	e7fd      	b.n	80021f0 <BusFault_Handler+0x4>

080021f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021f8:	bf00      	nop
 80021fa:	e7fd      	b.n	80021f8 <UsageFault_Handler+0x4>

080021fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002200:	bf00      	nop
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800220a:	b480      	push	{r7}
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002226:	b480      	push	{r7}
 8002228:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8002238:	2000      	movs	r0, #0
 800223a:	f000 fbc7 	bl	80029cc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002248:	4802      	ldr	r0, [pc, #8]	@ (8002254 <TIM17_IRQHandler+0x10>)
 800224a:	f007 fff5 	bl	800a238 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20012968 	.word	0x20012968

08002258 <GPDMA1_Channel13_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 13 global interrupt.
  */
void GPDMA1_Channel13_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel13_IRQn 0 */

  /* USER CODE END GPDMA1_Channel13_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel13);
 800225c:	4802      	ldr	r0, [pc, #8]	@ (8002268 <GPDMA1_Channel13_IRQHandler+0x10>)
 800225e:	f001 fa56 	bl	800370e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel13_IRQn 1 */

  /* USER CODE END GPDMA1_Channel13_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	200128ec 	.word	0x200128ec

0800226c <GPDMA1_Channel14_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 14 global interrupt.
  */
void GPDMA1_Channel14_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel14_IRQn 0 */

  /* USER CODE END GPDMA1_Channel14_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel14);
 8002270:	4802      	ldr	r0, [pc, #8]	@ (800227c <GPDMA1_Channel14_IRQHandler+0x10>)
 8002272:	f001 fa4c 	bl	800370e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel14_IRQn 1 */

  /* USER CODE END GPDMA1_Channel14_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20012838 	.word	0x20012838

08002280 <SAI1_IRQHandler>:

/**
  * @brief This function handles Serial Audio Interface 1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8002284:	4803      	ldr	r0, [pc, #12]	@ (8002294 <SAI1_IRQHandler+0x14>)
 8002286:	f007 fad1 	bl	800982c <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 800228a:	4803      	ldr	r0, [pc, #12]	@ (8002298 <SAI1_IRQHandler+0x18>)
 800228c:	f007 face 	bl	800982c <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}
 8002294:	200126cc 	.word	0x200126cc
 8002298:	20012764 	.word	0x20012764

0800229c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  return 1;
 80022a0:	2301      	movs	r3, #1
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <_kill>:

int _kill(int pid, int sig)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022b6:	f00b fac7 	bl	800d848 <__errno>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2216      	movs	r2, #22
 80022be:	601a      	str	r2, [r3, #0]
  return -1;
 80022c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <_exit>:

void _exit (int status)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022d4:	f04f 31ff 	mov.w	r1, #4294967295
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7ff ffe7 	bl	80022ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80022de:	bf00      	nop
 80022e0:	e7fd      	b.n	80022de <_exit+0x12>

080022e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b086      	sub	sp, #24
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	60f8      	str	r0, [r7, #12]
 80022ea:	60b9      	str	r1, [r7, #8]
 80022ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
 80022f2:	e00a      	b.n	800230a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022f4:	f3af 8000 	nop.w
 80022f8:	4601      	mov	r1, r0
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	1c5a      	adds	r2, r3, #1
 80022fe:	60ba      	str	r2, [r7, #8]
 8002300:	b2ca      	uxtb	r2, r1
 8002302:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	3301      	adds	r3, #1
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	429a      	cmp	r2, r3
 8002310:	dbf0      	blt.n	80022f4 <_read+0x12>
  }

  return len;
 8002312:	687b      	ldr	r3, [r7, #4]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002328:	2300      	movs	r3, #0
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	e009      	b.n	8002342 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	1c5a      	adds	r2, r3, #1
 8002332:	60ba      	str	r2, [r7, #8]
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	4618      	mov	r0, r3
 8002338:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	3301      	adds	r3, #1
 8002340:	617b      	str	r3, [r7, #20]
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	429a      	cmp	r2, r3
 8002348:	dbf1      	blt.n	800232e <_write+0x12>
  }
  return len;
 800234a:	687b      	ldr	r3, [r7, #4]
}
 800234c:	4618      	mov	r0, r3
 800234e:	3718      	adds	r7, #24
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <_close>:

int _close(int file)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800235c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002360:	4618      	mov	r0, r3
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800237c:	605a      	str	r2, [r3, #4]
  return 0;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <_isatty>:

int _isatty(int file)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002394:	2301      	movs	r3, #1
}
 8002396:	4618      	mov	r0, r3
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b085      	sub	sp, #20
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	60f8      	str	r0, [r7, #12]
 80023aa:	60b9      	str	r1, [r7, #8]
 80023ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3714      	adds	r7, #20
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023c4:	4a14      	ldr	r2, [pc, #80]	@ (8002418 <_sbrk+0x5c>)
 80023c6:	4b15      	ldr	r3, [pc, #84]	@ (800241c <_sbrk+0x60>)
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023d0:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <_sbrk+0x64>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d102      	bne.n	80023de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023d8:	4b11      	ldr	r3, [pc, #68]	@ (8002420 <_sbrk+0x64>)
 80023da:	4a12      	ldr	r2, [pc, #72]	@ (8002424 <_sbrk+0x68>)
 80023dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023de:	4b10      	ldr	r3, [pc, #64]	@ (8002420 <_sbrk+0x64>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d207      	bcs.n	80023fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023ec:	f00b fa2c 	bl	800d848 <__errno>
 80023f0:	4603      	mov	r3, r0
 80023f2:	220c      	movs	r2, #12
 80023f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023f6:	f04f 33ff 	mov.w	r3, #4294967295
 80023fa:	e009      	b.n	8002410 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023fc:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <_sbrk+0x64>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002402:	4b07      	ldr	r3, [pc, #28]	@ (8002420 <_sbrk+0x64>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	4a05      	ldr	r2, [pc, #20]	@ (8002420 <_sbrk+0x64>)
 800240c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800240e:	68fb      	ldr	r3, [r7, #12]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	200c0000 	.word	0x200c0000
 800241c:	00000400 	.word	0x00000400
 8002420:	200129b4 	.word	0x200129b4
 8002424:	20012f88 	.word	0x20012f88

08002428 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800242c:	4b18      	ldr	r3, [pc, #96]	@ (8002490 <SystemInit+0x68>)
 800242e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002432:	4a17      	ldr	r2, [pc, #92]	@ (8002490 <SystemInit+0x68>)
 8002434:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002438:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 800243c:	4b15      	ldr	r3, [pc, #84]	@ (8002494 <SystemInit+0x6c>)
 800243e:	2201      	movs	r2, #1
 8002440:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002442:	4b14      	ldr	r3, [pc, #80]	@ (8002494 <SystemInit+0x6c>)
 8002444:	2200      	movs	r2, #0
 8002446:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002448:	4b12      	ldr	r3, [pc, #72]	@ (8002494 <SystemInit+0x6c>)
 800244a:	2200      	movs	r2, #0
 800244c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800244e:	4b11      	ldr	r3, [pc, #68]	@ (8002494 <SystemInit+0x6c>)
 8002450:	2200      	movs	r2, #0
 8002452:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002454:	4b0f      	ldr	r3, [pc, #60]	@ (8002494 <SystemInit+0x6c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a0e      	ldr	r2, [pc, #56]	@ (8002494 <SystemInit+0x6c>)
 800245a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800245e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002462:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002464:	4b0b      	ldr	r3, [pc, #44]	@ (8002494 <SystemInit+0x6c>)
 8002466:	2200      	movs	r2, #0
 8002468:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800246a:	4b0a      	ldr	r3, [pc, #40]	@ (8002494 <SystemInit+0x6c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a09      	ldr	r2, [pc, #36]	@ (8002494 <SystemInit+0x6c>)
 8002470:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002474:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002476:	4b07      	ldr	r3, [pc, #28]	@ (8002494 <SystemInit+0x6c>)
 8002478:	2200      	movs	r2, #0
 800247a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800247c:	4b04      	ldr	r3, [pc, #16]	@ (8002490 <SystemInit+0x68>)
 800247e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002482:	609a      	str	r2, [r3, #8]
  #endif
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	e000ed00 	.word	0xe000ed00
 8002494:	46020c00 	.word	0x46020c00

08002498 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800249c:	4b22      	ldr	r3, [pc, #136]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 800249e:	4a23      	ldr	r2, [pc, #140]	@ (800252c <MX_USART1_UART_Init+0x94>)
 80024a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 80024a2:	4b21      	ldr	r3, [pc, #132]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024a4:	4a22      	ldr	r2, [pc, #136]	@ (8002530 <MX_USART1_UART_Init+0x98>)
 80024a6:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024bc:	220c      	movs	r2, #12
 80024be:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024c0:	4b19      	ldr	r3, [pc, #100]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024c6:	4b18      	ldr	r3, [pc, #96]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024cc:	4b16      	ldr	r3, [pc, #88]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024d2:	4b15      	ldr	r3, [pc, #84]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024d8:	4b13      	ldr	r3, [pc, #76]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024da:	2200      	movs	r2, #0
 80024dc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024de:	4812      	ldr	r0, [pc, #72]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024e0:	f008 f968 	bl	800a7b4 <HAL_UART_Init>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 80024ea:	f7ff fbe1 	bl	8001cb0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024ee:	2100      	movs	r1, #0
 80024f0:	480d      	ldr	r0, [pc, #52]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 80024f2:	f008 fe47 	bl	800b184 <HAL_UARTEx_SetTxFifoThreshold>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 80024fc:	f7ff fbd8 	bl	8001cb0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002500:	2100      	movs	r1, #0
 8002502:	4809      	ldr	r0, [pc, #36]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 8002504:	f008 fe7c 	bl	800b200 <HAL_UARTEx_SetRxFifoThreshold>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 800250e:	f7ff fbcf 	bl	8001cb0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002512:	4805      	ldr	r0, [pc, #20]	@ (8002528 <MX_USART1_UART_Init+0x90>)
 8002514:	f008 fdfd 	bl	800b112 <HAL_UARTEx_DisableFifoMode>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <MX_USART1_UART_Init+0x8a>
  {
    Error_Handler();
 800251e:	f7ff fbc7 	bl	8001cb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	200129b8 	.word	0x200129b8
 800252c:	40013800 	.word	0x40013800
 8002530:	001e8480 	.word	0x001e8480

08002534 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b0ba      	sub	sp, #232	@ 0xe8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	605a      	str	r2, [r3, #4]
 8002546:	609a      	str	r2, [r3, #8]
 8002548:	60da      	str	r2, [r3, #12]
 800254a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800254c:	f107 0310 	add.w	r3, r7, #16
 8002550:	22c0      	movs	r2, #192	@ 0xc0
 8002552:	2100      	movs	r1, #0
 8002554:	4618      	mov	r0, r3
 8002556:	f00b f924 	bl	800d7a2 <memset>
  if(uartHandle->Instance==USART1)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a26      	ldr	r2, [pc, #152]	@ (80025f8 <HAL_UART_MspInit+0xc4>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d145      	bne.n	80025f0 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002564:	f04f 0201 	mov.w	r2, #1
 8002568:	f04f 0300 	mov.w	r3, #0
 800256c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002570:	2300      	movs	r3, #0
 8002572:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002574:	f107 0310 	add.w	r3, r7, #16
 8002578:	4618      	mov	r0, r3
 800257a:	f004 f939 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8002584:	f7ff fb94 	bl	8001cb0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002588:	4b1c      	ldr	r3, [pc, #112]	@ (80025fc <HAL_UART_MspInit+0xc8>)
 800258a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800258e:	4a1b      	ldr	r2, [pc, #108]	@ (80025fc <HAL_UART_MspInit+0xc8>)
 8002590:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002594:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002598:	4b18      	ldr	r3, [pc, #96]	@ (80025fc <HAL_UART_MspInit+0xc8>)
 800259a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800259e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a6:	4b15      	ldr	r3, [pc, #84]	@ (80025fc <HAL_UART_MspInit+0xc8>)
 80025a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025ac:	4a13      	ldr	r2, [pc, #76]	@ (80025fc <HAL_UART_MspInit+0xc8>)
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80025b6:	4b11      	ldr	r3, [pc, #68]	@ (80025fc <HAL_UART_MspInit+0xc8>)
 80025b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	60bb      	str	r3, [r7, #8]
 80025c2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80025c4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80025c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025cc:	2302      	movs	r3, #2
 80025ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d2:	2300      	movs	r3, #0
 80025d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d8:	2300      	movs	r3, #0
 80025da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025de:	2307      	movs	r3, #7
 80025e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80025e8:	4619      	mov	r1, r3
 80025ea:	4805      	ldr	r0, [pc, #20]	@ (8002600 <HAL_UART_MspInit+0xcc>)
 80025ec:	f002 fa5c 	bl	8004aa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80025f0:	bf00      	nop
 80025f2:	37e8      	adds	r7, #232	@ 0xe8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40013800 	.word	0x40013800
 80025fc:	46020c00 	.word	0x46020c00
 8002600:	42020000 	.word	0x42020000

08002604 <MX_USB_OTG_FS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_HCD_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002608:	4b0f      	ldr	r3, [pc, #60]	@ (8002648 <MX_USB_OTG_FS_HCD_Init+0x44>)
 800260a:	4a10      	ldr	r2, [pc, #64]	@ (800264c <MX_USB_OTG_FS_HCD_Init+0x48>)
 800260c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 800260e:	4b0e      	ldr	r3, [pc, #56]	@ (8002648 <MX_USB_OTG_FS_HCD_Init+0x44>)
 8002610:	220c      	movs	r2, #12
 8002612:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8002614:	4b0c      	ldr	r3, [pc, #48]	@ (8002648 <MX_USB_OTG_FS_HCD_Init+0x44>)
 8002616:	2201      	movs	r2, #1
 8002618:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800261a:	4b0b      	ldr	r3, [pc, #44]	@ (8002648 <MX_USB_OTG_FS_HCD_Init+0x44>)
 800261c:	2200      	movs	r2, #0
 800261e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8002620:	4b09      	ldr	r3, [pc, #36]	@ (8002648 <MX_USB_OTG_FS_HCD_Init+0x44>)
 8002622:	2202      	movs	r2, #2
 8002624:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8002626:	4b08      	ldr	r3, [pc, #32]	@ (8002648 <MX_USB_OTG_FS_HCD_Init+0x44>)
 8002628:	2200      	movs	r2, #0
 800262a:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800262c:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <MX_USB_OTG_FS_HCD_Init+0x44>)
 800262e:	2200      	movs	r2, #0
 8002630:	739a      	strb	r2, [r3, #14]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8002632:	4805      	ldr	r0, [pc, #20]	@ (8002648 <MX_USB_OTG_FS_HCD_Init+0x44>)
 8002634:	f002 fc42 	bl	8004ebc <HAL_HCD_Init>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <MX_USB_OTG_FS_HCD_Init+0x3e>
  {
    Error_Handler();
 800263e:	f7ff fb37 	bl	8001cb0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002642:	bf00      	nop
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	20012a4c 	.word	0x20012a4c
 800264c:	42040000 	.word	0x42040000

08002650 <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b0bc      	sub	sp, #240	@ 0xf0
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002658:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	609a      	str	r2, [r3, #8]
 8002664:	60da      	str	r2, [r3, #12]
 8002666:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002668:	f107 0318 	add.w	r3, r7, #24
 800266c:	22c0      	movs	r2, #192	@ 0xc0
 800266e:	2100      	movs	r1, #0
 8002670:	4618      	mov	r0, r3
 8002672:	f00b f896 	bl	800d7a2 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a38      	ldr	r2, [pc, #224]	@ (800275c <HAL_HCD_MspInit+0x10c>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d169      	bne.n	8002754 <HAL_HCD_MspInit+0x104>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002680:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002684:	f04f 0300 	mov.w	r3, #0
 8002688:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 800268c:	2300      	movs	r3, #0
 800268e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002692:	f107 0318 	add.w	r3, r7, #24
 8002696:	4618      	mov	r0, r3
 8002698:	f004 f8aa 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <HAL_HCD_MspInit+0x56>
    {
      Error_Handler();
 80026a2:	f7ff fb05 	bl	8001cb0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 80026a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026ac:	4a2c      	ldr	r2, [pc, #176]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 80026ae:	f043 0301 	orr.w	r3, r3, #1
 80026b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80026b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 80026b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026bc:	f003 0301 	and.w	r3, r3, #1
 80026c0:	617b      	str	r3, [r7, #20]
 80026c2:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80026c4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80026c8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026cc:	2302      	movs	r3, #2
 80026ce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d8:	2300      	movs	r3, #0
 80026da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80026de:	230a      	movs	r3, #10
 80026e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80026e8:	4619      	mov	r1, r3
 80026ea:	481e      	ldr	r0, [pc, #120]	@ (8002764 <HAL_HCD_MspInit+0x114>)
 80026ec:	f002 f9dc 	bl	8004aa8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80026f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 80026f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026f6:	4a1a      	ldr	r2, [pc, #104]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 80026f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026fc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002700:	4b17      	ldr	r3, [pc, #92]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 8002702:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002706:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800270a:	613b      	str	r3, [r7, #16]
 800270c:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800270e:	4b14      	ldr	r3, [pc, #80]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 8002710:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b00      	cmp	r3, #0
 800271a:	d119      	bne.n	8002750 <HAL_HCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800271c:	4b10      	ldr	r3, [pc, #64]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 800271e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002722:	4a0f      	ldr	r2, [pc, #60]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 8002724:	f043 0304 	orr.w	r3, r3, #4
 8002728:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800272c:	4b0c      	ldr	r3, [pc, #48]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 800272e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002732:	f003 0304 	and.w	r3, r3, #4
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800273a:	f002 fd35 	bl	80051a8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800273e:	4b08      	ldr	r3, [pc, #32]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 8002740:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002744:	4a06      	ldr	r2, [pc, #24]	@ (8002760 <HAL_HCD_MspInit+0x110>)
 8002746:	f023 0304 	bic.w	r3, r3, #4
 800274a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800274e:	e001      	b.n	8002754 <HAL_HCD_MspInit+0x104>
      HAL_PWREx_EnableVddUSB();
 8002750:	f002 fd2a 	bl	80051a8 <HAL_PWREx_EnableVddUSB>
}
 8002754:	bf00      	nop
 8002756:	37f0      	adds	r7, #240	@ 0xf0
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	42040000 	.word	0x42040000
 8002760:	46020c00 	.word	0x46020c00
 8002764:	42020000 	.word	0x42020000

08002768 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002768:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027a0 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800276c:	f7ff fe5c 	bl	8002428 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002770:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002772:	e003      	b.n	800277c <LoopCopyDataInit>

08002774 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002774:	4b0b      	ldr	r3, [pc, #44]	@ (80027a4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002776:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002778:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800277a:	3104      	adds	r1, #4

0800277c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800277c:	480a      	ldr	r0, [pc, #40]	@ (80027a8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800277e:	4b0b      	ldr	r3, [pc, #44]	@ (80027ac <LoopForever+0xe>)
	adds	r2, r0, r1
 8002780:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002782:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002784:	d3f6      	bcc.n	8002774 <CopyDataInit>
	ldr	r2, =_sbss
 8002786:	4a0a      	ldr	r2, [pc, #40]	@ (80027b0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002788:	e002      	b.n	8002790 <LoopFillZerobss>

0800278a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800278a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800278c:	f842 3b04 	str.w	r3, [r2], #4

08002790 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002790:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <LoopForever+0x16>)
	cmp	r2, r3
 8002792:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002794:	d3f9      	bcc.n	800278a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002796:	f00b f85d 	bl	800d854 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800279a:	f7fe fe25 	bl	80013e8 <main>

0800279e <LoopForever>:

LoopForever:
    b LoopForever
 800279e:	e7fe      	b.n	800279e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80027a0:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80027a4:	0802ec9c 	.word	0x0802ec9c
	ldr	r0, =_sdata
 80027a8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027ac:	200001ec 	.word	0x200001ec
	ldr	r2, =_sbss
 80027b0:	200001ec 	.word	0x200001ec
	ldr	r3, = _ebss
 80027b4:	20012f88 	.word	0x20012f88

080027b8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027b8:	e7fe      	b.n	80027b8 <ADC1_IRQHandler>
	...

080027bc <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08e      	sub	sp, #56	@ 0x38
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4603      	mov	r3, r0
 80027c4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80027c6:	2300      	movs	r3, #0
 80027c8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
 80027ca:	2300      	movs	r3, #0
 80027cc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d009      	beq.n	80027e8 <BSP_LED_Init+0x2c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 80027d4:	79fb      	ldrb	r3, [r7, #7]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d006      	beq.n	80027e8 <BSP_LED_Init+0x2c>
 80027da:	79fb      	ldrb	r3, [r7, #7]
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d003      	beq.n	80027e8 <BSP_LED_Init+0x2c>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80027e0:	f06f 0301 	mvn.w	r3, #1
 80027e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80027e6:	e06e      	b.n	80028c6 <BSP_LED_Init+0x10a>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d10f      	bne.n	800280e <BSP_LED_Init+0x52>
    {
      LED2_GPIO_CLK_ENABLE();
 80027ee:	4b38      	ldr	r3, [pc, #224]	@ (80028d0 <BSP_LED_Init+0x114>)
 80027f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027f4:	4a36      	ldr	r2, [pc, #216]	@ (80028d0 <BSP_LED_Init+0x114>)
 80027f6:	f043 0302 	orr.w	r3, r3, #2
 80027fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80027fe:	4b34      	ldr	r3, [pc, #208]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002800:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	61bb      	str	r3, [r7, #24]
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	e046      	b.n	800289c <BSP_LED_Init+0xe0>
    }
#if defined (USE_NUCLEO_144)
    else if (Led == LED1)
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10f      	bne.n	8002834 <BSP_LED_Init+0x78>
    {
      LED1_GPIO_CLK_ENABLE();
 8002814:	4b2e      	ldr	r3, [pc, #184]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002816:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800281a:	4a2d      	ldr	r2, [pc, #180]	@ (80028d0 <BSP_LED_Init+0x114>)
 800281c:	f043 0304 	orr.w	r3, r3, #4
 8002820:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002824:	4b2a      	ldr	r3, [pc, #168]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002826:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800282a:	f003 0304 	and.w	r3, r3, #4
 800282e:	617b      	str	r3, [r7, #20]
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	e033      	b.n	800289c <BSP_LED_Init+0xe0>
    }
    else /* Led == Led3 */
    {
      /* Enable VddIO2 for Led3 */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002834:	4b26      	ldr	r3, [pc, #152]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002836:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	2b00      	cmp	r3, #0
 8002840:	d110      	bne.n	8002864 <BSP_LED_Init+0xa8>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002842:	4b23      	ldr	r3, [pc, #140]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002844:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002848:	4a21      	ldr	r2, [pc, #132]	@ (80028d0 <BSP_LED_Init+0x114>)
 800284a:	f043 0304 	orr.w	r3, r3, #4
 800284e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002852:	4b1f      	ldr	r3, [pc, #124]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002854:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	693b      	ldr	r3, [r7, #16]
        pwrenabled = 1U;
 8002860:	2301      	movs	r3, #1
 8002862:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      HAL_PWREx_EnableVddIO2();
 8002864:	f002 fcb0 	bl	80051c8 <HAL_PWREx_EnableVddIO2>

      if (pwrenabled == 1U)
 8002868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800286a:	2b01      	cmp	r3, #1
 800286c:	d107      	bne.n	800287e <BSP_LED_Init+0xc2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800286e:	4b18      	ldr	r3, [pc, #96]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002870:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002874:	4a16      	ldr	r2, [pc, #88]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002876:	f023 0304 	bic.w	r3, r3, #4
 800287a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      LED3_GPIO_CLK_ENABLE();
 800287e:	4b14      	ldr	r3, [pc, #80]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002880:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002884:	4a12      	ldr	r2, [pc, #72]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002886:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800288a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800288e:	4b10      	ldr	r3, [pc, #64]	@ (80028d0 <BSP_LED_Init+0x114>)
 8002890:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	68fb      	ldr	r3, [r7, #12]
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800289c:	79fb      	ldrb	r3, [r7, #7]
 800289e:	4a0d      	ldr	r2, [pc, #52]	@ (80028d4 <BSP_LED_Init+0x118>)
 80028a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028a4:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80028a6:	2301      	movs	r3, #1
 80028a8:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80028aa:	2300      	movs	r3, #0
 80028ac:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ae:	2303      	movs	r3, #3
 80028b0:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	4a08      	ldr	r2, [pc, #32]	@ (80028d8 <BSP_LED_Init+0x11c>)
 80028b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ba:	f107 021c 	add.w	r2, r7, #28
 80028be:	4611      	mov	r1, r2
 80028c0:	4618      	mov	r0, r3
 80028c2:	f002 f8f1 	bl	8004aa8 <HAL_GPIO_Init>
  }

  return ret;
 80028c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3738      	adds	r7, #56	@ 0x38
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	46020c00 	.word	0x46020c00
 80028d4:	08011348 	.word	0x08011348
 80028d8:	20000004 	.word	0x20000004

080028dc <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	460a      	mov	r2, r1
 80028e6:	71fb      	strb	r3, [r7, #7]
 80028e8:	4613      	mov	r3, r2
 80028ea:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80028ec:	4b30      	ldr	r3, [pc, #192]	@ (80029b0 <BSP_PB_Init+0xd4>)
 80028ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028f2:	4a2f      	ldr	r2, [pc, #188]	@ (80029b0 <BSP_PB_Init+0xd4>)
 80028f4:	f043 0304 	orr.w	r3, r3, #4
 80028f8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80028fc:	4b2c      	ldr	r3, [pc, #176]	@ (80029b0 <BSP_PB_Init+0xd4>)
 80028fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	60bb      	str	r3, [r7, #8]
 8002908:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800290a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800290e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002910:	2302      	movs	r3, #2
 8002912:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002914:	2302      	movs	r3, #2
 8002916:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8002918:	79bb      	ldrb	r3, [r7, #6]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10c      	bne.n	8002938 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800291e:	2300      	movs	r3, #0
 8002920:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	4a23      	ldr	r2, [pc, #140]	@ (80029b4 <BSP_PB_Init+0xd8>)
 8002926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800292a:	f107 020c 	add.w	r2, r7, #12
 800292e:	4611      	mov	r1, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f002 f8b9 	bl	8004aa8 <HAL_GPIO_Init>
 8002936:	e036      	b.n	80029a6 <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002938:	4b1f      	ldr	r3, [pc, #124]	@ (80029b8 <BSP_PB_Init+0xdc>)
 800293a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800293c:	79fb      	ldrb	r3, [r7, #7]
 800293e:	4a1d      	ldr	r2, [pc, #116]	@ (80029b4 <BSP_PB_Init+0xd8>)
 8002940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002944:	f107 020c 	add.w	r2, r7, #12
 8002948:	4611      	mov	r1, r2
 800294a:	4618      	mov	r0, r3
 800294c:	f002 f8ac 	bl	8004aa8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002950:	79fa      	ldrb	r2, [r7, #7]
 8002952:	4613      	mov	r3, r2
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	4413      	add	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4a18      	ldr	r2, [pc, #96]	@ (80029bc <BSP_PB_Init+0xe0>)
 800295c:	441a      	add	r2, r3
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	4917      	ldr	r1, [pc, #92]	@ (80029c0 <BSP_PB_Init+0xe4>)
 8002962:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002966:	4619      	mov	r1, r3
 8002968:	4610      	mov	r0, r2
 800296a:	f002 f840 	bl	80049ee <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800296e:	79fa      	ldrb	r2, [r7, #7]
 8002970:	4613      	mov	r3, r2
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	4413      	add	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	4a10      	ldr	r2, [pc, #64]	@ (80029bc <BSP_PB_Init+0xe0>)
 800297a:	1898      	adds	r0, r3, r2
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	4a11      	ldr	r2, [pc, #68]	@ (80029c4 <BSP_PB_Init+0xe8>)
 8002980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002984:	461a      	mov	r2, r3
 8002986:	2100      	movs	r1, #0
 8002988:	f002 f805 	bl	8004996 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800298c:	2018      	movs	r0, #24
 800298e:	79fb      	ldrb	r3, [r7, #7]
 8002990:	4a0d      	ldr	r2, [pc, #52]	@ (80029c8 <BSP_PB_Init+0xec>)
 8002992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002996:	2200      	movs	r2, #0
 8002998:	4619      	mov	r1, r3
 800299a:	f000 fd33 	bl	8003404 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800299e:	2318      	movs	r3, #24
 80029a0:	4618      	mov	r0, r3
 80029a2:	f000 fd49 	bl	8003438 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3720      	adds	r7, #32
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	46020c00 	.word	0x46020c00
 80029b4:	20000010 	.word	0x20000010
 80029b8:	10110000 	.word	0x10110000
 80029bc:	20012e2c 	.word	0x20012e2c
 80029c0:	08011350 	.word	0x08011350
 80029c4:	20000014 	.word	0x20000014
 80029c8:	20000018 	.word	0x20000018

080029cc <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80029d6:	79fa      	ldrb	r2, [r7, #7]
 80029d8:	4613      	mov	r3, r2
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	4413      	add	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	4a04      	ldr	r2, [pc, #16]	@ (80029f4 <BSP_PB_IRQHandler+0x28>)
 80029e2:	4413      	add	r3, r2
 80029e4:	4618      	mov	r0, r3
 80029e6:	f002 f817 	bl	8004a18 <HAL_EXTI_IRQHandler>
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	20012e2c 	.word	0x20012e2c

080029f8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	4603      	mov	r3, r0
 8002a00:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002a12:	2000      	movs	r0, #0
 8002a14:	f7ff fff0 	bl	80029f8 <BSP_PB_Callback>
}
 8002a18:	bf00      	nop
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a20:	4b12      	ldr	r3, [pc, #72]	@ (8002a6c <HAL_Init+0x50>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a11      	ldr	r2, [pc, #68]	@ (8002a6c <HAL_Init+0x50>)
 8002a26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a2c:	2003      	movs	r0, #3
 8002a2e:	f000 fcde 	bl	80033ee <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002a32:	f003 fcc7 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8002a36:	4602      	mov	r2, r0
 8002a38:	4b0d      	ldr	r3, [pc, #52]	@ (8002a70 <HAL_Init+0x54>)
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	490c      	ldr	r1, [pc, #48]	@ (8002a74 <HAL_Init+0x58>)
 8002a42:	5ccb      	ldrb	r3, [r1, r3]
 8002a44:	fa22 f303 	lsr.w	r3, r2, r3
 8002a48:	4a0b      	ldr	r2, [pc, #44]	@ (8002a78 <HAL_Init+0x5c>)
 8002a4a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002a4c:	2004      	movs	r0, #4
 8002a4e:	f000 fd01 	bl	8003454 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a52:	2000      	movs	r0, #0
 8002a54:	f7ff fb4e 	bl	80020f4 <HAL_InitTick>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e002      	b.n	8002a68 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002a62:	f7ff fb27 	bl	80020b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40022000 	.word	0x40022000
 8002a70:	46020c00 	.word	0x46020c00
 8002a74:	080112f0 	.word	0x080112f0
 8002a78:	20000000 	.word	0x20000000

08002a7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a80:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <HAL_IncTick+0x20>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	461a      	mov	r2, r3
 8002a86:	4b06      	ldr	r3, [pc, #24]	@ (8002aa0 <HAL_IncTick+0x24>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	4a04      	ldr	r2, [pc, #16]	@ (8002aa0 <HAL_IncTick+0x24>)
 8002a8e:	6013      	str	r3, [r2, #0]
}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	20000020 	.word	0x20000020
 8002aa0:	20012e38 	.word	0x20012e38

08002aa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  return uwTick;
 8002aa8:	4b03      	ldr	r3, [pc, #12]	@ (8002ab8 <HAL_GetTick+0x14>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	20012e38 	.word	0x20012e38

08002abc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ac4:	f7ff ffee 	bl	8002aa4 <HAL_GetTick>
 8002ac8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad4:	d005      	beq.n	8002ae2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8002b00 <HAL_Delay+0x44>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	461a      	mov	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4413      	add	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ae2:	bf00      	nop
 8002ae4:	f7ff ffde 	bl	8002aa4 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d8f7      	bhi.n	8002ae4 <HAL_Delay+0x28>
  {
  }
}
 8002af4:	bf00      	nop
 8002af6:	bf00      	nop
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20000020 	.word	0x20000020

08002b04 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	431a      	orrs	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	601a      	str	r2, [r3, #0]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
	...

08002b2c <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8002b68 <LL_ADC_SetResolution+0x3c>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d104      	bne.n	8002b4c <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	3b01      	subs	r3, #1
 8002b46:	f003 030c 	and.w	r3, r3, #12
 8002b4a:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	f023 020c 	bic.w	r2, r3, #12
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	60da      	str	r2, [r3, #12]
}
 8002b5c:	bf00      	nop
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	46021000 	.word	0x46021000

08002b6c <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b7a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b7e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	431a      	orrs	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b8e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	2a00      	cmp	r2, #0
 8002b96:	d002      	beq.n	8002b9e <LL_ADC_SetGainCompensation+0x32>
 8002b98:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002b9c:	e000      	b.n	8002ba0 <LL_ADC_SetGainCompensation+0x34>
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr

08002bb2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b085      	sub	sp, #20
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	60f8      	str	r0, [r7, #12]
 8002bba:	60b9      	str	r1, [r7, #8]
 8002bbc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	695a      	ldr	r2, [r3, #20]
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	f003 0304 	and.w	r3, r3, #4
 8002bc8:	2107      	movs	r1, #7
 8002bca:	fa01 f303 	lsl.w	r3, r1, r3
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	401a      	ands	r2, r3
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	fa01 f303 	lsl.w	r3, r1, r3
 8002bde:	431a      	orrs	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002be4:	bf00      	nop
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002c00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6093      	str	r3, [r2, #8]
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c28:	d101      	bne.n	8002c2e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e000      	b.n	8002c30 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr

08002c3c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002c4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c50:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	609a      	str	r2, [r3, #8]
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c78:	d101      	bne.n	8002c7e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d101      	bne.n	8002ca4 <LL_ADC_IsEnabled+0x18>
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e000      	b.n	8002ca6 <LL_ADC_IsEnabled+0x1a>
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr

08002cb2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b083      	sub	sp, #12
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 0304 	and.w	r3, r3, #4
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	d101      	bne.n	8002cca <LL_ADC_REG_IsConversionOngoing+0x18>
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 0308 	and.w	r3, r3, #8
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d101      	bne.n	8002cf0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002cec:	2301      	movs	r3, #1
 8002cee:	e000      	b.n	8002cf2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
	...

08002d00 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b08a      	sub	sp, #40	@ 0x28
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d101      	bne.n	8002d20 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e2b3      	b.n	8003288 <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a8b      	ldr	r2, [pc, #556]	@ (8002f5c <HAL_ADC_Init+0x25c>)
 8002d2e:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d109      	bne.n	8002d4c <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f7fe f9e1 	bl	8001100 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7ff ff5f 	bl	8002c14 <LL_ADC_IsDeepPowerDownEnabled>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d004      	beq.n	8002d66 <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff ff45 	bl	8002bf0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff ff7a 	bl	8002c64 <LL_ADC_IsInternalRegulatorEnabled>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d115      	bne.n	8002da2 <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff ff5e 	bl	8002c3c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d80:	4b77      	ldr	r3, [pc, #476]	@ (8002f60 <HAL_ADC_Init+0x260>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	099b      	lsrs	r3, r3, #6
 8002d86:	4a77      	ldr	r2, [pc, #476]	@ (8002f64 <HAL_ADC_Init+0x264>)
 8002d88:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8c:	099b      	lsrs	r3, r3, #6
 8002d8e:	3301      	adds	r3, #1
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002d94:	e002      	b.n	8002d9c <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f9      	bne.n	8002d96 <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff ff5c 	bl	8002c64 <LL_ADC_IsInternalRegulatorEnabled>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10e      	bne.n	8002dd0 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002db6:	f043 0210 	orr.w	r2, r3, #16
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dc2:	f043 0201 	orr.w	r2, r3, #1
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff ff6c 	bl	8002cb2 <LL_ADC_REG_IsConversionOngoing>
 8002dda:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002de0:	f003 0310 	and.w	r3, r3, #16
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f040 8244 	bne.w	8003272 <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f040 8240 	bne.w	8003272 <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002df6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002dfa:	f043 0202 	orr.w	r2, r3, #2
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff ff40 	bl	8002c8c <LL_ADC_IsEnabled>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d140      	bne.n	8002e94 <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a51      	ldr	r2, [pc, #324]	@ (8002f5c <HAL_ADC_Init+0x25c>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d028      	beq.n	8002e6e <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a51      	ldr	r2, [pc, #324]	@ (8002f68 <HAL_ADC_Init+0x268>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d109      	bne.n	8002e3a <HAL_ADC_Init+0x13a>
 8002e26:	4850      	ldr	r0, [pc, #320]	@ (8002f68 <HAL_ADC_Init+0x268>)
 8002e28:	f7ff ff30 	bl	8002c8c <LL_ADC_IsEnabled>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	bf0c      	ite	eq
 8002e32:	2301      	moveq	r3, #1
 8002e34:	2300      	movne	r3, #0
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	e008      	b.n	8002e4c <HAL_ADC_Init+0x14c>
 8002e3a:	4848      	ldr	r0, [pc, #288]	@ (8002f5c <HAL_ADC_Init+0x25c>)
 8002e3c:	f7ff ff26 	bl	8002c8c <LL_ADC_IsEnabled>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	bf0c      	ite	eq
 8002e46:	2301      	moveq	r3, #1
 8002e48:	2300      	movne	r3, #0
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d021      	beq.n	8002e94 <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a44      	ldr	r2, [pc, #272]	@ (8002f68 <HAL_ADC_Init+0x268>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d101      	bne.n	8002e5e <HAL_ADC_Init+0x15e>
 8002e5a:	4a44      	ldr	r2, [pc, #272]	@ (8002f6c <HAL_ADC_Init+0x26c>)
 8002e5c:	e000      	b.n	8002e60 <HAL_ADC_Init+0x160>
 8002e5e:	4a44      	ldr	r2, [pc, #272]	@ (8002f70 <HAL_ADC_Init+0x270>)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	4619      	mov	r1, r3
 8002e66:	4610      	mov	r0, r2
 8002e68:	f7ff fe4c 	bl	8002b04 <LL_ADC_SetCommonClock>
 8002e6c:	e012      	b.n	8002e94 <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	4619      	mov	r1, r3
 8002e78:	4610      	mov	r0, r2
 8002e7a:	f7ff fe57 	bl	8002b2c <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 8002e7e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f70 <HAL_ADC_Init+0x270>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002e8e:	4938      	ldr	r1, [pc, #224]	@ (8002f70 <HAL_ADC_Init+0x270>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a30      	ldr	r2, [pc, #192]	@ (8002f5c <HAL_ADC_Init+0x25c>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d010      	beq.n	8002ec0 <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ea4:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002eaa:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8002eb0:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002eb8:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	623b      	str	r3, [r7, #32]
 8002ebe:	e030      	b.n	8002f22 <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	7f1b      	ldrb	r3, [r3, #28]
 8002ec4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ecc:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ece:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002ed4:	2a00      	cmp	r2, #0
 8002ed6:	d002      	beq.n	8002ede <HAL_ADC_Init+0x1de>
 8002ed8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002edc:	e000      	b.n	8002ee0 <HAL_ADC_Init+0x1e0>
 8002ede:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002ee0:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8002ee6:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	da04      	bge.n	8002efa <HAL_ADC_Init+0x1fa>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ef8:	e001      	b.n	8002efe <HAL_ADC_Init+0x1fe>
 8002efa:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 8002efe:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4918      	ldr	r1, [pc, #96]	@ (8002f68 <HAL_ADC_Init+0x268>)
 8002f06:	428b      	cmp	r3, r1
 8002f08:	d103      	bne.n	8002f12 <HAL_ADC_Init+0x212>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f10:	e003      	b.n	8002f1a <HAL_ADC_Init+0x21a>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f18:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002f1a:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f1c:	6a3a      	ldr	r2, [r7, #32]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d12f      	bne.n	8002f8c <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a0a      	ldr	r2, [pc, #40]	@ (8002f5c <HAL_ADC_Init+0x25c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d007      	beq.n	8002f46 <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3a:	3b01      	subs	r3, #1
 8002f3c:	045b      	lsls	r3, r3, #17
 8002f3e:	6a3a      	ldr	r2, [r7, #32]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	623b      	str	r3, [r7, #32]
 8002f44:	e022      	b.n	8002f8c <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d111      	bne.n	8002f74 <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002f50:	6a3b      	ldr	r3, [r7, #32]
 8002f52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f56:	623b      	str	r3, [r7, #32]
 8002f58:	e018      	b.n	8002f8c <HAL_ADC_Init+0x28c>
 8002f5a:	bf00      	nop
 8002f5c:	46021000 	.word	0x46021000
 8002f60:	20000000 	.word	0x20000000
 8002f64:	053e2d63 	.word	0x053e2d63
 8002f68:	42028000 	.word	0x42028000
 8002f6c:	42028308 	.word	0x42028308
 8002f70:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f78:	f043 0220 	orr.w	r2, r3, #32
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f84:	f043 0201 	orr.w	r2, r3, #1
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a92      	ldr	r2, [pc, #584]	@ (80031dc <HAL_ADC_Init+0x4dc>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d018      	beq.n	8002fc8 <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d009      	beq.n	8002fb2 <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fa2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002faa:	4313      	orrs	r3, r2
 8002fac:	6a3a      	ldr	r2, [r7, #32]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68da      	ldr	r2, [r3, #12]
 8002fb8:	4b89      	ldr	r3, [pc, #548]	@ (80031e0 <HAL_ADC_Init+0x4e0>)
 8002fba:	4013      	ands	r3, r2
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6812      	ldr	r2, [r2, #0]
 8002fc0:	6a39      	ldr	r1, [r7, #32]
 8002fc2:	430b      	orrs	r3, r1
 8002fc4:	60d3      	str	r3, [r2, #12]
 8002fc6:	e031      	b.n	800302c <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d009      	beq.n	8002fe4 <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd4:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	6a3a      	ldr	r2, [r7, #32]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68da      	ldr	r2, [r3, #12]
 8002fea:	4b7e      	ldr	r3, [pc, #504]	@ (80031e4 <HAL_ADC_Init+0x4e4>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	6812      	ldr	r2, [r2, #0]
 8002ff2:	6a39      	ldr	r1, [r7, #32]
 8002ff4:	430b      	orrs	r3, r1
 8002ff6:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d008      	beq.n	8003012 <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a1a      	ldr	r2, [r3, #32]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003016:	2b00      	cmp	r3, #0
 8003018:	d008      	beq.n	800302c <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a6a      	ldr	r2, [pc, #424]	@ (80031dc <HAL_ADC_Init+0x4dc>)
 8003032:	4293      	cmp	r3, r2
 8003034:	f000 8093 	beq.w	800315e <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff fe38 	bl	8002cb2 <LL_ADC_REG_IsConversionOngoing>
 8003042:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff fe45 	bl	8002cd8 <LL_ADC_INJ_IsConversionOngoing>
 800304e:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d161      	bne.n	800311a <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d15e      	bne.n	800311a <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	7f1b      	ldrb	r3, [r3, #28]
 8003060:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4960      	ldr	r1, [pc, #384]	@ (80031e8 <HAL_ADC_Init+0x4e8>)
 8003068:	428b      	cmp	r3, r1
 800306a:	d102      	bne.n	8003072 <HAL_ADC_Init+0x372>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003070:	e002      	b.n	8003078 <HAL_ADC_Init+0x378>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003076:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003078:	4313      	orrs	r3, r2
 800307a:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003086:	f023 0303 	bic.w	r3, r3, #3
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	6812      	ldr	r2, [r2, #0]
 800308e:	6a39      	ldr	r1, [r7, #32]
 8003090:	430b      	orrs	r3, r1
 8003092:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d007      	beq.n	80030ac <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	4619      	mov	r1, r3
 80030a6:	4610      	mov	r0, r2
 80030a8:	f7ff fd60 	bl	8002b6c <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d11e      	bne.n	80030f4 <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ba:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	691a      	ldr	r2, [r3, #16]
 80030c2:	4b4a      	ldr	r3, [pc, #296]	@ (80031ec <HAL_ADC_Init+0x4ec>)
 80030c4:	4013      	ands	r3, r2
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80030ca:	0411      	lsls	r1, r2, #16
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80030d0:	4311      	orrs	r1, r2
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 80030d6:	4311      	orrs	r1, r2
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80030dc:	4311      	orrs	r1, r2
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80030e2:	0892      	lsrs	r2, r2, #2
 80030e4:	430a      	orrs	r2, r1
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f042 0201 	orr.w	r2, r2, #1
 80030f0:	611a      	str	r2, [r3, #16]
 80030f2:	e007      	b.n	8003104 <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	691a      	ldr	r2, [r3, #16]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0201 	bic.w	r2, r2, #1
 8003102:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	430a      	orrs	r2, r1
 8003118:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	2b01      	cmp	r3, #1
 8003120:	d10c      	bne.n	800313c <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003128:	f023 010f 	bic.w	r1, r3, #15
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003130:	1e5a      	subs	r2, r3, #1
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	631a      	str	r2, [r3, #48]	@ 0x30
 800313a:	e007      	b.n	800314c <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 020f 	bic.w	r2, r2, #15
 800314a:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003150:	f023 0303 	bic.w	r3, r3, #3
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800315c:	e092      	b.n	8003284 <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003164:	2b01      	cmp	r3, #1
 8003166:	d111      	bne.n	800318c <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003170:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8003176:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 800317c:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800317e:	69fa      	ldr	r2, [r7, #28]
 8003180:	4313      	orrs	r3, r2
 8003182:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	f043 0301 	orr.w	r3, r3, #1
 800318a:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	691a      	ldr	r2, [r3, #16]
 8003192:	4b17      	ldr	r3, [pc, #92]	@ (80031f0 <HAL_ADC_Init+0x4f0>)
 8003194:	4013      	ands	r3, r2
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	6812      	ldr	r2, [r2, #0]
 800319a:	69f9      	ldr	r1, [r7, #28]
 800319c:	430b      	orrs	r3, r1
 800319e:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6818      	ldr	r0, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031a8:	461a      	mov	r2, r3
 80031aa:	2100      	movs	r1, #0
 80031ac:	f7ff fd01 	bl	8002bb2 <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6818      	ldr	r0, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031b8:	461a      	mov	r2, r3
 80031ba:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 80031be:	f7ff fcf8 	bl	8002bb2 <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d114      	bne.n	80031f4 <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f062 020f 	orn	r2, r2, #15
 80031d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80031da:	e024      	b.n	8003226 <HAL_ADC_Init+0x526>
 80031dc:	46021000 	.word	0x46021000
 80031e0:	fff0c013 	.word	0xfff0c013
 80031e4:	ffde800d 	.word	0xffde800d
 80031e8:	42028000 	.word	0x42028000
 80031ec:	fc00f81e 	.word	0xfc00f81e
 80031f0:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031fc:	d113      	bne.n	8003226 <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003208:	3b01      	subs	r3, #1
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	f003 031c 	and.w	r3, r3, #28
 8003210:	f06f 020f 	mvn.w	r2, #15
 8003214:	fa02 f103 	lsl.w	r1, r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	68da      	ldr	r2, [r3, #12]
 800322c:	4b18      	ldr	r3, [pc, #96]	@ (8003290 <HAL_ADC_Init+0x590>)
 800322e:	4013      	ands	r3, r2
 8003230:	6a3a      	ldr	r2, [r7, #32]
 8003232:	429a      	cmp	r2, r3
 8003234:	d10b      	bne.n	800324e <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003240:	f023 0303 	bic.w	r3, r3, #3
 8003244:	f043 0201 	orr.w	r2, r3, #1
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800324c:	e01a      	b.n	8003284 <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003252:	f023 0312 	bic.w	r3, r3, #18
 8003256:	f043 0210 	orr.w	r2, r3, #16
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003262:	f043 0201 	orr.w	r2, r3, #1
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003270:	e008      	b.n	8003284 <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003276:	f043 0210 	orr.w	r2, r3, #16
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 8003284:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003288:	4618      	mov	r0, r3
 800328a:	3728      	adds	r7, #40	@ 0x28
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	833ffff3 	.word	0x833ffff3

08003294 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003294:	b480      	push	{r7}
 8003296:	b085      	sub	sp, #20
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032a4:	4b0c      	ldr	r3, [pc, #48]	@ (80032d8 <__NVIC_SetPriorityGrouping+0x44>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032b0:	4013      	ands	r3, r2
 80032b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032c6:	4a04      	ldr	r2, [pc, #16]	@ (80032d8 <__NVIC_SetPriorityGrouping+0x44>)
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	60d3      	str	r3, [r2, #12]
}
 80032cc:	bf00      	nop
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	e000ed00 	.word	0xe000ed00

080032dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032e0:	4b04      	ldr	r3, [pc, #16]	@ (80032f4 <__NVIC_GetPriorityGrouping+0x18>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	0a1b      	lsrs	r3, r3, #8
 80032e6:	f003 0307 	and.w	r3, r3, #7
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	e000ed00 	.word	0xe000ed00

080032f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003306:	2b00      	cmp	r3, #0
 8003308:	db0b      	blt.n	8003322 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800330a:	79fb      	ldrb	r3, [r7, #7]
 800330c:	f003 021f 	and.w	r2, r3, #31
 8003310:	4907      	ldr	r1, [pc, #28]	@ (8003330 <__NVIC_EnableIRQ+0x38>)
 8003312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003316:	095b      	lsrs	r3, r3, #5
 8003318:	2001      	movs	r0, #1
 800331a:	fa00 f202 	lsl.w	r2, r0, r2
 800331e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	e000e100 	.word	0xe000e100

08003334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	6039      	str	r1, [r7, #0]
 800333e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003344:	2b00      	cmp	r3, #0
 8003346:	db0a      	blt.n	800335e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	b2da      	uxtb	r2, r3
 800334c:	490c      	ldr	r1, [pc, #48]	@ (8003380 <__NVIC_SetPriority+0x4c>)
 800334e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003352:	0112      	lsls	r2, r2, #4
 8003354:	b2d2      	uxtb	r2, r2
 8003356:	440b      	add	r3, r1
 8003358:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800335c:	e00a      	b.n	8003374 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	b2da      	uxtb	r2, r3
 8003362:	4908      	ldr	r1, [pc, #32]	@ (8003384 <__NVIC_SetPriority+0x50>)
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	3b04      	subs	r3, #4
 800336c:	0112      	lsls	r2, r2, #4
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	440b      	add	r3, r1
 8003372:	761a      	strb	r2, [r3, #24]
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	e000e100 	.word	0xe000e100
 8003384:	e000ed00 	.word	0xe000ed00

08003388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003388:	b480      	push	{r7}
 800338a:	b089      	sub	sp, #36	@ 0x24
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	f1c3 0307 	rsb	r3, r3, #7
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	bf28      	it	cs
 80033a6:	2304      	movcs	r3, #4
 80033a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	3304      	adds	r3, #4
 80033ae:	2b06      	cmp	r3, #6
 80033b0:	d902      	bls.n	80033b8 <NVIC_EncodePriority+0x30>
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	3b03      	subs	r3, #3
 80033b6:	e000      	b.n	80033ba <NVIC_EncodePriority+0x32>
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033bc:	f04f 32ff 	mov.w	r2, #4294967295
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	43da      	mvns	r2, r3
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	401a      	ands	r2, r3
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033d0:	f04f 31ff 	mov.w	r1, #4294967295
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	fa01 f303 	lsl.w	r3, r1, r3
 80033da:	43d9      	mvns	r1, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e0:	4313      	orrs	r3, r2
         );
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3724      	adds	r7, #36	@ 0x24
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr

080033ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ee:	b580      	push	{r7, lr}
 80033f0:	b082      	sub	sp, #8
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7ff ff4c 	bl	8003294 <__NVIC_SetPriorityGrouping>
}
 80033fc:	bf00      	nop
 80033fe:	3708      	adds	r7, #8
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af00      	add	r7, sp, #0
 800340a:	4603      	mov	r3, r0
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
 8003410:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003412:	f7ff ff63 	bl	80032dc <__NVIC_GetPriorityGrouping>
 8003416:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	68b9      	ldr	r1, [r7, #8]
 800341c:	6978      	ldr	r0, [r7, #20]
 800341e:	f7ff ffb3 	bl	8003388 <NVIC_EncodePriority>
 8003422:	4602      	mov	r2, r0
 8003424:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003428:	4611      	mov	r1, r2
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff ff82 	bl	8003334 <__NVIC_SetPriority>
}
 8003430:	bf00      	nop
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff ff56 	bl	80032f8 <__NVIC_EnableIRQ>
}
 800344c:	bf00      	nop
 800344e:	3708      	adds	r7, #8
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b04      	cmp	r3, #4
 8003460:	d844      	bhi.n	80034ec <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003462:	a201      	add	r2, pc, #4	@ (adr r2, 8003468 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003468:	0800348b 	.word	0x0800348b
 800346c:	080034a9 	.word	0x080034a9
 8003470:	080034cb 	.word	0x080034cb
 8003474:	080034ed 	.word	0x080034ed
 8003478:	0800347d 	.word	0x0800347d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800347c:	4b1f      	ldr	r3, [pc, #124]	@ (80034fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a1e      	ldr	r2, [pc, #120]	@ (80034fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003482:	f043 0304 	orr.w	r3, r3, #4
 8003486:	6013      	str	r3, [r2, #0]
      break;
 8003488:	e031      	b.n	80034ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800348a:	4b1c      	ldr	r3, [pc, #112]	@ (80034fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a1b      	ldr	r2, [pc, #108]	@ (80034fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003490:	f023 0304 	bic.w	r3, r3, #4
 8003494:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8003496:	4b1a      	ldr	r3, [pc, #104]	@ (8003500 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003498:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800349c:	4a18      	ldr	r2, [pc, #96]	@ (8003500 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800349e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80034a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80034a6:	e022      	b.n	80034ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80034a8:	4b14      	ldr	r3, [pc, #80]	@ (80034fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a13      	ldr	r2, [pc, #76]	@ (80034fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80034ae:	f023 0304 	bic.w	r3, r3, #4
 80034b2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80034b4:	4b12      	ldr	r3, [pc, #72]	@ (8003500 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80034b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034ba:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80034be:	4a10      	ldr	r2, [pc, #64]	@ (8003500 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80034c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80034c8:	e011      	b.n	80034ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80034ca:	4b0c      	ldr	r3, [pc, #48]	@ (80034fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a0b      	ldr	r2, [pc, #44]	@ (80034fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80034d0:	f023 0304 	bic.w	r3, r3, #4
 80034d4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80034d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003500 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80034d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034dc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80034e0:	4a07      	ldr	r2, [pc, #28]	@ (8003500 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80034e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80034e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80034ea:	e000      	b.n	80034ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80034ec:	bf00      	nop
  }
}
 80034ee:	bf00      	nop
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	e000e010 	.word	0xe000e010
 8003500:	46020c00 	.word	0x46020c00

08003504 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
 8003510:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e04f      	b.n	80035bc <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003522:	2b01      	cmp	r3, #1
 8003524:	d101      	bne.n	800352a <HAL_DMA_Start_IT+0x26>
 8003526:	2302      	movs	r3, #2
 8003528:	e048      	b.n	80035bc <HAL_DMA_Start_IT+0xb8>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b01      	cmp	r3, #1
 800353c:	d136      	bne.n	80035ac <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2202      	movs	r2, #2
 8003542:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	68b9      	ldr	r1, [r7, #8]
 8003552:	68f8      	ldr	r0, [r7, #12]
 8003554:	f000 fa78 	bl	8003a48 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	695a      	ldr	r2, [r3, #20]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8003566:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800356c:	2b00      	cmp	r3, #0
 800356e:	d007      	beq.n	8003580 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695a      	ldr	r2, [r3, #20]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800357e:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003584:	2b00      	cmp	r3, #0
 8003586:	d007      	beq.n	8003598 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	695a      	ldr	r2, [r3, #20]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003596:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695a      	ldr	r2, [r3, #20]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f042 0201 	orr.w	r2, r2, #1
 80035a6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80035a8:	2300      	movs	r3, #0
 80035aa:	e007      	b.n	80035bc <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2240      	movs	r2, #64	@ 0x40
 80035b0:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80035cc:	f7ff fa6a 	bl	8002aa4 <HAL_GetTick>
 80035d0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e06b      	b.n	80036b4 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d008      	beq.n	80035fa <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2220      	movs	r2, #32
 80035ec:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e05c      	b.n	80036b4 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	695a      	ldr	r2, [r3, #20]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f042 0204 	orr.w	r2, r2, #4
 8003608:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2205      	movs	r2, #5
 800360e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8003612:	e020      	b.n	8003656 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8003614:	f7ff fa46 	bl	8002aa4 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b05      	cmp	r3, #5
 8003620:	d919      	bls.n	8003656 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003626:	f043 0210 	orr.w	r2, r3, #16
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2203      	movs	r2, #3
 8003632:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800363a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003646:	2201      	movs	r2, #1
 8003648:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e02e      	b.n	80036b4 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0d7      	beq.n	8003614 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	695a      	ldr	r2, [r3, #20]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0202 	orr.w	r2, r2, #2
 8003672:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2204      	movs	r2, #4
 8003678:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8003684:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003696:	2b00      	cmp	r3, #0
 8003698:	d007      	beq.n	80036aa <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800369e:	2201      	movs	r2, #1
 80036a0:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2200      	movs	r2, #0
 80036a8:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3710      	adds	r7, #16
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e019      	b.n	8003702 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d004      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2220      	movs	r2, #32
 80036de:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e00e      	b.n	8003702 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2204      	movs	r2, #4
 80036e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6812      	ldr	r2, [r2, #0]
 80036f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80036fa:	f043 0304 	orr.w	r3, r3, #4
 80036fe:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr

0800370e <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b086      	sub	sp, #24
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800371e:	f023 030f 	bic.w	r3, r3, #15
 8003722:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800372c:	3b50      	subs	r3, #80	@ 0x50
 800372e:	09db      	lsrs	r3, r3, #7
 8003730:	f003 031f 	and.w	r3, r3, #31
 8003734:	2201      	movs	r2, #1
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	4013      	ands	r3, r2
 8003744:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	f000 813b 	beq.w	80039c4 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003758:	2b00      	cmp	r3, #0
 800375a:	d011      	beq.n	8003780 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00a      	beq.n	8003780 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003772:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003778:	f043 0201 	orr.w	r2, r3, #1
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800378a:	2b00      	cmp	r3, #0
 800378c:	d011      	beq.n	80037b2 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	695b      	ldr	r3, [r3, #20]
 8003794:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80037a4:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037aa:	f043 0202 	orr.w	r2, r3, #2
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	691b      	ldr	r3, [r3, #16]
 80037b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d011      	beq.n	80037e4 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00a      	beq.n	80037e4 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80037d6:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037dc:	f043 0204 	orr.w	r2, r3, #4
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d011      	beq.n	8003816 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00a      	beq.n	8003816 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003808:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380e:	f043 0208 	orr.w	r2, r3, #8
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003820:	2b00      	cmp	r3, #0
 8003822:	d013      	beq.n	800384c <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	695b      	ldr	r3, [r3, #20]
 800382a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00c      	beq.n	800384c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800383a:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003840:	2b00      	cmp	r3, #0
 8003842:	d003      	beq.n	800384c <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d04c      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	695b      	ldr	r3, [r3, #20]
 8003860:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d045      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003870:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b04      	cmp	r3, #4
 800387c:	d12e      	bne.n	80038dc <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	695a      	ldr	r2, [r3, #20]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800388c:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	695a      	ldr	r2, [r3, #20]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f042 0202 	orr.w	r2, r2, #2
 800389c:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d007      	beq.n	80038c2 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b6:	2201      	movs	r2, #1
 80038b8:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2200      	movs	r2, #0
 80038c0:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d07a      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	4798      	blx	r3
        }

        return;
 80038da:	e075      	b.n	80039c8 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2205      	movs	r2, #5
 80038e0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d039      	beq.n	8003976 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800390c:	2b00      	cmp	r3, #0
 800390e:	d032      	beq.n	8003976 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003914:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003918:	2b00      	cmp	r3, #0
 800391a:	d012      	beq.n	8003942 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003922:	2b00      	cmp	r3, #0
 8003924:	d116      	bne.n	8003954 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800392c:	2b00      	cmp	r3, #0
 800392e:	d111      	bne.n	8003954 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800393c:	2201      	movs	r2, #1
 800393e:	731a      	strb	r2, [r3, #12]
 8003940:	e008      	b.n	8003954 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003948:	2b00      	cmp	r3, #0
 800394a:	d103      	bne.n	8003954 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800395c:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800397a:	2b00      	cmp	r3, #0
 800397c:	d025      	beq.n	80039ca <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	695a      	ldr	r2, [r3, #20]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f042 0202 	orr.w	r2, r2, #2
 800398c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800399a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039a6:	2201      	movs	r2, #1
 80039a8:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d007      	beq.n	80039ca <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	4798      	blx	r3
 80039c2:	e002      	b.n	80039ca <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 80039c4:	bf00      	nop
 80039c6:	e000      	b.n	80039ca <HAL_DMA_IRQHandler+0x2bc>
        return;
 80039c8:	bf00      	nop
    }
  }
}
 80039ca:	3718      	adds	r7, #24
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d101      	bne.n	80039e4 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e02b      	b.n	8003a3c <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80039ec:	f023 030f 	bic.w	r3, r3, #15
 80039f0:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039fa:	3b50      	subs	r3, #80	@ 0x50
 80039fc:	09db      	lsrs	r3, r3, #7
 80039fe:	f003 031f 	and.w	r3, r3, #31
 8003a02:	2201      	movs	r2, #1
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	f003 0310 	and.w	r3, r3, #16
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d012      	beq.n	8003a3a <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	f003 0311 	and.w	r3, r3, #17
 8003a1a:	2b11      	cmp	r3, #17
 8003a1c:	d106      	bne.n	8003a2c <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	431a      	orrs	r2, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	605a      	str	r2, [r3, #4]
 8003a2a:	e006      	b.n	8003a3a <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	43db      	mvns	r3, r3
 8003a34:	401a      	ands	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
 8003a54:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a5c:	0c1b      	lsrs	r3, r3, #16
 8003a5e:	041b      	lsls	r3, r3, #16
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	b291      	uxth	r1, r2
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	6812      	ldr	r2, [r2, #0]
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8003a74:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a86:	bf00      	nop
 8003a88:	3714      	adds	r7, #20
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
	...

08003a94 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8003a9c:	f7ff f802 	bl	8002aa4 <HAL_GetTick>
 8003aa0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e0db      	b.n	8003c64 <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a6e      	ldr	r2, [pc, #440]	@ (8003c6c <HAL_DMAEx_List_Init+0x1d8>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	f000 809f 	beq.w	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a6c      	ldr	r2, [pc, #432]	@ (8003c70 <HAL_DMAEx_List_Init+0x1dc>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	f000 8099 	beq.w	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a6a      	ldr	r2, [pc, #424]	@ (8003c74 <HAL_DMAEx_List_Init+0x1e0>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	f000 8093 	beq.w	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a68      	ldr	r2, [pc, #416]	@ (8003c78 <HAL_DMAEx_List_Init+0x1e4>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	f000 808d 	beq.w	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a66      	ldr	r2, [pc, #408]	@ (8003c7c <HAL_DMAEx_List_Init+0x1e8>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	f000 8087 	beq.w	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a64      	ldr	r2, [pc, #400]	@ (8003c80 <HAL_DMAEx_List_Init+0x1ec>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	f000 8081 	beq.w	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a62      	ldr	r2, [pc, #392]	@ (8003c84 <HAL_DMAEx_List_Init+0x1f0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d07b      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a61      	ldr	r2, [pc, #388]	@ (8003c88 <HAL_DMAEx_List_Init+0x1f4>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d076      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a5f      	ldr	r2, [pc, #380]	@ (8003c8c <HAL_DMAEx_List_Init+0x1f8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d071      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a5e      	ldr	r2, [pc, #376]	@ (8003c90 <HAL_DMAEx_List_Init+0x1fc>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d06c      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a5c      	ldr	r2, [pc, #368]	@ (8003c94 <HAL_DMAEx_List_Init+0x200>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d067      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a5b      	ldr	r2, [pc, #364]	@ (8003c98 <HAL_DMAEx_List_Init+0x204>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d062      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a59      	ldr	r2, [pc, #356]	@ (8003c9c <HAL_DMAEx_List_Init+0x208>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d05d      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a58      	ldr	r2, [pc, #352]	@ (8003ca0 <HAL_DMAEx_List_Init+0x20c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d058      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a56      	ldr	r2, [pc, #344]	@ (8003ca4 <HAL_DMAEx_List_Init+0x210>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d053      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a55      	ldr	r2, [pc, #340]	@ (8003ca8 <HAL_DMAEx_List_Init+0x214>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d04e      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a53      	ldr	r2, [pc, #332]	@ (8003cac <HAL_DMAEx_List_Init+0x218>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d049      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a52      	ldr	r2, [pc, #328]	@ (8003cb0 <HAL_DMAEx_List_Init+0x21c>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d044      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a50      	ldr	r2, [pc, #320]	@ (8003cb4 <HAL_DMAEx_List_Init+0x220>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d03f      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a4f      	ldr	r2, [pc, #316]	@ (8003cb8 <HAL_DMAEx_List_Init+0x224>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d03a      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a4d      	ldr	r2, [pc, #308]	@ (8003cbc <HAL_DMAEx_List_Init+0x228>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d035      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a4c      	ldr	r2, [pc, #304]	@ (8003cc0 <HAL_DMAEx_List_Init+0x22c>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d030      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a4a      	ldr	r2, [pc, #296]	@ (8003cc4 <HAL_DMAEx_List_Init+0x230>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d02b      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a49      	ldr	r2, [pc, #292]	@ (8003cc8 <HAL_DMAEx_List_Init+0x234>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d026      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a47      	ldr	r2, [pc, #284]	@ (8003ccc <HAL_DMAEx_List_Init+0x238>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d021      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a46      	ldr	r2, [pc, #280]	@ (8003cd0 <HAL_DMAEx_List_Init+0x23c>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d01c      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a44      	ldr	r2, [pc, #272]	@ (8003cd4 <HAL_DMAEx_List_Init+0x240>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d017      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a43      	ldr	r2, [pc, #268]	@ (8003cd8 <HAL_DMAEx_List_Init+0x244>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d012      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a41      	ldr	r2, [pc, #260]	@ (8003cdc <HAL_DMAEx_List_Init+0x248>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d00d      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a40      	ldr	r2, [pc, #256]	@ (8003ce0 <HAL_DMAEx_List_Init+0x24c>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d008      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a3e      	ldr	r2, [pc, #248]	@ (8003ce4 <HAL_DMAEx_List_Init+0x250>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d003      	beq.n	8003bf6 <HAL_DMAEx_List_Init+0x162>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8003ce8 <HAL_DMAEx_List_Init+0x254>)
 8003bf4:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2202      	movs	r2, #2
 8003c02:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	695a      	ldr	r2, [r3, #20]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f042 0206 	orr.w	r2, r2, #6
 8003c14:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8003c16:	e00f      	b.n	8003c38 <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8003c18:	f7fe ff44 	bl	8002aa4 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b05      	cmp	r3, #5
 8003c24:	d908      	bls.n	8003c38 <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2210      	movs	r2, #16
 8003c2a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2203      	movs	r2, #3
 8003c30:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e015      	b.n	8003c64 <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1e8      	bne.n	8003c18 <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 faba 	bl	80041c0 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40020050 	.word	0x40020050
 8003c70:	50020050 	.word	0x50020050
 8003c74:	400200d0 	.word	0x400200d0
 8003c78:	500200d0 	.word	0x500200d0
 8003c7c:	40020150 	.word	0x40020150
 8003c80:	50020150 	.word	0x50020150
 8003c84:	400201d0 	.word	0x400201d0
 8003c88:	500201d0 	.word	0x500201d0
 8003c8c:	40020250 	.word	0x40020250
 8003c90:	50020250 	.word	0x50020250
 8003c94:	400202d0 	.word	0x400202d0
 8003c98:	500202d0 	.word	0x500202d0
 8003c9c:	40020350 	.word	0x40020350
 8003ca0:	50020350 	.word	0x50020350
 8003ca4:	400203d0 	.word	0x400203d0
 8003ca8:	500203d0 	.word	0x500203d0
 8003cac:	40020450 	.word	0x40020450
 8003cb0:	50020450 	.word	0x50020450
 8003cb4:	400204d0 	.word	0x400204d0
 8003cb8:	500204d0 	.word	0x500204d0
 8003cbc:	40020550 	.word	0x40020550
 8003cc0:	50020550 	.word	0x50020550
 8003cc4:	400205d0 	.word	0x400205d0
 8003cc8:	500205d0 	.word	0x500205d0
 8003ccc:	40020650 	.word	0x40020650
 8003cd0:	50020650 	.word	0x50020650
 8003cd4:	400206d0 	.word	0x400206d0
 8003cd8:	500206d0 	.word	0x500206d0
 8003cdc:	40020750 	.word	0x40020750
 8003ce0:	50020750 	.word	0x50020750
 8003ce4:	400207d0 	.word	0x400207d0
 8003ce8:	500207d0 	.word	0x500207d0

08003cec <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_DMAEx_List_Start_IT+0x16>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e082      	b.n	8003e0c <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003d0c:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d18:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8003d1a:	7dfb      	ldrb	r3, [r7, #23]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d005      	beq.n	8003d2c <HAL_DMAEx_List_Start_IT+0x40>
 8003d20:	7dfb      	ldrb	r3, [r7, #23]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d16a      	bne.n	8003dfc <HAL_DMAEx_List_Start_IT+0x110>
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d067      	beq.n	8003dfc <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d157      	bne.n	8003de8 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d101      	bne.n	8003d46 <HAL_DMAEx_List_Start_IT+0x5a>
 8003d42:	2302      	movs	r3, #2
 8003d44:	e062      	b.n	8003e0c <HAL_DMAEx_List_Start_IT+0x120>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2202      	movs	r2, #2
 8003d52:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d68:	2200      	movs	r2, #0
 8003d6a:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	695a      	ldr	r2, [r3, #20]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8003d7a:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d007      	beq.n	8003d94 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	695a      	ldr	r2, [r3, #20]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d92:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d007      	beq.n	8003dac <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695a      	ldr	r2, [r3, #20]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003daa:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f107 010c 	add.w	r1, r7, #12
 8003db6:	2200      	movs	r2, #0
 8003db8:	4618      	mov	r0, r3
 8003dba:	f000 fd1d 	bl	80047f8 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	0c0b      	lsrs	r3, r1, #16
 8003dcc:	041b      	lsls	r3, r3, #16
 8003dce:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003ddc:	4013      	ands	r3, r2
 8003dde:	68f9      	ldr	r1, [r7, #12]
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6812      	ldr	r2, [r2, #0]
 8003de4:	430b      	orrs	r3, r1
 8003de6:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	695a      	ldr	r2, [r3, #20]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 0201 	orr.w	r2, r2, #1
 8003df6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	e007      	b.n	8003e0c <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2240      	movs	r2, #64	@ 0x40
 8003e00:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3718      	adds	r7, #24
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d002      	beq.n	8003e2a <HAL_DMAEx_List_BuildNode+0x16>
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e004      	b.n	8003e38 <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 8003e2e:	6839      	ldr	r1, [r7, #0]
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 fb1d 	bl	8004470 <DMA_List_BuildNode>

  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3708      	adds	r7, #8
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b08c      	sub	sp, #48	@ 0x30
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d002      	beq.n	8003e58 <HAL_DMAEx_List_InsertNode+0x18>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e0b6      	b.n	8003fca <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d104      	bne.n	8003e6e <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2204      	movs	r2, #4
 8003e68:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e0ad      	b.n	8003fca <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	68b9      	ldr	r1, [r7, #8]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 fc52 	bl	8004720 <DMA_List_CheckNodesBaseAddresses>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d004      	beq.n	8003e8c <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2205      	movs	r2, #5
 8003e86:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e09e      	b.n	8003fca <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	68b9      	ldr	r1, [r7, #8]
 8003e94:	4618      	mov	r0, r3
 8003e96:	f000 fc73 	bl	8004780 <DMA_List_CheckNodesTypes>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d004      	beq.n	8003eaa <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2204      	movs	r2, #4
 8003ea4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e08f      	b.n	8003fca <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2202      	movs	r2, #2
 8003eae:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 8003eb6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8003eba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 fc99 	bl	80047f8 <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d11a      	bne.n	8003f04 <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d106      	bne.n	8003ee2 <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2201      	movs	r2, #1
 8003ede:	609a      	str	r2, [r3, #8]
 8003ee0:	e06c      	b.n	8003fbc <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003eee:	4013      	ands	r3, r2
 8003ef0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ef2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ef4:	4319      	orrs	r1, r3
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2202      	movs	r2, #2
 8003f00:	609a      	str	r2, [r3, #8]
 8003f02:	e05b      	b.n	8003fbc <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10f      	bne.n	8003f2a <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	461a      	mov	r2, r3
 8003f10:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003f14:	4013      	ands	r3, r2
 8003f16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f1a:	4319      	orrs	r1, r3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	601a      	str	r2, [r3, #0]
 8003f28:	e043      	b.n	8003fb2 <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
 8003f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f2c:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
 8003f2e:	f107 0314 	add.w	r3, r7, #20
 8003f32:	461a      	mov	r2, r3
 8003f34:	68b9      	ldr	r1, [r7, #8]
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 fc8e 	bl	8004858 <DMA_List_FindNode>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d132      	bne.n	8003fa8 <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
 8003f42:	69fa      	ldr	r2, [r7, #28]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d11a      	bne.n	8003f82 <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00b      	beq.n	8003f6c <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003f5e:	4013      	ands	r3, r2
 8003f60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f64:	4319      	orrs	r1, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003f72:	4013      	ands	r3, r2
 8003f74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f78:	4319      	orrs	r1, r3
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003f80:	e017      	b.n	8003fb2 <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
 8003f82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003f98:	4013      	ands	r3, r2
 8003f9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f9e:	4319      	orrs	r1, r3
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003fa6:	e004      	b.n	8003fb2 <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2206      	movs	r2, #6
 8003fac:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e00b      	b.n	8003fca <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	1c5a      	adds	r2, r3, #1
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3730      	adds	r7, #48	@ 0x30
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b08a      	sub	sp, #40	@ 0x28
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e052      	b.n	800408a <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d104      	bne.n	8003ff6 <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2202      	movs	r2, #2
 8003ff0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e049      	b.n	800408a <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00c      	beq.n	8004018 <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	429a      	cmp	r2, r3
 8004008:	d101      	bne.n	800400e <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	e03d      	b.n	800408a <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2204      	movs	r2, #4
 8004012:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e038      	b.n	800408a <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d104      	bne.n	800402a <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2204      	movs	r2, #4
 8004024:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e02f      	b.n	800408a <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2202      	movs	r2, #2
 800402e:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f107 0220 	add.w	r2, r7, #32
 800403e:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8004042:	4618      	mov	r0, r3
 8004044:	f000 fbd8 	bl	80047f8 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
 800404c:	f107 030c 	add.w	r3, r7, #12
 8004050:	461a      	mov	r2, r3
 8004052:	2100      	movs	r1, #0
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 fbff 	bl	8004858 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	461a      	mov	r2, r3
 8004060:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004064:	4013      	ands	r3, r2
 8004066:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	4610      	mov	r0, r2
 800406c:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800406e:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8004070:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3728      	adds	r7, #40	@ 0x28
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
	...

08004094 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d002      	beq.n	80040aa <HAL_DMAEx_List_LinkQ+0x16>
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d101      	bne.n	80040ae <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e072      	b.n	8004194 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80040b4:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d002      	beq.n	80040c8 <HAL_DMAEx_List_LinkQ+0x34>
 80040c2:	7bfb      	ldrb	r3, [r7, #15]
 80040c4:	2b05      	cmp	r3, #5
 80040c6:	d108      	bne.n	80040da <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2240      	movs	r2, #64	@ 0x40
 80040cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e05c      	b.n	8004194 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	7b1b      	ldrb	r3, [r3, #12]
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d104      	bne.n	80040ee <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	2201      	movs	r2, #1
 80040e8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e052      	b.n	8004194 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a2b      	ldr	r2, [pc, #172]	@ (80041a0 <HAL_DMAEx_List_LinkQ+0x10c>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d022      	beq.n	800413e <HAL_DMAEx_List_LinkQ+0xaa>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a29      	ldr	r2, [pc, #164]	@ (80041a4 <HAL_DMAEx_List_LinkQ+0x110>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d01d      	beq.n	800413e <HAL_DMAEx_List_LinkQ+0xaa>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a28      	ldr	r2, [pc, #160]	@ (80041a8 <HAL_DMAEx_List_LinkQ+0x114>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d018      	beq.n	800413e <HAL_DMAEx_List_LinkQ+0xaa>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a26      	ldr	r2, [pc, #152]	@ (80041ac <HAL_DMAEx_List_LinkQ+0x118>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d013      	beq.n	800413e <HAL_DMAEx_List_LinkQ+0xaa>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a25      	ldr	r2, [pc, #148]	@ (80041b0 <HAL_DMAEx_List_LinkQ+0x11c>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d00e      	beq.n	800413e <HAL_DMAEx_List_LinkQ+0xaa>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a23      	ldr	r2, [pc, #140]	@ (80041b4 <HAL_DMAEx_List_LinkQ+0x120>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d009      	beq.n	800413e <HAL_DMAEx_List_LinkQ+0xaa>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a22      	ldr	r2, [pc, #136]	@ (80041b8 <HAL_DMAEx_List_LinkQ+0x124>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d004      	beq.n	800413e <HAL_DMAEx_List_LinkQ+0xaa>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a20      	ldr	r2, [pc, #128]	@ (80041bc <HAL_DMAEx_List_LinkQ+0x128>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d101      	bne.n	8004142 <HAL_DMAEx_List_LinkQ+0xae>
 800413e:	2301      	movs	r3, #1
 8004140:	e000      	b.n	8004144 <HAL_DMAEx_List_LinkQ+0xb0>
 8004142:	2300      	movs	r3, #0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d10b      	bne.n	8004160 <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 8004152:	2b00      	cmp	r3, #0
 8004154:	d004      	beq.n	8004160 <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2203      	movs	r2, #3
 800415a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e019      	b.n	8004194 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004164:	2b81      	cmp	r3, #129	@ 0x81
 8004166:	d108      	bne.n	800417a <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d10d      	bne.n	800418c <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	2204      	movs	r2, #4
 8004174:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e00c      	b.n	8004194 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d004      	beq.n	800418c <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	2204      	movs	r2, #4
 8004186:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e003      	b.n	8004194 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	3714      	adds	r7, #20
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	40020650 	.word	0x40020650
 80041a4:	50020650 	.word	0x50020650
 80041a8:	400206d0 	.word	0x400206d0
 80041ac:	500206d0 	.word	0x500206d0
 80041b0:	40020750 	.word	0x40020750
 80041b4:	50020750 	.word	0x50020750
 80041b8:	400207d0 	.word	0x400207d0
 80041bc:	500207d0 	.word	0x500207d0

080041c0 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d0:	4313      	orrs	r3, r2
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a85      	ldr	r2, [pc, #532]	@ (80043f0 <DMA_List_Init+0x230>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	f000 80a0 	beq.w	8004320 <DMA_List_Init+0x160>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a83      	ldr	r2, [pc, #524]	@ (80043f4 <DMA_List_Init+0x234>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	f000 809a 	beq.w	8004320 <DMA_List_Init+0x160>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a81      	ldr	r2, [pc, #516]	@ (80043f8 <DMA_List_Init+0x238>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	f000 8094 	beq.w	8004320 <DMA_List_Init+0x160>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a7f      	ldr	r2, [pc, #508]	@ (80043fc <DMA_List_Init+0x23c>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	f000 808e 	beq.w	8004320 <DMA_List_Init+0x160>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a7d      	ldr	r2, [pc, #500]	@ (8004400 <DMA_List_Init+0x240>)
 800420a:	4293      	cmp	r3, r2
 800420c:	f000 8088 	beq.w	8004320 <DMA_List_Init+0x160>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a7b      	ldr	r2, [pc, #492]	@ (8004404 <DMA_List_Init+0x244>)
 8004216:	4293      	cmp	r3, r2
 8004218:	f000 8082 	beq.w	8004320 <DMA_List_Init+0x160>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a79      	ldr	r2, [pc, #484]	@ (8004408 <DMA_List_Init+0x248>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d07c      	beq.n	8004320 <DMA_List_Init+0x160>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a78      	ldr	r2, [pc, #480]	@ (800440c <DMA_List_Init+0x24c>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d077      	beq.n	8004320 <DMA_List_Init+0x160>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a76      	ldr	r2, [pc, #472]	@ (8004410 <DMA_List_Init+0x250>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d072      	beq.n	8004320 <DMA_List_Init+0x160>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a75      	ldr	r2, [pc, #468]	@ (8004414 <DMA_List_Init+0x254>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d06d      	beq.n	8004320 <DMA_List_Init+0x160>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a73      	ldr	r2, [pc, #460]	@ (8004418 <DMA_List_Init+0x258>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d068      	beq.n	8004320 <DMA_List_Init+0x160>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a72      	ldr	r2, [pc, #456]	@ (800441c <DMA_List_Init+0x25c>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d063      	beq.n	8004320 <DMA_List_Init+0x160>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a70      	ldr	r2, [pc, #448]	@ (8004420 <DMA_List_Init+0x260>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d05e      	beq.n	8004320 <DMA_List_Init+0x160>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a6f      	ldr	r2, [pc, #444]	@ (8004424 <DMA_List_Init+0x264>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d059      	beq.n	8004320 <DMA_List_Init+0x160>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a6d      	ldr	r2, [pc, #436]	@ (8004428 <DMA_List_Init+0x268>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d054      	beq.n	8004320 <DMA_List_Init+0x160>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a6c      	ldr	r2, [pc, #432]	@ (800442c <DMA_List_Init+0x26c>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d04f      	beq.n	8004320 <DMA_List_Init+0x160>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a6a      	ldr	r2, [pc, #424]	@ (8004430 <DMA_List_Init+0x270>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d04a      	beq.n	8004320 <DMA_List_Init+0x160>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a69      	ldr	r2, [pc, #420]	@ (8004434 <DMA_List_Init+0x274>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d045      	beq.n	8004320 <DMA_List_Init+0x160>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a67      	ldr	r2, [pc, #412]	@ (8004438 <DMA_List_Init+0x278>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d040      	beq.n	8004320 <DMA_List_Init+0x160>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a66      	ldr	r2, [pc, #408]	@ (800443c <DMA_List_Init+0x27c>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d03b      	beq.n	8004320 <DMA_List_Init+0x160>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a64      	ldr	r2, [pc, #400]	@ (8004440 <DMA_List_Init+0x280>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d036      	beq.n	8004320 <DMA_List_Init+0x160>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a63      	ldr	r2, [pc, #396]	@ (8004444 <DMA_List_Init+0x284>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d031      	beq.n	8004320 <DMA_List_Init+0x160>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a61      	ldr	r2, [pc, #388]	@ (8004448 <DMA_List_Init+0x288>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d02c      	beq.n	8004320 <DMA_List_Init+0x160>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a60      	ldr	r2, [pc, #384]	@ (800444c <DMA_List_Init+0x28c>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d027      	beq.n	8004320 <DMA_List_Init+0x160>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a5e      	ldr	r2, [pc, #376]	@ (8004450 <DMA_List_Init+0x290>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d022      	beq.n	8004320 <DMA_List_Init+0x160>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a5d      	ldr	r2, [pc, #372]	@ (8004454 <DMA_List_Init+0x294>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d01d      	beq.n	8004320 <DMA_List_Init+0x160>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a5b      	ldr	r2, [pc, #364]	@ (8004458 <DMA_List_Init+0x298>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d018      	beq.n	8004320 <DMA_List_Init+0x160>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a5a      	ldr	r2, [pc, #360]	@ (800445c <DMA_List_Init+0x29c>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d013      	beq.n	8004320 <DMA_List_Init+0x160>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a58      	ldr	r2, [pc, #352]	@ (8004460 <DMA_List_Init+0x2a0>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00e      	beq.n	8004320 <DMA_List_Init+0x160>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a57      	ldr	r2, [pc, #348]	@ (8004464 <DMA_List_Init+0x2a4>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d009      	beq.n	8004320 <DMA_List_Init+0x160>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a55      	ldr	r2, [pc, #340]	@ (8004468 <DMA_List_Init+0x2a8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d004      	beq.n	8004320 <DMA_List_Init+0x160>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a54      	ldr	r2, [pc, #336]	@ (800446c <DMA_List_Init+0x2ac>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d101      	bne.n	8004324 <DMA_List_Init+0x164>
 8004320:	2301      	movs	r3, #1
 8004322:	e000      	b.n	8004326 <DMA_List_Init+0x166>
 8004324:	2300      	movs	r3, #0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d004      	beq.n	8004334 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	4313      	orrs	r3, r2
 8004332:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68fa      	ldr	r2, [r7, #12]
 8004344:	430a      	orrs	r2, r1
 8004346:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2200      	movs	r2, #0
 800434e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004358:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	2200      	movs	r2, #0
 8004360:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2200      	movs	r2, #0
 8004368:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2200      	movs	r2, #0
 8004370:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a36      	ldr	r2, [pc, #216]	@ (8004450 <DMA_List_Init+0x290>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d022      	beq.n	80043c2 <DMA_List_Init+0x202>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a34      	ldr	r2, [pc, #208]	@ (8004454 <DMA_List_Init+0x294>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d01d      	beq.n	80043c2 <DMA_List_Init+0x202>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a33      	ldr	r2, [pc, #204]	@ (8004458 <DMA_List_Init+0x298>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d018      	beq.n	80043c2 <DMA_List_Init+0x202>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a31      	ldr	r2, [pc, #196]	@ (800445c <DMA_List_Init+0x29c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d013      	beq.n	80043c2 <DMA_List_Init+0x202>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a30      	ldr	r2, [pc, #192]	@ (8004460 <DMA_List_Init+0x2a0>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d00e      	beq.n	80043c2 <DMA_List_Init+0x202>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a2e      	ldr	r2, [pc, #184]	@ (8004464 <DMA_List_Init+0x2a4>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d009      	beq.n	80043c2 <DMA_List_Init+0x202>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a2d      	ldr	r2, [pc, #180]	@ (8004468 <DMA_List_Init+0x2a8>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d004      	beq.n	80043c2 <DMA_List_Init+0x202>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a2b      	ldr	r2, [pc, #172]	@ (800446c <DMA_List_Init+0x2ac>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d101      	bne.n	80043c6 <DMA_List_Init+0x206>
 80043c2:	2301      	movs	r3, #1
 80043c4:	e000      	b.n	80043c8 <DMA_List_Init+0x208>
 80043c6:	2300      	movs	r3, #0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d007      	beq.n	80043dc <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2200      	movs	r2, #0
 80043d2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2200      	movs	r2, #0
 80043da:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2200      	movs	r2, #0
 80043e2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80043e4:	bf00      	nop
 80043e6:	3714      	adds	r7, #20
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr
 80043f0:	40020050 	.word	0x40020050
 80043f4:	50020050 	.word	0x50020050
 80043f8:	400200d0 	.word	0x400200d0
 80043fc:	500200d0 	.word	0x500200d0
 8004400:	40020150 	.word	0x40020150
 8004404:	50020150 	.word	0x50020150
 8004408:	400201d0 	.word	0x400201d0
 800440c:	500201d0 	.word	0x500201d0
 8004410:	40020250 	.word	0x40020250
 8004414:	50020250 	.word	0x50020250
 8004418:	400202d0 	.word	0x400202d0
 800441c:	500202d0 	.word	0x500202d0
 8004420:	40020350 	.word	0x40020350
 8004424:	50020350 	.word	0x50020350
 8004428:	400203d0 	.word	0x400203d0
 800442c:	500203d0 	.word	0x500203d0
 8004430:	40020450 	.word	0x40020450
 8004434:	50020450 	.word	0x50020450
 8004438:	400204d0 	.word	0x400204d0
 800443c:	500204d0 	.word	0x500204d0
 8004440:	40020550 	.word	0x40020550
 8004444:	50020550 	.word	0x50020550
 8004448:	400205d0 	.word	0x400205d0
 800444c:	500205d0 	.word	0x500205d0
 8004450:	40020650 	.word	0x40020650
 8004454:	50020650 	.word	0x50020650
 8004458:	400206d0 	.word	0x400206d0
 800445c:	500206d0 	.word	0x500206d0
 8004460:	40020750 	.word	0x40020750
 8004464:	50020750 	.word	0x50020750
 8004468:	400207d0 	.word	0x400207d0
 800446c:	500207d0 	.word	0x500207d0

08004470 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8004482:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 8004488:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 800448e:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 8004494:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0320 	and.w	r3, r3, #32
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d017      	beq.n	80044d6 <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b2:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b8:	3b01      	subs	r3, #1
 80044ba:	051b      	lsls	r3, r3, #20
 80044bc:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 80044c0:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c6:	3b01      	subs	r3, #1
 80044c8:	011b      	lsls	r3, r3, #4
 80044ca:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 80044ce:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 80044d0:	431a      	orrs	r2, r3
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6859      	ldr	r1, [r3, #4]
 80044de:	f240 237f 	movw	r3, #639	@ 0x27f
 80044e2:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 80044e4:	431a      	orrs	r2, r3
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f2:	d10c      	bne.n	800450e <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0320 	and.w	r3, r3, #32
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d011      	beq.n	8004524 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	605a      	str	r2, [r3, #4]
 800450c:	e00a      	b.n	8004524 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004516:	d105      	bne.n	8004524 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00f      	beq.n	800454c <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004538:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800453e:	041b      	lsls	r3, r3, #16
 8004540:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8004544:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8004546:	431a      	orrs	r2, r3
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004550:	b29a      	uxth	r2, r3
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d04e      	beq.n	8004600 <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800456a:	3b01      	subs	r3, #1
 800456c:	0419      	lsls	r1, r3, #16
 800456e:	4b6a      	ldr	r3, [pc, #424]	@ (8004718 <DMA_List_BuildNode+0x2a8>)
 8004570:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8004572:	431a      	orrs	r2, r3
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800457c:	2b00      	cmp	r3, #0
 800457e:	da06      	bge.n	800458e <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	609a      	str	r2, [r3, #8]
 800458c:	e005      	b.n	800459a <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459e:	2b00      	cmp	r3, #0
 80045a0:	da06      	bge.n	80045b0 <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	609a      	str	r2, [r3, #8]
 80045ae:	e005      	b.n	80045bc <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	da06      	bge.n	80045d2 <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	609a      	str	r2, [r3, #8]
 80045d0:	e005      	b.n	80045de <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	da06      	bge.n	80045f4 <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	609a      	str	r2, [r3, #8]
 80045f2:	e005      	b.n	8004600 <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d05d      	beq.n	80046d8 <DMA_List_BuildNode+0x268>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004620:	2b00      	cmp	r3, #0
 8004622:	da09      	bge.n	8004638 <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004628:	425b      	negs	r3, r3
 800462a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	615a      	str	r2, [r3, #20]
 8004636:	e005      	b.n	8004644 <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800463c:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004648:	2b00      	cmp	r3, #0
 800464a:	da0d      	bge.n	8004668 <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004650:	425b      	negs	r3, r3
 8004652:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	695a      	ldr	r2, [r3, #20]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	0419      	lsls	r1, r3, #16
 800465c:	4b2f      	ldr	r3, [pc, #188]	@ (800471c <DMA_List_BuildNode+0x2ac>)
 800465e:	400b      	ands	r3, r1
 8004660:	431a      	orrs	r2, r3
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	615a      	str	r2, [r3, #20]
 8004666:	e009      	b.n	800467c <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004670:	0419      	lsls	r1, r3, #16
 8004672:	4b2a      	ldr	r3, [pc, #168]	@ (800471c <DMA_List_BuildNode+0x2ac>)
 8004674:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8004676:	431a      	orrs	r2, r3
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004680:	2b00      	cmp	r3, #0
 8004682:	da08      	bge.n	8004696 <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004688:	425b      	negs	r3, r3
 800468a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	b29a      	uxth	r2, r3
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	619a      	str	r2, [r3, #24]
 8004694:	e004      	b.n	80046a0 <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469a:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	da0b      	bge.n	80046c0 <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ac:	425b      	negs	r3, r3
 80046ae:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80046b8:	431a      	orrs	r2, r3
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	619a      	str	r2, [r3, #24]
 80046be:	e007      	b.n	80046d0 <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c8:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80046ca:	431a      	orrs	r2, r3
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	619a      	str	r2, [r3, #24]
    /********************************************************************************* CBR2 register value is updated */


    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_2D_DEFAULT_OFFSET] = 0U;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	2200      	movs	r2, #0
 80046d4:	61da      	str	r2, [r3, #28]
 80046d6:	e002      	b.n	80046de <DMA_List_BuildNode+0x26e>
  }
  else
  {
    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_LINEAR_DEFAULT_OFFSET] = 0U;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	2200      	movs	r2, #0
 80046dc:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CLLR register value is cleared */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d006      	beq.n	8004700 <DMA_List_BuildNode+0x290>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 80046fe:	e005      	b.n	800470c <DMA_List_BuildNode+0x29c>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	621a      	str	r2, [r3, #32]
}
 800470c:	bf00      	nop
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr
 8004718:	07ff0000 	.word	0x07ff0000
 800471c:	1fff0000 	.word	0x1fff0000

08004720 <DMA_List_CheckNodesBaseAddresses>:
  * @retval Return 0 when nodes addresses are compatible, 1 otherwise.
  */
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
{
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	431a      	orrs	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4313      	orrs	r3, r2
 8004736:	0c1b      	lsrs	r3, r3, #16
 8004738:	041b      	lsls	r3, r3, #16
 800473a:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 800473c:	2300      	movs	r3, #0
 800473e:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d002      	beq.n	800474c <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	617b      	str	r3, [r7, #20]
 800474a:	e00a      	b.n	8004762 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	617b      	str	r3, [r7, #20]
 8004756:	e004      	b.n	8004762 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	0c1b      	lsrs	r3, r3, #16
 8004766:	041b      	lsls	r3, r3, #16
 8004768:	693a      	ldr	r2, [r7, #16]
 800476a:	429a      	cmp	r2, r3
 800476c:	d001      	beq.n	8004772 <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 800476e:	2301      	movs	r3, #1
 8004770:	e000      	b.n	8004774 <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	371c      	adds	r7, #28
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 8004780:	b480      	push	{r7}
 8004782:	b087      	sub	sp, #28
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d004      	beq.n	80047a0 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	b2db      	uxtb	r3, r3
 800479c:	617b      	str	r3, [r7, #20]
 800479e:	e00e      	b.n	80047be <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d004      	beq.n	80047b0 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	617b      	str	r3, [r7, #20]
 80047ae:	e006      	b.n	80047be <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a1b      	ldr	r3, [r3, #32]
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d007      	beq.n	80047d4 <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d001      	beq.n	80047d4 <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 80047d0:	2302      	movs	r3, #2
 80047d2:	e00b      	b.n	80047ec <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d007      	beq.n	80047ea <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d001      	beq.n	80047ea <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e000      	b.n	80047ec <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	371c      	adds	r7, #28
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00c      	beq.n	800482a <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d002      	beq.n	800481c <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	4a0d      	ldr	r2, [pc, #52]	@ (8004850 <DMA_List_GetCLLRNodeInfo+0x58>)
 800481a:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00f      	beq.n	8004842 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2207      	movs	r2, #7
 8004826:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8004828:	e00b      	b.n	8004842 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	4a08      	ldr	r2, [pc, #32]	@ (8004854 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8004834:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d002      	beq.n	8004842 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2205      	movs	r2, #5
 8004840:	601a      	str	r2, [r3, #0]
}
 8004842:	bf00      	nop
 8004844:	3714      	adds	r7, #20
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	fe010000 	.word	0xfe010000
 8004854:	f8010000 	.word	0xf8010000

08004858 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 8004858:	b480      	push	{r7}
 800485a:	b089      	sub	sp, #36	@ 0x24
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 8004868:	2300      	movs	r3, #0
 800486a:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 800486c:	2300      	movs	r3, #0
 800486e:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d142      	bne.n	8004902 <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 800487c:	e01d      	b.n	80048ba <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d107      	bne.n	8004894 <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	461a      	mov	r2, r3
 800488a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800488e:	4013      	ands	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
 8004892:	e00f      	b.n	80048b4 <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	0c1b      	lsrs	r3, r3, #16
 800489e:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	4413      	add	r3, r2
 80048a4:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 80048ac:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80048b0:	4013      	ands	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	3301      	adds	r3, #1
 80048b8:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	69fa      	ldr	r2, [r7, #28]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d3dc      	bcc.n	800487e <DMA_List_FindNode+0x26>
 80048c4:	e029      	b.n	800491a <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d107      	bne.n	80048dc <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	461a      	mov	r2, r3
 80048d2:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80048d6:	4013      	ands	r3, r2
 80048d8:	61bb      	str	r3, [r7, #24]
 80048da:	e00f      	b.n	80048fc <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	0c1b      	lsrs	r3, r3, #16
 80048e6:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	4413      	add	r3, r2
 80048ec:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 80048f4:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80048f8:	4013      	ands	r3, r2
 80048fa:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	3301      	adds	r3, #1
 8004900:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	69fa      	ldr	r2, [r7, #28]
 8004908:	429a      	cmp	r2, r3
 800490a:	d206      	bcs.n	800491a <DMA_List_FindNode+0xc2>
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004912:	4013      	ands	r3, r2
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	429a      	cmp	r2, r3
 8004918:	d1d5      	bne.n	80048c6 <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d008      	beq.n	8004932 <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004926:	4013      	ands	r3, r2
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	429a      	cmp	r2, r3
 800492c:	d001      	beq.n	8004932 <DMA_List_FindNode+0xda>
    {
      return 1U;
 800492e:	2301      	movs	r3, #1
 8004930:	e02b      	b.n	800498a <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69fa      	ldr	r2, [r7, #28]
 8004936:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	0c1b      	lsrs	r3, r3, #16
 800493e:	041b      	lsls	r3, r3, #16
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	0c1b      	lsrs	r3, r3, #16
 800494e:	041b      	lsls	r3, r3, #16
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	431a      	orrs	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	461a      	mov	r2, r3
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00f      	beq.n	8004988 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	461a      	mov	r2, r3
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004974:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8004978:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	0c1b      	lsrs	r3, r3, #16
 8004980:	041b      	lsls	r3, r3, #16
 8004982:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3724      	adds	r7, #36	@ 0x24
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr

08004996 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8004996:	b480      	push	{r7}
 8004998:	b087      	sub	sp, #28
 800499a:	af00      	add	r7, sp, #0
 800499c:	60f8      	str	r0, [r7, #12]
 800499e:	460b      	mov	r3, r1
 80049a0:	607a      	str	r2, [r7, #4]
 80049a2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80049a4:	2300      	movs	r3, #0
 80049a6:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80049a8:	7afb      	ldrb	r3, [r7, #11]
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d011      	beq.n	80049d2 <HAL_EXTI_RegisterCallback+0x3c>
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	dc13      	bgt.n	80049da <HAL_EXTI_RegisterCallback+0x44>
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <HAL_EXTI_RegisterCallback+0x26>
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d007      	beq.n	80049ca <HAL_EXTI_RegisterCallback+0x34>
 80049ba:	e00e      	b.n	80049da <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	609a      	str	r2, [r3, #8]
      break;
 80049c8:	e00a      	b.n	80049e0 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	605a      	str	r2, [r3, #4]
      break;
 80049d0:	e006      	b.n	80049e0 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	609a      	str	r2, [r3, #8]
      break;
 80049d8:	e002      	b.n	80049e0 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	75fb      	strb	r3, [r7, #23]
      break;
 80049de:	bf00      	nop
  }

  return status;
 80049e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	371c      	adds	r7, #28
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b083      	sub	sp, #12
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
 80049f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d101      	bne.n	8004a02 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e003      	b.n	8004a0a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	683a      	ldr	r2, [r7, #0]
 8004a06:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004a08:	2300      	movs	r3, #0
  }
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
	...

08004a18 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	0c1b      	lsrs	r3, r3, #16
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 031f 	and.w	r3, r3, #31
 8004a34:	2201      	movs	r2, #1
 8004a36:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3a:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	015a      	lsls	r2, r3, #5
 8004a40:	4b17      	ldr	r3, [pc, #92]	@ (8004aa0 <HAL_EXTI_IRQHandler+0x88>)
 8004a42:	4413      	add	r3, r2
 8004a44:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d009      	beq.n	8004a6a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d002      	beq.n	8004a6a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	015a      	lsls	r2, r3, #5
 8004a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa4 <HAL_EXTI_IRQHandler+0x8c>)
 8004a70:	4413      	add	r3, r2
 8004a72:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d009      	beq.n	8004a98 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	693a      	ldr	r2, [r7, #16]
 8004a88:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d002      	beq.n	8004a98 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	4798      	blx	r3
    }
  }
}
 8004a98:	bf00      	nop
 8004a9a:	3718      	adds	r7, #24
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	4602200c 	.word	0x4602200c
 8004aa4:	46022010 	.word	0x46022010

08004aa8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b089      	sub	sp, #36	@ 0x24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004aba:	e1ba      	b.n	8004e32 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	2101      	movs	r1, #1
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac8:	4013      	ands	r3, r2
 8004aca:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 81aa 	beq.w	8004e2c <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4a55      	ldr	r2, [pc, #340]	@ (8004c30 <HAL_GPIO_Init+0x188>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d15d      	bne.n	8004b9c <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	fa02 f303 	lsl.w	r3, r2, r3
 8004aee:	43db      	mvns	r3, r3
 8004af0:	69fa      	ldr	r2, [r7, #28]
 8004af2:	4013      	ands	r3, r2
 8004af4:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f003 0201 	and.w	r2, r3, #1
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	fa02 f303 	lsl.w	r3, r2, r3
 8004b04:	69fa      	ldr	r2, [r7, #28]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	69fa      	ldr	r2, [r7, #28]
 8004b0e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8004b10:	4a48      	ldr	r2, [pc, #288]	@ (8004c34 <HAL_GPIO_Init+0x18c>)
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004b18:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8004b1a:	4a46      	ldr	r2, [pc, #280]	@ (8004c34 <HAL_GPIO_Init+0x18c>)
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	00db      	lsls	r3, r3, #3
 8004b20:	4413      	add	r3, r2
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	08da      	lsrs	r2, r3, #3
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	3208      	adds	r2, #8
 8004b2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b32:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	220f      	movs	r2, #15
 8004b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b42:	43db      	mvns	r3, r3
 8004b44:	69fa      	ldr	r2, [r7, #28]
 8004b46:	4013      	ands	r3, r2
 8004b48:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	f003 0307 	and.w	r3, r3, #7
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	220b      	movs	r2, #11
 8004b54:	fa02 f303 	lsl.w	r3, r2, r3
 8004b58:	69fa      	ldr	r2, [r7, #28]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	08da      	lsrs	r2, r3, #3
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	3208      	adds	r2, #8
 8004b66:	69f9      	ldr	r1, [r7, #28]
 8004b68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	005b      	lsls	r3, r3, #1
 8004b76:	2203      	movs	r2, #3
 8004b78:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7c:	43db      	mvns	r3, r3
 8004b7e:	69fa      	ldr	r2, [r7, #28]
 8004b80:	4013      	ands	r3, r2
 8004b82:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	2202      	movs	r2, #2
 8004b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8e:	69fa      	ldr	r2, [r7, #28]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	69fa      	ldr	r2, [r7, #28]
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	e067      	b.n	8004c6c <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d003      	beq.n	8004bac <HAL_GPIO_Init+0x104>
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	2b12      	cmp	r3, #18
 8004baa:	d145      	bne.n	8004c38 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	08da      	lsrs	r2, r3, #3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	3208      	adds	r2, #8
 8004bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bb8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	220f      	movs	r2, #15
 8004bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc8:	43db      	mvns	r3, r3
 8004bca:	69fa      	ldr	r2, [r7, #28]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	691b      	ldr	r3, [r3, #16]
 8004bd4:	f003 020f 	and.w	r2, r3, #15
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f003 0307 	and.w	r3, r3, #7
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	fa02 f303 	lsl.w	r3, r2, r3
 8004be4:	69fa      	ldr	r2, [r7, #28]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	08da      	lsrs	r2, r3, #3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3208      	adds	r2, #8
 8004bf2:	69f9      	ldr	r1, [r7, #28]
 8004bf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	2203      	movs	r2, #3
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	43db      	mvns	r3, r3
 8004c0a:	69fa      	ldr	r2, [r7, #28]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f003 0203 	and.w	r2, r3, #3
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c20:	69fa      	ldr	r2, [r7, #28]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	69fa      	ldr	r2, [r7, #28]
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	e01e      	b.n	8004c6c <HAL_GPIO_Init+0x1c4>
 8004c2e:	bf00      	nop
 8004c30:	46020000 	.word	0x46020000
 8004c34:	08011354 	.word	0x08011354
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	005b      	lsls	r3, r3, #1
 8004c42:	2203      	movs	r2, #3
 8004c44:	fa02 f303 	lsl.w	r3, r2, r3
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	69fa      	ldr	r2, [r7, #28]
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f003 0203 	and.w	r2, r3, #3
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	69fa      	ldr	r2, [r7, #28]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	69fa      	ldr	r2, [r7, #28]
 8004c6a:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d00b      	beq.n	8004c8c <HAL_GPIO_Init+0x1e4>
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d007      	beq.n	8004c8c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c80:	2b11      	cmp	r3, #17
 8004c82:	d003      	beq.n	8004c8c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	2b12      	cmp	r3, #18
 8004c8a:	d130      	bne.n	8004cee <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	2203      	movs	r2, #3
 8004c98:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9c:	43db      	mvns	r3, r3
 8004c9e:	69fa      	ldr	r2, [r7, #28]
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	68da      	ldr	r2, [r3, #12]
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	005b      	lsls	r3, r3, #1
 8004cac:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb0:	69fa      	ldr	r2, [r7, #28]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	69fa      	ldr	r2, [r7, #28]
 8004cba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	43db      	mvns	r3, r3
 8004ccc:	69fa      	ldr	r2, [r7, #28]
 8004cce:	4013      	ands	r3, r2
 8004cd0:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	091b      	lsrs	r3, r3, #4
 8004cd8:	f003 0201 	and.w	r2, r3, #1
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce2:	69fa      	ldr	r2, [r7, #28]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	69fa      	ldr	r2, [r7, #28]
 8004cec:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	2b03      	cmp	r3, #3
 8004cf4:	d017      	beq.n	8004d26 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	005b      	lsls	r3, r3, #1
 8004d00:	2203      	movs	r2, #3
 8004d02:	fa02 f303 	lsl.w	r3, r2, r3
 8004d06:	43db      	mvns	r3, r3
 8004d08:	69fa      	ldr	r2, [r7, #28]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	689a      	ldr	r2, [r3, #8]
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	005b      	lsls	r3, r3, #1
 8004d16:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1a:	69fa      	ldr	r2, [r7, #28]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	69fa      	ldr	r2, [r7, #28]
 8004d24:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d07c      	beq.n	8004e2c <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8004d32:	4a47      	ldr	r2, [pc, #284]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	089b      	lsrs	r3, r3, #2
 8004d38:	3318      	adds	r3, #24
 8004d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d3e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f003 0303 	and.w	r3, r3, #3
 8004d46:	00db      	lsls	r3, r3, #3
 8004d48:	220f      	movs	r2, #15
 8004d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4e:	43db      	mvns	r3, r3
 8004d50:	69fa      	ldr	r2, [r7, #28]
 8004d52:	4013      	ands	r3, r2
 8004d54:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	0a9a      	lsrs	r2, r3, #10
 8004d5a:	4b3e      	ldr	r3, [pc, #248]	@ (8004e54 <HAL_GPIO_Init+0x3ac>)
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	f002 0203 	and.w	r2, r2, #3
 8004d64:	00d2      	lsls	r2, r2, #3
 8004d66:	4093      	lsls	r3, r2
 8004d68:	69fa      	ldr	r2, [r7, #28]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004d6e:	4938      	ldr	r1, [pc, #224]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	089b      	lsrs	r3, r3, #2
 8004d74:	3318      	adds	r3, #24
 8004d76:	69fa      	ldr	r2, [r7, #28]
 8004d78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004d7c:	4b34      	ldr	r3, [pc, #208]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	43db      	mvns	r3, r3
 8004d86:	69fa      	ldr	r2, [r7, #28]
 8004d88:	4013      	ands	r3, r2
 8004d8a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d003      	beq.n	8004da0 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8004d98:	69fa      	ldr	r2, [r7, #28]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8004da0:	4a2b      	ldr	r2, [pc, #172]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8004da6:	4b2a      	ldr	r3, [pc, #168]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	43db      	mvns	r3, r3
 8004db0:	69fa      	ldr	r2, [r7, #28]
 8004db2:	4013      	ands	r3, r2
 8004db4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8004dc2:	69fa      	ldr	r2, [r7, #28]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8004dca:	4a21      	ldr	r2, [pc, #132]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8004dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dd6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	43db      	mvns	r3, r3
 8004ddc:	69fa      	ldr	r2, [r7, #28]
 8004dde:	4013      	ands	r3, r2
 8004de0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d003      	beq.n	8004df6 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8004dee:	69fa      	ldr	r2, [r7, #28]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8004df6:	4a16      	ldr	r2, [pc, #88]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8004dfe:	4b14      	ldr	r3, [pc, #80]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e04:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	43db      	mvns	r3, r3
 8004e0a:	69fa      	ldr	r2, [r7, #28]
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d003      	beq.n	8004e24 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8004e1c:	69fa      	ldr	r2, [r7, #28]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8004e24:	4a0a      	ldr	r2, [pc, #40]	@ (8004e50 <HAL_GPIO_Init+0x3a8>)
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	3301      	adds	r3, #1
 8004e30:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	fa22 f303 	lsr.w	r3, r2, r3
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f47f ae3d 	bne.w	8004abc <HAL_GPIO_Init+0x14>
  }
}
 8004e42:	bf00      	nop
 8004e44:	bf00      	nop
 8004e46:	3724      	adds	r7, #36	@ 0x24
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr
 8004e50:	46022000 	.word	0x46022000
 8004e54:	002f7f7f 	.word	0x002f7f7f

08004e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	460b      	mov	r3, r1
 8004e62:	807b      	strh	r3, [r7, #2]
 8004e64:	4613      	mov	r3, r2
 8004e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e68:	787b      	ldrb	r3, [r7, #1]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d003      	beq.n	8004e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e6e:	887a      	ldrh	r2, [r7, #2]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8004e74:	e002      	b.n	8004e7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8004e76:	887a      	ldrh	r2, [r7, #2]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	460b      	mov	r3, r1
 8004e92:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e9a:	887a      	ldrh	r2, [r7, #2]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	041a      	lsls	r2, r3, #16
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	43d9      	mvns	r1, r3
 8004ea6:	887b      	ldrh	r3, [r7, #2]
 8004ea8:	400b      	ands	r3, r1
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	619a      	str	r2, [r3, #24]
}
 8004eb0:	bf00      	nop
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b086      	sub	sp, #24
 8004ec0:	af02      	add	r7, sp, #8
 8004ec2:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e059      	b.n	8004f82 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d106      	bne.n	8004eee <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f7fd fbb1 	bl	8002650 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2203      	movs	r2, #3
 8004ef2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	4a24      	ldr	r2, [pc, #144]	@ (8004f8c <HAL_HCD_Init+0xd0>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d102      	bne.n	8004f04 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f006 fa32 	bl	800b372 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6818      	ldr	r0, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	7c1a      	ldrb	r2, [r3, #16]
 8004f16:	f88d 2000 	strb.w	r2, [sp]
 8004f1a:	3304      	adds	r3, #4
 8004f1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f1e:	f006 f9fb 	bl	800b318 <USB_CoreInit>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d005      	beq.n	8004f34 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e026      	b.n	8004f82 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2101      	movs	r1, #1
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f006 fa2a 	bl	800b394 <USB_SetCurrentMode>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d005      	beq.n	8004f52 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2202      	movs	r2, #2
 8004f4a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e017      	b.n	8004f82 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6818      	ldr	r0, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	7c1a      	ldrb	r2, [r3, #16]
 8004f5a:	f88d 2000 	strb.w	r2, [sp]
 8004f5e:	3304      	adds	r3, #4
 8004f60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f62:	f006 fb03 	bl	800b56c <USB_HostInit>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d005      	beq.n	8004f78 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e004      	b.n	8004f82 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	42040000 	.word	0x42040000

08004f90 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b085      	sub	sp, #20
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8004f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fcc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d002      	beq.n	8004fae <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	73fb      	strb	r3, [r7, #15]
 8004fac:	e007      	b.n	8004fbe <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8004fae:	4b07      	ldr	r3, [pc, #28]	@ (8004fcc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f023 0204 	bic.w	r2, r3, #4
 8004fb6:	4905      	ldr	r1, [pc, #20]	@ (8004fcc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	600b      	str	r3, [r1, #0]
  }

  return status;
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr
 8004fcc:	40030400 	.word	0x40030400

08004fd0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8004fd4:	4b05      	ldr	r3, [pc, #20]	@ (8004fec <HAL_ICACHE_Enable+0x1c>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a04      	ldr	r2, [pc, #16]	@ (8004fec <HAL_ICACHE_Enable+0x1c>)
 8004fda:	f043 0301 	orr.w	r3, r3, #1
 8004fde:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr
 8004fec:	40030400 	.word	0x40030400

08004ff0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004ff8:	4b39      	ldr	r3, [pc, #228]	@ (80050e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ffc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005000:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8005002:	68ba      	ldr	r2, [r7, #8]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	429a      	cmp	r2, r3
 8005008:	d10b      	bne.n	8005022 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005010:	d905      	bls.n	800501e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005012:	4b33      	ldr	r3, [pc, #204]	@ (80050e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	4a32      	ldr	r2, [pc, #200]	@ (80050e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005018:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800501c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800501e:	2300      	movs	r3, #0
 8005020:	e057      	b.n	80050d2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005028:	d90a      	bls.n	8005040 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800502a:	4b2d      	ldr	r3, [pc, #180]	@ (80050e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4313      	orrs	r3, r2
 8005036:	4a2a      	ldr	r2, [pc, #168]	@ (80050e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005038:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800503c:	60d3      	str	r3, [r2, #12]
 800503e:	e007      	b.n	8005050 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8005040:	4b27      	ldr	r3, [pc, #156]	@ (80050e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005048:	4925      	ldr	r1, [pc, #148]	@ (80050e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4313      	orrs	r3, r2
 800504e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005050:	4b24      	ldr	r3, [pc, #144]	@ (80050e4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a24      	ldr	r2, [pc, #144]	@ (80050e8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005056:	fba2 2303 	umull	r2, r3, r2, r3
 800505a:	099b      	lsrs	r3, r3, #6
 800505c:	2232      	movs	r2, #50	@ 0x32
 800505e:	fb02 f303 	mul.w	r3, r2, r3
 8005062:	4a21      	ldr	r2, [pc, #132]	@ (80050e8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005064:	fba2 2303 	umull	r2, r3, r2, r3
 8005068:	099b      	lsrs	r3, r3, #6
 800506a:	3301      	adds	r3, #1
 800506c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800506e:	e002      	b.n	8005076 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	3b01      	subs	r3, #1
 8005074:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8005076:	4b1a      	ldr	r3, [pc, #104]	@ (80050e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d102      	bne.n	8005088 <HAL_PWREx_ControlVoltageScaling+0x98>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1f3      	bne.n	8005070 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d01b      	beq.n	80050c6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800508e:	4b15      	ldr	r3, [pc, #84]	@ (80050e4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a15      	ldr	r2, [pc, #84]	@ (80050e8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005094:	fba2 2303 	umull	r2, r3, r2, r3
 8005098:	099b      	lsrs	r3, r3, #6
 800509a:	2232      	movs	r2, #50	@ 0x32
 800509c:	fb02 f303 	mul.w	r3, r2, r3
 80050a0:	4a11      	ldr	r2, [pc, #68]	@ (80050e8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80050a2:	fba2 2303 	umull	r2, r3, r2, r3
 80050a6:	099b      	lsrs	r3, r3, #6
 80050a8:	3301      	adds	r3, #1
 80050aa:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80050ac:	e002      	b.n	80050b4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	3b01      	subs	r3, #1
 80050b2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80050b4:	4b0a      	ldr	r3, [pc, #40]	@ (80050e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80050b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d102      	bne.n	80050c6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f3      	bne.n	80050ae <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d101      	bne.n	80050d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e000      	b.n	80050d2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80050d0:	2300      	movs	r3, #0
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3714      	adds	r7, #20
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	46020800 	.word	0x46020800
 80050e4:	20000000 	.word	0x20000000
 80050e8:	10624dd3 	.word	0x10624dd3

080050ec <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80050f0:	4b04      	ldr	r3, [pc, #16]	@ (8005104 <HAL_PWREx_GetVoltageRange+0x18>)
 80050f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	46020800 	.word	0x46020800

08005108 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005110:	4b22      	ldr	r3, [pc, #136]	@ (800519c <HAL_PWREx_ConfigSupply+0x94>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a22      	ldr	r2, [pc, #136]	@ (80051a0 <HAL_PWREx_ConfigSupply+0x98>)
 8005116:	fba2 2303 	umull	r2, r3, r2, r3
 800511a:	099b      	lsrs	r3, r3, #6
 800511c:	2232      	movs	r2, #50	@ 0x32
 800511e:	fb02 f303 	mul.w	r3, r2, r3
 8005122:	4a1f      	ldr	r2, [pc, #124]	@ (80051a0 <HAL_PWREx_ConfigSupply+0x98>)
 8005124:	fba2 2303 	umull	r2, r3, r2, r3
 8005128:	099b      	lsrs	r3, r3, #6
 800512a:	3301      	adds	r3, #1
 800512c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d113      	bne.n	800515c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8005134:	4b1b      	ldr	r3, [pc, #108]	@ (80051a4 <HAL_PWREx_ConfigSupply+0x9c>)
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	4a1a      	ldr	r2, [pc, #104]	@ (80051a4 <HAL_PWREx_ConfigSupply+0x9c>)
 800513a:	f023 0302 	bic.w	r3, r3, #2
 800513e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005140:	e002      	b.n	8005148 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	3b01      	subs	r3, #1
 8005146:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005148:	4b16      	ldr	r3, [pc, #88]	@ (80051a4 <HAL_PWREx_ConfigSupply+0x9c>)
 800514a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800514c:	f003 0302 	and.w	r3, r3, #2
 8005150:	2b02      	cmp	r3, #2
 8005152:	d116      	bne.n	8005182 <HAL_PWREx_ConfigSupply+0x7a>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1f3      	bne.n	8005142 <HAL_PWREx_ConfigSupply+0x3a>
 800515a:	e012      	b.n	8005182 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800515c:	4b11      	ldr	r3, [pc, #68]	@ (80051a4 <HAL_PWREx_ConfigSupply+0x9c>)
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	4a10      	ldr	r2, [pc, #64]	@ (80051a4 <HAL_PWREx_ConfigSupply+0x9c>)
 8005162:	f043 0302 	orr.w	r3, r3, #2
 8005166:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005168:	e002      	b.n	8005170 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	3b01      	subs	r3, #1
 800516e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005170:	4b0c      	ldr	r3, [pc, #48]	@ (80051a4 <HAL_PWREx_ConfigSupply+0x9c>)
 8005172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005174:	f003 0302 	and.w	r3, r3, #2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d102      	bne.n	8005182 <HAL_PWREx_ConfigSupply+0x7a>
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1f3      	bne.n	800516a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d101      	bne.n	800518c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e000      	b.n	800518e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3714      	adds	r7, #20
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	20000000 	.word	0x20000000
 80051a0:	10624dd3 	.word	0x10624dd3
 80051a4:	46020800 	.word	0x46020800

080051a8 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80051a8:	b480      	push	{r7}
 80051aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 80051ac:	4b05      	ldr	r3, [pc, #20]	@ (80051c4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	4a04      	ldr	r2, [pc, #16]	@ (80051c4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80051b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051b6:	6113      	str	r3, [r2, #16]
}
 80051b8:	bf00      	nop
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	46020800 	.word	0x46020800

080051c8 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80051c8:	b480      	push	{r7}
 80051ca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80051cc:	4b05      	ldr	r3, [pc, #20]	@ (80051e4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	4a04      	ldr	r2, [pc, #16]	@ (80051e4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80051d2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80051d6:	6113      	str	r3, [r2, #16]
}
 80051d8:	bf00      	nop
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	46020800 	.word	0x46020800

080051e8 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 80051e8:	b480      	push	{r7}
 80051ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 80051ec:	4b05      	ldr	r3, [pc, #20]	@ (8005204 <HAL_PWREx_EnableVddA+0x1c>)
 80051ee:	691b      	ldr	r3, [r3, #16]
 80051f0:	4a04      	ldr	r2, [pc, #16]	@ (8005204 <HAL_PWREx_EnableVddA+0x1c>)
 80051f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80051f6:	6113      	str	r3, [r2, #16]
}
 80051f8:	bf00      	nop
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	46020800 	.word	0x46020800

08005208 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005208:	b480      	push	{r7}
 800520a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 800520c:	4b05      	ldr	r3, [pc, #20]	@ (8005224 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800520e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005210:	4a04      	ldr	r2, [pc, #16]	@ (8005224 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005212:	f043 0301 	orr.w	r3, r3, #1
 8005216:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8005218:	bf00      	nop
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	46020800 	.word	0x46020800

08005228 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b08e      	sub	sp, #56	@ 0x38
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8005230:	2300      	movs	r3, #0
 8005232:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d102      	bne.n	8005242 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	f000 bec8 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005242:	4b99      	ldr	r3, [pc, #612]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	f003 030c 	and.w	r3, r3, #12
 800524a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800524c:	4b96      	ldr	r3, [pc, #600]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 800524e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005250:	f003 0303 	and.w	r3, r3, #3
 8005254:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0310 	and.w	r3, r3, #16
 800525e:	2b00      	cmp	r3, #0
 8005260:	f000 816c 	beq.w	800553c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005266:	2b00      	cmp	r3, #0
 8005268:	d007      	beq.n	800527a <HAL_RCC_OscConfig+0x52>
 800526a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526c:	2b0c      	cmp	r3, #12
 800526e:	f040 80de 	bne.w	800542e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005274:	2b01      	cmp	r3, #1
 8005276:	f040 80da 	bne.w	800542e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d102      	bne.n	8005288 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	f000 bea5 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800528c:	4b86      	ldr	r3, [pc, #536]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d004      	beq.n	80052a2 <HAL_RCC_OscConfig+0x7a>
 8005298:	4b83      	ldr	r3, [pc, #524]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80052a0:	e005      	b.n	80052ae <HAL_RCC_OscConfig+0x86>
 80052a2:	4b81      	ldr	r3, [pc, #516]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80052a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052a8:	041b      	lsls	r3, r3, #16
 80052aa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d255      	bcs.n	800535e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80052b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d10a      	bne.n	80052ce <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052bc:	4618      	mov	r0, r3
 80052be:	f001 fa11 	bl	80066e4 <RCC_SetFlashLatencyFromMSIRange>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d002      	beq.n	80052ce <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	f000 be82 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80052ce:	4b76      	ldr	r3, [pc, #472]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	4a75      	ldr	r2, [pc, #468]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80052d4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80052d8:	6093      	str	r3, [r2, #8]
 80052da:	4b73      	ldr	r3, [pc, #460]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	4970      	ldr	r1, [pc, #448]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80052e8:	4313      	orrs	r3, r2
 80052ea:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80052f4:	d309      	bcc.n	800530a <HAL_RCC_OscConfig+0xe2>
 80052f6:	4b6c      	ldr	r3, [pc, #432]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	f023 021f 	bic.w	r2, r3, #31
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	4969      	ldr	r1, [pc, #420]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005304:	4313      	orrs	r3, r2
 8005306:	60cb      	str	r3, [r1, #12]
 8005308:	e07e      	b.n	8005408 <HAL_RCC_OscConfig+0x1e0>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	2b00      	cmp	r3, #0
 8005310:	da0a      	bge.n	8005328 <HAL_RCC_OscConfig+0x100>
 8005312:	4b65      	ldr	r3, [pc, #404]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	015b      	lsls	r3, r3, #5
 8005320:	4961      	ldr	r1, [pc, #388]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005322:	4313      	orrs	r3, r2
 8005324:	60cb      	str	r3, [r1, #12]
 8005326:	e06f      	b.n	8005408 <HAL_RCC_OscConfig+0x1e0>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005330:	d30a      	bcc.n	8005348 <HAL_RCC_OscConfig+0x120>
 8005332:	4b5d      	ldr	r3, [pc, #372]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	029b      	lsls	r3, r3, #10
 8005340:	4959      	ldr	r1, [pc, #356]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005342:	4313      	orrs	r3, r2
 8005344:	60cb      	str	r3, [r1, #12]
 8005346:	e05f      	b.n	8005408 <HAL_RCC_OscConfig+0x1e0>
 8005348:	4b57      	ldr	r3, [pc, #348]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	03db      	lsls	r3, r3, #15
 8005356:	4954      	ldr	r1, [pc, #336]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005358:	4313      	orrs	r3, r2
 800535a:	60cb      	str	r3, [r1, #12]
 800535c:	e054      	b.n	8005408 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800535e:	4b52      	ldr	r3, [pc, #328]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	4a51      	ldr	r2, [pc, #324]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005364:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005368:	6093      	str	r3, [r2, #8]
 800536a:	4b4f      	ldr	r3, [pc, #316]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005376:	494c      	ldr	r1, [pc, #304]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005378:	4313      	orrs	r3, r2
 800537a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005380:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005384:	d309      	bcc.n	800539a <HAL_RCC_OscConfig+0x172>
 8005386:	4b48      	ldr	r3, [pc, #288]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	f023 021f 	bic.w	r2, r3, #31
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a1b      	ldr	r3, [r3, #32]
 8005392:	4945      	ldr	r1, [pc, #276]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005394:	4313      	orrs	r3, r2
 8005396:	60cb      	str	r3, [r1, #12]
 8005398:	e028      	b.n	80053ec <HAL_RCC_OscConfig+0x1c4>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539e:	2b00      	cmp	r3, #0
 80053a0:	da0a      	bge.n	80053b8 <HAL_RCC_OscConfig+0x190>
 80053a2:	4b41      	ldr	r3, [pc, #260]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	015b      	lsls	r3, r3, #5
 80053b0:	493d      	ldr	r1, [pc, #244]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60cb      	str	r3, [r1, #12]
 80053b6:	e019      	b.n	80053ec <HAL_RCC_OscConfig+0x1c4>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053c0:	d30a      	bcc.n	80053d8 <HAL_RCC_OscConfig+0x1b0>
 80053c2:	4b39      	ldr	r3, [pc, #228]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
 80053ce:	029b      	lsls	r3, r3, #10
 80053d0:	4935      	ldr	r1, [pc, #212]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	60cb      	str	r3, [r1, #12]
 80053d6:	e009      	b.n	80053ec <HAL_RCC_OscConfig+0x1c4>
 80053d8:	4b33      	ldr	r3, [pc, #204]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	03db      	lsls	r3, r3, #15
 80053e6:	4930      	ldr	r1, [pc, #192]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80053ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d10a      	bne.n	8005408 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f6:	4618      	mov	r0, r3
 80053f8:	f001 f974 	bl	80066e4 <RCC_SetFlashLatencyFromMSIRange>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d002      	beq.n	8005408 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	f000 bde5 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8005408:	f001 f8de 	bl	80065c8 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800540c:	4b27      	ldr	r3, [pc, #156]	@ (80054ac <HAL_RCC_OscConfig+0x284>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4618      	mov	r0, r3
 8005412:	f7fc fe6f 	bl	80020f4 <HAL_InitTick>
 8005416:	4603      	mov	r3, r0
 8005418:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 800541c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005420:	2b00      	cmp	r3, #0
 8005422:	f000 808a 	beq.w	800553a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8005426:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800542a:	f000 bdd2 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d066      	beq.n	8005504 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8005436:	4b1c      	ldr	r3, [pc, #112]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a1b      	ldr	r2, [pc, #108]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 800543c:	f043 0301 	orr.w	r3, r3, #1
 8005440:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005442:	f7fd fb2f 	bl	8002aa4 <HAL_GetTick>
 8005446:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005448:	e009      	b.n	800545e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800544a:	f7fd fb2b 	bl	8002aa4 <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	2b02      	cmp	r3, #2
 8005456:	d902      	bls.n	800545e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8005458:	2303      	movs	r3, #3
 800545a:	f000 bdba 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800545e:	4b12      	ldr	r3, [pc, #72]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0304 	and.w	r3, r3, #4
 8005466:	2b00      	cmp	r3, #0
 8005468:	d0ef      	beq.n	800544a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800546a:	4b0f      	ldr	r3, [pc, #60]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	4a0e      	ldr	r2, [pc, #56]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005470:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005474:	6093      	str	r3, [r2, #8]
 8005476:	4b0c      	ldr	r3, [pc, #48]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005482:	4909      	ldr	r1, [pc, #36]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005484:	4313      	orrs	r3, r2
 8005486:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005490:	d30e      	bcc.n	80054b0 <HAL_RCC_OscConfig+0x288>
 8005492:	4b05      	ldr	r3, [pc, #20]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	f023 021f 	bic.w	r2, r3, #31
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	4902      	ldr	r1, [pc, #8]	@ (80054a8 <HAL_RCC_OscConfig+0x280>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	60cb      	str	r3, [r1, #12]
 80054a4:	e04a      	b.n	800553c <HAL_RCC_OscConfig+0x314>
 80054a6:	bf00      	nop
 80054a8:	46020c00 	.word	0x46020c00
 80054ac:	2000001c 	.word	0x2000001c
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	da0a      	bge.n	80054ce <HAL_RCC_OscConfig+0x2a6>
 80054b8:	4b98      	ldr	r3, [pc, #608]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a1b      	ldr	r3, [r3, #32]
 80054c4:	015b      	lsls	r3, r3, #5
 80054c6:	4995      	ldr	r1, [pc, #596]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	60cb      	str	r3, [r1, #12]
 80054cc:	e036      	b.n	800553c <HAL_RCC_OscConfig+0x314>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054d6:	d30a      	bcc.n	80054ee <HAL_RCC_OscConfig+0x2c6>
 80054d8:	4b90      	ldr	r3, [pc, #576]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a1b      	ldr	r3, [r3, #32]
 80054e4:	029b      	lsls	r3, r3, #10
 80054e6:	498d      	ldr	r1, [pc, #564]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	60cb      	str	r3, [r1, #12]
 80054ec:	e026      	b.n	800553c <HAL_RCC_OscConfig+0x314>
 80054ee:	4b8b      	ldr	r3, [pc, #556]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	03db      	lsls	r3, r3, #15
 80054fc:	4987      	ldr	r1, [pc, #540]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	60cb      	str	r3, [r1, #12]
 8005502:	e01b      	b.n	800553c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8005504:	4b85      	ldr	r3, [pc, #532]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a84      	ldr	r2, [pc, #528]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 800550a:	f023 0301 	bic.w	r3, r3, #1
 800550e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005510:	f7fd fac8 	bl	8002aa4 <HAL_GetTick>
 8005514:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005516:	e009      	b.n	800552c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005518:	f7fd fac4 	bl	8002aa4 <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b02      	cmp	r3, #2
 8005524:	d902      	bls.n	800552c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	f000 bd53 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800552c:	4b7b      	ldr	r3, [pc, #492]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0304 	and.w	r3, r3, #4
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1ef      	bne.n	8005518 <HAL_RCC_OscConfig+0x2f0>
 8005538:	e000      	b.n	800553c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800553a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 808b 	beq.w	8005660 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800554a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554c:	2b08      	cmp	r3, #8
 800554e:	d005      	beq.n	800555c <HAL_RCC_OscConfig+0x334>
 8005550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005552:	2b0c      	cmp	r3, #12
 8005554:	d109      	bne.n	800556a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005558:	2b03      	cmp	r3, #3
 800555a:	d106      	bne.n	800556a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d17d      	bne.n	8005660 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	f000 bd34 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005572:	d106      	bne.n	8005582 <HAL_RCC_OscConfig+0x35a>
 8005574:	4b69      	ldr	r3, [pc, #420]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a68      	ldr	r2, [pc, #416]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 800557a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800557e:	6013      	str	r3, [r2, #0]
 8005580:	e041      	b.n	8005606 <HAL_RCC_OscConfig+0x3de>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800558a:	d112      	bne.n	80055b2 <HAL_RCC_OscConfig+0x38a>
 800558c:	4b63      	ldr	r3, [pc, #396]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a62      	ldr	r2, [pc, #392]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 8005592:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005596:	6013      	str	r3, [r2, #0]
 8005598:	4b60      	ldr	r3, [pc, #384]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a5f      	ldr	r2, [pc, #380]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 800559e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80055a2:	6013      	str	r3, [r2, #0]
 80055a4:	4b5d      	ldr	r3, [pc, #372]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a5c      	ldr	r2, [pc, #368]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ae:	6013      	str	r3, [r2, #0]
 80055b0:	e029      	b.n	8005606 <HAL_RCC_OscConfig+0x3de>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80055ba:	d112      	bne.n	80055e2 <HAL_RCC_OscConfig+0x3ba>
 80055bc:	4b57      	ldr	r3, [pc, #348]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a56      	ldr	r2, [pc, #344]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055c6:	6013      	str	r3, [r2, #0]
 80055c8:	4b54      	ldr	r3, [pc, #336]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a53      	ldr	r2, [pc, #332]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055d2:	6013      	str	r3, [r2, #0]
 80055d4:	4b51      	ldr	r3, [pc, #324]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a50      	ldr	r2, [pc, #320]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055de:	6013      	str	r3, [r2, #0]
 80055e0:	e011      	b.n	8005606 <HAL_RCC_OscConfig+0x3de>
 80055e2:	4b4e      	ldr	r3, [pc, #312]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a4d      	ldr	r2, [pc, #308]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ec:	6013      	str	r3, [r2, #0]
 80055ee:	4b4b      	ldr	r3, [pc, #300]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a4a      	ldr	r2, [pc, #296]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055f8:	6013      	str	r3, [r2, #0]
 80055fa:	4b48      	ldr	r3, [pc, #288]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a47      	ldr	r2, [pc, #284]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 8005600:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005604:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d014      	beq.n	8005638 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800560e:	f7fd fa49 	bl	8002aa4 <HAL_GetTick>
 8005612:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005614:	e009      	b.n	800562a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005616:	f7fd fa45 	bl	8002aa4 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	2b64      	cmp	r3, #100	@ 0x64
 8005622:	d902      	bls.n	800562a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	f000 bcd4 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800562a:	4b3c      	ldr	r3, [pc, #240]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d0ef      	beq.n	8005616 <HAL_RCC_OscConfig+0x3ee>
 8005636:	e013      	b.n	8005660 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8005638:	f7fd fa34 	bl	8002aa4 <HAL_GetTick>
 800563c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800563e:	e009      	b.n	8005654 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005640:	f7fd fa30 	bl	8002aa4 <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	2b64      	cmp	r3, #100	@ 0x64
 800564c:	d902      	bls.n	8005654 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	f000 bcbf 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005654:	4b31      	ldr	r3, [pc, #196]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1ef      	bne.n	8005640 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d05f      	beq.n	800572c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800566c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566e:	2b04      	cmp	r3, #4
 8005670:	d005      	beq.n	800567e <HAL_RCC_OscConfig+0x456>
 8005672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005674:	2b0c      	cmp	r3, #12
 8005676:	d114      	bne.n	80056a2 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800567a:	2b02      	cmp	r3, #2
 800567c:	d111      	bne.n	80056a2 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d102      	bne.n	800568c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	f000 bca3 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800568c:	4b23      	ldr	r3, [pc, #140]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	041b      	lsls	r3, r3, #16
 800569a:	4920      	ldr	r1, [pc, #128]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 800569c:	4313      	orrs	r3, r2
 800569e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80056a0:	e044      	b.n	800572c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d024      	beq.n	80056f4 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80056aa:	4b1c      	ldr	r3, [pc, #112]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a1b      	ldr	r2, [pc, #108]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80056b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056b4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80056b6:	f7fd f9f5 	bl	8002aa4 <HAL_GetTick>
 80056ba:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056bc:	e009      	b.n	80056d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056be:	f7fd f9f1 	bl	8002aa4 <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d902      	bls.n	80056d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	f000 bc80 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056d2:	4b12      	ldr	r3, [pc, #72]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d0ef      	beq.n	80056be <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80056de:	4b0f      	ldr	r3, [pc, #60]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	041b      	lsls	r3, r3, #16
 80056ec:	490b      	ldr	r1, [pc, #44]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	610b      	str	r3, [r1, #16]
 80056f2:	e01b      	b.n	800572c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80056f4:	4b09      	ldr	r3, [pc, #36]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a08      	ldr	r2, [pc, #32]	@ (800571c <HAL_RCC_OscConfig+0x4f4>)
 80056fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056fe:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005700:	f7fd f9d0 	bl	8002aa4 <HAL_GetTick>
 8005704:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005706:	e00b      	b.n	8005720 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005708:	f7fd f9cc 	bl	8002aa4 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	2b02      	cmp	r3, #2
 8005714:	d904      	bls.n	8005720 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	f000 bc5b 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
 800571c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005720:	4baf      	ldr	r3, [pc, #700]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1ed      	bne.n	8005708 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 0308 	and.w	r3, r3, #8
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 80c8 	beq.w	80058ca <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800573a:	2300      	movs	r3, #0
 800573c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005740:	4ba7      	ldr	r3, [pc, #668]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005742:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005746:	f003 0304 	and.w	r3, r3, #4
 800574a:	2b00      	cmp	r3, #0
 800574c:	d111      	bne.n	8005772 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800574e:	4ba4      	ldr	r3, [pc, #656]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005750:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005754:	4aa2      	ldr	r2, [pc, #648]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005756:	f043 0304 	orr.w	r3, r3, #4
 800575a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800575e:	4ba0      	ldr	r3, [pc, #640]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	617b      	str	r3, [r7, #20]
 800576a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800576c:	2301      	movs	r3, #1
 800576e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005772:	4b9c      	ldr	r3, [pc, #624]	@ (80059e4 <HAL_RCC_OscConfig+0x7bc>)
 8005774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005776:	f003 0301 	and.w	r3, r3, #1
 800577a:	2b00      	cmp	r3, #0
 800577c:	d119      	bne.n	80057b2 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800577e:	4b99      	ldr	r3, [pc, #612]	@ (80059e4 <HAL_RCC_OscConfig+0x7bc>)
 8005780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005782:	4a98      	ldr	r2, [pc, #608]	@ (80059e4 <HAL_RCC_OscConfig+0x7bc>)
 8005784:	f043 0301 	orr.w	r3, r3, #1
 8005788:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800578a:	f7fd f98b 	bl	8002aa4 <HAL_GetTick>
 800578e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005790:	e009      	b.n	80057a6 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005792:	f7fd f987 	bl	8002aa4 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	2b02      	cmp	r3, #2
 800579e:	d902      	bls.n	80057a6 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	f000 bc16 	b.w	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80057a6:	4b8f      	ldr	r3, [pc, #572]	@ (80059e4 <HAL_RCC_OscConfig+0x7bc>)
 80057a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d0ef      	beq.n	8005792 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d05f      	beq.n	800587a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80057ba:	4b89      	ldr	r3, [pc, #548]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80057bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057c0:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	699a      	ldr	r2, [r3, #24]
 80057c6:	6a3b      	ldr	r3, [r7, #32]
 80057c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d037      	beq.n	8005840 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80057d0:	6a3b      	ldr	r3, [r7, #32]
 80057d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d006      	beq.n	80057e8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80057da:	6a3b      	ldr	r3, [r7, #32]
 80057dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e3f4      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80057e8:	6a3b      	ldr	r3, [r7, #32]
 80057ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d01b      	beq.n	800582a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80057f2:	4b7b      	ldr	r3, [pc, #492]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80057f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057f8:	4a79      	ldr	r2, [pc, #484]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80057fa:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80057fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8005802:	f7fd f94f 	bl	8002aa4 <HAL_GetTick>
 8005806:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005808:	e008      	b.n	800581c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800580a:	f7fd f94b 	bl	8002aa4 <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	2b05      	cmp	r3, #5
 8005816:	d901      	bls.n	800581c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e3da      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800581c:	4b70      	ldr	r3, [pc, #448]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 800581e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005822:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1ef      	bne.n	800580a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800582a:	4b6d      	ldr	r3, [pc, #436]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 800582c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005830:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	4969      	ldr	r1, [pc, #420]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 800583a:	4313      	orrs	r3, r2
 800583c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8005840:	4b67      	ldr	r3, [pc, #412]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005842:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005846:	4a66      	ldr	r2, [pc, #408]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005848:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800584c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005850:	f7fd f928 	bl	8002aa4 <HAL_GetTick>
 8005854:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005858:	f7fd f924 	bl	8002aa4 <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b05      	cmp	r3, #5
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e3b3      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800586a:	4b5d      	ldr	r3, [pc, #372]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 800586c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005870:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d0ef      	beq.n	8005858 <HAL_RCC_OscConfig+0x630>
 8005878:	e01b      	b.n	80058b2 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800587a:	4b59      	ldr	r3, [pc, #356]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 800587c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005880:	4a57      	ldr	r2, [pc, #348]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005882:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005886:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800588a:	f7fd f90b 	bl	8002aa4 <HAL_GetTick>
 800588e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005890:	e008      	b.n	80058a4 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005892:	f7fd f907 	bl	8002aa4 <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	2b05      	cmp	r3, #5
 800589e:	d901      	bls.n	80058a4 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e396      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80058a4:	4b4e      	ldr	r3, [pc, #312]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80058a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1ef      	bne.n	8005892 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80058b2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d107      	bne.n	80058ca <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058ba:	4b49      	ldr	r3, [pc, #292]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80058bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058c0:	4a47      	ldr	r2, [pc, #284]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80058c2:	f023 0304 	bic.w	r3, r3, #4
 80058c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0304 	and.w	r3, r3, #4
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f000 8111 	beq.w	8005afa <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80058d8:	2300      	movs	r3, #0
 80058da:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058de:	4b40      	ldr	r3, [pc, #256]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80058e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d111      	bne.n	8005910 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058ec:	4b3c      	ldr	r3, [pc, #240]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80058ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058f2:	4a3b      	ldr	r2, [pc, #236]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80058f4:	f043 0304 	orr.w	r3, r3, #4
 80058f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80058fc:	4b38      	ldr	r3, [pc, #224]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80058fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005902:	f003 0304 	and.w	r3, r3, #4
 8005906:	613b      	str	r3, [r7, #16]
 8005908:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800590a:	2301      	movs	r3, #1
 800590c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005910:	4b34      	ldr	r3, [pc, #208]	@ (80059e4 <HAL_RCC_OscConfig+0x7bc>)
 8005912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	2b00      	cmp	r3, #0
 800591a:	d118      	bne.n	800594e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800591c:	4b31      	ldr	r3, [pc, #196]	@ (80059e4 <HAL_RCC_OscConfig+0x7bc>)
 800591e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005920:	4a30      	ldr	r2, [pc, #192]	@ (80059e4 <HAL_RCC_OscConfig+0x7bc>)
 8005922:	f043 0301 	orr.w	r3, r3, #1
 8005926:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005928:	f7fd f8bc 	bl	8002aa4 <HAL_GetTick>
 800592c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005930:	f7fd f8b8 	bl	8002aa4 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b02      	cmp	r3, #2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e347      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005942:	4b28      	ldr	r3, [pc, #160]	@ (80059e4 <HAL_RCC_OscConfig+0x7bc>)
 8005944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0f0      	beq.n	8005930 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f003 0301 	and.w	r3, r3, #1
 8005956:	2b00      	cmp	r3, #0
 8005958:	d01f      	beq.n	800599a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	f003 0304 	and.w	r3, r3, #4
 8005962:	2b00      	cmp	r3, #0
 8005964:	d010      	beq.n	8005988 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005966:	4b1e      	ldr	r3, [pc, #120]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005968:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800596c:	4a1c      	ldr	r2, [pc, #112]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 800596e:	f043 0304 	orr.w	r3, r3, #4
 8005972:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005976:	4b1a      	ldr	r3, [pc, #104]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005978:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800597c:	4a18      	ldr	r2, [pc, #96]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 800597e:	f043 0301 	orr.w	r3, r3, #1
 8005982:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005986:	e018      	b.n	80059ba <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005988:	4b15      	ldr	r3, [pc, #84]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 800598a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800598e:	4a14      	ldr	r2, [pc, #80]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 8005990:	f043 0301 	orr.w	r3, r3, #1
 8005994:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005998:	e00f      	b.n	80059ba <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800599a:	4b11      	ldr	r3, [pc, #68]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 800599c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059a0:	4a0f      	ldr	r2, [pc, #60]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80059a2:	f023 0301 	bic.w	r3, r3, #1
 80059a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80059aa:	4b0d      	ldr	r3, [pc, #52]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80059ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059b0:	4a0b      	ldr	r2, [pc, #44]	@ (80059e0 <HAL_RCC_OscConfig+0x7b8>)
 80059b2:	f023 0304 	bic.w	r3, r3, #4
 80059b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d057      	beq.n	8005a72 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80059c2:	f7fd f86f 	bl	8002aa4 <HAL_GetTick>
 80059c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059c8:	e00e      	b.n	80059e8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ca:	f7fd f86b 	bl	8002aa4 <HAL_GetTick>
 80059ce:	4602      	mov	r2, r0
 80059d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d2:	1ad3      	subs	r3, r2, r3
 80059d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059d8:	4293      	cmp	r3, r2
 80059da:	d905      	bls.n	80059e8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e2f8      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
 80059e0:	46020c00 	.word	0x46020c00
 80059e4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059e8:	4b9c      	ldr	r3, [pc, #624]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 80059ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d0e9      	beq.n	80059ca <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d01b      	beq.n	8005a3a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005a02:	4b96      	ldr	r3, [pc, #600]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005a04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a08:	4a94      	ldr	r2, [pc, #592]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005a12:	e00a      	b.n	8005a2a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a14:	f7fd f846 	bl	8002aa4 <HAL_GetTick>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d901      	bls.n	8005a2a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e2d3      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005a2a:	4b8c      	ldr	r3, [pc, #560]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005a2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d0ed      	beq.n	8005a14 <HAL_RCC_OscConfig+0x7ec>
 8005a38:	e053      	b.n	8005ae2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005a3a:	4b88      	ldr	r3, [pc, #544]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005a3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a40:	4a86      	ldr	r2, [pc, #536]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005a42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005a4a:	e00a      	b.n	8005a62 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a4c:	f7fd f82a 	bl	8002aa4 <HAL_GetTick>
 8005a50:	4602      	mov	r2, r0
 8005a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e2b7      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005a62:	4b7e      	ldr	r3, [pc, #504]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005a64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d1ed      	bne.n	8005a4c <HAL_RCC_OscConfig+0x824>
 8005a70:	e037      	b.n	8005ae2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8005a72:	f7fd f817 	bl	8002aa4 <HAL_GetTick>
 8005a76:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a78:	e00a      	b.n	8005a90 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a7a:	f7fd f813 	bl	8002aa4 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d901      	bls.n	8005a90 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e2a0      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a90:	4b72      	ldr	r3, [pc, #456]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005a92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a96:	f003 0302 	and.w	r3, r3, #2
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1ed      	bne.n	8005a7a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8005a9e:	4b6f      	ldr	r3, [pc, #444]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005aa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d01a      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005aac:	4b6b      	ldr	r3, [pc, #428]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005aae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ab2:	4a6a      	ldr	r2, [pc, #424]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005ab4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ab8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005abc:	e00a      	b.n	8005ad4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005abe:	f7fc fff1 	bl	8002aa4 <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d901      	bls.n	8005ad4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e27e      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005ad4:	4b61      	ldr	r3, [pc, #388]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005ad6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ada:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d1ed      	bne.n	8005abe <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ae2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d107      	bne.n	8005afa <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005aea:	4b5c      	ldr	r3, [pc, #368]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005aec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005af0:	4a5a      	ldr	r2, [pc, #360]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005af2:	f023 0304 	bic.w	r3, r3, #4
 8005af6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0320 	and.w	r3, r3, #32
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d036      	beq.n	8005b74 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d019      	beq.n	8005b42 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8005b0e:	4b53      	ldr	r3, [pc, #332]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a52      	ldr	r2, [pc, #328]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005b14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005b18:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005b1a:	f7fc ffc3 	bl	8002aa4 <HAL_GetTick>
 8005b1e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005b20:	e008      	b.n	8005b34 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b22:	f7fc ffbf 	bl	8002aa4 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d901      	bls.n	8005b34 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8005b30:	2303      	movs	r3, #3
 8005b32:	e24e      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005b34:	4b49      	ldr	r3, [pc, #292]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d0f0      	beq.n	8005b22 <HAL_RCC_OscConfig+0x8fa>
 8005b40:	e018      	b.n	8005b74 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8005b42:	4b46      	ldr	r3, [pc, #280]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a45      	ldr	r2, [pc, #276]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005b48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b4c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005b4e:	f7fc ffa9 	bl	8002aa4 <HAL_GetTick>
 8005b52:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005b54:	e008      	b.n	8005b68 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b56:	f7fc ffa5 	bl	8002aa4 <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d901      	bls.n	8005b68 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e234      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005b68:	4b3c      	ldr	r3, [pc, #240]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1f0      	bne.n	8005b56 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d036      	beq.n	8005bee <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d019      	beq.n	8005bbc <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005b88:	4b34      	ldr	r3, [pc, #208]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a33      	ldr	r2, [pc, #204]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005b8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b92:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005b94:	f7fc ff86 	bl	8002aa4 <HAL_GetTick>
 8005b98:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005b9c:	f7fc ff82 	bl	8002aa4 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e211      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005bae:	4b2b      	ldr	r3, [pc, #172]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d0f0      	beq.n	8005b9c <HAL_RCC_OscConfig+0x974>
 8005bba:	e018      	b.n	8005bee <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8005bbc:	4b27      	ldr	r3, [pc, #156]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a26      	ldr	r2, [pc, #152]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005bc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bc6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005bc8:	f7fc ff6c 	bl	8002aa4 <HAL_GetTick>
 8005bcc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005bce:	e008      	b.n	8005be2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005bd0:	f7fc ff68 	bl	8002aa4 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d901      	bls.n	8005be2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e1f7      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005be2:	4b1e      	ldr	r3, [pc, #120]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1f0      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d07f      	beq.n	8005cfa <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d062      	beq.n	8005cc8 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8005c02:	4b16      	ldr	r3, [pc, #88]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	4a15      	ldr	r2, [pc, #84]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005c08:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005c0c:	6093      	str	r3, [r2, #8]
 8005c0e:	4b13      	ldr	r3, [pc, #76]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1a:	4910      	ldr	r1, [pc, #64]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c24:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005c28:	d309      	bcc.n	8005c3e <HAL_RCC_OscConfig+0xa16>
 8005c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	f023 021f 	bic.w	r2, r3, #31
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	4909      	ldr	r1, [pc, #36]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	60cb      	str	r3, [r1, #12]
 8005c3c:	e02a      	b.n	8005c94 <HAL_RCC_OscConfig+0xa6c>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	da0c      	bge.n	8005c60 <HAL_RCC_OscConfig+0xa38>
 8005c46:	4b05      	ldr	r3, [pc, #20]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a1b      	ldr	r3, [r3, #32]
 8005c52:	015b      	lsls	r3, r3, #5
 8005c54:	4901      	ldr	r1, [pc, #4]	@ (8005c5c <HAL_RCC_OscConfig+0xa34>)
 8005c56:	4313      	orrs	r3, r2
 8005c58:	60cb      	str	r3, [r1, #12]
 8005c5a:	e01b      	b.n	8005c94 <HAL_RCC_OscConfig+0xa6c>
 8005c5c:	46020c00 	.word	0x46020c00
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c68:	d30a      	bcc.n	8005c80 <HAL_RCC_OscConfig+0xa58>
 8005c6a:	4ba1      	ldr	r3, [pc, #644]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	029b      	lsls	r3, r3, #10
 8005c78:	499d      	ldr	r1, [pc, #628]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	60cb      	str	r3, [r1, #12]
 8005c7e:	e009      	b.n	8005c94 <HAL_RCC_OscConfig+0xa6c>
 8005c80:	4b9b      	ldr	r3, [pc, #620]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	03db      	lsls	r3, r3, #15
 8005c8e:	4998      	ldr	r1, [pc, #608]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8005c94:	4b96      	ldr	r3, [pc, #600]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a95      	ldr	r2, [pc, #596]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005c9a:	f043 0310 	orr.w	r3, r3, #16
 8005c9e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005ca0:	f7fc ff00 	bl	8002aa4 <HAL_GetTick>
 8005ca4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005ca6:	e008      	b.n	8005cba <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005ca8:	f7fc fefc 	bl	8002aa4 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d901      	bls.n	8005cba <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e18b      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005cba:	4b8d      	ldr	r3, [pc, #564]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0320 	and.w	r3, r3, #32
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d0f0      	beq.n	8005ca8 <HAL_RCC_OscConfig+0xa80>
 8005cc6:	e018      	b.n	8005cfa <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8005cc8:	4b89      	ldr	r3, [pc, #548]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a88      	ldr	r2, [pc, #544]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005cce:	f023 0310 	bic.w	r3, r3, #16
 8005cd2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005cd4:	f7fc fee6 	bl	8002aa4 <HAL_GetTick>
 8005cd8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005cda:	e008      	b.n	8005cee <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005cdc:	f7fc fee2 	bl	8002aa4 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	d901      	bls.n	8005cee <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8005cea:	2303      	movs	r3, #3
 8005cec:	e171      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005cee:	4b80      	ldr	r3, [pc, #512]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0320 	and.w	r3, r3, #32
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1f0      	bne.n	8005cdc <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	f000 8166 	beq.w	8005fd0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005d04:	2300      	movs	r3, #0
 8005d06:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d0a:	4b79      	ldr	r3, [pc, #484]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	f003 030c 	and.w	r3, r3, #12
 8005d12:	2b0c      	cmp	r3, #12
 8005d14:	f000 80f2 	beq.w	8005efc <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	f040 80c5 	bne.w	8005eac <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005d22:	4b73      	ldr	r3, [pc, #460]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a72      	ldr	r2, [pc, #456]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005d28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d2c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005d2e:	f7fc feb9 	bl	8002aa4 <HAL_GetTick>
 8005d32:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005d34:	e008      	b.n	8005d48 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d36:	f7fc feb5 	bl	8002aa4 <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d901      	bls.n	8005d48 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	e144      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005d48:	4b69      	ldr	r3, [pc, #420]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1f0      	bne.n	8005d36 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d54:	4b66      	ldr	r3, [pc, #408]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d5a:	f003 0304 	and.w	r3, r3, #4
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d111      	bne.n	8005d86 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8005d62:	4b63      	ldr	r3, [pc, #396]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005d64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d68:	4a61      	ldr	r2, [pc, #388]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005d6a:	f043 0304 	orr.w	r3, r3, #4
 8005d6e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005d72:	4b5f      	ldr	r3, [pc, #380]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d78:	f003 0304 	and.w	r3, r3, #4
 8005d7c:	60fb      	str	r3, [r7, #12]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8005d80:	2301      	movs	r3, #1
 8005d82:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005d86:	4b5b      	ldr	r3, [pc, #364]	@ (8005ef4 <HAL_RCC_OscConfig+0xccc>)
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d92:	d102      	bne.n	8005d9a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8005d94:	2301      	movs	r3, #1
 8005d96:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005d9a:	4b56      	ldr	r3, [pc, #344]	@ (8005ef4 <HAL_RCC_OscConfig+0xccc>)
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	4a55      	ldr	r2, [pc, #340]	@ (8005ef4 <HAL_RCC_OscConfig+0xccc>)
 8005da0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005da4:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005da6:	4b52      	ldr	r3, [pc, #328]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005daa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005dae:	f023 0303 	bic.w	r3, r3, #3
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005dba:	3a01      	subs	r2, #1
 8005dbc:	0212      	lsls	r2, r2, #8
 8005dbe:	4311      	orrs	r1, r2
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	494a      	ldr	r1, [pc, #296]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	628b      	str	r3, [r1, #40]	@ 0x28
 8005dcc:	4b48      	ldr	r3, [pc, #288]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005dce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dd0:	4b49      	ldr	r3, [pc, #292]	@ (8005ef8 <HAL_RCC_OscConfig+0xcd0>)
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005dd8:	3a01      	subs	r2, #1
 8005dda:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005de2:	3a01      	subs	r2, #1
 8005de4:	0252      	lsls	r2, r2, #9
 8005de6:	b292      	uxth	r2, r2
 8005de8:	4311      	orrs	r1, r2
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005dee:	3a01      	subs	r2, #1
 8005df0:	0412      	lsls	r2, r2, #16
 8005df2:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005df6:	4311      	orrs	r1, r2
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005dfc:	3a01      	subs	r2, #1
 8005dfe:	0612      	lsls	r2, r2, #24
 8005e00:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005e04:	430a      	orrs	r2, r1
 8005e06:	493a      	ldr	r1, [pc, #232]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005e0c:	4b38      	ldr	r3, [pc, #224]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e10:	4a37      	ldr	r2, [pc, #220]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e12:	f023 0310 	bic.w	r3, r3, #16
 8005e16:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1c:	4a34      	ldr	r2, [pc, #208]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e1e:	00db      	lsls	r3, r3, #3
 8005e20:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005e22:	4b33      	ldr	r3, [pc, #204]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e26:	4a32      	ldr	r2, [pc, #200]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e28:	f043 0310 	orr.w	r3, r3, #16
 8005e2c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8005e2e:	4b30      	ldr	r3, [pc, #192]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e32:	f023 020c 	bic.w	r2, r3, #12
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e3a:	492d      	ldr	r1, [pc, #180]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005e40:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d105      	bne.n	8005e54 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005e48:	4b2a      	ldr	r3, [pc, #168]	@ (8005ef4 <HAL_RCC_OscConfig+0xccc>)
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	4a29      	ldr	r2, [pc, #164]	@ (8005ef4 <HAL_RCC_OscConfig+0xccc>)
 8005e4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e52:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005e54:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d107      	bne.n	8005e6c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005e5c:	4b24      	ldr	r3, [pc, #144]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e62:	4a23      	ldr	r2, [pc, #140]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e64:	f023 0304 	bic.w	r3, r3, #4
 8005e68:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005e6c:	4b20      	ldr	r3, [pc, #128]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a1f      	ldr	r2, [pc, #124]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e76:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005e78:	f7fc fe14 	bl	8002aa4 <HAL_GetTick>
 8005e7c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005e7e:	e008      	b.n	8005e92 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e80:	f7fc fe10 	bl	8002aa4 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e09f      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005e92:	4b17      	ldr	r3, [pc, #92]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d0f0      	beq.n	8005e80 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005e9e:	4b14      	ldr	r3, [pc, #80]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea2:	4a13      	ldr	r2, [pc, #76]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005ea4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ea8:	6293      	str	r3, [r2, #40]	@ 0x28
 8005eaa:	e091      	b.n	8005fd0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005eac:	4b10      	ldr	r3, [pc, #64]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a0f      	ldr	r2, [pc, #60]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005eb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005eb6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005eb8:	f7fc fdf4 	bl	8002aa4 <HAL_GetTick>
 8005ebc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005ebe:	e008      	b.n	8005ed2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ec0:	f7fc fdf0 	bl	8002aa4 <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d901      	bls.n	8005ed2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e07f      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005ed2:	4b07      	ldr	r3, [pc, #28]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1f0      	bne.n	8005ec0 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005ede:	4b04      	ldr	r3, [pc, #16]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee2:	4a03      	ldr	r2, [pc, #12]	@ (8005ef0 <HAL_RCC_OscConfig+0xcc8>)
 8005ee4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005ee8:	f023 0303 	bic.w	r3, r3, #3
 8005eec:	6293      	str	r3, [r2, #40]	@ 0x28
 8005eee:	e06f      	b.n	8005fd0 <HAL_RCC_OscConfig+0xda8>
 8005ef0:	46020c00 	.word	0x46020c00
 8005ef4:	46020800 	.word	0x46020800
 8005ef8:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005efc:	4b37      	ldr	r3, [pc, #220]	@ (8005fdc <HAL_RCC_OscConfig+0xdb4>)
 8005efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f00:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005f02:	4b36      	ldr	r3, [pc, #216]	@ (8005fdc <HAL_RCC_OscConfig+0xdb4>)
 8005f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f06:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d039      	beq.n	8005f84 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	f003 0203 	and.w	r2, r3, #3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d132      	bne.n	8005f84 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	0a1b      	lsrs	r3, r3, #8
 8005f22:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d129      	bne.n	8005f84 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d122      	bne.n	8005f84 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f48:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d11a      	bne.n	8005f84 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	0a5b      	lsrs	r3, r3, #9
 8005f52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f5a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d111      	bne.n	8005f84 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	0c1b      	lsrs	r3, r3, #16
 8005f64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f6c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d108      	bne.n	8005f84 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	0e1b      	lsrs	r3, r3, #24
 8005f76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f7e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d001      	beq.n	8005f88 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e024      	b.n	8005fd2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005f88:	4b14      	ldr	r3, [pc, #80]	@ (8005fdc <HAL_RCC_OscConfig+0xdb4>)
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f8c:	08db      	lsrs	r3, r3, #3
 8005f8e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d01a      	beq.n	8005fd0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005f9a:	4b10      	ldr	r3, [pc, #64]	@ (8005fdc <HAL_RCC_OscConfig+0xdb4>)
 8005f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f9e:	4a0f      	ldr	r2, [pc, #60]	@ (8005fdc <HAL_RCC_OscConfig+0xdb4>)
 8005fa0:	f023 0310 	bic.w	r3, r3, #16
 8005fa4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa6:	f7fc fd7d 	bl	8002aa4 <HAL_GetTick>
 8005faa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8005fac:	bf00      	nop
 8005fae:	f7fc fd79 	bl	8002aa4 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d0f9      	beq.n	8005fae <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fbe:	4a07      	ldr	r2, [pc, #28]	@ (8005fdc <HAL_RCC_OscConfig+0xdb4>)
 8005fc0:	00db      	lsls	r3, r3, #3
 8005fc2:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005fc4:	4b05      	ldr	r3, [pc, #20]	@ (8005fdc <HAL_RCC_OscConfig+0xdb4>)
 8005fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc8:	4a04      	ldr	r2, [pc, #16]	@ (8005fdc <HAL_RCC_OscConfig+0xdb4>)
 8005fca:	f043 0310 	orr.w	r3, r3, #16
 8005fce:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3738      	adds	r7, #56	@ 0x38
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	46020c00 	.word	0x46020c00

08005fe0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b086      	sub	sp, #24
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d101      	bne.n	8005ff4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e1d9      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ff4:	4b9b      	ldr	r3, [pc, #620]	@ (8006264 <HAL_RCC_ClockConfig+0x284>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 030f 	and.w	r3, r3, #15
 8005ffc:	683a      	ldr	r2, [r7, #0]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d910      	bls.n	8006024 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006002:	4b98      	ldr	r3, [pc, #608]	@ (8006264 <HAL_RCC_ClockConfig+0x284>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f023 020f 	bic.w	r2, r3, #15
 800600a:	4996      	ldr	r1, [pc, #600]	@ (8006264 <HAL_RCC_ClockConfig+0x284>)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	4313      	orrs	r3, r2
 8006010:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006012:	4b94      	ldr	r3, [pc, #592]	@ (8006264 <HAL_RCC_ClockConfig+0x284>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 030f 	and.w	r3, r3, #15
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	429a      	cmp	r2, r3
 800601e:	d001      	beq.n	8006024 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e1c1      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0310 	and.w	r3, r3, #16
 800602c:	2b00      	cmp	r3, #0
 800602e:	d010      	beq.n	8006052 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	695a      	ldr	r2, [r3, #20]
 8006034:	4b8c      	ldr	r3, [pc, #560]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006038:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800603c:	429a      	cmp	r2, r3
 800603e:	d908      	bls.n	8006052 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8006040:	4b89      	ldr	r3, [pc, #548]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006044:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	4986      	ldr	r1, [pc, #536]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 800604e:	4313      	orrs	r3, r2
 8006050:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 0308 	and.w	r3, r3, #8
 800605a:	2b00      	cmp	r3, #0
 800605c:	d012      	beq.n	8006084 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	691a      	ldr	r2, [r3, #16]
 8006062:	4b81      	ldr	r3, [pc, #516]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006064:	6a1b      	ldr	r3, [r3, #32]
 8006066:	091b      	lsrs	r3, r3, #4
 8006068:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800606c:	429a      	cmp	r2, r3
 800606e:	d909      	bls.n	8006084 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006070:	4b7d      	ldr	r3, [pc, #500]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	691b      	ldr	r3, [r3, #16]
 800607c:	011b      	lsls	r3, r3, #4
 800607e:	497a      	ldr	r1, [pc, #488]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006080:	4313      	orrs	r3, r2
 8006082:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b00      	cmp	r3, #0
 800608e:	d010      	beq.n	80060b2 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	68da      	ldr	r2, [r3, #12]
 8006094:	4b74      	ldr	r3, [pc, #464]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800609c:	429a      	cmp	r2, r3
 800609e:	d908      	bls.n	80060b2 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80060a0:	4b71      	ldr	r3, [pc, #452]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80060a2:	6a1b      	ldr	r3, [r3, #32]
 80060a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	496e      	ldr	r1, [pc, #440]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d010      	beq.n	80060e0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	689a      	ldr	r2, [r3, #8]
 80060c2:	4b69      	ldr	r3, [pc, #420]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	f003 030f 	and.w	r3, r3, #15
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d908      	bls.n	80060e0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80060ce:	4b66      	ldr	r3, [pc, #408]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	f023 020f 	bic.w	r2, r3, #15
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	4963      	ldr	r1, [pc, #396]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80060dc:	4313      	orrs	r3, r2
 80060de:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	f000 80d2 	beq.w	8006292 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80060ee:	2300      	movs	r3, #0
 80060f0:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	2b03      	cmp	r3, #3
 80060f8:	d143      	bne.n	8006182 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060fa:	4b5b      	ldr	r3, [pc, #364]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80060fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006100:	f003 0304 	and.w	r3, r3, #4
 8006104:	2b00      	cmp	r3, #0
 8006106:	d110      	bne.n	800612a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006108:	4b57      	ldr	r3, [pc, #348]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 800610a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800610e:	4a56      	ldr	r2, [pc, #344]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006110:	f043 0304 	orr.w	r3, r3, #4
 8006114:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006118:	4b53      	ldr	r3, [pc, #332]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 800611a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800611e:	f003 0304 	and.w	r3, r3, #4
 8006122:	60bb      	str	r3, [r7, #8]
 8006124:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8006126:	2301      	movs	r3, #1
 8006128:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800612a:	f7fc fcbb 	bl	8002aa4 <HAL_GetTick>
 800612e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8006130:	4b4e      	ldr	r3, [pc, #312]	@ (800626c <HAL_RCC_ClockConfig+0x28c>)
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00f      	beq.n	800615c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800613c:	e008      	b.n	8006150 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800613e:	f7fc fcb1 	bl	8002aa4 <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	2b02      	cmp	r3, #2
 800614a:	d901      	bls.n	8006150 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e12b      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006150:	4b46      	ldr	r3, [pc, #280]	@ (800626c <HAL_RCC_ClockConfig+0x28c>)
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d0f0      	beq.n	800613e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800615c:	7dfb      	ldrb	r3, [r7, #23]
 800615e:	2b01      	cmp	r3, #1
 8006160:	d107      	bne.n	8006172 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006162:	4b41      	ldr	r3, [pc, #260]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006164:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006168:	4a3f      	ldr	r2, [pc, #252]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 800616a:	f023 0304 	bic.w	r3, r3, #4
 800616e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006172:	4b3d      	ldr	r3, [pc, #244]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d121      	bne.n	80061c2 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e112      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d107      	bne.n	800619a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800618a:	4b37      	ldr	r3, [pc, #220]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d115      	bne.n	80061c2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e106      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d107      	bne.n	80061b2 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80061a2:	4b31      	ldr	r3, [pc, #196]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0304 	and.w	r3, r3, #4
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d109      	bne.n	80061c2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e0fa      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061b2:	4b2d      	ldr	r3, [pc, #180]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d101      	bne.n	80061c2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e0f2      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80061c2:	4b29      	ldr	r3, [pc, #164]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80061c4:	69db      	ldr	r3, [r3, #28]
 80061c6:	f023 0203 	bic.w	r2, r3, #3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	4926      	ldr	r1, [pc, #152]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80061d0:	4313      	orrs	r3, r2
 80061d2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80061d4:	f7fc fc66 	bl	8002aa4 <HAL_GetTick>
 80061d8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	2b03      	cmp	r3, #3
 80061e0:	d112      	bne.n	8006208 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061e2:	e00a      	b.n	80061fa <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061e4:	f7fc fc5e 	bl	8002aa4 <HAL_GetTick>
 80061e8:	4602      	mov	r2, r0
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	1ad3      	subs	r3, r2, r3
 80061ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d901      	bls.n	80061fa <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e0d6      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061fa:	4b1b      	ldr	r3, [pc, #108]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 80061fc:	69db      	ldr	r3, [r3, #28]
 80061fe:	f003 030c 	and.w	r3, r3, #12
 8006202:	2b0c      	cmp	r3, #12
 8006204:	d1ee      	bne.n	80061e4 <HAL_RCC_ClockConfig+0x204>
 8006206:	e044      	b.n	8006292 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	2b02      	cmp	r3, #2
 800620e:	d112      	bne.n	8006236 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006210:	e00a      	b.n	8006228 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006212:	f7fc fc47 	bl	8002aa4 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006220:	4293      	cmp	r3, r2
 8006222:	d901      	bls.n	8006228 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006224:	2303      	movs	r3, #3
 8006226:	e0bf      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006228:	4b0f      	ldr	r3, [pc, #60]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 800622a:	69db      	ldr	r3, [r3, #28]
 800622c:	f003 030c 	and.w	r3, r3, #12
 8006230:	2b08      	cmp	r3, #8
 8006232:	d1ee      	bne.n	8006212 <HAL_RCC_ClockConfig+0x232>
 8006234:	e02d      	b.n	8006292 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d123      	bne.n	8006286 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800623e:	e00a      	b.n	8006256 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006240:	f7fc fc30 	bl	8002aa4 <HAL_GetTick>
 8006244:	4602      	mov	r2, r0
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800624e:	4293      	cmp	r3, r2
 8006250:	d901      	bls.n	8006256 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e0a8      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006256:	4b04      	ldr	r3, [pc, #16]	@ (8006268 <HAL_RCC_ClockConfig+0x288>)
 8006258:	69db      	ldr	r3, [r3, #28]
 800625a:	f003 030c 	and.w	r3, r3, #12
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1ee      	bne.n	8006240 <HAL_RCC_ClockConfig+0x260>
 8006262:	e016      	b.n	8006292 <HAL_RCC_ClockConfig+0x2b2>
 8006264:	40022000 	.word	0x40022000
 8006268:	46020c00 	.word	0x46020c00
 800626c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006270:	f7fc fc18 	bl	8002aa4 <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800627e:	4293      	cmp	r3, r2
 8006280:	d901      	bls.n	8006286 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e090      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006286:	4b4a      	ldr	r3, [pc, #296]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	f003 030c 	and.w	r3, r3, #12
 800628e:	2b04      	cmp	r3, #4
 8006290:	d1ee      	bne.n	8006270 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0302 	and.w	r3, r3, #2
 800629a:	2b00      	cmp	r3, #0
 800629c:	d010      	beq.n	80062c0 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	689a      	ldr	r2, [r3, #8]
 80062a2:	4b43      	ldr	r3, [pc, #268]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	f003 030f 	and.w	r3, r3, #15
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d208      	bcs.n	80062c0 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80062ae:	4b40      	ldr	r3, [pc, #256]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 80062b0:	6a1b      	ldr	r3, [r3, #32]
 80062b2:	f023 020f 	bic.w	r2, r3, #15
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	493d      	ldr	r1, [pc, #244]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062c0:	4b3c      	ldr	r3, [pc, #240]	@ (80063b4 <HAL_RCC_ClockConfig+0x3d4>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 030f 	and.w	r3, r3, #15
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d210      	bcs.n	80062f0 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ce:	4b39      	ldr	r3, [pc, #228]	@ (80063b4 <HAL_RCC_ClockConfig+0x3d4>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f023 020f 	bic.w	r2, r3, #15
 80062d6:	4937      	ldr	r1, [pc, #220]	@ (80063b4 <HAL_RCC_ClockConfig+0x3d4>)
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	4313      	orrs	r3, r2
 80062dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062de:	4b35      	ldr	r3, [pc, #212]	@ (80063b4 <HAL_RCC_ClockConfig+0x3d4>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 030f 	and.w	r3, r3, #15
 80062e6:	683a      	ldr	r2, [r7, #0]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d001      	beq.n	80062f0 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e05b      	b.n	80063a8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 0304 	and.w	r3, r3, #4
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d010      	beq.n	800631e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	68da      	ldr	r2, [r3, #12]
 8006300:	4b2b      	ldr	r3, [pc, #172]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006308:	429a      	cmp	r2, r3
 800630a:	d208      	bcs.n	800631e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800630c:	4b28      	ldr	r3, [pc, #160]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 800630e:	6a1b      	ldr	r3, [r3, #32]
 8006310:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	4925      	ldr	r1, [pc, #148]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 800631a:	4313      	orrs	r3, r2
 800631c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0308 	and.w	r3, r3, #8
 8006326:	2b00      	cmp	r3, #0
 8006328:	d012      	beq.n	8006350 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	691a      	ldr	r2, [r3, #16]
 800632e:	4b20      	ldr	r3, [pc, #128]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	091b      	lsrs	r3, r3, #4
 8006334:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006338:	429a      	cmp	r2, r3
 800633a:	d209      	bcs.n	8006350 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800633c:	4b1c      	ldr	r3, [pc, #112]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 800633e:	6a1b      	ldr	r3, [r3, #32]
 8006340:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	011b      	lsls	r3, r3, #4
 800634a:	4919      	ldr	r1, [pc, #100]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 800634c:	4313      	orrs	r3, r2
 800634e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 0310 	and.w	r3, r3, #16
 8006358:	2b00      	cmp	r3, #0
 800635a:	d010      	beq.n	800637e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	695a      	ldr	r2, [r3, #20]
 8006360:	4b13      	ldr	r3, [pc, #76]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 8006362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006364:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006368:	429a      	cmp	r2, r3
 800636a:	d208      	bcs.n	800637e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800636c:	4b10      	ldr	r3, [pc, #64]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 800636e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006370:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	695b      	ldr	r3, [r3, #20]
 8006378:	490d      	ldr	r1, [pc, #52]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 800637a:	4313      	orrs	r3, r2
 800637c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800637e:	f000 f821 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8006382:	4602      	mov	r2, r0
 8006384:	4b0a      	ldr	r3, [pc, #40]	@ (80063b0 <HAL_RCC_ClockConfig+0x3d0>)
 8006386:	6a1b      	ldr	r3, [r3, #32]
 8006388:	f003 030f 	and.w	r3, r3, #15
 800638c:	490a      	ldr	r1, [pc, #40]	@ (80063b8 <HAL_RCC_ClockConfig+0x3d8>)
 800638e:	5ccb      	ldrb	r3, [r1, r3]
 8006390:	fa22 f303 	lsr.w	r3, r2, r3
 8006394:	4a09      	ldr	r2, [pc, #36]	@ (80063bc <HAL_RCC_ClockConfig+0x3dc>)
 8006396:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006398:	4b09      	ldr	r3, [pc, #36]	@ (80063c0 <HAL_RCC_ClockConfig+0x3e0>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4618      	mov	r0, r3
 800639e:	f7fb fea9 	bl	80020f4 <HAL_InitTick>
 80063a2:	4603      	mov	r3, r0
 80063a4:	73fb      	strb	r3, [r7, #15]

  return status;
 80063a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3718      	adds	r7, #24
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}
 80063b0:	46020c00 	.word	0x46020c00
 80063b4:	40022000 	.word	0x40022000
 80063b8:	080112f0 	.word	0x080112f0
 80063bc:	20000000 	.word	0x20000000
 80063c0:	2000001c 	.word	0x2000001c

080063c4 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b08b      	sub	sp, #44	@ 0x2c
 80063c8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80063ca:	2300      	movs	r3, #0
 80063cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80063ce:	2300      	movs	r3, #0
 80063d0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063d2:	4b78      	ldr	r3, [pc, #480]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80063d4:	69db      	ldr	r3, [r3, #28]
 80063d6:	f003 030c 	and.w	r3, r3, #12
 80063da:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80063dc:	4b75      	ldr	r3, [pc, #468]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80063de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e0:	f003 0303 	and.w	r3, r3, #3
 80063e4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d005      	beq.n	80063f8 <HAL_RCC_GetSysClockFreq+0x34>
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	2b0c      	cmp	r3, #12
 80063f0:	d121      	bne.n	8006436 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d11e      	bne.n	8006436 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80063f8:	4b6e      	ldr	r3, [pc, #440]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006400:	2b00      	cmp	r3, #0
 8006402:	d107      	bne.n	8006414 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8006404:	4b6b      	ldr	r3, [pc, #428]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006406:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800640a:	0b1b      	lsrs	r3, r3, #12
 800640c:	f003 030f 	and.w	r3, r3, #15
 8006410:	627b      	str	r3, [r7, #36]	@ 0x24
 8006412:	e005      	b.n	8006420 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8006414:	4b67      	ldr	r3, [pc, #412]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	0f1b      	lsrs	r3, r3, #28
 800641a:	f003 030f 	and.w	r3, r3, #15
 800641e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006420:	4a65      	ldr	r2, [pc, #404]	@ (80065b8 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006428:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800642a:	69bb      	ldr	r3, [r7, #24]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d110      	bne.n	8006452 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006432:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006434:	e00d      	b.n	8006452 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006436:	4b5f      	ldr	r3, [pc, #380]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006438:	69db      	ldr	r3, [r3, #28]
 800643a:	f003 030c 	and.w	r3, r3, #12
 800643e:	2b04      	cmp	r3, #4
 8006440:	d102      	bne.n	8006448 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006442:	4b5e      	ldr	r3, [pc, #376]	@ (80065bc <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006444:	623b      	str	r3, [r7, #32]
 8006446:	e004      	b.n	8006452 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	2b08      	cmp	r3, #8
 800644c:	d101      	bne.n	8006452 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800644e:	4b5b      	ldr	r3, [pc, #364]	@ (80065bc <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006450:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	2b0c      	cmp	r3, #12
 8006456:	f040 80a5 	bne.w	80065a4 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800645a:	4b56      	ldr	r3, [pc, #344]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800645c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645e:	f003 0303 	and.w	r3, r3, #3
 8006462:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006464:	4b53      	ldr	r3, [pc, #332]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006468:	0a1b      	lsrs	r3, r3, #8
 800646a:	f003 030f 	and.w	r3, r3, #15
 800646e:	3301      	adds	r3, #1
 8006470:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006472:	4b50      	ldr	r3, [pc, #320]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006476:	091b      	lsrs	r3, r3, #4
 8006478:	f003 0301 	and.w	r3, r3, #1
 800647c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800647e:	4b4d      	ldr	r3, [pc, #308]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006482:	08db      	lsrs	r3, r3, #3
 8006484:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	fb02 f303 	mul.w	r3, r2, r3
 800648e:	ee07 3a90 	vmov	s15, r3
 8006492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006496:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	2b02      	cmp	r3, #2
 800649e:	d003      	beq.n	80064a8 <HAL_RCC_GetSysClockFreq+0xe4>
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	2b03      	cmp	r3, #3
 80064a4:	d022      	beq.n	80064ec <HAL_RCC_GetSysClockFreq+0x128>
 80064a6:	e043      	b.n	8006530 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	ee07 3a90 	vmov	s15, r3
 80064ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064b2:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80065c0 <HAL_RCC_GetSysClockFreq+0x1fc>
 80064b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064ba:	4b3e      	ldr	r3, [pc, #248]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80064bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064c2:	ee07 3a90 	vmov	s15, r3
 80064c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80064ca:	ed97 6a01 	vldr	s12, [r7, #4]
 80064ce:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80065c4 <HAL_RCC_GetSysClockFreq+0x200>
 80064d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80064da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064de:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064ea:	e046      	b.n	800657a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	ee07 3a90 	vmov	s15, r3
 80064f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064f6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80065c0 <HAL_RCC_GetSysClockFreq+0x1fc>
 80064fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064fe:	4b2d      	ldr	r3, [pc, #180]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006506:	ee07 3a90 	vmov	s15, r3
 800650a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800650e:	ed97 6a01 	vldr	s12, [r7, #4]
 8006512:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80065c4 <HAL_RCC_GetSysClockFreq+0x200>
 8006516:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800651a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800651e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006522:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800652a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800652e:	e024      	b.n	800657a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006532:	ee07 3a90 	vmov	s15, r3
 8006536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	ee07 3a90 	vmov	s15, r3
 8006540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006544:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006548:	4b1a      	ldr	r3, [pc, #104]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800654a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800654c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006550:	ee07 3a90 	vmov	s15, r3
 8006554:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006558:	ed97 6a01 	vldr	s12, [r7, #4]
 800655c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80065c4 <HAL_RCC_GetSysClockFreq+0x200>
 8006560:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006564:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006568:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800656c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006570:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006574:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006578:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800657a:	4b0e      	ldr	r3, [pc, #56]	@ (80065b4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800657c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800657e:	0e1b      	lsrs	r3, r3, #24
 8006580:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006584:	3301      	adds	r3, #1
 8006586:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	ee07 3a90 	vmov	s15, r3
 800658e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006592:	edd7 6a07 	vldr	s13, [r7, #28]
 8006596:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800659a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800659e:	ee17 3a90 	vmov	r3, s15
 80065a2:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80065a4:	6a3b      	ldr	r3, [r7, #32]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	372c      	adds	r7, #44	@ 0x2c
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	46020c00 	.word	0x46020c00
 80065b8:	08011308 	.word	0x08011308
 80065bc:	00f42400 	.word	0x00f42400
 80065c0:	4b742400 	.word	0x4b742400
 80065c4:	46000000 	.word	0x46000000

080065c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80065cc:	f7ff fefa 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 80065d0:	4602      	mov	r2, r0
 80065d2:	4b07      	ldr	r3, [pc, #28]	@ (80065f0 <HAL_RCC_GetHCLKFreq+0x28>)
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	f003 030f 	and.w	r3, r3, #15
 80065da:	4906      	ldr	r1, [pc, #24]	@ (80065f4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80065dc:	5ccb      	ldrb	r3, [r1, r3]
 80065de:	fa22 f303 	lsr.w	r3, r2, r3
 80065e2:	4a05      	ldr	r2, [pc, #20]	@ (80065f8 <HAL_RCC_GetHCLKFreq+0x30>)
 80065e4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80065e6:	4b04      	ldr	r3, [pc, #16]	@ (80065f8 <HAL_RCC_GetHCLKFreq+0x30>)
 80065e8:	681b      	ldr	r3, [r3, #0]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	46020c00 	.word	0x46020c00
 80065f4:	080112f0 	.word	0x080112f0
 80065f8:	20000000 	.word	0x20000000

080065fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8006600:	f7ff ffe2 	bl	80065c8 <HAL_RCC_GetHCLKFreq>
 8006604:	4602      	mov	r2, r0
 8006606:	4b05      	ldr	r3, [pc, #20]	@ (800661c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	091b      	lsrs	r3, r3, #4
 800660c:	f003 0307 	and.w	r3, r3, #7
 8006610:	4903      	ldr	r1, [pc, #12]	@ (8006620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006612:	5ccb      	ldrb	r3, [r1, r3]
 8006614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006618:	4618      	mov	r0, r3
 800661a:	bd80      	pop	{r7, pc}
 800661c:	46020c00 	.word	0x46020c00
 8006620:	08011300 	.word	0x08011300

08006624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8006628:	f7ff ffce 	bl	80065c8 <HAL_RCC_GetHCLKFreq>
 800662c:	4602      	mov	r2, r0
 800662e:	4b05      	ldr	r3, [pc, #20]	@ (8006644 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006630:	6a1b      	ldr	r3, [r3, #32]
 8006632:	0a1b      	lsrs	r3, r3, #8
 8006634:	f003 0307 	and.w	r3, r3, #7
 8006638:	4903      	ldr	r1, [pc, #12]	@ (8006648 <HAL_RCC_GetPCLK2Freq+0x24>)
 800663a:	5ccb      	ldrb	r3, [r1, r3]
 800663c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006640:	4618      	mov	r0, r3
 8006642:	bd80      	pop	{r7, pc}
 8006644:	46020c00 	.word	0x46020c00
 8006648:	08011300 	.word	0x08011300

0800664c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8006650:	f7ff ffba 	bl	80065c8 <HAL_RCC_GetHCLKFreq>
 8006654:	4602      	mov	r2, r0
 8006656:	4b05      	ldr	r3, [pc, #20]	@ (800666c <HAL_RCC_GetPCLK3Freq+0x20>)
 8006658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800665a:	091b      	lsrs	r3, r3, #4
 800665c:	f003 0307 	and.w	r3, r3, #7
 8006660:	4903      	ldr	r1, [pc, #12]	@ (8006670 <HAL_RCC_GetPCLK3Freq+0x24>)
 8006662:	5ccb      	ldrb	r3, [r1, r3]
 8006664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006668:	4618      	mov	r0, r3
 800666a:	bd80      	pop	{r7, pc}
 800666c:	46020c00 	.word	0x46020c00
 8006670:	08011300 	.word	0x08011300

08006674 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	221f      	movs	r2, #31
 8006682:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8006684:	4b15      	ldr	r3, [pc, #84]	@ (80066dc <HAL_RCC_GetClockConfig+0x68>)
 8006686:	69db      	ldr	r3, [r3, #28]
 8006688:	f003 0203 	and.w	r2, r3, #3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 8006690:	4b12      	ldr	r3, [pc, #72]	@ (80066dc <HAL_RCC_GetClockConfig+0x68>)
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	f003 020f 	and.w	r2, r3, #15
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 800669c:	4b0f      	ldr	r3, [pc, #60]	@ (80066dc <HAL_RCC_GetClockConfig+0x68>)
 800669e:	6a1b      	ldr	r3, [r3, #32]
 80066a0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 80066a8:	4b0c      	ldr	r3, [pc, #48]	@ (80066dc <HAL_RCC_GetClockConfig+0x68>)
 80066aa:	6a1b      	ldr	r3, [r3, #32]
 80066ac:	091b      	lsrs	r3, r3, #4
 80066ae:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 80066b6:	4b09      	ldr	r3, [pc, #36]	@ (80066dc <HAL_RCC_GetClockConfig+0x68>)
 80066b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80066c2:	4b07      	ldr	r3, [pc, #28]	@ (80066e0 <HAL_RCC_GetClockConfig+0x6c>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f003 020f 	and.w	r2, r3, #15
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	601a      	str	r2, [r3, #0]
}
 80066ce:	bf00      	nop
 80066d0:	370c      	adds	r7, #12
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	46020c00 	.word	0x46020c00
 80066e0:	40022000 	.word	0x40022000

080066e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b086      	sub	sp, #24
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80066ec:	4b3e      	ldr	r3, [pc, #248]	@ (80067e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80066ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066f2:	f003 0304 	and.w	r3, r3, #4
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80066fa:	f7fe fcf7 	bl	80050ec <HAL_PWREx_GetVoltageRange>
 80066fe:	6178      	str	r0, [r7, #20]
 8006700:	e019      	b.n	8006736 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006702:	4b39      	ldr	r3, [pc, #228]	@ (80067e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006704:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006708:	4a37      	ldr	r2, [pc, #220]	@ (80067e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800670a:	f043 0304 	orr.w	r3, r3, #4
 800670e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006712:	4b35      	ldr	r3, [pc, #212]	@ (80067e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006714:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006718:	f003 0304 	and.w	r3, r3, #4
 800671c:	60fb      	str	r3, [r7, #12]
 800671e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006720:	f7fe fce4 	bl	80050ec <HAL_PWREx_GetVoltageRange>
 8006724:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006726:	4b30      	ldr	r3, [pc, #192]	@ (80067e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006728:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800672c:	4a2e      	ldr	r2, [pc, #184]	@ (80067e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800672e:	f023 0304 	bic.w	r3, r3, #4
 8006732:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800673c:	d003      	beq.n	8006746 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006744:	d109      	bne.n	800675a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800674c:	d202      	bcs.n	8006754 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800674e:	2301      	movs	r3, #1
 8006750:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006752:	e033      	b.n	80067bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8006754:	2300      	movs	r3, #0
 8006756:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006758:	e030      	b.n	80067bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006760:	d208      	bcs.n	8006774 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006768:	d102      	bne.n	8006770 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800676a:	2303      	movs	r3, #3
 800676c:	613b      	str	r3, [r7, #16]
 800676e:	e025      	b.n	80067bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e035      	b.n	80067e0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800677a:	d90f      	bls.n	800679c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d109      	bne.n	8006796 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006788:	d902      	bls.n	8006790 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800678a:	2300      	movs	r3, #0
 800678c:	613b      	str	r3, [r7, #16]
 800678e:	e015      	b.n	80067bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8006790:	2301      	movs	r3, #1
 8006792:	613b      	str	r3, [r7, #16]
 8006794:	e012      	b.n	80067bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8006796:	2300      	movs	r3, #0
 8006798:	613b      	str	r3, [r7, #16]
 800679a:	e00f      	b.n	80067bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067a2:	d109      	bne.n	80067b8 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067aa:	d102      	bne.n	80067b2 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80067ac:	2301      	movs	r3, #1
 80067ae:	613b      	str	r3, [r7, #16]
 80067b0:	e004      	b.n	80067bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80067b2:	2302      	movs	r3, #2
 80067b4:	613b      	str	r3, [r7, #16]
 80067b6:	e001      	b.n	80067bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80067b8:	2301      	movs	r3, #1
 80067ba:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80067bc:	4b0b      	ldr	r3, [pc, #44]	@ (80067ec <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f023 020f 	bic.w	r2, r3, #15
 80067c4:	4909      	ldr	r1, [pc, #36]	@ (80067ec <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80067cc:	4b07      	ldr	r3, [pc, #28]	@ (80067ec <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 030f 	and.w	r3, r3, #15
 80067d4:	693a      	ldr	r2, [r7, #16]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d001      	beq.n	80067de <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e000      	b.n	80067e0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3718      	adds	r7, #24
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	46020c00 	.word	0x46020c00
 80067ec:	40022000 	.word	0x40022000

080067f0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80067f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067f4:	b0b8      	sub	sp, #224	@ 0xe0
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80067fc:	2300      	movs	r3, #0
 80067fe:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006802:	2300      	movs	r3, #0
 8006804:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006808:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800680c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006810:	f002 0401 	and.w	r4, r2, #1
 8006814:	2500      	movs	r5, #0
 8006816:	ea54 0305 	orrs.w	r3, r4, r5
 800681a:	d00b      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800681c:	4bca      	ldr	r3, [pc, #808]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800681e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006822:	f023 0103 	bic.w	r1, r3, #3
 8006826:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800682a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800682c:	4ac6      	ldr	r2, [pc, #792]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800682e:	430b      	orrs	r3, r1
 8006830:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006834:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800683c:	f002 0802 	and.w	r8, r2, #2
 8006840:	f04f 0900 	mov.w	r9, #0
 8006844:	ea58 0309 	orrs.w	r3, r8, r9
 8006848:	d00b      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800684a:	4bbf      	ldr	r3, [pc, #764]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800684c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006850:	f023 010c 	bic.w	r1, r3, #12
 8006854:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800685a:	4abb      	ldr	r2, [pc, #748]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800685c:	430b      	orrs	r3, r1
 800685e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006862:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686a:	f002 0a04 	and.w	sl, r2, #4
 800686e:	f04f 0b00 	mov.w	fp, #0
 8006872:	ea5a 030b 	orrs.w	r3, sl, fp
 8006876:	d00b      	beq.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006878:	4bb3      	ldr	r3, [pc, #716]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800687a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800687e:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006882:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006888:	4aaf      	ldr	r2, [pc, #700]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800688a:	430b      	orrs	r3, r1
 800688c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006890:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006898:	f002 0308 	and.w	r3, r2, #8
 800689c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068a0:	2300      	movs	r3, #0
 80068a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80068a6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80068aa:	460b      	mov	r3, r1
 80068ac:	4313      	orrs	r3, r2
 80068ae:	d00b      	beq.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80068b0:	4ba5      	ldr	r3, [pc, #660]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80068b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80068ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80068be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068c0:	4aa1      	ldr	r2, [pc, #644]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80068c2:	430b      	orrs	r3, r1
 80068c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80068c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80068cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d0:	f002 0310 	and.w	r3, r2, #16
 80068d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068d8:	2300      	movs	r3, #0
 80068da:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80068de:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80068e2:	460b      	mov	r3, r1
 80068e4:	4313      	orrs	r3, r2
 80068e6:	d00b      	beq.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80068e8:	4b97      	ldr	r3, [pc, #604]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80068ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80068f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80068f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068f8:	4a93      	ldr	r2, [pc, #588]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80068fa:	430b      	orrs	r3, r1
 80068fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006900:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006908:	f002 0320 	and.w	r3, r2, #32
 800690c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006910:	2300      	movs	r3, #0
 8006912:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006916:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800691a:	460b      	mov	r3, r1
 800691c:	4313      	orrs	r3, r2
 800691e:	d00b      	beq.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006920:	4b89      	ldr	r3, [pc, #548]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006922:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006926:	f023 0107 	bic.w	r1, r3, #7
 800692a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800692e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006930:	4a85      	ldr	r2, [pc, #532]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006932:	430b      	orrs	r3, r1
 8006934:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006938:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800693c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006940:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006944:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006948:	2300      	movs	r3, #0
 800694a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800694e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006952:	460b      	mov	r3, r1
 8006954:	4313      	orrs	r3, r2
 8006956:	d00b      	beq.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006958:	4b7b      	ldr	r3, [pc, #492]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800695a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800695e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006962:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006966:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006968:	4a77      	ldr	r2, [pc, #476]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800696a:	430b      	orrs	r3, r1
 800696c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006970:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006978:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800697c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006980:	2300      	movs	r3, #0
 8006982:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006986:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800698a:	460b      	mov	r3, r1
 800698c:	4313      	orrs	r3, r2
 800698e:	d00b      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006990:	4b6d      	ldr	r3, [pc, #436]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006996:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800699a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800699e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069a0:	4a69      	ldr	r2, [pc, #420]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80069a2:	430b      	orrs	r3, r1
 80069a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80069a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80069ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b0:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80069b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80069b8:	2300      	movs	r3, #0
 80069ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069be:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80069c2:	460b      	mov	r3, r1
 80069c4:	4313      	orrs	r3, r2
 80069c6:	d00b      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80069c8:	4b5f      	ldr	r3, [pc, #380]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80069ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80069ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80069d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80069d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069d8:	4a5b      	ldr	r2, [pc, #364]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80069da:	430b      	orrs	r3, r1
 80069dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80069e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80069e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80069ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80069f0:	2300      	movs	r3, #0
 80069f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80069f6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80069fa:	460b      	mov	r3, r1
 80069fc:	4313      	orrs	r3, r2
 80069fe:	d00b      	beq.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006a00:	4b51      	ldr	r3, [pc, #324]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006a02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a06:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8006a0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a10:	4a4d      	ldr	r2, [pc, #308]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006a12:	430b      	orrs	r3, r1
 8006a14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006a18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a20:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006a24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a28:	2300      	movs	r3, #0
 8006a2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a2e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006a32:	460b      	mov	r3, r1
 8006a34:	4313      	orrs	r3, r2
 8006a36:	d00b      	beq.n	8006a50 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006a38:	4b43      	ldr	r3, [pc, #268]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006a3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a3e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006a42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a48:	4a3f      	ldr	r2, [pc, #252]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006a4a:	430b      	orrs	r3, r1
 8006a4c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006a50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a58:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006a5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a60:	2300      	movs	r3, #0
 8006a62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a66:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	d00b      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006a70:	4b35      	ldr	r3, [pc, #212]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a76:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006a7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a80:	4a31      	ldr	r2, [pc, #196]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006a82:	430b      	orrs	r3, r1
 8006a84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8006a88:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a90:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006a94:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a96:	2300      	movs	r3, #0
 8006a98:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006a9a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006a9e:	460b      	mov	r3, r1
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	d00c      	beq.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8006aa4:	4b28      	ldr	r3, [pc, #160]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006aa6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006aaa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006aae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ab6:	4a24      	ldr	r2, [pc, #144]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006ab8:	430b      	orrs	r3, r1
 8006aba:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006abe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006aca:	673b      	str	r3, [r7, #112]	@ 0x70
 8006acc:	2300      	movs	r3, #0
 8006ace:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ad0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	d04f      	beq.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8006ada:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ae2:	2b80      	cmp	r3, #128	@ 0x80
 8006ae4:	d02d      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8006ae6:	2b80      	cmp	r3, #128	@ 0x80
 8006ae8:	d827      	bhi.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006aea:	2b60      	cmp	r3, #96	@ 0x60
 8006aec:	d02e      	beq.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006aee:	2b60      	cmp	r3, #96	@ 0x60
 8006af0:	d823      	bhi.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006af2:	2b40      	cmp	r3, #64	@ 0x40
 8006af4:	d006      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8006af6:	2b40      	cmp	r3, #64	@ 0x40
 8006af8:	d81f      	bhi.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d009      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8006afe:	2b20      	cmp	r3, #32
 8006b00:	d011      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8006b02:	e01a      	b.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006b04:	4b10      	ldr	r3, [pc, #64]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b08:	4a0f      	ldr	r2, [pc, #60]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006b0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b0e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006b10:	e01d      	b.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b12:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b16:	3308      	adds	r3, #8
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f002 f9d1 	bl	8008ec0 <RCCEx_PLL2_Config>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006b24:	e013      	b.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006b26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b2a:	332c      	adds	r3, #44	@ 0x2c
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f002 fa5f 	bl	8008ff0 <RCCEx_PLL3_Config>
 8006b32:	4603      	mov	r3, r0
 8006b34:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006b38:	e009      	b.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006b40:	e005      	b.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 8006b42:	bf00      	nop
 8006b44:	e003      	b.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8006b46:	bf00      	nop
 8006b48:	46020c00 	.word	0x46020c00
        break;
 8006b4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b4e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d10d      	bne.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8006b56:	4bb6      	ldr	r3, [pc, #728]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006b58:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b5c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8006b60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b68:	4ab1      	ldr	r2, [pc, #708]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006b6a:	430b      	orrs	r3, r1
 8006b6c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006b70:	e003      	b.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b72:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006b76:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006b7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b82:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006b86:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b88:	2300      	movs	r3, #0
 8006b8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b8c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006b90:	460b      	mov	r3, r1
 8006b92:	4313      	orrs	r3, r2
 8006b94:	d053      	beq.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8006b96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ba2:	d033      	beq.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ba8:	d82c      	bhi.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8006baa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bae:	d02f      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006bb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bb4:	d826      	bhi.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8006bb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bba:	d008      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bc0:	d820      	bhi.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00a      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8006bc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bca:	d011      	beq.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8006bcc:	e01a      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006bce:	4b98      	ldr	r3, [pc, #608]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd2:	4a97      	ldr	r2, [pc, #604]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bd8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006bda:	e01a      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006bdc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006be0:	3308      	adds	r3, #8
 8006be2:	4618      	mov	r0, r3
 8006be4:	f002 f96c 	bl	8008ec0 <RCCEx_PLL2_Config>
 8006be8:	4603      	mov	r3, r0
 8006bea:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006bee:	e010      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006bf0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006bf4:	332c      	adds	r3, #44	@ 0x2c
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f002 f9fa 	bl	8008ff0 <RCCEx_PLL3_Config>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006c02:	e006      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006c0a:	e002      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8006c0c:	bf00      	nop
 8006c0e:	e000      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8006c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c12:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d10d      	bne.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8006c1a:	4b85      	ldr	r3, [pc, #532]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006c1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006c20:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006c24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006c28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c2c:	4a80      	ldr	r2, [pc, #512]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006c2e:	430b      	orrs	r3, r1
 8006c30:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006c34:	e003      	b.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c36:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006c3a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006c3e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c46:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006c4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c50:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006c54:	460b      	mov	r3, r1
 8006c56:	4313      	orrs	r3, r2
 8006c58:	d046      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006c5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006c5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006c62:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006c66:	d028      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006c68:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006c6c:	d821      	bhi.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8006c6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c72:	d022      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006c74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c78:	d81b      	bhi.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8006c7a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c7e:	d01c      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006c80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c84:	d815      	bhi.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8006c86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c8a:	d008      	beq.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8006c8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c90:	d80f      	bhi.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d011      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006c96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c9a:	d00e      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006c9c:	e009      	b.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ca2:	3308      	adds	r3, #8
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f002 f90b 	bl	8008ec0 <RCCEx_PLL2_Config>
 8006caa:	4603      	mov	r3, r0
 8006cac:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006cb0:	e004      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006cb8:	e000      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 8006cba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cbc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10d      	bne.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006cc4:	4b5a      	ldr	r3, [pc, #360]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006cc6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006cca:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006cce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006cd2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006cd6:	4a56      	ldr	r2, [pc, #344]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006cd8:	430b      	orrs	r3, r1
 8006cda:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006cde:	e003      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006ce4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8006ce8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006cf4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cfa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006cfe:	460b      	mov	r3, r1
 8006d00:	4313      	orrs	r3, r2
 8006d02:	d03f      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8006d04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d0c:	2b04      	cmp	r3, #4
 8006d0e:	d81e      	bhi.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8006d10:	a201      	add	r2, pc, #4	@ (adr r2, 8006d18 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8006d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d16:	bf00      	nop
 8006d18:	08006d57 	.word	0x08006d57
 8006d1c:	08006d2d 	.word	0x08006d2d
 8006d20:	08006d3b 	.word	0x08006d3b
 8006d24:	08006d57 	.word	0x08006d57
 8006d28:	08006d57 	.word	0x08006d57
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006d2c:	4b40      	ldr	r3, [pc, #256]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d30:	4a3f      	ldr	r2, [pc, #252]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d36:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006d38:	e00e      	b.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006d3a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006d3e:	332c      	adds	r3, #44	@ 0x2c
 8006d40:	4618      	mov	r0, r3
 8006d42:	f002 f955 	bl	8008ff0 <RCCEx_PLL3_Config>
 8006d46:	4603      	mov	r3, r0
 8006d48:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006d4c:	e004      	b.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006d54:	e000      	b.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8006d56:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006d58:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10d      	bne.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006d60:	4b33      	ldr	r3, [pc, #204]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006d62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d66:	f023 0107 	bic.w	r1, r3, #7
 8006d6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d72:	4a2f      	ldr	r2, [pc, #188]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006d74:	430b      	orrs	r3, r1
 8006d76:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006d7a:	e003      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d7c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006d80:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006d84:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d8c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006d90:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d92:	2300      	movs	r3, #0
 8006d94:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d96:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	d04d      	beq.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8006da0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006da4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006da8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dac:	d028      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x610>
 8006dae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006db2:	d821      	bhi.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006db4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006db8:	d024      	beq.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8006dba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006dbe:	d81b      	bhi.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006dc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dc4:	d00e      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8006dc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dca:	d815      	bhi.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d01b      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8006dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dd4:	d110      	bne.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006dd6:	4b16      	ldr	r3, [pc, #88]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dda:	4a15      	ldr	r2, [pc, #84]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006de0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006de2:	e012      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006de4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006de8:	332c      	adds	r3, #44	@ 0x2c
 8006dea:	4618      	mov	r0, r3
 8006dec:	f002 f900 	bl	8008ff0 <RCCEx_PLL3_Config>
 8006df0:	4603      	mov	r3, r0
 8006df2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006df6:	e008      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006dfe:	e004      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8006e00:	bf00      	nop
 8006e02:	e002      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8006e04:	bf00      	nop
 8006e06:	e000      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8006e08:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006e0a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d110      	bne.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8006e12:	4b07      	ldr	r3, [pc, #28]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006e14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e18:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006e1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006e20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e24:	4a02      	ldr	r2, [pc, #8]	@ (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006e26:	430b      	orrs	r3, r1
 8006e28:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006e2c:	e006      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006e2e:	bf00      	nop
 8006e30:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e34:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006e38:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e44:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006e48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e4e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006e52:	460b      	mov	r3, r1
 8006e54:	4313      	orrs	r3, r2
 8006e56:	f000 80b5 	beq.w	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e60:	4b9d      	ldr	r3, [pc, #628]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006e62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e66:	f003 0304 	and.w	r3, r3, #4
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d113      	bne.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e6e:	4b9a      	ldr	r3, [pc, #616]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006e70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e74:	4a98      	ldr	r2, [pc, #608]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006e76:	f043 0304 	orr.w	r3, r3, #4
 8006e7a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006e7e:	4b96      	ldr	r3, [pc, #600]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006e80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e84:	f003 0304 	and.w	r3, r3, #4
 8006e88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e8c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8006e90:	2301      	movs	r3, #1
 8006e92:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006e96:	4b91      	ldr	r3, [pc, #580]	@ (80070dc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e9a:	4a90      	ldr	r2, [pc, #576]	@ (80070dc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e9c:	f043 0301 	orr.w	r3, r3, #1
 8006ea0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ea2:	f7fb fdff 	bl	8002aa4 <HAL_GetTick>
 8006ea6:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006eaa:	e00b      	b.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eac:	f7fb fdfa 	bl	8002aa4 <HAL_GetTick>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d903      	bls.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006ec2:	e005      	b.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006ec4:	4b85      	ldr	r3, [pc, #532]	@ (80070dc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec8:	f003 0301 	and.w	r3, r3, #1
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0ed      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8006ed0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d165      	bne.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006ed8:	4b7f      	ldr	r3, [pc, #508]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006eda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ede:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ee2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006ee6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d023      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x746>
 8006eee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ef2:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8006ef6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d01b      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006efe:	4b76      	ldr	r3, [pc, #472]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006f00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f08:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f0c:	4b72      	ldr	r3, [pc, #456]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006f0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f12:	4a71      	ldr	r2, [pc, #452]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f18:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f1c:	4b6e      	ldr	r3, [pc, #440]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006f1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f22:	4a6d      	ldr	r2, [pc, #436]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006f24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f28:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006f2c:	4a6a      	ldr	r2, [pc, #424]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006f2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006f36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f3a:	f003 0301 	and.w	r3, r3, #1
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d019      	beq.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f42:	f7fb fdaf 	bl	8002aa4 <HAL_GetTick>
 8006f46:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f4a:	e00d      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f4c:	f7fb fdaa 	bl	8002aa4 <HAL_GetTick>
 8006f50:	4602      	mov	r2, r0
 8006f52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f56:	1ad2      	subs	r2, r2, r3
 8006f58:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d903      	bls.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8006f66:	e006      	b.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f68:	4b5b      	ldr	r3, [pc, #364]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006f6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f6e:	f003 0302 	and.w	r3, r3, #2
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d0ea      	beq.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8006f76:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10d      	bne.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006f7e:	4b56      	ldr	r3, [pc, #344]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006f80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f84:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006f88:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f8c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006f90:	4a51      	ldr	r2, [pc, #324]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006f92:	430b      	orrs	r3, r1
 8006f94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006f98:	e008      	b.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006f9a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006f9e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8006fa2:	e003      	b.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fa4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006fa8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006fac:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d107      	bne.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fb4:	4b48      	ldr	r3, [pc, #288]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fba:	4a47      	ldr	r2, [pc, #284]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006fbc:	f023 0304 	bic.w	r3, r3, #4
 8006fc0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006fc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fcc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006fd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fd6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006fda:	460b      	mov	r3, r1
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	d042      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006fe0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006fe4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006fe8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006fec:	d022      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8006fee:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006ff2:	d81b      	bhi.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8006ff4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ff8:	d011      	beq.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8006ffa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ffe:	d815      	bhi.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8007000:	2b00      	cmp	r3, #0
 8007002:	d019      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8007004:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007008:	d110      	bne.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800700a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800700e:	3308      	adds	r3, #8
 8007010:	4618      	mov	r0, r3
 8007012:	f001 ff55 	bl	8008ec0 <RCCEx_PLL2_Config>
 8007016:	4603      	mov	r3, r0
 8007018:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800701c:	e00d      	b.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800701e:	4b2e      	ldr	r3, [pc, #184]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007022:	4a2d      	ldr	r2, [pc, #180]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007024:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007028:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800702a:	e006      	b.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800702c:	2301      	movs	r3, #1
 800702e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007032:	e002      	b.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8007034:	bf00      	nop
 8007036:	e000      	b.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8007038:	bf00      	nop
    }
    if (ret == HAL_OK)
 800703a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800703e:	2b00      	cmp	r3, #0
 8007040:	d10d      	bne.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8007042:	4b25      	ldr	r3, [pc, #148]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007048:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800704c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007050:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007054:	4a20      	ldr	r2, [pc, #128]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007056:	430b      	orrs	r3, r1
 8007058:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800705c:	e003      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800705e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007062:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007066:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800706a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007072:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007074:	2300      	movs	r3, #0
 8007076:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007078:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800707c:	460b      	mov	r3, r1
 800707e:	4313      	orrs	r3, r2
 8007080:	d032      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007082:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007086:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800708a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800708e:	d00b      	beq.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8007090:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007094:	d804      	bhi.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8007096:	2b00      	cmp	r3, #0
 8007098:	d008      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800709a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800709e:	d007      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80070a6:	e004      	b.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 80070a8:	bf00      	nop
 80070aa:	e002      	b.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 80070ac:	bf00      	nop
 80070ae:	e000      	b.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 80070b0:	bf00      	nop
    }
    if (ret == HAL_OK)
 80070b2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d112      	bne.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80070ba:	4b07      	ldr	r3, [pc, #28]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80070bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80070c0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80070c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80070c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80070cc:	4a02      	ldr	r2, [pc, #8]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80070ce:	430b      	orrs	r3, r1
 80070d0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80070d4:	e008      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 80070d6:	bf00      	nop
 80070d8:	46020c00 	.word	0x46020c00
 80070dc:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070e0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80070e4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80070e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80070ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80070f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80070f6:	2300      	movs	r3, #0
 80070f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80070fa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80070fe:	460b      	mov	r3, r1
 8007100:	4313      	orrs	r3, r2
 8007102:	d019      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8007104:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007108:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800710c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007110:	d105      	bne.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007112:	4b88      	ldr	r3, [pc, #544]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007116:	4a87      	ldr	r2, [pc, #540]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800711c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800711e:	4b85      	ldr	r3, [pc, #532]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007120:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007124:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007128:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800712c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007130:	4a80      	ldr	r2, [pc, #512]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007132:	430b      	orrs	r3, r1
 8007134:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8007138:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800713c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007140:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007144:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007146:	2300      	movs	r3, #0
 8007148:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800714a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800714e:	460b      	mov	r3, r1
 8007150:	4313      	orrs	r3, r2
 8007152:	d00c      	beq.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8007154:	4b77      	ldr	r3, [pc, #476]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800715a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800715e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007162:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007166:	4973      	ldr	r1, [pc, #460]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007168:	4313      	orrs	r3, r2
 800716a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800716e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007176:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800717a:	623b      	str	r3, [r7, #32]
 800717c:	2300      	movs	r3, #0
 800717e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007180:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007184:	460b      	mov	r3, r1
 8007186:	4313      	orrs	r3, r2
 8007188:	d00c      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800718a:	4b6a      	ldr	r3, [pc, #424]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800718c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007190:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007194:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007198:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800719c:	4965      	ldr	r1, [pc, #404]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800719e:	4313      	orrs	r3, r2
 80071a0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80071a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80071a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ac:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80071b0:	61bb      	str	r3, [r7, #24]
 80071b2:	2300      	movs	r3, #0
 80071b4:	61fb      	str	r3, [r7, #28]
 80071b6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80071ba:	460b      	mov	r3, r1
 80071bc:	4313      	orrs	r3, r2
 80071be:	d00c      	beq.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80071c0:	4b5c      	ldr	r3, [pc, #368]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80071c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071c6:	f023 0218 	bic.w	r2, r3, #24
 80071ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80071ce:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80071d2:	4958      	ldr	r1, [pc, #352]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80071d4:	4313      	orrs	r3, r2
 80071d6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80071da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80071de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e2:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80071e6:	613b      	str	r3, [r7, #16]
 80071e8:	2300      	movs	r3, #0
 80071ea:	617b      	str	r3, [r7, #20]
 80071ec:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80071f0:	460b      	mov	r3, r1
 80071f2:	4313      	orrs	r3, r2
 80071f4:	d032      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80071f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80071fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80071fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007202:	d105      	bne.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007204:	4b4b      	ldr	r3, [pc, #300]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007208:	4a4a      	ldr	r2, [pc, #296]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800720a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800720e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8007210:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007214:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007218:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800721c:	d108      	bne.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800721e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007222:	3308      	adds	r3, #8
 8007224:	4618      	mov	r0, r3
 8007226:	f001 fe4b 	bl	8008ec0 <RCCEx_PLL2_Config>
 800722a:	4603      	mov	r3, r0
 800722c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8007230:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007234:	2b00      	cmp	r3, #0
 8007236:	d10d      	bne.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8007238:	4b3e      	ldr	r3, [pc, #248]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800723a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800723e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007242:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007246:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800724a:	493a      	ldr	r1, [pc, #232]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800724c:	4313      	orrs	r3, r2
 800724e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007252:	e003      	b.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007254:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007258:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800725c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007264:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8007268:	60bb      	str	r3, [r7, #8]
 800726a:	2300      	movs	r3, #0
 800726c:	60fb      	str	r3, [r7, #12]
 800726e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007272:	460b      	mov	r3, r1
 8007274:	4313      	orrs	r3, r2
 8007276:	d03a      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8007278:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800727c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007280:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007284:	d00e      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8007286:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800728a:	d815      	bhi.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 800728c:	2b00      	cmp	r3, #0
 800728e:	d017      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8007290:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007294:	d110      	bne.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007296:	4b27      	ldr	r3, [pc, #156]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800729a:	4a26      	ldr	r2, [pc, #152]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800729c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072a0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80072a2:	e00e      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80072a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80072a8:	3308      	adds	r3, #8
 80072aa:	4618      	mov	r0, r3
 80072ac:	f001 fe08 	bl	8008ec0 <RCCEx_PLL2_Config>
 80072b0:	4603      	mov	r3, r0
 80072b2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80072b6:	e004      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80072be:	e000      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 80072c0:	bf00      	nop
    }
    if (ret == HAL_OK)
 80072c2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10d      	bne.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80072ca:	4b1a      	ldr	r3, [pc, #104]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80072cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072d0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80072d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80072d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072dc:	4915      	ldr	r1, [pc, #84]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80072de:	4313      	orrs	r3, r2
 80072e0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80072e4:	e003      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072e6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80072ea:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80072ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80072f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f6:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80072fa:	603b      	str	r3, [r7, #0]
 80072fc:	2300      	movs	r3, #0
 80072fe:	607b      	str	r3, [r7, #4]
 8007300:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007304:	460b      	mov	r3, r1
 8007306:	4313      	orrs	r3, r2
 8007308:	d00c      	beq.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800730a:	4b0a      	ldr	r3, [pc, #40]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800730c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007310:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007314:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007318:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800731c:	4905      	ldr	r1, [pc, #20]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800731e:	4313      	orrs	r3, r2
 8007320:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8007324:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8007328:	4618      	mov	r0, r3
 800732a:	37e0      	adds	r7, #224	@ 0xe0
 800732c:	46bd      	mov	sp, r7
 800732e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007332:	bf00      	nop
 8007334:	46020c00 	.word	0x46020c00

08007338 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007338:	b480      	push	{r7}
 800733a:	b089      	sub	sp, #36	@ 0x24
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8007340:	4ba6      	ldr	r3, [pc, #664]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007342:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007348:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800734a:	4ba4      	ldr	r3, [pc, #656]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800734c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800734e:	f003 0303 	and.w	r3, r3, #3
 8007352:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8007354:	4ba1      	ldr	r3, [pc, #644]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007358:	0a1b      	lsrs	r3, r3, #8
 800735a:	f003 030f 	and.w	r3, r3, #15
 800735e:	3301      	adds	r3, #1
 8007360:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007362:	4b9e      	ldr	r3, [pc, #632]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007366:	091b      	lsrs	r3, r3, #4
 8007368:	f003 0301 	and.w	r3, r3, #1
 800736c:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800736e:	4b9b      	ldr	r3, [pc, #620]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007372:	08db      	lsrs	r3, r3, #3
 8007374:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	fb02 f303 	mul.w	r3, r2, r3
 800737e:	ee07 3a90 	vmov	s15, r3
 8007382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007386:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	2b03      	cmp	r3, #3
 800738e:	d062      	beq.n	8007456 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	2b03      	cmp	r3, #3
 8007394:	f200 8081 	bhi.w	800749a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	2b01      	cmp	r3, #1
 800739c:	d024      	beq.n	80073e8 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2b02      	cmp	r3, #2
 80073a2:	d17a      	bne.n	800749a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	ee07 3a90 	vmov	s15, r3
 80073aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073ae:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80075e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80073b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073b6:	4b89      	ldr	r3, [pc, #548]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073be:	ee07 3a90 	vmov	s15, r3
 80073c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80073c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80073ca:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80075e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80073ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80073d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80073d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073da:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80073de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80073e6:	e08f      	b.n	8007508 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80073e8:	4b7c      	ldr	r3, [pc, #496]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d005      	beq.n	8007400 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80073f4:	4b79      	ldr	r3, [pc, #484]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	0f1b      	lsrs	r3, r3, #28
 80073fa:	f003 030f 	and.w	r3, r3, #15
 80073fe:	e006      	b.n	800740e <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8007400:	4b76      	ldr	r3, [pc, #472]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007402:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007406:	041b      	lsls	r3, r3, #16
 8007408:	0f1b      	lsrs	r3, r3, #28
 800740a:	f003 030f 	and.w	r3, r3, #15
 800740e:	4a76      	ldr	r2, [pc, #472]	@ (80075e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8007410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007414:	ee07 3a90 	vmov	s15, r3
 8007418:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	ee07 3a90 	vmov	s15, r3
 8007422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007426:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800742a:	69bb      	ldr	r3, [r7, #24]
 800742c:	ee07 3a90 	vmov	s15, r3
 8007430:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007434:	ed97 6a02 	vldr	s12, [r7, #8]
 8007438:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80075e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800743c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007440:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007444:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007448:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800744c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007450:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007454:	e058      	b.n	8007508 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	ee07 3a90 	vmov	s15, r3
 800745c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007460:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80075e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8007464:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007468:	4b5c      	ldr	r3, [pc, #368]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800746a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800746c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007470:	ee07 3a90 	vmov	s15, r3
 8007474:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007478:	ed97 6a02 	vldr	s12, [r7, #8]
 800747c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80075e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007480:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007484:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007488:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800748c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007494:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007498:	e036      	b.n	8007508 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800749a:	4b50      	ldr	r3, [pc, #320]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d005      	beq.n	80074b2 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 80074a6:	4b4d      	ldr	r3, [pc, #308]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	0f1b      	lsrs	r3, r3, #28
 80074ac:	f003 030f 	and.w	r3, r3, #15
 80074b0:	e006      	b.n	80074c0 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 80074b2:	4b4a      	ldr	r3, [pc, #296]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80074b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80074b8:	041b      	lsls	r3, r3, #16
 80074ba:	0f1b      	lsrs	r3, r3, #28
 80074bc:	f003 030f 	and.w	r3, r3, #15
 80074c0:	4a49      	ldr	r2, [pc, #292]	@ (80075e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80074c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074c6:	ee07 3a90 	vmov	s15, r3
 80074ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	ee07 3a90 	vmov	s15, r3
 80074d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80074dc:	69bb      	ldr	r3, [r7, #24]
 80074de:	ee07 3a90 	vmov	s15, r3
 80074e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80074ea:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80075e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80074ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80074fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007502:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007506:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8007508:	4b34      	ldr	r3, [pc, #208]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800750a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800750c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007510:	2b00      	cmp	r3, #0
 8007512:	d017      	beq.n	8007544 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007514:	4b31      	ldr	r3, [pc, #196]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007518:	0a5b      	lsrs	r3, r3, #9
 800751a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800751e:	ee07 3a90 	vmov	s15, r3
 8007522:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8007526:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800752a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800752e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007532:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800753a:	ee17 2a90 	vmov	r2, s15
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	601a      	str	r2, [r3, #0]
 8007542:	e002      	b.n	800754a <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800754a:	4b24      	ldr	r3, [pc, #144]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800754c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800754e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d017      	beq.n	8007586 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007556:	4b21      	ldr	r3, [pc, #132]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800755a:	0c1b      	lsrs	r3, r3, #16
 800755c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007560:	ee07 3a90 	vmov	s15, r3
 8007564:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8007568:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800756c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007570:	edd7 6a07 	vldr	s13, [r7, #28]
 8007574:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007578:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800757c:	ee17 2a90 	vmov	r2, s15
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	605a      	str	r2, [r3, #4]
 8007584:	e002      	b.n	800758c <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800758c:	4b13      	ldr	r3, [pc, #76]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800758e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007590:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d017      	beq.n	80075c8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007598:	4b10      	ldr	r3, [pc, #64]	@ (80075dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800759a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800759c:	0e1b      	lsrs	r3, r3, #24
 800759e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075a2:	ee07 3a90 	vmov	s15, r3
 80075a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 80075aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80075ae:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80075b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80075b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075be:	ee17 2a90 	vmov	r2, s15
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80075c6:	e002      	b.n	80075ce <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	609a      	str	r2, [r3, #8]
}
 80075ce:	bf00      	nop
 80075d0:	3724      	adds	r7, #36	@ 0x24
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr
 80075da:	bf00      	nop
 80075dc:	46020c00 	.word	0x46020c00
 80075e0:	4b742400 	.word	0x4b742400
 80075e4:	46000000 	.word	0x46000000
 80075e8:	08011308 	.word	0x08011308

080075ec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b089      	sub	sp, #36	@ 0x24
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80075f4:	4ba6      	ldr	r3, [pc, #664]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80075f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075fc:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80075fe:	4ba4      	ldr	r3, [pc, #656]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007602:	f003 0303 	and.w	r3, r3, #3
 8007606:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8007608:	4ba1      	ldr	r3, [pc, #644]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800760a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800760c:	0a1b      	lsrs	r3, r3, #8
 800760e:	f003 030f 	and.w	r3, r3, #15
 8007612:	3301      	adds	r3, #1
 8007614:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8007616:	4b9e      	ldr	r3, [pc, #632]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800761a:	091b      	lsrs	r3, r3, #4
 800761c:	f003 0301 	and.w	r3, r3, #1
 8007620:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8007622:	4b9b      	ldr	r3, [pc, #620]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007626:	08db      	lsrs	r3, r3, #3
 8007628:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800762c:	68fa      	ldr	r2, [r7, #12]
 800762e:	fb02 f303 	mul.w	r3, r2, r3
 8007632:	ee07 3a90 	vmov	s15, r3
 8007636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800763a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	2b03      	cmp	r3, #3
 8007642:	d062      	beq.n	800770a <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	2b03      	cmp	r3, #3
 8007648:	f200 8081 	bhi.w	800774e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	2b01      	cmp	r3, #1
 8007650:	d024      	beq.n	800769c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	2b02      	cmp	r3, #2
 8007656:	d17a      	bne.n	800774e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	ee07 3a90 	vmov	s15, r3
 800765e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007662:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007894 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8007666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800766a:	4b89      	ldr	r3, [pc, #548]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800766c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800766e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007672:	ee07 3a90 	vmov	s15, r3
 8007676:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800767a:	ed97 6a02 	vldr	s12, [r7, #8]
 800767e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007682:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007686:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800768a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800768e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007696:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800769a:	e08f      	b.n	80077bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800769c:	4b7c      	ldr	r3, [pc, #496]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d005      	beq.n	80076b4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80076a8:	4b79      	ldr	r3, [pc, #484]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	0f1b      	lsrs	r3, r3, #28
 80076ae:	f003 030f 	and.w	r3, r3, #15
 80076b2:	e006      	b.n	80076c2 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 80076b4:	4b76      	ldr	r3, [pc, #472]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80076ba:	041b      	lsls	r3, r3, #16
 80076bc:	0f1b      	lsrs	r3, r3, #28
 80076be:	f003 030f 	and.w	r3, r3, #15
 80076c2:	4a76      	ldr	r2, [pc, #472]	@ (800789c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80076c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076c8:	ee07 3a90 	vmov	s15, r3
 80076cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	ee07 3a90 	vmov	s15, r3
 80076d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	ee07 3a90 	vmov	s15, r3
 80076e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076e8:	ed97 6a02 	vldr	s12, [r7, #8]
 80076ec:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80076f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8007700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007704:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007708:	e058      	b.n	80077bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	ee07 3a90 	vmov	s15, r3
 8007710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007714:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007894 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8007718:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800771c:	4b5c      	ldr	r3, [pc, #368]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800771e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007720:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007724:	ee07 3a90 	vmov	s15, r3
 8007728:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800772c:	ed97 6a02 	vldr	s12, [r7, #8]
 8007730:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007734:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007738:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800773c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007740:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007748:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800774c:	e036      	b.n	80077bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800774e:	4b50      	ldr	r3, [pc, #320]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007750:	689b      	ldr	r3, [r3, #8]
 8007752:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007756:	2b00      	cmp	r3, #0
 8007758:	d005      	beq.n	8007766 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800775a:	4b4d      	ldr	r3, [pc, #308]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	0f1b      	lsrs	r3, r3, #28
 8007760:	f003 030f 	and.w	r3, r3, #15
 8007764:	e006      	b.n	8007774 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8007766:	4b4a      	ldr	r3, [pc, #296]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007768:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800776c:	041b      	lsls	r3, r3, #16
 800776e:	0f1b      	lsrs	r3, r3, #28
 8007770:	f003 030f 	and.w	r3, r3, #15
 8007774:	4a49      	ldr	r2, [pc, #292]	@ (800789c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8007776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800777a:	ee07 3a90 	vmov	s15, r3
 800777e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	ee07 3a90 	vmov	s15, r3
 8007788:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800778c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007790:	69bb      	ldr	r3, [r7, #24]
 8007792:	ee07 3a90 	vmov	s15, r3
 8007796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800779a:	ed97 6a02 	vldr	s12, [r7, #8]
 800779e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80077a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80077b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80077ba:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80077bc:	4b34      	ldr	r3, [pc, #208]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80077be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d017      	beq.n	80077f8 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80077c8:	4b31      	ldr	r3, [pc, #196]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80077ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077cc:	0a5b      	lsrs	r3, r3, #9
 80077ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077d2:	ee07 3a90 	vmov	s15, r3
 80077d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80077da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077de:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80077e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80077e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077ee:	ee17 2a90 	vmov	r2, s15
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	601a      	str	r2, [r3, #0]
 80077f6:	e002      	b.n	80077fe <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2200      	movs	r2, #0
 80077fc:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80077fe:	4b24      	ldr	r3, [pc, #144]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007806:	2b00      	cmp	r3, #0
 8007808:	d017      	beq.n	800783a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800780a:	4b21      	ldr	r3, [pc, #132]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800780c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800780e:	0c1b      	lsrs	r3, r3, #16
 8007810:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007814:	ee07 3a90 	vmov	s15, r3
 8007818:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800781c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007820:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007824:	edd7 6a07 	vldr	s13, [r7, #28]
 8007828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800782c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007830:	ee17 2a90 	vmov	r2, s15
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	605a      	str	r2, [r3, #4]
 8007838:	e002      	b.n	8007840 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2200      	movs	r2, #0
 800783e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007840:	4b13      	ldr	r3, [pc, #76]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007844:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007848:	2b00      	cmp	r3, #0
 800784a:	d017      	beq.n	800787c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800784c:	4b10      	ldr	r3, [pc, #64]	@ (8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800784e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007850:	0e1b      	lsrs	r3, r3, #24
 8007852:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007856:	ee07 3a90 	vmov	s15, r3
 800785a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800785e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007862:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007866:	edd7 6a07 	vldr	s13, [r7, #28]
 800786a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800786e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007872:	ee17 2a90 	vmov	r2, s15
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800787a:	e002      	b.n	8007882 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	609a      	str	r2, [r3, #8]
}
 8007882:	bf00      	nop
 8007884:	3724      	adds	r7, #36	@ 0x24
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	46020c00 	.word	0x46020c00
 8007894:	4b742400 	.word	0x4b742400
 8007898:	46000000 	.word	0x46000000
 800789c:	08011308 	.word	0x08011308

080078a0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b089      	sub	sp, #36	@ 0x24
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80078a8:	4ba6      	ldr	r3, [pc, #664]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078b0:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80078b2:	4ba4      	ldr	r3, [pc, #656]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078b6:	f003 0303 	and.w	r3, r3, #3
 80078ba:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80078bc:	4ba1      	ldr	r3, [pc, #644]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c0:	0a1b      	lsrs	r3, r3, #8
 80078c2:	f003 030f 	and.w	r3, r3, #15
 80078c6:	3301      	adds	r3, #1
 80078c8:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80078ca:	4b9e      	ldr	r3, [pc, #632]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ce:	091b      	lsrs	r3, r3, #4
 80078d0:	f003 0301 	and.w	r3, r3, #1
 80078d4:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80078d6:	4b9b      	ldr	r3, [pc, #620]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078da:	08db      	lsrs	r3, r3, #3
 80078dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078e0:	68fa      	ldr	r2, [r7, #12]
 80078e2:	fb02 f303 	mul.w	r3, r2, r3
 80078e6:	ee07 3a90 	vmov	s15, r3
 80078ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ee:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	2b03      	cmp	r3, #3
 80078f6:	d062      	beq.n	80079be <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	2b03      	cmp	r3, #3
 80078fc:	f200 8081 	bhi.w	8007a02 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	2b01      	cmp	r3, #1
 8007904:	d024      	beq.n	8007950 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	2b02      	cmp	r3, #2
 800790a:	d17a      	bne.n	8007a02 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	ee07 3a90 	vmov	s15, r3
 8007912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007916:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800791a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800791e:	4b89      	ldr	r3, [pc, #548]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007926:	ee07 3a90 	vmov	s15, r3
 800792a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800792e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007932:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007b4c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007936:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800793a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800793e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007942:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800794a:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800794e:	e08f      	b.n	8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007950:	4b7c      	ldr	r3, [pc, #496]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007958:	2b00      	cmp	r3, #0
 800795a:	d005      	beq.n	8007968 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800795c:	4b79      	ldr	r3, [pc, #484]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	0f1b      	lsrs	r3, r3, #28
 8007962:	f003 030f 	and.w	r3, r3, #15
 8007966:	e006      	b.n	8007976 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8007968:	4b76      	ldr	r3, [pc, #472]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800796a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800796e:	041b      	lsls	r3, r3, #16
 8007970:	0f1b      	lsrs	r3, r3, #28
 8007972:	f003 030f 	and.w	r3, r3, #15
 8007976:	4a76      	ldr	r2, [pc, #472]	@ (8007b50 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800797c:	ee07 3a90 	vmov	s15, r3
 8007980:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	ee07 3a90 	vmov	s15, r3
 800798a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800798e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	ee07 3a90 	vmov	s15, r3
 8007998:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800799c:	ed97 6a02 	vldr	s12, [r7, #8]
 80079a0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007b4c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80079a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80079b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079b8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80079bc:	e058      	b.n	8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	ee07 3a90 	vmov	s15, r3
 80079c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079c8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80079cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079d0:	4b5c      	ldr	r3, [pc, #368]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80079d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079d8:	ee07 3a90 	vmov	s15, r3
 80079dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80079e0:	ed97 6a02 	vldr	s12, [r7, #8]
 80079e4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007b4c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80079e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80079ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80079f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80079f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079fc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a00:	e036      	b.n	8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007a02:	4b50      	ldr	r3, [pc, #320]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d005      	beq.n	8007a1a <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8007a0e:	4b4d      	ldr	r3, [pc, #308]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	0f1b      	lsrs	r3, r3, #28
 8007a14:	f003 030f 	and.w	r3, r3, #15
 8007a18:	e006      	b.n	8007a28 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8007a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007a20:	041b      	lsls	r3, r3, #16
 8007a22:	0f1b      	lsrs	r3, r3, #28
 8007a24:	f003 030f 	and.w	r3, r3, #15
 8007a28:	4a49      	ldr	r2, [pc, #292]	@ (8007b50 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a2e:	ee07 3a90 	vmov	s15, r3
 8007a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	ee07 3a90 	vmov	s15, r3
 8007a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a44:	69bb      	ldr	r3, [r7, #24]
 8007a46:	ee07 3a90 	vmov	s15, r3
 8007a4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007a52:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007b4c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007a56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a62:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a6a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a6e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007a70:	4b34      	ldr	r3, [pc, #208]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d017      	beq.n	8007aac <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007a7c:	4b31      	ldr	r3, [pc, #196]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a80:	0a5b      	lsrs	r3, r3, #9
 8007a82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a86:	ee07 3a90 	vmov	s15, r3
 8007a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8007a8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a92:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007a96:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007aa2:	ee17 2a90 	vmov	r2, s15
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	601a      	str	r2, [r3, #0]
 8007aaa:	e002      	b.n	8007ab2 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007ab2:	4b24      	ldr	r3, [pc, #144]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d017      	beq.n	8007aee <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007abe:	4b21      	ldr	r3, [pc, #132]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ac2:	0c1b      	lsrs	r3, r3, #16
 8007ac4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ac8:	ee07 3a90 	vmov	s15, r3
 8007acc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8007ad0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ad4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007ad8:	edd7 6a07 	vldr	s13, [r7, #28]
 8007adc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ae0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ae4:	ee17 2a90 	vmov	r2, s15
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	605a      	str	r2, [r3, #4]
 8007aec:	e002      	b.n	8007af4 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8007af4:	4b13      	ldr	r3, [pc, #76]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007af8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d017      	beq.n	8007b30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007b00:	4b10      	ldr	r3, [pc, #64]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b04:	0e1b      	lsrs	r3, r3, #24
 8007b06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b0a:	ee07 3a90 	vmov	s15, r3
 8007b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8007b12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b16:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007b1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b26:	ee17 2a90 	vmov	r2, s15
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007b2e:	e002      	b.n	8007b36 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	609a      	str	r2, [r3, #8]
}
 8007b36:	bf00      	nop
 8007b38:	3724      	adds	r7, #36	@ 0x24
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	46020c00 	.word	0x46020c00
 8007b48:	4b742400 	.word	0x4b742400
 8007b4c:	46000000 	.word	0x46000000
 8007b50:	08011308 	.word	0x08011308

08007b54 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b08e      	sub	sp, #56	@ 0x38
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007b5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b62:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8007b66:	430b      	orrs	r3, r1
 8007b68:	d145      	bne.n	8007bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007b6a:	4baa      	ldr	r3, [pc, #680]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007b6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b74:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007b76:	4ba7      	ldr	r3, [pc, #668]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007b78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b7c:	f003 0302 	and.w	r3, r3, #2
 8007b80:	2b02      	cmp	r3, #2
 8007b82:	d108      	bne.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b8a:	d104      	bne.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007b8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b90:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b92:	f001 b987 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007b96:	4b9f      	ldr	r3, [pc, #636]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007b98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ba0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ba4:	d114      	bne.n	8007bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8007ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bac:	d110      	bne.n	8007bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007bae:	4b99      	ldr	r3, [pc, #612]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007bb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bbc:	d103      	bne.n	8007bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8007bbe:	23fa      	movs	r3, #250	@ 0xfa
 8007bc0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007bc2:	f001 b96f 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8007bc6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007bca:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007bcc:	f001 b96a 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8007bd0:	4b90      	ldr	r3, [pc, #576]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bdc:	d107      	bne.n	8007bee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8007bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007be4:	d103      	bne.n	8007bee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8007be6:	4b8c      	ldr	r3, [pc, #560]	@ (8007e18 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8007be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bea:	f001 b95b 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bf2:	f001 b957 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007bf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bfa:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007bfe:	430b      	orrs	r3, r1
 8007c00:	d151      	bne.n	8007ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007c02:	4b84      	ldr	r3, [pc, #528]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007c04:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c08:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007c0c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c10:	2b80      	cmp	r3, #128	@ 0x80
 8007c12:	d035      	beq.n	8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8007c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c16:	2b80      	cmp	r3, #128	@ 0x80
 8007c18:	d841      	bhi.n	8007c9e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1c:	2b60      	cmp	r3, #96	@ 0x60
 8007c1e:	d02a      	beq.n	8007c76 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8007c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c22:	2b60      	cmp	r3, #96	@ 0x60
 8007c24:	d83b      	bhi.n	8007c9e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c28:	2b40      	cmp	r3, #64	@ 0x40
 8007c2a:	d009      	beq.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2e:	2b40      	cmp	r3, #64	@ 0x40
 8007c30:	d835      	bhi.n	8007c9e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d00c      	beq.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8007c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3a:	2b20      	cmp	r3, #32
 8007c3c:	d012      	beq.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007c3e:	e02e      	b.n	8007c9e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c44:	4618      	mov	r0, r3
 8007c46:	f7ff fb77 	bl	8007338 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c4e:	f001 b929 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c52:	f107 0318 	add.w	r3, r7, #24
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7ff fcc8 	bl	80075ec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c60:	f001 b920 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c64:	f107 030c 	add.w	r3, r7, #12
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7ff fe19 	bl	80078a0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c72:	f001 b917 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007c76:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007c7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c7c:	f001 b912 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c80:	4b64      	ldr	r3, [pc, #400]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c8c:	d103      	bne.n	8007c96 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8007c8e:	4b63      	ldr	r3, [pc, #396]	@ (8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8007c90:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007c92:	f001 b907 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007c96:	2300      	movs	r3, #0
 8007c98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c9a:	f001 b903 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ca2:	f001 b8ff 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8007ca6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007caa:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007cae:	430b      	orrs	r3, r1
 8007cb0:	d158      	bne.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007cb2:	4b58      	ldr	r3, [pc, #352]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007cb4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007cb8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007cbc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cc4:	d03b      	beq.n	8007d3e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8007cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ccc:	d846      	bhi.n	8007d5c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cd4:	d02e      	beq.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8007cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cdc:	d83e      	bhi.n	8007d5c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ce4:	d00b      	beq.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8007ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cec:	d836      	bhi.n	8007d5c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00d      	beq.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8007cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cfa:	d012      	beq.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8007cfc:	e02e      	b.n	8007d5c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007cfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d02:	4618      	mov	r0, r3
 8007d04:	f7ff fb18 	bl	8007338 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d0c:	f001 b8ca 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d10:	f107 0318 	add.w	r3, r7, #24
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7ff fc69 	bl	80075ec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d1e:	f001 b8c1 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d22:	f107 030c 	add.w	r3, r7, #12
 8007d26:	4618      	mov	r0, r3
 8007d28:	f7ff fdba 	bl	80078a0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d30:	f001 b8b8 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007d34:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007d38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d3a:	f001 b8b3 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d3e:	4b35      	ldr	r3, [pc, #212]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d4a:	d103      	bne.n	8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8007d4c:	4b33      	ldr	r3, [pc, #204]	@ (8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8007d4e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d50:	f001 b8a8 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007d54:	2300      	movs	r3, #0
 8007d56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d58:	f001 b8a4 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d60:	f001 b8a0 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8007d64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d68:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8007d6c:	430b      	orrs	r3, r1
 8007d6e:	d16e      	bne.n	8007e4e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007d70:	4b28      	ldr	r3, [pc, #160]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007d76:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007d7a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007d82:	d034      	beq.n	8007dee <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 8007d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d86:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007d8a:	d85c      	bhi.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 8007d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d92:	d00b      	beq.n	8007dac <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8007d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d9a:	d854      	bhi.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 8007d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d016      	beq.n	8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007da8:	d009      	beq.n	8007dbe <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8007daa:	e04c      	b.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007dac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7ff fac1 	bl	8007338 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dba:	f001 b873 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dbe:	f107 0318 	add.w	r3, r7, #24
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7ff fc12 	bl	80075ec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007dc8:	69fb      	ldr	r3, [r7, #28]
 8007dca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dcc:	f001 b86a 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007dd0:	4b10      	ldr	r3, [pc, #64]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007dd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ddc:	d103      	bne.n	8007de6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
 8007dde:	4b10      	ldr	r3, [pc, #64]	@ (8007e20 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007de0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007de2:	f001 b85f 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007de6:	2300      	movs	r3, #0
 8007de8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dea:	f001 b85b 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007dee:	4b09      	ldr	r3, [pc, #36]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f003 0320 	and.w	r3, r3, #32
 8007df6:	2b20      	cmp	r3, #32
 8007df8:	d121      	bne.n	8007e3e <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007dfa:	4b06      	ldr	r3, [pc, #24]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00e      	beq.n	8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 8007e06:	4b03      	ldr	r3, [pc, #12]	@ (8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	0e1b      	lsrs	r3, r3, #24
 8007e0c:	f003 030f 	and.w	r3, r3, #15
 8007e10:	e00f      	b.n	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8007e12:	bf00      	nop
 8007e14:	46020c00 	.word	0x46020c00
 8007e18:	0007a120 	.word	0x0007a120
 8007e1c:	00f42400 	.word	0x00f42400
 8007e20:	02dc6c00 	.word	0x02dc6c00
 8007e24:	4ba7      	ldr	r3, [pc, #668]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007e26:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e2a:	041b      	lsls	r3, r3, #16
 8007e2c:	0e1b      	lsrs	r3, r3, #24
 8007e2e:	f003 030f 	and.w	r3, r3, #15
 8007e32:	4aa5      	ldr	r2, [pc, #660]	@ (80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8007e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e38:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007e3a:	f001 b833 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e42:	f001 b82f 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8007e46:	2300      	movs	r3, #0
 8007e48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e4a:	f001 b82b 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007e4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e52:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8007e56:	430b      	orrs	r3, r1
 8007e58:	d17f      	bne.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007e5a:	4b9a      	ldr	r3, [pc, #616]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007e5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e64:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8007e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d165      	bne.n	8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007e6c:	4b95      	ldr	r3, [pc, #596]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e72:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007e76:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8007e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007e7e:	d034      	beq.n	8007eea <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8007e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e82:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007e86:	d853      	bhi.n	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e8e:	d00b      	beq.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8007e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e96:	d84b      	bhi.n	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d016      	beq.n	8007ecc <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8007e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ea4:	d009      	beq.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8007ea6:	e043      	b.n	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ea8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007eac:	4618      	mov	r0, r3
 8007eae:	f7ff fa43 	bl	8007338 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007eb6:	f000 bff5 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007eba:	f107 0318 	add.w	r3, r7, #24
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7ff fb94 	bl	80075ec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007ec4:	69fb      	ldr	r3, [r7, #28]
 8007ec6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007ec8:	f000 bfec 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007ecc:	4b7d      	ldr	r3, [pc, #500]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ed4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ed8:	d103      	bne.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
 8007eda:	4b7c      	ldr	r3, [pc, #496]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8007edc:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007ede:	f000 bfe1 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007ee6:	f000 bfdd 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007eea:	4b76      	ldr	r3, [pc, #472]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 0320 	and.w	r3, r3, #32
 8007ef2:	2b20      	cmp	r3, #32
 8007ef4:	d118      	bne.n	8007f28 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007ef6:	4b73      	ldr	r3, [pc, #460]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d005      	beq.n	8007f0e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8007f02:	4b70      	ldr	r3, [pc, #448]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	0e1b      	lsrs	r3, r3, #24
 8007f08:	f003 030f 	and.w	r3, r3, #15
 8007f0c:	e006      	b.n	8007f1c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 8007f0e:	4b6d      	ldr	r3, [pc, #436]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007f10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007f14:	041b      	lsls	r3, r3, #16
 8007f16:	0e1b      	lsrs	r3, r3, #24
 8007f18:	f003 030f 	and.w	r3, r3, #15
 8007f1c:	4a6a      	ldr	r2, [pc, #424]	@ (80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8007f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f22:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007f24:	f000 bfbe 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007f2c:	f000 bfba 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
 8007f30:	2300      	movs	r3, #0
 8007f32:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007f34:	f000 bfb6 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8007f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f3e:	d108      	bne.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f44:	4618      	mov	r0, r3
 8007f46:	f7ff f9f7 	bl	8007338 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8007f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f4e:	f000 bfa9 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
 8007f52:	2300      	movs	r3, #0
 8007f54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f56:	f000 bfa5 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8007f5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f5e:	1e51      	subs	r1, r2, #1
 8007f60:	430b      	orrs	r3, r1
 8007f62:	d136      	bne.n	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007f64:	4b57      	ldr	r3, [pc, #348]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f6a:	f003 0303 	and.w	r3, r3, #3
 8007f6e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d104      	bne.n	8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8007f76:	f7fe fb55 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 8007f7a:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f7c:	f000 bf92 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d104      	bne.n	8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007f86:	f7fe fa1d 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8007f8a:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f8c:	f000 bf8a 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007f90:	4b4c      	ldr	r3, [pc, #304]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f9c:	d106      	bne.n	8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8007f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa0:	2b02      	cmp	r3, #2
 8007fa2:	d103      	bne.n	8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
 8007fa4:	4b4a      	ldr	r3, [pc, #296]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8007fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fa8:	f000 bf7c 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007fac:	4b45      	ldr	r3, [pc, #276]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007fae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fb2:	f003 0302 	and.w	r3, r3, #2
 8007fb6:	2b02      	cmp	r3, #2
 8007fb8:	d107      	bne.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 8007fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fbc:	2b03      	cmp	r3, #3
 8007fbe:	d104      	bne.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
 8007fc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fc6:	f000 bf6d 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fce:	f000 bf69 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8007fd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fd6:	1e91      	subs	r1, r2, #2
 8007fd8:	430b      	orrs	r3, r1
 8007fda:	d136      	bne.n	800804a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007fdc:	4b39      	ldr	r3, [pc, #228]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007fe2:	f003 030c 	and.w	r3, r3, #12
 8007fe6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d104      	bne.n	8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007fee:	f7fe fb05 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 8007ff2:	6378      	str	r0, [r7, #52]	@ 0x34
 8007ff4:	f000 bf56 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8007ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ffa:	2b04      	cmp	r3, #4
 8007ffc:	d104      	bne.n	8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007ffe:	f7fe f9e1 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008002:	6378      	str	r0, [r7, #52]	@ 0x34
 8008004:	f000 bf4e 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008008:	4b2e      	ldr	r3, [pc, #184]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008010:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008014:	d106      	bne.n	8008024 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8008016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008018:	2b08      	cmp	r3, #8
 800801a:	d103      	bne.n	8008024 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
 800801c:	4b2c      	ldr	r3, [pc, #176]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800801e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008020:	f000 bf40 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008024:	4b27      	ldr	r3, [pc, #156]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8008026:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800802a:	f003 0302 	and.w	r3, r3, #2
 800802e:	2b02      	cmp	r3, #2
 8008030:	d107      	bne.n	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 8008032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008034:	2b0c      	cmp	r3, #12
 8008036:	d104      	bne.n	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
 8008038:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800803c:	637b      	str	r3, [r7, #52]	@ 0x34
 800803e:	f000 bf31 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8008042:	2300      	movs	r3, #0
 8008044:	637b      	str	r3, [r7, #52]	@ 0x34
 8008046:	f000 bf2d 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800804a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800804e:	1f11      	subs	r1, r2, #4
 8008050:	430b      	orrs	r3, r1
 8008052:	d13f      	bne.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008054:	4b1b      	ldr	r3, [pc, #108]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8008056:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800805a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800805e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8008060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008062:	2b00      	cmp	r3, #0
 8008064:	d104      	bne.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008066:	f7fe fac9 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 800806a:	6378      	str	r0, [r7, #52]	@ 0x34
 800806c:	f000 bf1a 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8008070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008072:	2b10      	cmp	r3, #16
 8008074:	d104      	bne.n	8008080 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008076:	f7fe f9a5 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 800807a:	6378      	str	r0, [r7, #52]	@ 0x34
 800807c:	f000 bf12 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8008080:	4b10      	ldr	r3, [pc, #64]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008088:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800808c:	d106      	bne.n	800809c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 800808e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008090:	2b20      	cmp	r3, #32
 8008092:	d103      	bne.n	800809c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
 8008094:	4b0e      	ldr	r3, [pc, #56]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8008096:	637b      	str	r3, [r7, #52]	@ 0x34
 8008098:	f000 bf04 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800809c:	4b09      	ldr	r3, [pc, #36]	@ (80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800809e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080a2:	f003 0302 	and.w	r3, r3, #2
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d107      	bne.n	80080ba <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 80080aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ac:	2b30      	cmp	r3, #48	@ 0x30
 80080ae:	d104      	bne.n	80080ba <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
 80080b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80080b6:	f000 bef5 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80080ba:	2300      	movs	r3, #0
 80080bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80080be:	f000 bef1 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80080c2:	bf00      	nop
 80080c4:	46020c00 	.word	0x46020c00
 80080c8:	08011308 	.word	0x08011308
 80080cc:	02dc6c00 	.word	0x02dc6c00
 80080d0:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80080d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080d8:	f1a2 0108 	sub.w	r1, r2, #8
 80080dc:	430b      	orrs	r3, r1
 80080de:	d136      	bne.n	800814e <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80080e0:	4ba4      	ldr	r3, [pc, #656]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80080e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80080e6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80080ea:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80080ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d104      	bne.n	80080fc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80080f2:	f7fe fa83 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 80080f6:	6378      	str	r0, [r7, #52]	@ 0x34
 80080f8:	f000 bed4 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80080fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fe:	2b40      	cmp	r3, #64	@ 0x40
 8008100:	d104      	bne.n	800810c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008102:	f7fe f95f 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008106:	6378      	str	r0, [r7, #52]	@ 0x34
 8008108:	f000 becc 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800810c:	4b99      	ldr	r3, [pc, #612]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008118:	d106      	bne.n	8008128 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 800811a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811c:	2b80      	cmp	r3, #128	@ 0x80
 800811e:	d103      	bne.n	8008128 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
 8008120:	4b95      	ldr	r3, [pc, #596]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8008122:	637b      	str	r3, [r7, #52]	@ 0x34
 8008124:	f000 bebe 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8008128:	4b92      	ldr	r3, [pc, #584]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800812a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800812e:	f003 0302 	and.w	r3, r3, #2
 8008132:	2b02      	cmp	r3, #2
 8008134:	d107      	bne.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 8008136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008138:	2bc0      	cmp	r3, #192	@ 0xc0
 800813a:	d104      	bne.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
 800813c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008140:	637b      	str	r3, [r7, #52]	@ 0x34
 8008142:	f000 beaf 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8008146:	2300      	movs	r3, #0
 8008148:	637b      	str	r3, [r7, #52]	@ 0x34
 800814a:	f000 beab 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800814e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008152:	f1a2 0110 	sub.w	r1, r2, #16
 8008156:	430b      	orrs	r3, r1
 8008158:	d139      	bne.n	80081ce <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800815a:	4b86      	ldr	r3, [pc, #536]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800815c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008160:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008164:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008168:	2b00      	cmp	r3, #0
 800816a:	d104      	bne.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800816c:	f7fe fa46 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 8008170:	6378      	str	r0, [r7, #52]	@ 0x34
 8008172:	f000 be97 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8008176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008178:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800817c:	d104      	bne.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800817e:	f7fe f921 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008182:	6378      	str	r0, [r7, #52]	@ 0x34
 8008184:	f000 be8e 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8008188:	4b7a      	ldr	r3, [pc, #488]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008190:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008194:	d107      	bne.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 8008196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008198:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800819c:	d103      	bne.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
 800819e:	4b76      	ldr	r3, [pc, #472]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80081a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081a2:	f000 be7f 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80081a6:	4b73      	ldr	r3, [pc, #460]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80081a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081ac:	f003 0302 	and.w	r3, r3, #2
 80081b0:	2b02      	cmp	r3, #2
 80081b2:	d108      	bne.n	80081c6 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 80081b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081ba:	d104      	bne.n	80081c6 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
 80081bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081c2:	f000 be6f 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80081c6:	2300      	movs	r3, #0
 80081c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80081ca:	f000 be6b 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80081ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081d2:	f1a2 0120 	sub.w	r1, r2, #32
 80081d6:	430b      	orrs	r3, r1
 80081d8:	d158      	bne.n	800828c <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80081da:	4b66      	ldr	r3, [pc, #408]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80081dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081e0:	f003 0307 	and.w	r3, r3, #7
 80081e4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80081e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d104      	bne.n	80081f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80081ec:	f7fe fa2e 	bl	800664c <HAL_RCC_GetPCLK3Freq>
 80081f0:	6378      	str	r0, [r7, #52]	@ 0x34
 80081f2:	f000 be57 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d104      	bne.n	8008206 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80081fc:	f7fe f8e2 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008200:	6378      	str	r0, [r7, #52]	@ 0x34
 8008202:	f000 be4f 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008206:	4b5b      	ldr	r3, [pc, #364]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800820e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008212:	d106      	bne.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 8008214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008216:	2b02      	cmp	r3, #2
 8008218:	d103      	bne.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
 800821a:	4b57      	ldr	r3, [pc, #348]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800821c:	637b      	str	r3, [r7, #52]	@ 0x34
 800821e:	f000 be41 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008222:	4b54      	ldr	r3, [pc, #336]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8008224:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008228:	f003 0302 	and.w	r3, r3, #2
 800822c:	2b02      	cmp	r3, #2
 800822e:	d107      	bne.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8008230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008232:	2b03      	cmp	r3, #3
 8008234:	d104      	bne.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
 8008236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800823a:	637b      	str	r3, [r7, #52]	@ 0x34
 800823c:	f000 be32 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8008240:	4b4c      	ldr	r3, [pc, #304]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f003 0320 	and.w	r3, r3, #32
 8008248:	2b20      	cmp	r3, #32
 800824a:	d11b      	bne.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 800824c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824e:	2b04      	cmp	r3, #4
 8008250:	d118      	bne.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008252:	4b48      	ldr	r3, [pc, #288]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800825a:	2b00      	cmp	r3, #0
 800825c:	d005      	beq.n	800826a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 800825e:	4b45      	ldr	r3, [pc, #276]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	0e1b      	lsrs	r3, r3, #24
 8008264:	f003 030f 	and.w	r3, r3, #15
 8008268:	e006      	b.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800826a:	4b42      	ldr	r3, [pc, #264]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800826c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008270:	041b      	lsls	r3, r3, #16
 8008272:	0e1b      	lsrs	r3, r3, #24
 8008274:	f003 030f 	and.w	r3, r3, #15
 8008278:	4a40      	ldr	r2, [pc, #256]	@ (800837c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800827a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800827e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008280:	f000 be10 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8008284:	2300      	movs	r3, #0
 8008286:	637b      	str	r3, [r7, #52]	@ 0x34
 8008288:	f000 be0c 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800828c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008290:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008294:	430b      	orrs	r3, r1
 8008296:	d173      	bne.n	8008380 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8008298:	4b36      	ldr	r3, [pc, #216]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800829a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800829e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80082a2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80082a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082aa:	d104      	bne.n	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80082ac:	f7fe f88a 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 80082b0:	6378      	str	r0, [r7, #52]	@ 0x34
 80082b2:	f000 bdf7 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80082b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082bc:	d108      	bne.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082be:	f107 0318 	add.w	r3, r7, #24
 80082c2:	4618      	mov	r0, r3
 80082c4:	f7ff f992 	bl	80075ec <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80082c8:	6a3b      	ldr	r3, [r7, #32]
 80082ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80082cc:	f000 bdea 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80082d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d104      	bne.n	80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80082d6:	f7fe f977 	bl	80065c8 <HAL_RCC_GetHCLKFreq>
 80082da:	6378      	str	r0, [r7, #52]	@ 0x34
 80082dc:	f000 bde2 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80082e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80082e6:	d122      	bne.n	800832e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80082e8:	4b22      	ldr	r3, [pc, #136]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 0320 	and.w	r3, r3, #32
 80082f0:	2b20      	cmp	r3, #32
 80082f2:	d118      	bne.n	8008326 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80082f4:	4b1f      	ldr	r3, [pc, #124]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d005      	beq.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8008300:	4b1c      	ldr	r3, [pc, #112]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	0e1b      	lsrs	r3, r3, #24
 8008306:	f003 030f 	and.w	r3, r3, #15
 800830a:	e006      	b.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 800830c:	4b19      	ldr	r3, [pc, #100]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800830e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008312:	041b      	lsls	r3, r3, #16
 8008314:	0e1b      	lsrs	r3, r3, #24
 8008316:	f003 030f 	and.w	r3, r3, #15
 800831a:	4a18      	ldr	r2, [pc, #96]	@ (800837c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800831c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008320:	637b      	str	r3, [r7, #52]	@ 0x34
 8008322:	f000 bdbf 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8008326:	2300      	movs	r3, #0
 8008328:	637b      	str	r3, [r7, #52]	@ 0x34
 800832a:	f000 bdbb 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800832e:	4b11      	ldr	r3, [pc, #68]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008336:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800833a:	d107      	bne.n	800834c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 800833c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008342:	d103      	bne.n	800834c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
 8008344:	4b0c      	ldr	r3, [pc, #48]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8008346:	637b      	str	r3, [r7, #52]	@ 0x34
 8008348:	f000 bdac 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800834c:	4b09      	ldr	r3, [pc, #36]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008358:	d107      	bne.n	800836a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800835a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008360:	d103      	bne.n	800836a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
 8008362:	4b05      	ldr	r3, [pc, #20]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8008364:	637b      	str	r3, [r7, #52]	@ 0x34
 8008366:	f000 bd9d 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800836a:	2300      	movs	r3, #0
 800836c:	637b      	str	r3, [r7, #52]	@ 0x34
 800836e:	f000 bd99 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8008372:	bf00      	nop
 8008374:	46020c00 	.word	0x46020c00
 8008378:	00f42400 	.word	0x00f42400
 800837c:	08011308 	.word	0x08011308
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8008380:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008384:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008388:	430b      	orrs	r3, r1
 800838a:	d158      	bne.n	800843e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800838c:	4bad      	ldr	r3, [pc, #692]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800838e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008392:	f003 0307 	and.w	r3, r3, #7
 8008396:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800839a:	2b04      	cmp	r3, #4
 800839c:	d84b      	bhi.n	8008436 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800839e:	a201      	add	r2, pc, #4	@ (adr r2, 80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80083a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a4:	080083dd 	.word	0x080083dd
 80083a8:	080083b9 	.word	0x080083b9
 80083ac:	080083cb 	.word	0x080083cb
 80083b0:	080083e7 	.word	0x080083e7
 80083b4:	080083f1 	.word	0x080083f1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083bc:	4618      	mov	r0, r3
 80083be:	f7fe ffbb 	bl	8007338 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80083c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083c6:	f000 bd6d 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083ca:	f107 030c 	add.w	r3, r7, #12
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7ff fa66 	bl	80078a0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083d8:	f000 bd64 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80083dc:	f7fe f8f4 	bl	80065c8 <HAL_RCC_GetHCLKFreq>
 80083e0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80083e2:	f000 bd5f 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80083e6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80083ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083ec:	f000 bd5a 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80083f0:	4b94      	ldr	r3, [pc, #592]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 0320 	and.w	r3, r3, #32
 80083f8:	2b20      	cmp	r3, #32
 80083fa:	d118      	bne.n	800842e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80083fc:	4b91      	ldr	r3, [pc, #580]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008404:	2b00      	cmp	r3, #0
 8008406:	d005      	beq.n	8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
 8008408:	4b8e      	ldr	r3, [pc, #568]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	0e1b      	lsrs	r3, r3, #24
 800840e:	f003 030f 	and.w	r3, r3, #15
 8008412:	e006      	b.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
 8008414:	4b8b      	ldr	r3, [pc, #556]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8008416:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800841a:	041b      	lsls	r3, r3, #16
 800841c:	0e1b      	lsrs	r3, r3, #24
 800841e:	f003 030f 	and.w	r3, r3, #15
 8008422:	4a89      	ldr	r2, [pc, #548]	@ (8008648 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8008424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008428:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800842a:	f000 bd3b 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800842e:	2300      	movs	r3, #0
 8008430:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008432:	f000 bd37 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8008436:	2300      	movs	r3, #0
 8008438:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800843a:	f000 bd33 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800843e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008442:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8008446:	430b      	orrs	r3, r1
 8008448:	d167      	bne.n	800851a <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800844a:	4b7e      	ldr	r3, [pc, #504]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800844c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008450:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008454:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008458:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800845c:	d036      	beq.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 800845e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008460:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008464:	d855      	bhi.n	8008512 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8008466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008468:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800846c:	d029      	beq.n	80084c2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800846e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008470:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008474:	d84d      	bhi.n	8008512 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8008476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008478:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800847c:	d013      	beq.n	80084a6 <HAL_RCCEx_GetPeriphCLKFreq+0x952>
 800847e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008480:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008484:	d845      	bhi.n	8008512 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8008486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008488:	2b00      	cmp	r3, #0
 800848a:	d015      	beq.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 800848c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008492:	d13e      	bne.n	8008512 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008494:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008498:	4618      	mov	r0, r3
 800849a:	f7fe ff4d 	bl	8007338 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800849e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084a2:	f000 bcff 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084a6:	f107 030c 	add.w	r3, r7, #12
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7ff f9f8 	bl	80078a0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084b4:	f000 bcf6 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80084b8:	f7fe f886 	bl	80065c8 <HAL_RCC_GetHCLKFreq>
 80084bc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80084be:	f000 bcf1 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80084c2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80084c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084c8:	f000 bcec 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80084cc:	4b5d      	ldr	r3, [pc, #372]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 0320 	and.w	r3, r3, #32
 80084d4:	2b20      	cmp	r3, #32
 80084d6:	d118      	bne.n	800850a <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80084d8:	4b5a      	ldr	r3, [pc, #360]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d005      	beq.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 80084e4:	4b57      	ldr	r3, [pc, #348]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	0e1b      	lsrs	r3, r3, #24
 80084ea:	f003 030f 	and.w	r3, r3, #15
 80084ee:	e006      	b.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 80084f0:	4b54      	ldr	r3, [pc, #336]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80084f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80084f6:	041b      	lsls	r3, r3, #16
 80084f8:	0e1b      	lsrs	r3, r3, #24
 80084fa:	f003 030f 	and.w	r3, r3, #15
 80084fe:	4a52      	ldr	r2, [pc, #328]	@ (8008648 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8008500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008504:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008506:	f000 bccd 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800850a:	2300      	movs	r3, #0
 800850c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800850e:	f000 bcc9 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8008512:	2300      	movs	r3, #0
 8008514:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008516:	f000 bcc5 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800851a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800851e:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8008522:	430b      	orrs	r3, r1
 8008524:	d14c      	bne.n	80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008526:	4b47      	ldr	r3, [pc, #284]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8008528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800852c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008530:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008534:	2b00      	cmp	r3, #0
 8008536:	d104      	bne.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008538:	f7fe f860 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 800853c:	6378      	str	r0, [r7, #52]	@ 0x34
 800853e:	f000 bcb1 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008544:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008548:	d104      	bne.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800854a:	f7fd ff3b 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 800854e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008550:	f000 bca8 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008554:	4b3b      	ldr	r3, [pc, #236]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800855c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008560:	d107      	bne.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8008562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008564:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008568:	d103      	bne.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
 800856a:	4b38      	ldr	r3, [pc, #224]	@ (800864c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800856c:	637b      	str	r3, [r7, #52]	@ 0x34
 800856e:	f000 bc99 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8008572:	4b34      	ldr	r3, [pc, #208]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f003 0320 	and.w	r3, r3, #32
 800857a:	2b20      	cmp	r3, #32
 800857c:	d11c      	bne.n	80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 800857e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008580:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008584:	d118      	bne.n	80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008586:	4b2f      	ldr	r3, [pc, #188]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800858e:	2b00      	cmp	r3, #0
 8008590:	d005      	beq.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8008592:	4b2c      	ldr	r3, [pc, #176]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	0e1b      	lsrs	r3, r3, #24
 8008598:	f003 030f 	and.w	r3, r3, #15
 800859c:	e006      	b.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
 800859e:	4b29      	ldr	r3, [pc, #164]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80085a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80085a4:	041b      	lsls	r3, r3, #16
 80085a6:	0e1b      	lsrs	r3, r3, #24
 80085a8:	f003 030f 	and.w	r3, r3, #15
 80085ac:	4a26      	ldr	r2, [pc, #152]	@ (8008648 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 80085ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80085b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80085b4:	f000 bc76 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 80085b8:	2300      	movs	r3, #0
 80085ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80085bc:	f000 bc72 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 80085c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085c4:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 80085c8:	430b      	orrs	r3, r1
 80085ca:	d152      	bne.n	8008672 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80085cc:	4b1d      	ldr	r3, [pc, #116]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80085ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085d2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80085d6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80085d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d104      	bne.n	80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80085de:	f7fe f80d 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 80085e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80085e4:	f000 bc5e 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80085e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085ee:	d104      	bne.n	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80085f0:	f7fd fee8 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 80085f4:	6378      	str	r0, [r7, #52]	@ 0x34
 80085f6:	f000 bc55 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80085fa:	4b12      	ldr	r3, [pc, #72]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008602:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008606:	d107      	bne.n	8008618 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
 8008608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800860e:	d103      	bne.n	8008618 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
 8008610:	4b0e      	ldr	r3, [pc, #56]	@ (800864c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008612:	637b      	str	r3, [r7, #52]	@ 0x34
 8008614:	f000 bc46 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8008618:	4b0a      	ldr	r3, [pc, #40]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 0320 	and.w	r3, r3, #32
 8008620:	2b20      	cmp	r3, #32
 8008622:	d122      	bne.n	800866a <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
 8008624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008626:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800862a:	d11e      	bne.n	800866a <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800862c:	4b05      	ldr	r3, [pc, #20]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008634:	2b00      	cmp	r3, #0
 8008636:	d00b      	beq.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
 8008638:	4b02      	ldr	r3, [pc, #8]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	0e1b      	lsrs	r3, r3, #24
 800863e:	f003 030f 	and.w	r3, r3, #15
 8008642:	e00c      	b.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 8008644:	46020c00 	.word	0x46020c00
 8008648:	08011308 	.word	0x08011308
 800864c:	00f42400 	.word	0x00f42400
 8008650:	4ba1      	ldr	r3, [pc, #644]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008652:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008656:	041b      	lsls	r3, r3, #16
 8008658:	0e1b      	lsrs	r3, r3, #24
 800865a:	f003 030f 	and.w	r3, r3, #15
 800865e:	4a9f      	ldr	r2, [pc, #636]	@ (80088dc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008664:	637b      	str	r3, [r7, #52]	@ 0x34
 8008666:	f000 bc1d 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800866a:	2300      	movs	r3, #0
 800866c:	637b      	str	r3, [r7, #52]	@ 0x34
 800866e:	f000 bc19 	b.w	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8008672:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008676:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800867a:	430b      	orrs	r3, r1
 800867c:	d151      	bne.n	8008722 <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800867e:	4b96      	ldr	r3, [pc, #600]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008680:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008684:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008688:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800868a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868c:	2bc0      	cmp	r3, #192	@ 0xc0
 800868e:	d024      	beq.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8008690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008692:	2bc0      	cmp	r3, #192	@ 0xc0
 8008694:	d842      	bhi.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8008696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008698:	2b80      	cmp	r3, #128	@ 0x80
 800869a:	d00d      	beq.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800869c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800869e:	2b80      	cmp	r3, #128	@ 0x80
 80086a0:	d83c      	bhi.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 80086a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d003      	beq.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 80086a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086aa:	2b40      	cmp	r3, #64	@ 0x40
 80086ac:	d011      	beq.n	80086d2 <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
 80086ae:	e035      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 80086b0:	f7fd ffcc 	bl	800664c <HAL_RCC_GetPCLK3Freq>
 80086b4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80086b6:	e3f5      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80086b8:	4b87      	ldr	r3, [pc, #540]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086c4:	d102      	bne.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
 80086c6:	4b86      	ldr	r3, [pc, #536]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80086c8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80086ca:	e3eb      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80086cc:	2300      	movs	r3, #0
 80086ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086d0:	e3e8      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 80086d2:	f7fd fe77 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 80086d6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80086d8:	e3e4      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80086da:	4b7f      	ldr	r3, [pc, #508]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 0320 	and.w	r3, r3, #32
 80086e2:	2b20      	cmp	r3, #32
 80086e4:	d117      	bne.n	8008716 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80086e6:	4b7c      	ldr	r3, [pc, #496]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d005      	beq.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
 80086f2:	4b79      	ldr	r3, [pc, #484]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	0e1b      	lsrs	r3, r3, #24
 80086f8:	f003 030f 	and.w	r3, r3, #15
 80086fc:	e006      	b.n	800870c <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 80086fe:	4b76      	ldr	r3, [pc, #472]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008700:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008704:	041b      	lsls	r3, r3, #16
 8008706:	0e1b      	lsrs	r3, r3, #24
 8008708:	f003 030f 	and.w	r3, r3, #15
 800870c:	4a73      	ldr	r2, [pc, #460]	@ (80088dc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800870e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008712:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008714:	e3c6      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008716:	2300      	movs	r3, #0
 8008718:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800871a:	e3c3      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
 800871c:	2300      	movs	r3, #0
 800871e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008720:	e3c0      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8008722:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008726:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 800872a:	430b      	orrs	r3, r1
 800872c:	d147      	bne.n	80087be <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800872e:	4b6a      	ldr	r3, [pc, #424]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008730:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008734:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008738:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800873a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873c:	2b00      	cmp	r3, #0
 800873e:	d103      	bne.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008740:	f7fd ff5c 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 8008744:	6378      	str	r0, [r7, #52]	@ 0x34
 8008746:	e3ad      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8008748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800874e:	d103      	bne.n	8008758 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008750:	f7fd fe38 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008754:	6378      	str	r0, [r7, #52]	@ 0x34
 8008756:	e3a5      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008758:	4b5f      	ldr	r3, [pc, #380]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008760:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008764:	d106      	bne.n	8008774 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 8008766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008768:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800876c:	d102      	bne.n	8008774 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
 800876e:	4b5c      	ldr	r3, [pc, #368]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8008770:	637b      	str	r3, [r7, #52]	@ 0x34
 8008772:	e397      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8008774:	4b58      	ldr	r3, [pc, #352]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0320 	and.w	r3, r3, #32
 800877c:	2b20      	cmp	r3, #32
 800877e:	d11b      	bne.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8008780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008782:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008786:	d117      	bne.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008788:	4b53      	ldr	r3, [pc, #332]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d005      	beq.n	80087a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8008794:	4b50      	ldr	r3, [pc, #320]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	0e1b      	lsrs	r3, r3, #24
 800879a:	f003 030f 	and.w	r3, r3, #15
 800879e:	e006      	b.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80087a0:	4b4d      	ldr	r3, [pc, #308]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80087a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80087a6:	041b      	lsls	r3, r3, #16
 80087a8:	0e1b      	lsrs	r3, r3, #24
 80087aa:	f003 030f 	and.w	r3, r3, #15
 80087ae:	4a4b      	ldr	r2, [pc, #300]	@ (80088dc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80087b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80087b6:	e375      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 80087b8:	2300      	movs	r3, #0
 80087ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80087bc:	e372      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 80087be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087c2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80087c6:	430b      	orrs	r3, r1
 80087c8:	d164      	bne.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 80087ca:	4b43      	ldr	r3, [pc, #268]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80087cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80087d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087d4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 80087d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d120      	bne.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80087dc:	4b3e      	ldr	r3, [pc, #248]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f003 0320 	and.w	r3, r3, #32
 80087e4:	2b20      	cmp	r3, #32
 80087e6:	d117      	bne.n	8008818 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80087e8:	4b3b      	ldr	r3, [pc, #236]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d005      	beq.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 80087f4:	4b38      	ldr	r3, [pc, #224]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80087f6:	689b      	ldr	r3, [r3, #8]
 80087f8:	0e1b      	lsrs	r3, r3, #24
 80087fa:	f003 030f 	and.w	r3, r3, #15
 80087fe:	e006      	b.n	800880e <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8008800:	4b35      	ldr	r3, [pc, #212]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008802:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008806:	041b      	lsls	r3, r3, #16
 8008808:	0e1b      	lsrs	r3, r3, #24
 800880a:	f003 030f 	and.w	r3, r3, #15
 800880e:	4a33      	ldr	r2, [pc, #204]	@ (80088dc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008814:	637b      	str	r3, [r7, #52]	@ 0x34
 8008816:	e345      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8008818:	2300      	movs	r3, #0
 800881a:	637b      	str	r3, [r7, #52]	@ 0x34
 800881c:	e342      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800881e:	4b2e      	ldr	r3, [pc, #184]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008824:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008828:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800882c:	d112      	bne.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 800882e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008830:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008834:	d10e      	bne.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008836:	4b28      	ldr	r3, [pc, #160]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008838:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800883c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008840:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008844:	d102      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 8008846:	23fa      	movs	r3, #250	@ 0xfa
 8008848:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800884a:	e32b      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 800884c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008850:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008852:	e327      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8008854:	4b20      	ldr	r3, [pc, #128]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800885c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008860:	d106      	bne.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8008862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008864:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008868:	d102      	bne.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 800886a:	4b1d      	ldr	r3, [pc, #116]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800886c:	637b      	str	r3, [r7, #52]	@ 0x34
 800886e:	e319      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8008870:	4b19      	ldr	r3, [pc, #100]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008872:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008876:	f003 0302 	and.w	r3, r3, #2
 800887a:	2b02      	cmp	r3, #2
 800887c:	d107      	bne.n	800888e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 800887e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008880:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008884:	d103      	bne.n	800888e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8008886:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800888a:	637b      	str	r3, [r7, #52]	@ 0x34
 800888c:	e30a      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800888e:	2300      	movs	r3, #0
 8008890:	637b      	str	r3, [r7, #52]	@ 0x34
 8008892:	e307      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8008894:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008898:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800889c:	430b      	orrs	r3, r1
 800889e:	d16b      	bne.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80088a0:	4b0d      	ldr	r3, [pc, #52]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80088a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088a6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80088aa:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80088ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d127      	bne.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80088b2:	4b09      	ldr	r3, [pc, #36]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f003 0320 	and.w	r3, r3, #32
 80088ba:	2b20      	cmp	r3, #32
 80088bc:	d11e      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80088be:	4b06      	ldr	r3, [pc, #24]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00c      	beq.n	80088e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 80088ca:	4b03      	ldr	r3, [pc, #12]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80088cc:	689b      	ldr	r3, [r3, #8]
 80088ce:	0e1b      	lsrs	r3, r3, #24
 80088d0:	f003 030f 	and.w	r3, r3, #15
 80088d4:	e00d      	b.n	80088f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 80088d6:	bf00      	nop
 80088d8:	46020c00 	.word	0x46020c00
 80088dc:	08011308 	.word	0x08011308
 80088e0:	00f42400 	.word	0x00f42400
 80088e4:	4b94      	ldr	r3, [pc, #592]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80088e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80088ea:	041b      	lsls	r3, r3, #16
 80088ec:	0e1b      	lsrs	r3, r3, #24
 80088ee:	f003 030f 	and.w	r3, r3, #15
 80088f2:	4a92      	ldr	r2, [pc, #584]	@ (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 80088f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80088fa:	e2d3      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 80088fc:	2300      	movs	r3, #0
 80088fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008900:	e2d0      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8008902:	4b8d      	ldr	r3, [pc, #564]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008904:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008908:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800890c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008910:	d112      	bne.n	8008938 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
 8008912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008914:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008918:	d10e      	bne.n	8008938 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800891a:	4b87      	ldr	r3, [pc, #540]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800891c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008920:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008924:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008928:	d102      	bne.n	8008930 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
 800892a:	23fa      	movs	r3, #250	@ 0xfa
 800892c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800892e:	e2b9      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8008930:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008934:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008936:	e2b5      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008938:	4b7f      	ldr	r3, [pc, #508]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008944:	d106      	bne.n	8008954 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
 8008946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008948:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800894c:	d102      	bne.n	8008954 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
 800894e:	4b7c      	ldr	r3, [pc, #496]	@ (8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008950:	637b      	str	r3, [r7, #52]	@ 0x34
 8008952:	e2a7      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008954:	4b78      	ldr	r3, [pc, #480]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008956:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800895a:	f003 0302 	and.w	r3, r3, #2
 800895e:	2b02      	cmp	r3, #2
 8008960:	d107      	bne.n	8008972 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 8008962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008964:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008968:	d103      	bne.n	8008972 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
 800896a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800896e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008970:	e298      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8008972:	2300      	movs	r3, #0
 8008974:	637b      	str	r3, [r7, #52]	@ 0x34
 8008976:	e295      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8008978:	e9d7 2300 	ldrd	r2, r3, [r7]
 800897c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008980:	430b      	orrs	r3, r1
 8008982:	d147      	bne.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008984:	4b6c      	ldr	r3, [pc, #432]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008986:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800898a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800898e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8008990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008992:	2b00      	cmp	r3, #0
 8008994:	d103      	bne.n	800899e <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008996:	f7fd fe31 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 800899a:	6378      	str	r0, [r7, #52]	@ 0x34
 800899c:	e282      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800899e:	4b66      	ldr	r3, [pc, #408]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80089a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089ac:	d112      	bne.n	80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089b4:	d10e      	bne.n	80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80089b6:	4b60      	ldr	r3, [pc, #384]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80089b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80089c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089c4:	d102      	bne.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
 80089c6:	23fa      	movs	r3, #250	@ 0xfa
 80089c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80089ca:	e26b      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80089cc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80089d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80089d2:	e267      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80089d4:	4b58      	ldr	r3, [pc, #352]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089e0:	d106      	bne.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 80089e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80089e8:	d102      	bne.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
 80089ea:	4b55      	ldr	r3, [pc, #340]	@ (8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80089ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80089ee:	e259      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80089f0:	4b51      	ldr	r3, [pc, #324]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80089f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089f6:	f003 0302 	and.w	r3, r3, #2
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	d107      	bne.n	8008a0e <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
 80089fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a00:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008a04:	d103      	bne.n	8008a0e <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
 8008a06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a0c:	e24a      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a12:	e247      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8008a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a18:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8008a1c:	430b      	orrs	r3, r1
 8008a1e:	d12d      	bne.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8008a20:	4b45      	ldr	r3, [pc, #276]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a26:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8008a2a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8008a2c:	4b42      	ldr	r3, [pc, #264]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a38:	d105      	bne.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 8008a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d102      	bne.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
 8008a40:	4b3f      	ldr	r3, [pc, #252]	@ (8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a44:	e22e      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8008a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a4c:	d107      	bne.n	8008a5e <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008a52:	4618      	mov	r0, r3
 8008a54:	f7fe fc70 	bl	8007338 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a5c:	e222      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8008a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a64:	d107      	bne.n	8008a76 <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a66:	f107 0318 	add.w	r3, r7, #24
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f7fe fdbe 	bl	80075ec <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a74:	e216      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8008a76:	2300      	movs	r3, #0
 8008a78:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a7a:	e213      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8008a7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a80:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8008a84:	430b      	orrs	r3, r1
 8008a86:	d15d      	bne.n	8008b44 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008a88:	4b2b      	ldr	r3, [pc, #172]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a8e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008a92:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a96:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008a9a:	d028      	beq.n	8008aee <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 8008a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008aa2:	d845      	bhi.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8008aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008aaa:	d013      	beq.n	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 8008aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008ab2:	d83d      	bhi.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8008ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d004      	beq.n	8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 8008aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ac0:	d004      	beq.n	8008acc <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
 8008ac2:	e035      	b.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8008ac4:	f7fd fdae 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 8008ac8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008aca:	e1eb      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008acc:	f7fd fc7a 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008ad0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008ad2:	e1e7      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ad4:	4b18      	ldr	r3, [pc, #96]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008adc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ae0:	d102      	bne.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
 8008ae2:	4b17      	ldr	r3, [pc, #92]	@ (8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008ae4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008ae6:	e1dd      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008aec:	e1da      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008aee:	4b12      	ldr	r3, [pc, #72]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f003 0320 	and.w	r3, r3, #32
 8008af6:	2b20      	cmp	r3, #32
 8008af8:	d117      	bne.n	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008afa:	4b0f      	ldr	r3, [pc, #60]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d005      	beq.n	8008b12 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8008b06:	4b0c      	ldr	r3, [pc, #48]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008b08:	689b      	ldr	r3, [r3, #8]
 8008b0a:	0e1b      	lsrs	r3, r3, #24
 8008b0c:	f003 030f 	and.w	r3, r3, #15
 8008b10:	e006      	b.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
 8008b12:	4b09      	ldr	r3, [pc, #36]	@ (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008b14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008b18:	041b      	lsls	r3, r3, #16
 8008b1a:	0e1b      	lsrs	r3, r3, #24
 8008b1c:	f003 030f 	and.w	r3, r3, #15
 8008b20:	4a06      	ldr	r2, [pc, #24]	@ (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8008b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b26:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008b28:	e1bc      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b2e:	e1b9      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8008b30:	2300      	movs	r3, #0
 8008b32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b34:	e1b6      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8008b36:	bf00      	nop
 8008b38:	46020c00 	.word	0x46020c00
 8008b3c:	08011308 	.word	0x08011308
 8008b40:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8008b44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b48:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8008b4c:	430b      	orrs	r3, r1
 8008b4e:	d156      	bne.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008b50:	4ba5      	ldr	r3, [pc, #660]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008b52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b56:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008b5a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b5e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008b62:	d028      	beq.n	8008bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
 8008b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008b6a:	d845      	bhi.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8008b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b72:	d013      	beq.n	8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
 8008b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b7a:	d83d      	bhi.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8008b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d004      	beq.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 8008b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b88:	d004      	beq.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 8008b8a:	e035      	b.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8008b8c:	f7fd fd36 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 8008b90:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008b92:	e187      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008b94:	f7fd fc16 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008b98:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008b9a:	e183      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b9c:	4b92      	ldr	r3, [pc, #584]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ba8:	d102      	bne.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
 8008baa:	4b90      	ldr	r3, [pc, #576]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8008bac:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008bae:	e179      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bb4:	e176      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008bb6:	4b8c      	ldr	r3, [pc, #560]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f003 0320 	and.w	r3, r3, #32
 8008bbe:	2b20      	cmp	r3, #32
 8008bc0:	d117      	bne.n	8008bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008bc2:	4b89      	ldr	r3, [pc, #548]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008bc4:	689b      	ldr	r3, [r3, #8]
 8008bc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d005      	beq.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
 8008bce:	4b86      	ldr	r3, [pc, #536]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	0e1b      	lsrs	r3, r3, #24
 8008bd4:	f003 030f 	and.w	r3, r3, #15
 8008bd8:	e006      	b.n	8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
 8008bda:	4b83      	ldr	r3, [pc, #524]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008bdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008be0:	041b      	lsls	r3, r3, #16
 8008be2:	0e1b      	lsrs	r3, r3, #24
 8008be4:	f003 030f 	and.w	r3, r3, #15
 8008be8:	4a81      	ldr	r2, [pc, #516]	@ (8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8008bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008bee:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008bf0:	e158      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bf6:	e155      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bfc:	e152      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8008bfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c02:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8008c06:	430b      	orrs	r3, r1
 8008c08:	d177      	bne.n	8008cfa <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008c0a:	4b77      	ldr	r3, [pc, #476]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008c0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c10:	f003 0318 	and.w	r3, r3, #24
 8008c14:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c18:	2b18      	cmp	r3, #24
 8008c1a:	d86b      	bhi.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 8008c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8008c24 <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
 8008c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c22:	bf00      	nop
 8008c24:	08008c89 	.word	0x08008c89
 8008c28:	08008cf5 	.word	0x08008cf5
 8008c2c:	08008cf5 	.word	0x08008cf5
 8008c30:	08008cf5 	.word	0x08008cf5
 8008c34:	08008cf5 	.word	0x08008cf5
 8008c38:	08008cf5 	.word	0x08008cf5
 8008c3c:	08008cf5 	.word	0x08008cf5
 8008c40:	08008cf5 	.word	0x08008cf5
 8008c44:	08008c91 	.word	0x08008c91
 8008c48:	08008cf5 	.word	0x08008cf5
 8008c4c:	08008cf5 	.word	0x08008cf5
 8008c50:	08008cf5 	.word	0x08008cf5
 8008c54:	08008cf5 	.word	0x08008cf5
 8008c58:	08008cf5 	.word	0x08008cf5
 8008c5c:	08008cf5 	.word	0x08008cf5
 8008c60:	08008cf5 	.word	0x08008cf5
 8008c64:	08008c99 	.word	0x08008c99
 8008c68:	08008cf5 	.word	0x08008cf5
 8008c6c:	08008cf5 	.word	0x08008cf5
 8008c70:	08008cf5 	.word	0x08008cf5
 8008c74:	08008cf5 	.word	0x08008cf5
 8008c78:	08008cf5 	.word	0x08008cf5
 8008c7c:	08008cf5 	.word	0x08008cf5
 8008c80:	08008cf5 	.word	0x08008cf5
 8008c84:	08008cb3 	.word	0x08008cb3
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8008c88:	f7fd fce0 	bl	800664c <HAL_RCC_GetPCLK3Freq>
 8008c8c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008c8e:	e109      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008c90:	f7fd fb98 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008c94:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008c96:	e105      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008c98:	4b53      	ldr	r3, [pc, #332]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ca4:	d102      	bne.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
 8008ca6:	4b51      	ldr	r3, [pc, #324]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8008ca8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008caa:	e0fb      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008cac:	2300      	movs	r3, #0
 8008cae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cb0:	e0f8      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008cb2:	4b4d      	ldr	r3, [pc, #308]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f003 0320 	and.w	r3, r3, #32
 8008cba:	2b20      	cmp	r3, #32
 8008cbc:	d117      	bne.n	8008cee <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008cbe:	4b4a      	ldr	r3, [pc, #296]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d005      	beq.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
 8008cca:	4b47      	ldr	r3, [pc, #284]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	0e1b      	lsrs	r3, r3, #24
 8008cd0:	f003 030f 	and.w	r3, r3, #15
 8008cd4:	e006      	b.n	8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 8008cd6:	4b44      	ldr	r3, [pc, #272]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008cd8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008cdc:	041b      	lsls	r3, r3, #16
 8008cde:	0e1b      	lsrs	r3, r3, #24
 8008ce0:	f003 030f 	and.w	r3, r3, #15
 8008ce4:	4a42      	ldr	r2, [pc, #264]	@ (8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8008ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cea:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008cec:	e0da      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cf2:	e0d7      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cf8:	e0d4      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8008cfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cfe:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8008d02:	430b      	orrs	r3, r1
 8008d04:	d155      	bne.n	8008db2 <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008d06:	4b38      	ldr	r3, [pc, #224]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008d08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008d0c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008d10:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d14:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d18:	d013      	beq.n	8008d42 <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
 8008d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d1c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d20:	d844      	bhi.n	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8008d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d28:	d013      	beq.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
 8008d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d30:	d83c      	bhi.n	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8008d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d014      	beq.n	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
 8008d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d3e:	d014      	beq.n	8008d6a <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
 8008d40:	e034      	b.n	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d42:	f107 0318 	add.w	r3, r7, #24
 8008d46:	4618      	mov	r0, r3
 8008d48:	f7fe fc50 	bl	80075ec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d50:	e0a8      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008d52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7fe faee 	bl	8007338 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8008d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d60:	e0a0      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008d62:	f7fd fb2f 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008d66:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008d68:	e09c      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f003 0320 	and.w	r3, r3, #32
 8008d72:	2b20      	cmp	r3, #32
 8008d74:	d117      	bne.n	8008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008d76:	4b1c      	ldr	r3, [pc, #112]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d005      	beq.n	8008d8e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8008d82:	4b19      	ldr	r3, [pc, #100]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	0e1b      	lsrs	r3, r3, #24
 8008d88:	f003 030f 	and.w	r3, r3, #15
 8008d8c:	e006      	b.n	8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 8008d8e:	4b16      	ldr	r3, [pc, #88]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008d90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008d94:	041b      	lsls	r3, r3, #16
 8008d96:	0e1b      	lsrs	r3, r3, #24
 8008d98:	f003 030f 	and.w	r3, r3, #15
 8008d9c:	4a14      	ldr	r2, [pc, #80]	@ (8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8008d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008da2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008da4:	e07e      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008da6:	2300      	movs	r3, #0
 8008da8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008daa:	e07b      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8008dac:	2300      	movs	r3, #0
 8008dae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008db0:	e078      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8008db2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008db6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8008dba:	430b      	orrs	r3, r1
 8008dbc:	d138      	bne.n	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8008dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008dc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008dc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008dc8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8008dca:	4b07      	ldr	r3, [pc, #28]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008dcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008dd0:	f003 0302 	and.w	r3, r3, #2
 8008dd4:	2b02      	cmp	r3, #2
 8008dd6:	d10d      	bne.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8008dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d10a      	bne.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
 8008dde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008de4:	e05e      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8008de6:	bf00      	nop
 8008de8:	46020c00 	.word	0x46020c00
 8008dec:	00f42400 	.word	0x00f42400
 8008df0:	08011308 	.word	0x08011308
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8008df4:	4b2e      	ldr	r3, [pc, #184]	@ (8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008df6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008dfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e02:	d112      	bne.n	8008e2a <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
 8008e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e0a:	d10e      	bne.n	8008e2a <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008e0c:	4b28      	ldr	r3, [pc, #160]	@ (8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008e0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e1a:	d102      	bne.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
 8008e1c:	23fa      	movs	r3, #250	@ 0xfa
 8008e1e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008e20:	e040      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8008e22:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008e26:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008e28:	e03c      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e2e:	e039      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8008e30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e34:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008e38:	430b      	orrs	r3, r1
 8008e3a:	d131      	bne.n	8008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008e3e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008e42:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008e46:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008e48:	4b19      	ldr	r3, [pc, #100]	@ (8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e54:	d105      	bne.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
 8008e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d102      	bne.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
 8008e5c:	4b15      	ldr	r3, [pc, #84]	@ (8008eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
 8008e5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e60:	e020      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8008e62:	4b13      	ldr	r3, [pc, #76]	@ (8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e6e:	d106      	bne.n	8008e7e <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 8008e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e76:	d102      	bne.n	8008e7e <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
 8008e78:	4b0f      	ldr	r3, [pc, #60]	@ (8008eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
 8008e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e7c:	e012      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8008e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e8a:	d106      	bne.n	8008e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 8008e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e92:	d102      	bne.n	8008e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
 8008e94:	4b09      	ldr	r3, [pc, #36]	@ (8008ebc <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8008e96:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e98:	e004      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e9e:	e001      	b.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8008ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3738      	adds	r7, #56	@ 0x38
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop
 8008eb0:	46020c00 	.word	0x46020c00
 8008eb4:	02dc6c00 	.word	0x02dc6c00
 8008eb8:	016e3600 	.word	0x016e3600
 8008ebc:	00f42400 	.word	0x00f42400

08008ec0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b084      	sub	sp, #16
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008ec8:	4b47      	ldr	r3, [pc, #284]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a46      	ldr	r2, [pc, #280]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008ece:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ed2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008ed4:	f7f9 fde6 	bl	8002aa4 <HAL_GetTick>
 8008ed8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008eda:	e008      	b.n	8008eee <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008edc:	f7f9 fde2 	bl	8002aa4 <HAL_GetTick>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	1ad3      	subs	r3, r2, r3
 8008ee6:	2b02      	cmp	r3, #2
 8008ee8:	d901      	bls.n	8008eee <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008eea:	2303      	movs	r3, #3
 8008eec:	e077      	b.n	8008fde <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008eee:	4b3e      	ldr	r3, [pc, #248]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1f0      	bne.n	8008edc <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008efa:	4b3b      	ldr	r3, [pc, #236]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008efe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008f02:	f023 0303 	bic.w	r3, r3, #3
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	6811      	ldr	r1, [r2, #0]
 8008f0a:	687a      	ldr	r2, [r7, #4]
 8008f0c:	6852      	ldr	r2, [r2, #4]
 8008f0e:	3a01      	subs	r2, #1
 8008f10:	0212      	lsls	r2, r2, #8
 8008f12:	430a      	orrs	r2, r1
 8008f14:	4934      	ldr	r1, [pc, #208]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f16:	4313      	orrs	r3, r2
 8008f18:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008f1a:	4b33      	ldr	r3, [pc, #204]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f1e:	4b33      	ldr	r3, [pc, #204]	@ (8008fec <RCCEx_PLL2_Config+0x12c>)
 8008f20:	4013      	ands	r3, r2
 8008f22:	687a      	ldr	r2, [r7, #4]
 8008f24:	6892      	ldr	r2, [r2, #8]
 8008f26:	3a01      	subs	r2, #1
 8008f28:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	68d2      	ldr	r2, [r2, #12]
 8008f30:	3a01      	subs	r2, #1
 8008f32:	0252      	lsls	r2, r2, #9
 8008f34:	b292      	uxth	r2, r2
 8008f36:	4311      	orrs	r1, r2
 8008f38:	687a      	ldr	r2, [r7, #4]
 8008f3a:	6912      	ldr	r2, [r2, #16]
 8008f3c:	3a01      	subs	r2, #1
 8008f3e:	0412      	lsls	r2, r2, #16
 8008f40:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008f44:	4311      	orrs	r1, r2
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	6952      	ldr	r2, [r2, #20]
 8008f4a:	3a01      	subs	r2, #1
 8008f4c:	0612      	lsls	r2, r2, #24
 8008f4e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008f52:	430a      	orrs	r2, r1
 8008f54:	4924      	ldr	r1, [pc, #144]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f56:	4313      	orrs	r3, r2
 8008f58:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008f5a:	4b23      	ldr	r3, [pc, #140]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5e:	f023 020c 	bic.w	r2, r3, #12
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	699b      	ldr	r3, [r3, #24]
 8008f66:	4920      	ldr	r1, [pc, #128]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6a1b      	ldr	r3, [r3, #32]
 8008f74:	491c      	ldr	r1, [pc, #112]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f76:	4313      	orrs	r3, r2
 8008f78:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f7e:	4a1a      	ldr	r2, [pc, #104]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f80:	f023 0310 	bic.w	r3, r3, #16
 8008f84:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008f86:	4b18      	ldr	r3, [pc, #96]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f8e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	69d2      	ldr	r2, [r2, #28]
 8008f96:	00d2      	lsls	r2, r2, #3
 8008f98:	4913      	ldr	r1, [pc, #76]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008f9e:	4b12      	ldr	r3, [pc, #72]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa2:	4a11      	ldr	r2, [pc, #68]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008fa4:	f043 0310 	orr.w	r3, r3, #16
 8008fa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008faa:	4b0f      	ldr	r3, [pc, #60]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	4a0e      	ldr	r2, [pc, #56]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008fb0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008fb4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008fb6:	f7f9 fd75 	bl	8002aa4 <HAL_GetTick>
 8008fba:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008fbc:	e008      	b.n	8008fd0 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008fbe:	f7f9 fd71 	bl	8002aa4 <HAL_GetTick>
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	1ad3      	subs	r3, r2, r3
 8008fc8:	2b02      	cmp	r3, #2
 8008fca:	d901      	bls.n	8008fd0 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008fcc:	2303      	movs	r3, #3
 8008fce:	e006      	b.n	8008fde <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008fd0:	4b05      	ldr	r3, [pc, #20]	@ (8008fe8 <RCCEx_PLL2_Config+0x128>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d0f0      	beq.n	8008fbe <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008fdc:	2300      	movs	r3, #0

}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3710      	adds	r7, #16
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	46020c00 	.word	0x46020c00
 8008fec:	80800000 	.word	0x80800000

08008ff0 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008ff8:	4b47      	ldr	r3, [pc, #284]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4a46      	ldr	r2, [pc, #280]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 8008ffe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009002:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009004:	f7f9 fd4e 	bl	8002aa4 <HAL_GetTick>
 8009008:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800900a:	e008      	b.n	800901e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800900c:	f7f9 fd4a 	bl	8002aa4 <HAL_GetTick>
 8009010:	4602      	mov	r2, r0
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	1ad3      	subs	r3, r2, r3
 8009016:	2b02      	cmp	r3, #2
 8009018:	d901      	bls.n	800901e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800901a:	2303      	movs	r3, #3
 800901c:	e077      	b.n	800910e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800901e:	4b3e      	ldr	r3, [pc, #248]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1f0      	bne.n	800900c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800902a:	4b3b      	ldr	r3, [pc, #236]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 800902c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800902e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009032:	f023 0303 	bic.w	r3, r3, #3
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	6811      	ldr	r1, [r2, #0]
 800903a:	687a      	ldr	r2, [r7, #4]
 800903c:	6852      	ldr	r2, [r2, #4]
 800903e:	3a01      	subs	r2, #1
 8009040:	0212      	lsls	r2, r2, #8
 8009042:	430a      	orrs	r2, r1
 8009044:	4934      	ldr	r1, [pc, #208]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 8009046:	4313      	orrs	r3, r2
 8009048:	630b      	str	r3, [r1, #48]	@ 0x30
 800904a:	4b33      	ldr	r3, [pc, #204]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 800904c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800904e:	4b33      	ldr	r3, [pc, #204]	@ (800911c <RCCEx_PLL3_Config+0x12c>)
 8009050:	4013      	ands	r3, r2
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	6892      	ldr	r2, [r2, #8]
 8009056:	3a01      	subs	r2, #1
 8009058:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	68d2      	ldr	r2, [r2, #12]
 8009060:	3a01      	subs	r2, #1
 8009062:	0252      	lsls	r2, r2, #9
 8009064:	b292      	uxth	r2, r2
 8009066:	4311      	orrs	r1, r2
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	6912      	ldr	r2, [r2, #16]
 800906c:	3a01      	subs	r2, #1
 800906e:	0412      	lsls	r2, r2, #16
 8009070:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009074:	4311      	orrs	r1, r2
 8009076:	687a      	ldr	r2, [r7, #4]
 8009078:	6952      	ldr	r2, [r2, #20]
 800907a:	3a01      	subs	r2, #1
 800907c:	0612      	lsls	r2, r2, #24
 800907e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009082:	430a      	orrs	r2, r1
 8009084:	4924      	ldr	r1, [pc, #144]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 8009086:	4313      	orrs	r3, r2
 8009088:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800908a:	4b23      	ldr	r3, [pc, #140]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 800908c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800908e:	f023 020c 	bic.w	r2, r3, #12
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	699b      	ldr	r3, [r3, #24]
 8009096:	4920      	ldr	r1, [pc, #128]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 8009098:	4313      	orrs	r3, r2
 800909a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800909c:	4b1e      	ldr	r3, [pc, #120]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 800909e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6a1b      	ldr	r3, [r3, #32]
 80090a4:	491c      	ldr	r1, [pc, #112]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 80090a6:	4313      	orrs	r3, r2
 80090a8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80090aa:	4b1b      	ldr	r3, [pc, #108]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 80090ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ae:	4a1a      	ldr	r2, [pc, #104]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 80090b0:	f023 0310 	bic.w	r3, r3, #16
 80090b4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80090b6:	4b18      	ldr	r3, [pc, #96]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 80090b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80090be:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80090c2:	687a      	ldr	r2, [r7, #4]
 80090c4:	69d2      	ldr	r2, [r2, #28]
 80090c6:	00d2      	lsls	r2, r2, #3
 80090c8:	4913      	ldr	r1, [pc, #76]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 80090ca:	4313      	orrs	r3, r2
 80090cc:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80090ce:	4b12      	ldr	r3, [pc, #72]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 80090d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090d2:	4a11      	ldr	r2, [pc, #68]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 80090d4:	f043 0310 	orr.w	r3, r3, #16
 80090d8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80090da:	4b0f      	ldr	r3, [pc, #60]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a0e      	ldr	r2, [pc, #56]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 80090e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090e4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80090e6:	f7f9 fcdd 	bl	8002aa4 <HAL_GetTick>
 80090ea:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80090ec:	e008      	b.n	8009100 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80090ee:	f7f9 fcd9 	bl	8002aa4 <HAL_GetTick>
 80090f2:	4602      	mov	r2, r0
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	1ad3      	subs	r3, r2, r3
 80090f8:	2b02      	cmp	r3, #2
 80090fa:	d901      	bls.n	8009100 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80090fc:	2303      	movs	r3, #3
 80090fe:	e006      	b.n	800910e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009100:	4b05      	ldr	r3, [pc, #20]	@ (8009118 <RCCEx_PLL3_Config+0x128>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009108:	2b00      	cmp	r3, #0
 800910a:	d0f0      	beq.n	80090ee <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800910c:	2300      	movs	r3, #0
}
 800910e:	4618      	mov	r0, r3
 8009110:	3710      	adds	r7, #16
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
 8009116:	bf00      	nop
 8009118:	46020c00 	.word	0x46020c00
 800911c:	80800000 	.word	0x80800000

08009120 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b086      	sub	sp, #24
 8009124:	af00      	add	r7, sp, #0
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	60b9      	str	r1, [r7, #8]
 800912a:	607a      	str	r2, [r7, #4]
 800912c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	2b02      	cmp	r3, #2
 8009132:	d904      	bls.n	800913e <HAL_SAI_InitProtocol+0x1e>
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	3b03      	subs	r3, #3
 8009138:	2b01      	cmp	r3, #1
 800913a:	d812      	bhi.n	8009162 <HAL_SAI_InitProtocol+0x42>
 800913c:	e008      	b.n	8009150 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	68b9      	ldr	r1, [r7, #8]
 8009144:	68f8      	ldr	r0, [r7, #12]
 8009146:	f000 fd33 	bl	8009bb0 <SAI_InitI2S>
 800914a:	4603      	mov	r3, r0
 800914c:	75fb      	strb	r3, [r7, #23]
      break;
 800914e:	e00b      	b.n	8009168 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	68b9      	ldr	r1, [r7, #8]
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f000 fddc 	bl	8009d14 <SAI_InitPCM>
 800915c:	4603      	mov	r3, r0
 800915e:	75fb      	strb	r3, [r7, #23]
      break;
 8009160:	e002      	b.n	8009168 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	75fb      	strb	r3, [r7, #23]
      break;
 8009166:	bf00      	nop
  }

  if (status == HAL_OK)
 8009168:	7dfb      	ldrb	r3, [r7, #23]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d104      	bne.n	8009178 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f000 f808 	bl	8009184 <HAL_SAI_Init>
 8009174:	4603      	mov	r3, r0
 8009176:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009178:	7dfb      	ldrb	r3, [r7, #23]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3718      	adds	r7, #24
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
	...

08009184 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b08a      	sub	sp, #40	@ 0x28
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d101      	bne.n	8009196 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	e1ce      	b.n	8009534 <HAL_SAI_Init+0x3b0>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800919c:	2b01      	cmp	r3, #1
 800919e:	d10e      	bne.n	80091be <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a83      	ldr	r2, [pc, #524]	@ (80093b4 <HAL_SAI_Init+0x230>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d107      	bne.n	80091ba <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d103      	bne.n	80091ba <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d001      	beq.n	80091be <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	e1ba      	b.n	8009534 <HAL_SAI_Init+0x3b0>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80091c4:	b2db      	uxtb	r3, r3
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d106      	bne.n	80091d8 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f7f8 fdda 	bl	8001d8c <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 fe55 	bl	8009e88 <SAI_Disable>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d001      	beq.n	80091e8 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 80091e4:	2301      	movs	r3, #1
 80091e6:	e1a5      	b.n	8009534 <HAL_SAI_Init+0x3b0>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2202      	movs	r2, #2
 80091ec:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

#if defined(SAI2)
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	68db      	ldr	r3, [r3, #12]
 80091f4:	2b02      	cmp	r3, #2
 80091f6:	d00c      	beq.n	8009212 <HAL_SAI_Init+0x8e>
 80091f8:	2b02      	cmp	r3, #2
 80091fa:	d80d      	bhi.n	8009218 <HAL_SAI_Init+0x94>
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d002      	beq.n	8009206 <HAL_SAI_Init+0x82>
 8009200:	2b01      	cmp	r3, #1
 8009202:	d003      	beq.n	800920c <HAL_SAI_Init+0x88>
 8009204:	e008      	b.n	8009218 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8009206:	2300      	movs	r3, #0
 8009208:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800920a:	e008      	b.n	800921e <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800920c:	2310      	movs	r3, #16
 800920e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009210:	e005      	b.n	800921e <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009212:	2320      	movs	r3, #32
 8009214:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009216:	e002      	b.n	800921e <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8009218:	2300      	movs	r3, #0
 800921a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800921c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	689b      	ldr	r3, [r3, #8]
 8009222:	2b03      	cmp	r3, #3
 8009224:	d81d      	bhi.n	8009262 <HAL_SAI_Init+0xde>
 8009226:	a201      	add	r2, pc, #4	@ (adr r2, 800922c <HAL_SAI_Init+0xa8>)
 8009228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800922c:	0800923d 	.word	0x0800923d
 8009230:	08009243 	.word	0x08009243
 8009234:	0800924b 	.word	0x0800924b
 8009238:	08009253 	.word	0x08009253
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800923c:	2300      	movs	r3, #0
 800923e:	61fb      	str	r3, [r7, #28]
      break;
 8009240:	e012      	b.n	8009268 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009242:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009246:	61fb      	str	r3, [r7, #28]
      break;
 8009248:	e00e      	b.n	8009268 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800924a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800924e:	61fb      	str	r3, [r7, #28]
      break;
 8009250:	e00a      	b.n	8009268 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009252:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009256:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8009258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800925a:	f043 0301 	orr.w	r3, r3, #1
 800925e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009260:	e002      	b.n	8009268 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8009262:	2300      	movs	r3, #0
 8009264:	61fb      	str	r3, [r7, #28]
      break;
 8009266:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a51      	ldr	r2, [pc, #324]	@ (80093b4 <HAL_SAI_Init+0x230>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d004      	beq.n	800927c <HAL_SAI_Init+0xf8>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a50      	ldr	r2, [pc, #320]	@ (80093b8 <HAL_SAI_Init+0x234>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d103      	bne.n	8009284 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 800927c:	4a4f      	ldr	r2, [pc, #316]	@ (80093bc <HAL_SAI_Init+0x238>)
 800927e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009280:	6013      	str	r3, [r2, #0]
 8009282:	e002      	b.n	800928a <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8009284:	4a4e      	ldr	r2, [pc, #312]	@ (80093c0 <HAL_SAI_Init+0x23c>)
 8009286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009288:	6013      	str	r3, [r2, #0]
  }
#else /* SAI2 */
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6a1b      	ldr	r3, [r3, #32]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d077      	beq.n	8009382 <HAL_SAI_Init+0x1fe>
    uint32_t freq;
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(SAI2)
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a47      	ldr	r2, [pc, #284]	@ (80093b4 <HAL_SAI_Init+0x230>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d004      	beq.n	80092a6 <HAL_SAI_Init+0x122>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a45      	ldr	r2, [pc, #276]	@ (80093b8 <HAL_SAI_Init+0x234>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d107      	bne.n	80092b6 <HAL_SAI_Init+0x132>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80092a6:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80092aa:	f04f 0100 	mov.w	r1, #0
 80092ae:	f7fe fc51 	bl	8007b54 <HAL_RCCEx_GetPeriphCLKFreq>
 80092b2:	61b8      	str	r0, [r7, #24]
 80092b4:	e006      	b.n	80092c4 <HAL_SAI_Init+0x140>
    }
    else
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80092b6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80092ba:	f04f 0100 	mov.w	r1, #0
 80092be:	f7fe fc49 	bl	8007b54 <HAL_RCCEx_GetPeriphCLKFreq>
 80092c2:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	699b      	ldr	r3, [r3, #24]
 80092c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80092cc:	d120      	bne.n	8009310 <HAL_SAI_Init+0x18c>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092d2:	2b04      	cmp	r3, #4
 80092d4:	d102      	bne.n	80092dc <HAL_SAI_Init+0x158>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 80092d6:	2340      	movs	r3, #64	@ 0x40
 80092d8:	613b      	str	r3, [r7, #16]
 80092da:	e00a      	b.n	80092f2 <HAL_SAI_Init+0x16e>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092e0:	2b08      	cmp	r3, #8
 80092e2:	d103      	bne.n	80092ec <HAL_SAI_Init+0x168>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 80092e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80092e8:	613b      	str	r3, [r7, #16]
 80092ea:	e002      	b.n	80092f2 <HAL_SAI_Init+0x16e>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092f0:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80092f2:	69ba      	ldr	r2, [r7, #24]
 80092f4:	4613      	mov	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	4413      	add	r3, r2
 80092fa:	005b      	lsls	r3, r3, #1
 80092fc:	4619      	mov	r1, r3
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6a1b      	ldr	r3, [r3, #32]
 8009302:	693a      	ldr	r2, [r7, #16]
 8009304:	fb02 f303 	mul.w	r3, r2, r3
 8009308:	fbb1 f3f3 	udiv	r3, r1, r3
 800930c:	617b      	str	r3, [r7, #20]
 800930e:	e017      	b.n	8009340 <HAL_SAI_Init+0x1bc>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009314:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009318:	d101      	bne.n	800931e <HAL_SAI_Init+0x19a>
 800931a:	2302      	movs	r3, #2
 800931c:	e000      	b.n	8009320 <HAL_SAI_Init+0x19c>
 800931e:	2301      	movs	r3, #1
 8009320:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8009322:	69ba      	ldr	r2, [r7, #24]
 8009324:	4613      	mov	r3, r2
 8009326:	009b      	lsls	r3, r3, #2
 8009328:	4413      	add	r3, r2
 800932a:	005b      	lsls	r3, r3, #1
 800932c:	4619      	mov	r1, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a1b      	ldr	r3, [r3, #32]
 8009332:	68fa      	ldr	r2, [r7, #12]
 8009334:	fb02 f303 	mul.w	r3, r2, r3
 8009338:	021b      	lsls	r3, r3, #8
 800933a:	fbb1 f3f3 	udiv	r3, r1, r3
 800933e:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	4a20      	ldr	r2, [pc, #128]	@ (80093c4 <HAL_SAI_Init+0x240>)
 8009344:	fba2 2303 	umull	r2, r3, r2, r3
 8009348:	08da      	lsrs	r2, r3, #3
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800934e:	6979      	ldr	r1, [r7, #20]
 8009350:	4b1c      	ldr	r3, [pc, #112]	@ (80093c4 <HAL_SAI_Init+0x240>)
 8009352:	fba3 2301 	umull	r2, r3, r3, r1
 8009356:	08da      	lsrs	r2, r3, #3
 8009358:	4613      	mov	r3, r2
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	4413      	add	r3, r2
 800935e:	005b      	lsls	r3, r3, #1
 8009360:	1aca      	subs	r2, r1, r3
 8009362:	2a08      	cmp	r2, #8
 8009364:	d904      	bls.n	8009370 <HAL_SAI_Init+0x1ec>
    {
      hsai->Init.Mckdiv += 1U;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800936a:	1c5a      	adds	r2, r3, #1
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009374:	2b04      	cmp	r3, #4
 8009376:	d104      	bne.n	8009382 <HAL_SAI_Init+0x1fe>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800937c:	085a      	lsrs	r2, r3, #1
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d003      	beq.n	8009392 <HAL_SAI_Init+0x20e>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	2b02      	cmp	r3, #2
 8009390:	d109      	bne.n	80093a6 <HAL_SAI_Init+0x222>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009396:	2b01      	cmp	r3, #1
 8009398:	d101      	bne.n	800939e <HAL_SAI_Init+0x21a>
 800939a:	2300      	movs	r3, #0
 800939c:	e001      	b.n	80093a2 <HAL_SAI_Init+0x21e>
 800939e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093a2:	623b      	str	r3, [r7, #32]
 80093a4:	e012      	b.n	80093cc <HAL_SAI_Init+0x248>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d10c      	bne.n	80093c8 <HAL_SAI_Init+0x244>
 80093ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093b2:	e00a      	b.n	80093ca <HAL_SAI_Init+0x246>
 80093b4:	40015404 	.word	0x40015404
 80093b8:	40015424 	.word	0x40015424
 80093bc:	40015400 	.word	0x40015400
 80093c0:	40015800 	.word	0x40015800
 80093c4:	cccccccd 	.word	0xcccccccd
 80093c8:	2300      	movs	r3, #0
 80093ca:	623b      	str	r3, [r7, #32]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	6819      	ldr	r1, [r3, #0]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681a      	ldr	r2, [r3, #0]
 80093d6:	4b59      	ldr	r3, [pc, #356]	@ (800953c <HAL_SAI_Init+0x3b8>)
 80093d8:	400b      	ands	r3, r1
 80093da:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	6819      	ldr	r1, [r3, #0]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	685a      	ldr	r2, [r3, #4]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093ea:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80093f0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093f6:	431a      	orrs	r2, r3
 80093f8:	6a3b      	ldr	r3, [r7, #32]
 80093fa:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80093fc:	69fb      	ldr	r3, [r7, #28]
 80093fe:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
 8009404:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	695b      	ldr	r3, [r3, #20]
 800940a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009410:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009416:	051b      	lsls	r3, r3, #20
 8009418:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800941e:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	691b      	ldr	r3, [r3, #16]
 8009424:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	430a      	orrs	r2, r1
 800942c:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	6812      	ldr	r2, [r2, #0]
 8009438:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800943c:	f023 030f 	bic.w	r3, r3, #15
 8009440:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	6859      	ldr	r1, [r3, #4]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	69da      	ldr	r2, [r3, #28]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009450:	431a      	orrs	r2, r3
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009456:	431a      	orrs	r2, r3
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	430a      	orrs	r2, r1
 800945e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	6899      	ldr	r1, [r3, #8]
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681a      	ldr	r2, [r3, #0]
 800946a:	4b35      	ldr	r3, [pc, #212]	@ (8009540 <HAL_SAI_Init+0x3bc>)
 800946c:	400b      	ands	r3, r1
 800946e:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	6899      	ldr	r1, [r3, #8]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800947a:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009480:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8009486:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800948c:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009492:	3b01      	subs	r3, #1
 8009494:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009496:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	430a      	orrs	r2, r1
 800949e:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	68d9      	ldr	r1, [r3, #12]
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80094ae:	400b      	ands	r3, r1
 80094b0:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	68d9      	ldr	r1, [r3, #12]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094c0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094c6:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80094c8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094ce:	3b01      	subs	r3, #1
 80094d0:	021b      	lsls	r3, r3, #8
 80094d2:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	430a      	orrs	r2, r1
 80094da:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a18      	ldr	r2, [pc, #96]	@ (8009544 <HAL_SAI_Init+0x3c0>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d119      	bne.n	800951a <HAL_SAI_Init+0x396>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80094e6:	4b18      	ldr	r3, [pc, #96]	@ (8009548 <HAL_SAI_Init+0x3c4>)
 80094e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094ea:	4a17      	ldr	r2, [pc, #92]	@ (8009548 <HAL_SAI_Init+0x3c4>)
 80094ec:	f023 0301 	bic.w	r3, r3, #1
 80094f0:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d10e      	bne.n	800951a <HAL_SAI_Init+0x396>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009504:	3b01      	subs	r3, #1
 8009506:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8009508:	490f      	ldr	r1, [pc, #60]	@ (8009548 <HAL_SAI_Init+0x3c4>)
 800950a:	4313      	orrs	r3, r2
 800950c:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 800950e:	4b0e      	ldr	r3, [pc, #56]	@ (8009548 <HAL_SAI_Init+0x3c4>)
 8009510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009512:	4a0d      	ldr	r2, [pc, #52]	@ (8009548 <HAL_SAI_Init+0x3c4>)
 8009514:	f043 0301 	orr.w	r3, r3, #1
 8009518:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2201      	movs	r2, #1
 8009526:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2200      	movs	r2, #0
 800952e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8009532:	2300      	movs	r3, #0
}
 8009534:	4618      	mov	r0, r3
 8009536:	3728      	adds	r7, #40	@ 0x28
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}
 800953c:	f005c010 	.word	0xf005c010
 8009540:	fff88000 	.word	0xfff88000
 8009544:	40015404 	.word	0x40015404
 8009548:	40015400 	.word	0x40015400

0800954c <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009554:	2300      	movs	r3, #0
 8009556:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800955e:	2b01      	cmp	r3, #1
 8009560:	d101      	bne.n	8009566 <HAL_SAI_Abort+0x1a>
 8009562:	2302      	movs	r3, #2
 8009564:	e07d      	b.n	8009662 <HAL_SAI_Abort+0x116>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2201      	movs	r2, #1
 800956a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 fc8a 	bl	8009e88 <SAI_Disable>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d001      	beq.n	800957e <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800957a:	2301      	movs	r3, #1
 800957c:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009588:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800958c:	d14f      	bne.n	800962e <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800959c:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80095a4:	b2db      	uxtb	r3, r3
 80095a6:	2b12      	cmp	r3, #18
 80095a8:	d11d      	bne.n	80095e6 <HAL_SAI_Abort+0x9a>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d018      	beq.n	80095e6 <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fa f802 	bl	80035c4 <HAL_DMA_Abort>
 80095c0:	4603      	mov	r3, r0
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00f      	beq.n	80095e6 <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095ce:	2b20      	cmp	r3, #32
 80095d0:	d009      	beq.n	80095e6 <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
 80095d4:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095dc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	2b22      	cmp	r3, #34	@ 0x22
 80095f0:	d11d      	bne.n	800962e <HAL_SAI_Abort+0xe2>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d018      	beq.n	800962e <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009602:	4618      	mov	r0, r3
 8009604:	f7f9 ffde 	bl	80035c4 <HAL_DMA_Abort>
 8009608:	4603      	mov	r3, r0
 800960a:	2b00      	cmp	r3, #0
 800960c:	d00f      	beq.n	800962e <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009616:	2b20      	cmp	r3, #32
 8009618:	d009      	beq.n	800962e <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009624:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	2200      	movs	r2, #0
 8009634:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f04f 32ff 	mov.w	r2, #4294967295
 800963e:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	685a      	ldr	r2, [r3, #4]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f042 0208 	orr.w	r2, r2, #8
 800964e:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2200      	movs	r2, #0
 800965c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 8009660:	7bfb      	ldrb	r3, [r7, #15]
}
 8009662:	4618      	mov	r0, r3
 8009664:	3710      	adds	r7, #16
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
	...

0800966c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b086      	sub	sp, #24
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	60b9      	str	r1, [r7, #8]
 8009676:	4613      	mov	r3, r2
 8009678:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  if ((pData == NULL) || (Size == 0U))
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d002      	beq.n	8009686 <HAL_SAI_Receive_DMA+0x1a>
 8009680:	88fb      	ldrh	r3, [r7, #6]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d101      	bne.n	800968a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8009686:	2301      	movs	r3, #1
 8009688:	e0c6      	b.n	8009818 <HAL_SAI_Receive_DMA+0x1ac>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009690:	b2db      	uxtb	r3, r3
 8009692:	2b01      	cmp	r3, #1
 8009694:	f040 80bf 	bne.w	8009816 <HAL_SAI_Receive_DMA+0x1aa>
  {
    uint32_t dmaSrcSize;

    /* Process Locked */
    __HAL_LOCK(hsai);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d101      	bne.n	80096a6 <HAL_SAI_Receive_DMA+0x3a>
 80096a2:	2302      	movs	r3, #2
 80096a4:	e0b8      	b.n	8009818 <HAL_SAI_Receive_DMA+0x1ac>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	2201      	movs	r2, #1
 80096aa:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	68ba      	ldr	r2, [r7, #8]
 80096b2:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	88fa      	ldrh	r2, [r7, #6]
 80096b8:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	88fa      	ldrh	r2, [r7, #6]
 80096c0:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2200      	movs	r2, #0
 80096c8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2222      	movs	r2, #34	@ 0x22
 80096d0:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096da:	4a51      	ldr	r2, [pc, #324]	@ (8009820 <HAL_SAI_Receive_DMA+0x1b4>)
 80096dc:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096e4:	4a4f      	ldr	r2, [pc, #316]	@ (8009824 <HAL_SAI_Receive_DMA+0x1b8>)
 80096e6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096ee:	4a4e      	ldr	r2, [pc, #312]	@ (8009828 <HAL_SAI_Receive_DMA+0x1bc>)
 80096f0:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096f8:	2200      	movs	r2, #0
 80096fa:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* For reception, the DMA source is SAI DR register.
       We have to compute DMA size of a source block transfer in bytes according SAI data size. */
    if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009700:	2b40      	cmp	r3, #64	@ 0x40
 8009702:	d106      	bne.n	8009712 <HAL_SAI_Receive_DMA+0xa6>
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009708:	2b00      	cmp	r3, #0
 800970a:	d102      	bne.n	8009712 <HAL_SAI_Receive_DMA+0xa6>
    {
      dmaSrcSize = (uint32_t) Size;
 800970c:	88fb      	ldrh	r3, [r7, #6]
 800970e:	613b      	str	r3, [r7, #16]
 8009710:	e00a      	b.n	8009728 <HAL_SAI_Receive_DMA+0xbc>
    }
    else if (hsai->Init.DataSize <= SAI_DATASIZE_16)
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009716:	2b80      	cmp	r3, #128	@ 0x80
 8009718:	d803      	bhi.n	8009722 <HAL_SAI_Receive_DMA+0xb6>
    {
      dmaSrcSize = 2U * (uint32_t) Size;
 800971a:	88fb      	ldrh	r3, [r7, #6]
 800971c:	005b      	lsls	r3, r3, #1
 800971e:	613b      	str	r3, [r7, #16]
 8009720:	e002      	b.n	8009728 <HAL_SAI_Receive_DMA+0xbc>
    }
    else
    {
      dmaSrcSize = 4U * (uint32_t) Size;
 8009722:	88fb      	ldrh	r3, [r7, #6]
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	613b      	str	r3, [r7, #16]
    }

    /* Enable the Rx DMA Stream */
    if ((hsai->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800972e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009730:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009734:	2b00      	cmp	r3, #0
 8009736:	d02d      	beq.n	8009794 <HAL_SAI_Receive_DMA+0x128>
    {
      if (hsai->hdmarx->LinkedListQueue != NULL)
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800973e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009740:	2b00      	cmp	r3, #0
 8009742:	d021      	beq.n	8009788 <HAL_SAI_Receive_DMA+0x11c>
      {
        /* Set DMA data size */
        hsai->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = dmaSrcSize;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800974a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	693a      	ldr	r2, [r7, #16]
 8009750:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        hsai->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)&hsai->Instance->DR;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f103 021c 	add.w	r2, r3, #28
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009760:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        hsai->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)hsai->pBuffPtr;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009770:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	611a      	str	r2, [r3, #16]

        status = HAL_DMAEx_List_Start_IT(hsai->hdmarx);
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800977c:	4618      	mov	r0, r3
 800977e:	f7fa fab5 	bl	8003cec <HAL_DMAEx_List_Start_IT>
 8009782:	4603      	mov	r3, r0
 8009784:	75fb      	strb	r3, [r7, #23]
 8009786:	e014      	b.n	80097b2 <HAL_SAI_Receive_DMA+0x146>
      }
      else
      {
        __HAL_UNLOCK(hsai);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2200      	movs	r2, #0
 800978c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
        return  HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e041      	b.n	8009818 <HAL_SAI_Receive_DMA+0x1ac>
      }
    }
    else
    {
      status = HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, dmaSrcSize);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	331c      	adds	r3, #28
 80097a0:	4619      	mov	r1, r3
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80097a6:	461a      	mov	r2, r3
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	f7f9 feab 	bl	8003504 <HAL_DMA_Start_IT>
 80097ae:	4603      	mov	r3, r0
 80097b0:	75fb      	strb	r3, [r7, #23]
    }

    if (status != HAL_OK)
 80097b2:	7dfb      	ldrb	r3, [r7, #23]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d005      	beq.n	80097c4 <HAL_SAI_Receive_DMA+0x158>
    {
      __HAL_UNLOCK(hsai);
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	2200      	movs	r2, #0
 80097bc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 80097c0:	2301      	movs	r3, #1
 80097c2:	e029      	b.n	8009818 <HAL_SAI_Receive_DMA+0x1ac>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80097c4:	2100      	movs	r1, #0
 80097c6:	68f8      	ldr	r0, [r7, #12]
 80097c8:	f000 fb26 	bl	8009e18 <SAI_InterruptFlag>
 80097cc:	4601      	mov	r1, r0
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	691a      	ldr	r2, [r3, #16]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	430a      	orrs	r2, r1
 80097da:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80097ea:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d107      	bne.n	800980a <HAL_SAI_Receive_DMA+0x19e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681a      	ldr	r2, [r3, #0]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009808:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2200      	movs	r2, #0
 800980e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8009812:	2300      	movs	r3, #0
 8009814:	e000      	b.n	8009818 <HAL_SAI_Receive_DMA+0x1ac>
  }
  else
  {
    return HAL_BUSY;
 8009816:	2302      	movs	r3, #2
  }
}
 8009818:	4618      	mov	r0, r3
 800981a:	3718      	adds	r7, #24
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}
 8009820:	08009f5b 	.word	0x08009f5b
 8009824:	08009efd 	.word	0x08009efd
 8009828:	08009f77 	.word	0x08009f77

0800982c <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b086      	sub	sp, #24
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800983a:	b2db      	uxtb	r3, r3
 800983c:	2b00      	cmp	r3, #0
 800983e:	f000 81a7 	beq.w	8009b90 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	695b      	ldr	r3, [r3, #20]
 8009848:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	f003 0308 	and.w	r3, r3, #8
 8009860:	2b00      	cmp	r3, #0
 8009862:	d00a      	beq.n	800987a <HAL_SAI_IRQHandler+0x4e>
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	f003 0308 	and.w	r3, r3, #8
 800986a:	2b00      	cmp	r3, #0
 800986c:	d005      	beq.n	800987a <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	4798      	blx	r3
 8009878:	e18a      	b.n	8009b90 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	f003 0301 	and.w	r3, r3, #1
 8009880:	2b00      	cmp	r3, #0
 8009882:	d01e      	beq.n	80098c2 <HAL_SAI_IRQHandler+0x96>
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	f003 0301 	and.w	r3, r3, #1
 800988a:	2b00      	cmp	r3, #0
 800988c:	d019      	beq.n	80098c2 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	2201      	movs	r2, #1
 8009894:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800989c:	b2db      	uxtb	r3, r3
 800989e:	2b22      	cmp	r3, #34	@ 0x22
 80098a0:	d101      	bne.n	80098a6 <HAL_SAI_IRQHandler+0x7a>
 80098a2:	2301      	movs	r3, #1
 80098a4:	e000      	b.n	80098a8 <HAL_SAI_IRQHandler+0x7c>
 80098a6:	2302      	movs	r3, #2
 80098a8:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	431a      	orrs	r2, r3
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let
      the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 f96e 	bl	8009b9c <HAL_SAI_ErrorCallback>
 80098c0:	e166      	b.n	8009b90 <HAL_SAI_IRQHandler+0x364>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	f003 0302 	and.w	r3, r3, #2
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d013      	beq.n	80098f4 <HAL_SAI_IRQHandler+0xc8>
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	f003 0302 	and.w	r3, r3, #2
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d00e      	beq.n	80098f4 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2202      	movs	r2, #2
 80098dc:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f000 8153 	beq.w	8009b90 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098f0:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 80098f2:	e14d      	b.n	8009b90 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	f003 0320 	and.w	r3, r3, #32
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d05b      	beq.n	80099b6 <HAL_SAI_IRQHandler+0x18a>
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	f003 0320 	and.w	r3, r3, #32
 8009904:	2b00      	cmp	r3, #0
 8009906:	d056      	beq.n	80099b6 <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	2220      	movs	r2, #32
 800990e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009916:	f043 0204 	orr.w	r2, r3, #4
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009926:	2b00      	cmp	r3, #0
 8009928:	d03e      	beq.n	80099a8 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009930:	2b00      	cmp	r3, #0
 8009932:	d018      	beq.n	8009966 <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800993a:	4a97      	ldr	r2, [pc, #604]	@ (8009b98 <HAL_SAI_IRQHandler+0x36c>)
 800993c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009944:	4618      	mov	r0, r3
 8009946:	f7f9 feb9 	bl	80036bc <HAL_DMA_Abort_IT>
 800994a:	4603      	mov	r3, r0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00a      	beq.n	8009966 <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009956:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f000 f91b 	bl	8009b9c <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        if (hsai->hdmarx != NULL)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800996c:	2b00      	cmp	r3, #0
 800996e:	f000 810a 	beq.w	8009b86 <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009978:	4a87      	ldr	r2, [pc, #540]	@ (8009b98 <HAL_SAI_IRQHandler+0x36c>)
 800997a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009982:	4618      	mov	r0, r3
 8009984:	f7f9 fe9a 	bl	80036bc <HAL_DMA_Abort_IT>
 8009988:	4603      	mov	r3, r0
 800998a:	2b00      	cmp	r3, #0
 800998c:	f000 80fb 	beq.w	8009b86 <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009996:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f000 f8fb 	bl	8009b9c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80099a6:	e0ee      	b.n	8009b86 <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f7ff fdcf 	bl	800954c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 f8f4 	bl	8009b9c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80099b4:	e0e7      	b.n	8009b86 <HAL_SAI_IRQHandler+0x35a>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d05b      	beq.n	8009a78 <HAL_SAI_IRQHandler+0x24c>
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d056      	beq.n	8009a78 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	2240      	movs	r2, #64	@ 0x40
 80099d0:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099d8:	f043 0208 	orr.w	r2, r3, #8
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d03e      	beq.n	8009a6a <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d018      	beq.n	8009a28 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099fc:	4a66      	ldr	r2, [pc, #408]	@ (8009b98 <HAL_SAI_IRQHandler+0x36c>)
 80099fe:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a06:	4618      	mov	r0, r3
 8009a08:	f7f9 fe58 	bl	80036bc <HAL_DMA_Abort_IT>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d00a      	beq.n	8009a28 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009a18:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f000 f8ba 	bl	8009b9c <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        if (hsai->hdmarx != NULL)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f000 80ab 	beq.w	8009b8a <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a3a:	4a57      	ldr	r2, [pc, #348]	@ (8009b98 <HAL_SAI_IRQHandler+0x36c>)
 8009a3c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a44:	4618      	mov	r0, r3
 8009a46:	f7f9 fe39 	bl	80036bc <HAL_DMA_Abort_IT>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	f000 809c 	beq.w	8009b8a <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009a58:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 f89a 	bl	8009b9c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009a68:	e08f      	b.n	8009b8a <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f7ff fd6e 	bl	800954c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 f893 	bl	8009b9c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009a76:	e088      	b.n	8009b8a <HAL_SAI_IRQHandler+0x35e>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	f003 0304 	and.w	r3, r3, #4
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d067      	beq.n	8009b52 <HAL_SAI_IRQHandler+0x326>
 8009a82:	693b      	ldr	r3, [r7, #16]
 8009a84:	f003 0304 	and.w	r3, r3, #4
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d062      	beq.n	8009b52 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	2204      	movs	r2, #4
 8009a92:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009a9a:	f043 0220 	orr.w	r2, r3, #32
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d03c      	beq.n	8009b28 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d018      	beq.n	8009aea <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009abe:	4a36      	ldr	r2, [pc, #216]	@ (8009b98 <HAL_SAI_IRQHandler+0x36c>)
 8009ac0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f7f9 fdf7 	bl	80036bc <HAL_DMA_Abort_IT>
 8009ace:	4603      	mov	r3, r0
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d00a      	beq.n	8009aea <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ada:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f000 f859 	bl	8009b9c <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        if (hsai->hdmarx != NULL)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d04c      	beq.n	8009b8e <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009afa:	4a27      	ldr	r2, [pc, #156]	@ (8009b98 <HAL_SAI_IRQHandler+0x36c>)
 8009afc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b04:	4618      	mov	r0, r3
 8009b06:	f7f9 fdd9 	bl	80036bc <HAL_DMA_Abort_IT>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d03e      	beq.n	8009b8e <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 f83b 	bl	8009b9c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009b26:	e032      	b.n	8009b8e <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f04f 32ff 	mov.w	r2, #4294967295
 8009b38:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 f826 	bl	8009b9c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009b50:	e01d      	b.n	8009b8e <HAL_SAI_IRQHandler+0x362>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	f003 0310 	and.w	r3, r3, #16
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d019      	beq.n	8009b90 <HAL_SAI_IRQHandler+0x364>
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	f003 0310 	and.w	r3, r3, #16
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d014      	beq.n	8009b90 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2210      	movs	r2, #16
 8009b6c:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b74:	f043 0210 	orr.w	r2, r3, #16
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let
      the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 f80c 	bl	8009b9c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8009b84:	e004      	b.n	8009b90 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009b86:	bf00      	nop
 8009b88:	e002      	b.n	8009b90 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009b8a:	bf00      	nop
 8009b8c:	e000      	b.n	8009b90 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009b8e:	bf00      	nop
}
 8009b90:	bf00      	nop
 8009b92:	3718      	adds	r7, #24
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}
 8009b98:	08009fc9 	.word	0x08009fc9

08009b9c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b083      	sub	sp, #12
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8009ba4:	bf00      	nop
 8009ba6:	370c      	adds	r7, #12
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bae:	4770      	bx	lr

08009bb0 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b087      	sub	sp, #28
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	60f8      	str	r0, [r7, #12]
 8009bb8:	60b9      	str	r1, [r7, #8]
 8009bba:	607a      	str	r2, [r7, #4]
 8009bbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	685b      	ldr	r3, [r3, #4]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d003      	beq.n	8009bde <SAI_InitI2S+0x2e>
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	685b      	ldr	r3, [r3, #4]
 8009bda:	2b02      	cmp	r3, #2
 8009bdc:	d103      	bne.n	8009be6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2200      	movs	r2, #0
 8009be2:	651a      	str	r2, [r3, #80]	@ 0x50
 8009be4:	e002      	b.n	8009bec <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2201      	movs	r2, #1
 8009bea:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009bf2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009bfa:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	683a      	ldr	r2, [r7, #0]
 8009c06:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	f003 0301 	and.w	r3, r3, #1
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d001      	beq.n	8009c16 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8009c12:	2301      	movs	r3, #1
 8009c14:	e077      	b.n	8009d06 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d107      	bne.n	8009c2c <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	661a      	str	r2, [r3, #96]	@ 0x60
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009c28:	665a      	str	r2, [r3, #100]	@ 0x64
 8009c2a:	e006      	b.n	8009c3a <SAI_InitI2S+0x8a>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009c32:	661a      	str	r2, [r3, #96]	@ 0x60
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	2200      	movs	r2, #0
 8009c38:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2b03      	cmp	r3, #3
 8009c3e:	d84f      	bhi.n	8009ce0 <SAI_InitI2S+0x130>
 8009c40:	a201      	add	r2, pc, #4	@ (adr r2, 8009c48 <SAI_InitI2S+0x98>)
 8009c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c46:	bf00      	nop
 8009c48:	08009c59 	.word	0x08009c59
 8009c4c:	08009c7b 	.word	0x08009c7b
 8009c50:	08009c9d 	.word	0x08009c9d
 8009c54:	08009cbf 	.word	0x08009cbf
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2280      	movs	r2, #128	@ 0x80
 8009c5c:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	085b      	lsrs	r3, r3, #1
 8009c62:	015a      	lsls	r2, r3, #5
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	085b      	lsrs	r3, r3, #1
 8009c6c:	011a      	lsls	r2, r3, #4
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2240      	movs	r2, #64	@ 0x40
 8009c76:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009c78:	e035      	b.n	8009ce6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	2280      	movs	r2, #128	@ 0x80
 8009c7e:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	085b      	lsrs	r3, r3, #1
 8009c84:	019a      	lsls	r2, r3, #6
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	085b      	lsrs	r3, r3, #1
 8009c8e:	015a      	lsls	r2, r3, #5
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2280      	movs	r2, #128	@ 0x80
 8009c98:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009c9a:	e024      	b.n	8009ce6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	22c0      	movs	r2, #192	@ 0xc0
 8009ca0:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	085b      	lsrs	r3, r3, #1
 8009ca6:	019a      	lsls	r2, r3, #6
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	085b      	lsrs	r3, r3, #1
 8009cb0:	015a      	lsls	r2, r3, #5
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	2280      	movs	r2, #128	@ 0x80
 8009cba:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009cbc:	e013      	b.n	8009ce6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	22e0      	movs	r2, #224	@ 0xe0
 8009cc2:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	085b      	lsrs	r3, r3, #1
 8009cc8:	019a      	lsls	r2, r3, #6
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	085b      	lsrs	r3, r3, #1
 8009cd2:	015a      	lsls	r2, r3, #5
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2280      	movs	r2, #128	@ 0x80
 8009cdc:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009cde:	e002      	b.n	8009ce6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	75fb      	strb	r3, [r7, #23]
      break;
 8009ce4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	2b02      	cmp	r3, #2
 8009cea:	d10b      	bne.n	8009d04 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	d102      	bne.n	8009cf8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2210      	movs	r2, #16
 8009cf6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2b02      	cmp	r3, #2
 8009cfc:	d102      	bne.n	8009d04 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2208      	movs	r2, #8
 8009d02:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 8009d04:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	371c      	adds	r7, #28
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d10:	4770      	bx	lr
 8009d12:	bf00      	nop

08009d14 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b087      	sub	sp, #28
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	60b9      	str	r1, [r7, #8]
 8009d1e:	607a      	str	r2, [r7, #4]
 8009d20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d22:	2300      	movs	r3, #0
 8009d24:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d003      	beq.n	8009d42 <SAI_InitPCM+0x2e>
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	2b02      	cmp	r3, #2
 8009d40:	d103      	bne.n	8009d4a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2201      	movs	r2, #1
 8009d46:	651a      	str	r2, [r3, #80]	@ 0x50
 8009d48:	e002      	b.n	8009d50 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	2200      	movs	r2, #0
 8009d54:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009d5c:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009d64:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	683a      	ldr	r2, [r7, #0]
 8009d70:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009d78:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	2b04      	cmp	r3, #4
 8009d7e:	d103      	bne.n	8009d88 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2201      	movs	r2, #1
 8009d84:	659a      	str	r2, [r3, #88]	@ 0x58
 8009d86:	e002      	b.n	8009d8e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	220d      	movs	r2, #13
 8009d8c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2b03      	cmp	r3, #3
 8009d92:	d837      	bhi.n	8009e04 <SAI_InitPCM+0xf0>
 8009d94:	a201      	add	r2, pc, #4	@ (adr r2, 8009d9c <SAI_InitPCM+0x88>)
 8009d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d9a:	bf00      	nop
 8009d9c:	08009dad 	.word	0x08009dad
 8009da0:	08009dc3 	.word	0x08009dc3
 8009da4:	08009dd9 	.word	0x08009dd9
 8009da8:	08009def 	.word	0x08009def
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	2280      	movs	r2, #128	@ 0x80
 8009db0:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	011a      	lsls	r2, r3, #4
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2240      	movs	r2, #64	@ 0x40
 8009dbe:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009dc0:	e023      	b.n	8009e0a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2280      	movs	r2, #128	@ 0x80
 8009dc6:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	015a      	lsls	r2, r3, #5
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2280      	movs	r2, #128	@ 0x80
 8009dd4:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009dd6:	e018      	b.n	8009e0a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	22c0      	movs	r2, #192	@ 0xc0
 8009ddc:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	015a      	lsls	r2, r3, #5
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2280      	movs	r2, #128	@ 0x80
 8009dea:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009dec:	e00d      	b.n	8009e0a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	22e0      	movs	r2, #224	@ 0xe0
 8009df2:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	015a      	lsls	r2, r3, #5
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2280      	movs	r2, #128	@ 0x80
 8009e00:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009e02:	e002      	b.n	8009e0a <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8009e04:	2301      	movs	r3, #1
 8009e06:	75fb      	strb	r3, [r7, #23]
      break;
 8009e08:	bf00      	nop
  }

  return status;
 8009e0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	371c      	adds	r7, #28
 8009e10:	46bd      	mov	sp, r7
 8009e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e16:	4770      	bx	lr

08009e18 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8009e18:	b480      	push	{r7}
 8009e1a:	b085      	sub	sp, #20
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	460b      	mov	r3, r1
 8009e22:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8009e24:	2301      	movs	r3, #1
 8009e26:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d103      	bne.n	8009e36 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	f043 0308 	orr.w	r3, r3, #8
 8009e34:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e3a:	2b08      	cmp	r3, #8
 8009e3c:	d10b      	bne.n	8009e56 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8009e42:	2b03      	cmp	r3, #3
 8009e44:	d003      	beq.n	8009e4e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d103      	bne.n	8009e56 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	f043 0310 	orr.w	r3, r3, #16
 8009e54:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	2b03      	cmp	r3, #3
 8009e5c:	d003      	beq.n	8009e66 <SAI_InterruptFlag+0x4e>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	685b      	ldr	r3, [r3, #4]
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d104      	bne.n	8009e70 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009e6c:	60fb      	str	r3, [r7, #12]
 8009e6e:	e003      	b.n	8009e78 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f043 0304 	orr.w	r3, r3, #4
 8009e76:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8009e78:	68fb      	ldr	r3, [r7, #12]
}
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	3714      	adds	r7, #20
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e84:	4770      	bx	lr
	...

08009e88 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b085      	sub	sp, #20
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8009e90:	4b18      	ldr	r3, [pc, #96]	@ (8009ef4 <SAI_Disable+0x6c>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a18      	ldr	r2, [pc, #96]	@ (8009ef8 <SAI_Disable+0x70>)
 8009e96:	fba2 2303 	umull	r2, r3, r2, r3
 8009e9a:	0b1b      	lsrs	r3, r3, #12
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	681a      	ldr	r2, [r3, #0]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009eb2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d10a      	bne.n	8009ed0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ec0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8009eca:	2303      	movs	r3, #3
 8009ecc:	72fb      	strb	r3, [r7, #11]
      break;
 8009ece:	e009      	b.n	8009ee4 <SAI_Disable+0x5c>
    }
    count--;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	3b01      	subs	r3, #1
 8009ed4:	60fb      	str	r3, [r7, #12]
  } while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d1e7      	bne.n	8009eb4 <SAI_Disable+0x2c>

  return status;
 8009ee4:	7afb      	ldrb	r3, [r7, #11]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3714      	adds	r7, #20
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr
 8009ef2:	bf00      	nop
 8009ef4:	20000000 	.word	0x20000000
 8009ef8:	95cbec1b 	.word	0x95cbec1b

08009efc <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b084      	sub	sp, #16
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f08:	60fb      	str	r3, [r7, #12]

  /* Check if DMA in circular mode*/
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f0e:	2b81      	cmp	r3, #129	@ 0x81
 8009f10:	d01c      	beq.n	8009f4c <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	681a      	ldr	r2, [r3, #0]
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009f20:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	2200      	movs	r2, #0
 8009f26:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009f2a:	2100      	movs	r1, #0
 8009f2c:	68f8      	ldr	r0, [r7, #12]
 8009f2e:	f7ff ff73 	bl	8009e18 <SAI_InterruptFlag>
 8009f32:	4603      	mov	r3, r0
 8009f34:	43d9      	mvns	r1, r3
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	691a      	ldr	r2, [r3, #16]
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	400a      	ands	r2, r1
 8009f42:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	2201      	movs	r2, #1
 8009f48:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8009f4c:	68f8      	ldr	r0, [r7, #12]
 8009f4e:	f7f7 fe71 	bl	8001c34 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8009f52:	bf00      	nop
 8009f54:	3710      	adds	r7, #16
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f5a:	b580      	push	{r7, lr}
 8009f5c:	b084      	sub	sp, #16
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f66:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8009f68:	68f8      	ldr	r0, [r7, #12]
 8009f6a:	f7f7 fe37 	bl	8001bdc <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8009f6e:	bf00      	nop
 8009f70:	3710      	adds	r7, #16
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b084      	sub	sp, #16
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f82:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f8a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	681a      	ldr	r2, [r3, #0]
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009fa2:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	f7ff ff6f 	bl	8009e88 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2201      	movs	r2, #1
 8009fae:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	f7ff fdee 	bl	8009b9c <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8009fc0:	bf00      	nop
 8009fc2:	3710      	adds	r7, #16
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}

08009fc8 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b084      	sub	sp, #16
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fd4:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	681a      	ldr	r2, [r3, #0]
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009fe4:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	2200      	movs	r2, #0
 8009fec:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8009ff6:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ffe:	2b20      	cmp	r3, #32
 800a000:	d00a      	beq.n	800a018 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800a002:	68f8      	ldr	r0, [r7, #12]
 800a004:	f7ff ff40 	bl	8009e88 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	685a      	ldr	r2, [r3, #4]
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f042 0208 	orr.w	r2, r2, #8
 800a016:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2201      	movs	r2, #1
 800a01c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2200      	movs	r2, #0
 800a024:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800a028:	68f8      	ldr	r0, [r7, #12]
 800a02a:	f7ff fdb7 	bl	8009b9c <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a02e:	bf00      	nop
 800a030:	3710      	adds	r7, #16
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}

0800a036 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a036:	b580      	push	{r7, lr}
 800a038:	b082      	sub	sp, #8
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d101      	bne.n	800a048 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a044:	2301      	movs	r3, #1
 800a046:	e049      	b.n	800a0dc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	2b00      	cmp	r3, #0
 800a052:	d106      	bne.n	800a062 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2200      	movs	r2, #0
 800a058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f000 f841 	bl	800a0e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2202      	movs	r2, #2
 800a066:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681a      	ldr	r2, [r3, #0]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	3304      	adds	r3, #4
 800a072:	4619      	mov	r1, r3
 800a074:	4610      	mov	r0, r2
 800a076:	f000 fa57 	bl	800a528 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2201      	movs	r2, #1
 800a07e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2201      	movs	r2, #1
 800a086:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2201      	movs	r2, #1
 800a096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2201      	movs	r2, #1
 800a09e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2201      	movs	r2, #1
 800a0ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2201      	movs	r2, #1
 800a0be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a0da:	2300      	movs	r3, #0
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3708      	adds	r7, #8
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a0ec:	bf00      	nop
 800a0ee:	370c      	adds	r7, #12
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b085      	sub	sp, #20
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a106:	b2db      	uxtb	r3, r3
 800a108:	2b01      	cmp	r3, #1
 800a10a:	d001      	beq.n	800a110 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	e072      	b.n	800a1f6 <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2202      	movs	r2, #2
 800a114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	68da      	ldr	r2, [r3, #12]
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f042 0201 	orr.w	r2, r2, #1
 800a126:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a35      	ldr	r2, [pc, #212]	@ (800a204 <HAL_TIM_Base_Start_IT+0x10c>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d040      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a34      	ldr	r2, [pc, #208]	@ (800a208 <HAL_TIM_Base_Start_IT+0x110>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d03b      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a144:	d036      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a14e:	d031      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a2d      	ldr	r2, [pc, #180]	@ (800a20c <HAL_TIM_Base_Start_IT+0x114>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d02c      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4a2c      	ldr	r2, [pc, #176]	@ (800a210 <HAL_TIM_Base_Start_IT+0x118>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d027      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	4a2a      	ldr	r2, [pc, #168]	@ (800a214 <HAL_TIM_Base_Start_IT+0x11c>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d022      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	4a29      	ldr	r2, [pc, #164]	@ (800a218 <HAL_TIM_Base_Start_IT+0x120>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d01d      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a27      	ldr	r2, [pc, #156]	@ (800a21c <HAL_TIM_Base_Start_IT+0x124>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d018      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4a26      	ldr	r2, [pc, #152]	@ (800a220 <HAL_TIM_Base_Start_IT+0x128>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d013      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a24      	ldr	r2, [pc, #144]	@ (800a224 <HAL_TIM_Base_Start_IT+0x12c>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d00e      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4a23      	ldr	r2, [pc, #140]	@ (800a228 <HAL_TIM_Base_Start_IT+0x130>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d009      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	4a21      	ldr	r2, [pc, #132]	@ (800a22c <HAL_TIM_Base_Start_IT+0x134>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d004      	beq.n	800a1b4 <HAL_TIM_Base_Start_IT+0xbc>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4a20      	ldr	r2, [pc, #128]	@ (800a230 <HAL_TIM_Base_Start_IT+0x138>)
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d115      	bne.n	800a1e0 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	689a      	ldr	r2, [r3, #8]
 800a1ba:	4b1e      	ldr	r3, [pc, #120]	@ (800a234 <HAL_TIM_Base_Start_IT+0x13c>)
 800a1bc:	4013      	ands	r3, r2
 800a1be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2b06      	cmp	r3, #6
 800a1c4:	d015      	beq.n	800a1f2 <HAL_TIM_Base_Start_IT+0xfa>
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a1cc:	d011      	beq.n	800a1f2 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	f042 0201 	orr.w	r2, r2, #1
 800a1dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1de:	e008      	b.n	800a1f2 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f042 0201 	orr.w	r2, r2, #1
 800a1ee:	601a      	str	r2, [r3, #0]
 800a1f0:	e000      	b.n	800a1f4 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a1f4:	2300      	movs	r3, #0
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3714      	adds	r7, #20
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	40012c00 	.word	0x40012c00
 800a208:	50012c00 	.word	0x50012c00
 800a20c:	40000400 	.word	0x40000400
 800a210:	50000400 	.word	0x50000400
 800a214:	40000800 	.word	0x40000800
 800a218:	50000800 	.word	0x50000800
 800a21c:	40000c00 	.word	0x40000c00
 800a220:	50000c00 	.word	0x50000c00
 800a224:	40013400 	.word	0x40013400
 800a228:	50013400 	.word	0x50013400
 800a22c:	40014000 	.word	0x40014000
 800a230:	50014000 	.word	0x50014000
 800a234:	00010007 	.word	0x00010007

0800a238 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	68db      	ldr	r3, [r3, #12]
 800a246:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	691b      	ldr	r3, [r3, #16]
 800a24e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	f003 0302 	and.w	r3, r3, #2
 800a256:	2b00      	cmp	r3, #0
 800a258:	d020      	beq.n	800a29c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f003 0302 	and.w	r3, r3, #2
 800a260:	2b00      	cmp	r3, #0
 800a262:	d01b      	beq.n	800a29c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f06f 0202 	mvn.w	r2, #2
 800a26c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2201      	movs	r2, #1
 800a272:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	699b      	ldr	r3, [r3, #24]
 800a27a:	f003 0303 	and.w	r3, r3, #3
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d003      	beq.n	800a28a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f000 f931 	bl	800a4ea <HAL_TIM_IC_CaptureCallback>
 800a288:	e005      	b.n	800a296 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 f923 	bl	800a4d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f000 f934 	bl	800a4fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2200      	movs	r2, #0
 800a29a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	f003 0304 	and.w	r3, r3, #4
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d020      	beq.n	800a2e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f003 0304 	and.w	r3, r3, #4
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d01b      	beq.n	800a2e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f06f 0204 	mvn.w	r2, #4
 800a2b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2202      	movs	r2, #2
 800a2be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	699b      	ldr	r3, [r3, #24]
 800a2c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d003      	beq.n	800a2d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f000 f90b 	bl	800a4ea <HAL_TIM_IC_CaptureCallback>
 800a2d4:	e005      	b.n	800a2e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f000 f8fd 	bl	800a4d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 f90e 	bl	800a4fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	f003 0308 	and.w	r3, r3, #8
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d020      	beq.n	800a334 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f003 0308 	and.w	r3, r3, #8
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d01b      	beq.n	800a334 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f06f 0208 	mvn.w	r2, #8
 800a304:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2204      	movs	r2, #4
 800a30a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	69db      	ldr	r3, [r3, #28]
 800a312:	f003 0303 	and.w	r3, r3, #3
 800a316:	2b00      	cmp	r3, #0
 800a318:	d003      	beq.n	800a322 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 f8e5 	bl	800a4ea <HAL_TIM_IC_CaptureCallback>
 800a320:	e005      	b.n	800a32e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 f8d7 	bl	800a4d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f000 f8e8 	bl	800a4fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2200      	movs	r2, #0
 800a332:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	f003 0310 	and.w	r3, r3, #16
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d020      	beq.n	800a380 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f003 0310 	and.w	r3, r3, #16
 800a344:	2b00      	cmp	r3, #0
 800a346:	d01b      	beq.n	800a380 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f06f 0210 	mvn.w	r2, #16
 800a350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2208      	movs	r2, #8
 800a356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	69db      	ldr	r3, [r3, #28]
 800a35e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a362:	2b00      	cmp	r3, #0
 800a364:	d003      	beq.n	800a36e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f000 f8bf 	bl	800a4ea <HAL_TIM_IC_CaptureCallback>
 800a36c:	e005      	b.n	800a37a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 f8b1 	bl	800a4d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f000 f8c2 	bl	800a4fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	f003 0301 	and.w	r3, r3, #1
 800a386:	2b00      	cmp	r3, #0
 800a388:	d00c      	beq.n	800a3a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	f003 0301 	and.w	r3, r3, #1
 800a390:	2b00      	cmp	r3, #0
 800a392:	d007      	beq.n	800a3a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f06f 0201 	mvn.w	r2, #1
 800a39c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f7f7 fc74 	bl	8001c8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d104      	bne.n	800a3b8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d00c      	beq.n	800a3d2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d007      	beq.n	800a3d2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a3ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f000 f9b5 	bl	800a73c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d00c      	beq.n	800a3f6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d007      	beq.n	800a3f6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a3ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 f9ad 	bl	800a750 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d00c      	beq.n	800a41a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a406:	2b00      	cmp	r3, #0
 800a408:	d007      	beq.n	800a41a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a412:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f000 f87c 	bl	800a512 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a41a:	68bb      	ldr	r3, [r7, #8]
 800a41c:	f003 0320 	and.w	r3, r3, #32
 800a420:	2b00      	cmp	r3, #0
 800a422:	d00c      	beq.n	800a43e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	f003 0320 	and.w	r3, r3, #32
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d007      	beq.n	800a43e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f06f 0220 	mvn.w	r2, #32
 800a436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 f975 	bl	800a728 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a444:	2b00      	cmp	r3, #0
 800a446:	d00c      	beq.n	800a462 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d007      	beq.n	800a462 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a45a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f000 f981 	bl	800a764 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00c      	beq.n	800a486 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a472:	2b00      	cmp	r3, #0
 800a474:	d007      	beq.n	800a486 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a47e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f000 f979 	bl	800a778 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d00c      	beq.n	800a4aa <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a496:	2b00      	cmp	r3, #0
 800a498:	d007      	beq.n	800a4aa <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a4a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a4a4:	6878      	ldr	r0, [r7, #4]
 800a4a6:	f000 f971 	bl	800a78c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d00c      	beq.n	800a4ce <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d007      	beq.n	800a4ce <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a4c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 f969 	bl	800a7a0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a4ce:	bf00      	nop
 800a4d0:	3710      	adds	r7, #16
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}

0800a4d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a4d6:	b480      	push	{r7}
 800a4d8:	b083      	sub	sp, #12
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a4de:	bf00      	nop
 800a4e0:	370c      	adds	r7, #12
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e8:	4770      	bx	lr

0800a4ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a4ea:	b480      	push	{r7}
 800a4ec:	b083      	sub	sp, #12
 800a4ee:	af00      	add	r7, sp, #0
 800a4f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a4f2:	bf00      	nop
 800a4f4:	370c      	adds	r7, #12
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr

0800a4fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a4fe:	b480      	push	{r7}
 800a500:	b083      	sub	sp, #12
 800a502:	af00      	add	r7, sp, #0
 800a504:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a506:	bf00      	nop
 800a508:	370c      	adds	r7, #12
 800a50a:	46bd      	mov	sp, r7
 800a50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a510:	4770      	bx	lr

0800a512 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a512:	b480      	push	{r7}
 800a514:	b083      	sub	sp, #12
 800a516:	af00      	add	r7, sp, #0
 800a518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a51a:	bf00      	nop
 800a51c:	370c      	adds	r7, #12
 800a51e:	46bd      	mov	sp, r7
 800a520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a524:	4770      	bx	lr
	...

0800a528 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a528:	b480      	push	{r7}
 800a52a:	b085      	sub	sp, #20
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	4a6b      	ldr	r2, [pc, #428]	@ (800a6e8 <TIM_Base_SetConfig+0x1c0>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d02b      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	4a6a      	ldr	r2, [pc, #424]	@ (800a6ec <TIM_Base_SetConfig+0x1c4>)
 800a544:	4293      	cmp	r3, r2
 800a546:	d027      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a54e:	d023      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a556:	d01f      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	4a65      	ldr	r2, [pc, #404]	@ (800a6f0 <TIM_Base_SetConfig+0x1c8>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d01b      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	4a64      	ldr	r2, [pc, #400]	@ (800a6f4 <TIM_Base_SetConfig+0x1cc>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d017      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	4a63      	ldr	r2, [pc, #396]	@ (800a6f8 <TIM_Base_SetConfig+0x1d0>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d013      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	4a62      	ldr	r2, [pc, #392]	@ (800a6fc <TIM_Base_SetConfig+0x1d4>)
 800a574:	4293      	cmp	r3, r2
 800a576:	d00f      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	4a61      	ldr	r2, [pc, #388]	@ (800a700 <TIM_Base_SetConfig+0x1d8>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d00b      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	4a60      	ldr	r2, [pc, #384]	@ (800a704 <TIM_Base_SetConfig+0x1dc>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d007      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	4a5f      	ldr	r2, [pc, #380]	@ (800a708 <TIM_Base_SetConfig+0x1e0>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d003      	beq.n	800a598 <TIM_Base_SetConfig+0x70>
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	4a5e      	ldr	r2, [pc, #376]	@ (800a70c <TIM_Base_SetConfig+0x1e4>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d108      	bne.n	800a5aa <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a59e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	4a4e      	ldr	r2, [pc, #312]	@ (800a6e8 <TIM_Base_SetConfig+0x1c0>)
 800a5ae:	4293      	cmp	r3, r2
 800a5b0:	d043      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	4a4d      	ldr	r2, [pc, #308]	@ (800a6ec <TIM_Base_SetConfig+0x1c4>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d03f      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5c0:	d03b      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a5c8:	d037      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	4a48      	ldr	r2, [pc, #288]	@ (800a6f0 <TIM_Base_SetConfig+0x1c8>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d033      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	4a47      	ldr	r2, [pc, #284]	@ (800a6f4 <TIM_Base_SetConfig+0x1cc>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d02f      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	4a46      	ldr	r2, [pc, #280]	@ (800a6f8 <TIM_Base_SetConfig+0x1d0>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d02b      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	4a45      	ldr	r2, [pc, #276]	@ (800a6fc <TIM_Base_SetConfig+0x1d4>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d027      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	4a44      	ldr	r2, [pc, #272]	@ (800a700 <TIM_Base_SetConfig+0x1d8>)
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	d023      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	4a43      	ldr	r2, [pc, #268]	@ (800a704 <TIM_Base_SetConfig+0x1dc>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d01f      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	4a42      	ldr	r2, [pc, #264]	@ (800a708 <TIM_Base_SetConfig+0x1e0>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d01b      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	4a41      	ldr	r2, [pc, #260]	@ (800a70c <TIM_Base_SetConfig+0x1e4>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d017      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	4a40      	ldr	r2, [pc, #256]	@ (800a710 <TIM_Base_SetConfig+0x1e8>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d013      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	4a3f      	ldr	r2, [pc, #252]	@ (800a714 <TIM_Base_SetConfig+0x1ec>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d00f      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	4a3e      	ldr	r2, [pc, #248]	@ (800a718 <TIM_Base_SetConfig+0x1f0>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d00b      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	4a3d      	ldr	r2, [pc, #244]	@ (800a71c <TIM_Base_SetConfig+0x1f4>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d007      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	4a3c      	ldr	r2, [pc, #240]	@ (800a720 <TIM_Base_SetConfig+0x1f8>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d003      	beq.n	800a63a <TIM_Base_SetConfig+0x112>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	4a3b      	ldr	r2, [pc, #236]	@ (800a724 <TIM_Base_SetConfig+0x1fc>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d108      	bne.n	800a64c <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a640:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	68db      	ldr	r3, [r3, #12]
 800a646:	68fa      	ldr	r2, [r7, #12]
 800a648:	4313      	orrs	r3, r2
 800a64a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	695b      	ldr	r3, [r3, #20]
 800a656:	4313      	orrs	r3, r2
 800a658:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	689a      	ldr	r2, [r3, #8]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	681a      	ldr	r2, [r3, #0]
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	4a1e      	ldr	r2, [pc, #120]	@ (800a6e8 <TIM_Base_SetConfig+0x1c0>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d023      	beq.n	800a6ba <TIM_Base_SetConfig+0x192>
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	4a1d      	ldr	r2, [pc, #116]	@ (800a6ec <TIM_Base_SetConfig+0x1c4>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d01f      	beq.n	800a6ba <TIM_Base_SetConfig+0x192>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	4a22      	ldr	r2, [pc, #136]	@ (800a708 <TIM_Base_SetConfig+0x1e0>)
 800a67e:	4293      	cmp	r3, r2
 800a680:	d01b      	beq.n	800a6ba <TIM_Base_SetConfig+0x192>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	4a21      	ldr	r2, [pc, #132]	@ (800a70c <TIM_Base_SetConfig+0x1e4>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d017      	beq.n	800a6ba <TIM_Base_SetConfig+0x192>
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	4a20      	ldr	r2, [pc, #128]	@ (800a710 <TIM_Base_SetConfig+0x1e8>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d013      	beq.n	800a6ba <TIM_Base_SetConfig+0x192>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	4a1f      	ldr	r2, [pc, #124]	@ (800a714 <TIM_Base_SetConfig+0x1ec>)
 800a696:	4293      	cmp	r3, r2
 800a698:	d00f      	beq.n	800a6ba <TIM_Base_SetConfig+0x192>
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	4a1e      	ldr	r2, [pc, #120]	@ (800a718 <TIM_Base_SetConfig+0x1f0>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d00b      	beq.n	800a6ba <TIM_Base_SetConfig+0x192>
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	4a1d      	ldr	r2, [pc, #116]	@ (800a71c <TIM_Base_SetConfig+0x1f4>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d007      	beq.n	800a6ba <TIM_Base_SetConfig+0x192>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	4a1c      	ldr	r2, [pc, #112]	@ (800a720 <TIM_Base_SetConfig+0x1f8>)
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d003      	beq.n	800a6ba <TIM_Base_SetConfig+0x192>
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	4a1b      	ldr	r2, [pc, #108]	@ (800a724 <TIM_Base_SetConfig+0x1fc>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	d103      	bne.n	800a6c2 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	691a      	ldr	r2, [r3, #16]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f043 0204 	orr.w	r2, r3, #4
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2201      	movs	r2, #1
 800a6d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	68fa      	ldr	r2, [r7, #12]
 800a6d8:	601a      	str	r2, [r3, #0]
}
 800a6da:	bf00      	nop
 800a6dc:	3714      	adds	r7, #20
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e4:	4770      	bx	lr
 800a6e6:	bf00      	nop
 800a6e8:	40012c00 	.word	0x40012c00
 800a6ec:	50012c00 	.word	0x50012c00
 800a6f0:	40000400 	.word	0x40000400
 800a6f4:	50000400 	.word	0x50000400
 800a6f8:	40000800 	.word	0x40000800
 800a6fc:	50000800 	.word	0x50000800
 800a700:	40000c00 	.word	0x40000c00
 800a704:	50000c00 	.word	0x50000c00
 800a708:	40013400 	.word	0x40013400
 800a70c:	50013400 	.word	0x50013400
 800a710:	40014000 	.word	0x40014000
 800a714:	50014000 	.word	0x50014000
 800a718:	40014400 	.word	0x40014400
 800a71c:	50014400 	.word	0x50014400
 800a720:	40014800 	.word	0x40014800
 800a724:	50014800 	.word	0x50014800

0800a728 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a730:	bf00      	nop
 800a732:	370c      	adds	r7, #12
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr

0800a73c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b083      	sub	sp, #12
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a744:	bf00      	nop
 800a746:	370c      	adds	r7, #12
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a750:	b480      	push	{r7}
 800a752:	b083      	sub	sp, #12
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a758:	bf00      	nop
 800a75a:	370c      	adds	r7, #12
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr

0800a764 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a76c:	bf00      	nop
 800a76e:	370c      	adds	r7, #12
 800a770:	46bd      	mov	sp, r7
 800a772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a776:	4770      	bx	lr

0800a778 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a778:	b480      	push	{r7}
 800a77a:	b083      	sub	sp, #12
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a780:	bf00      	nop
 800a782:	370c      	adds	r7, #12
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr

0800a78c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b083      	sub	sp, #12
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a794:	bf00      	nop
 800a796:	370c      	adds	r7, #12
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr

0800a7a0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b083      	sub	sp, #12
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a7a8:	bf00      	nop
 800a7aa:	370c      	adds	r7, #12
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr

0800a7b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b082      	sub	sp, #8
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d101      	bne.n	800a7c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e042      	b.n	800a84c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d106      	bne.n	800a7de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f7f7 feab 	bl	8002534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2224      	movs	r2, #36	@ 0x24
 800a7e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f022 0201 	bic.w	r2, r2, #1
 800a7f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d002      	beq.n	800a804 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fa68 	bl	800acd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f000 f8c3 	bl	800a990 <UART_SetConfig>
 800a80a:	4603      	mov	r3, r0
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d101      	bne.n	800a814 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a810:	2301      	movs	r3, #1
 800a812:	e01b      	b.n	800a84c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	685a      	ldr	r2, [r3, #4]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a822:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	689a      	ldr	r2, [r3, #8]
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a832:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	681a      	ldr	r2, [r3, #0]
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f042 0201 	orr.w	r2, r2, #1
 800a842:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f000 fae7 	bl	800ae18 <UART_CheckIdleState>
 800a84a:	4603      	mov	r3, r0
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3708      	adds	r7, #8
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}

0800a854 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b08a      	sub	sp, #40	@ 0x28
 800a858:	af02      	add	r7, sp, #8
 800a85a:	60f8      	str	r0, [r7, #12]
 800a85c:	60b9      	str	r1, [r7, #8]
 800a85e:	603b      	str	r3, [r7, #0]
 800a860:	4613      	mov	r3, r2
 800a862:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a86a:	2b20      	cmp	r3, #32
 800a86c:	f040 808b 	bne.w	800a986 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d002      	beq.n	800a87c <HAL_UART_Transmit+0x28>
 800a876:	88fb      	ldrh	r3, [r7, #6]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d101      	bne.n	800a880 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a87c:	2301      	movs	r3, #1
 800a87e:	e083      	b.n	800a988 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	689b      	ldr	r3, [r3, #8]
 800a886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a88a:	2b80      	cmp	r3, #128	@ 0x80
 800a88c:	d107      	bne.n	800a89e <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	689a      	ldr	r2, [r3, #8]
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a89c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	2221      	movs	r2, #33	@ 0x21
 800a8aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a8ae:	f7f8 f8f9 	bl	8002aa4 <HAL_GetTick>
 800a8b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	88fa      	ldrh	r2, [r7, #6]
 800a8b8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	88fa      	ldrh	r2, [r7, #6]
 800a8c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	689b      	ldr	r3, [r3, #8]
 800a8c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8cc:	d108      	bne.n	800a8e0 <HAL_UART_Transmit+0x8c>
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	691b      	ldr	r3, [r3, #16]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d104      	bne.n	800a8e0 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	61bb      	str	r3, [r7, #24]
 800a8de:	e003      	b.n	800a8e8 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a8e8:	e030      	b.n	800a94c <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	9300      	str	r3, [sp, #0]
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	2180      	movs	r1, #128	@ 0x80
 800a8f4:	68f8      	ldr	r0, [r7, #12]
 800a8f6:	f000 fb39 	bl	800af6c <UART_WaitOnFlagUntilTimeout>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d005      	beq.n	800a90c <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	2220      	movs	r2, #32
 800a904:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a908:	2303      	movs	r3, #3
 800a90a:	e03d      	b.n	800a988 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800a90c:	69fb      	ldr	r3, [r7, #28]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d10b      	bne.n	800a92a <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a912:	69bb      	ldr	r3, [r7, #24]
 800a914:	881b      	ldrh	r3, [r3, #0]
 800a916:	461a      	mov	r2, r3
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a920:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a922:	69bb      	ldr	r3, [r7, #24]
 800a924:	3302      	adds	r3, #2
 800a926:	61bb      	str	r3, [r7, #24]
 800a928:	e007      	b.n	800a93a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	781a      	ldrb	r2, [r3, #0]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a934:	69fb      	ldr	r3, [r7, #28]
 800a936:	3301      	adds	r3, #1
 800a938:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a940:	b29b      	uxth	r3, r3
 800a942:	3b01      	subs	r3, #1
 800a944:	b29a      	uxth	r2, r3
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a952:	b29b      	uxth	r3, r3
 800a954:	2b00      	cmp	r3, #0
 800a956:	d1c8      	bne.n	800a8ea <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	9300      	str	r3, [sp, #0]
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	2200      	movs	r2, #0
 800a960:	2140      	movs	r1, #64	@ 0x40
 800a962:	68f8      	ldr	r0, [r7, #12]
 800a964:	f000 fb02 	bl	800af6c <UART_WaitOnFlagUntilTimeout>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d005      	beq.n	800a97a <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	2220      	movs	r2, #32
 800a972:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a976:	2303      	movs	r3, #3
 800a978:	e006      	b.n	800a988 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2220      	movs	r2, #32
 800a97e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a982:	2300      	movs	r3, #0
 800a984:	e000      	b.n	800a988 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800a986:	2302      	movs	r3, #2
  }
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3720      	adds	r7, #32
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a994:	b094      	sub	sp, #80	@ 0x50
 800a996:	af00      	add	r7, sp, #0
 800a998:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a99a:	2300      	movs	r3, #0
 800a99c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800a9a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	4b7e      	ldr	r3, [pc, #504]	@ (800aba0 <UART_SetConfig+0x210>)
 800a9a6:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a9a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9aa:	689a      	ldr	r2, [r3, #8]
 800a9ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ae:	691b      	ldr	r3, [r3, #16]
 800a9b0:	431a      	orrs	r2, r3
 800a9b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9b4:	695b      	ldr	r3, [r3, #20]
 800a9b6:	431a      	orrs	r2, r3
 800a9b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ba:	69db      	ldr	r3, [r3, #28]
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	4977      	ldr	r1, [pc, #476]	@ (800aba4 <UART_SetConfig+0x214>)
 800a9c8:	4019      	ands	r1, r3
 800a9ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9cc:	681a      	ldr	r2, [r3, #0]
 800a9ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9d0:	430b      	orrs	r3, r1
 800a9d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a9d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	685b      	ldr	r3, [r3, #4]
 800a9da:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a9de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e0:	68d9      	ldr	r1, [r3, #12]
 800a9e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e4:	681a      	ldr	r2, [r3, #0]
 800a9e6:	ea40 0301 	orr.w	r3, r0, r1
 800a9ea:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ee:	699b      	ldr	r3, [r3, #24]
 800a9f0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a9f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	4b6a      	ldr	r3, [pc, #424]	@ (800aba0 <UART_SetConfig+0x210>)
 800a9f8:	429a      	cmp	r2, r3
 800a9fa:	d009      	beq.n	800aa10 <UART_SetConfig+0x80>
 800a9fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9fe:	681a      	ldr	r2, [r3, #0]
 800aa00:	4b69      	ldr	r3, [pc, #420]	@ (800aba8 <UART_SetConfig+0x218>)
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d004      	beq.n	800aa10 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aa06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa08:	6a1a      	ldr	r2, [r3, #32]
 800aa0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aa10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	689b      	ldr	r3, [r3, #8]
 800aa16:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800aa1a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800aa1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa20:	681a      	ldr	r2, [r3, #0]
 800aa22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa24:	430b      	orrs	r3, r1
 800aa26:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aa28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa2e:	f023 000f 	bic.w	r0, r3, #15
 800aa32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa34:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800aa36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa38:	681a      	ldr	r2, [r3, #0]
 800aa3a:	ea40 0301 	orr.w	r3, r0, r1
 800aa3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa42:	681a      	ldr	r2, [r3, #0]
 800aa44:	4b59      	ldr	r3, [pc, #356]	@ (800abac <UART_SetConfig+0x21c>)
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d102      	bne.n	800aa50 <UART_SetConfig+0xc0>
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa4e:	e029      	b.n	800aaa4 <UART_SetConfig+0x114>
 800aa50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa52:	681a      	ldr	r2, [r3, #0]
 800aa54:	4b56      	ldr	r3, [pc, #344]	@ (800abb0 <UART_SetConfig+0x220>)
 800aa56:	429a      	cmp	r2, r3
 800aa58:	d102      	bne.n	800aa60 <UART_SetConfig+0xd0>
 800aa5a:	2302      	movs	r3, #2
 800aa5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa5e:	e021      	b.n	800aaa4 <UART_SetConfig+0x114>
 800aa60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa62:	681a      	ldr	r2, [r3, #0]
 800aa64:	4b53      	ldr	r3, [pc, #332]	@ (800abb4 <UART_SetConfig+0x224>)
 800aa66:	429a      	cmp	r2, r3
 800aa68:	d102      	bne.n	800aa70 <UART_SetConfig+0xe0>
 800aa6a:	2304      	movs	r3, #4
 800aa6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa6e:	e019      	b.n	800aaa4 <UART_SetConfig+0x114>
 800aa70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa72:	681a      	ldr	r2, [r3, #0]
 800aa74:	4b50      	ldr	r3, [pc, #320]	@ (800abb8 <UART_SetConfig+0x228>)
 800aa76:	429a      	cmp	r2, r3
 800aa78:	d102      	bne.n	800aa80 <UART_SetConfig+0xf0>
 800aa7a:	2308      	movs	r3, #8
 800aa7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa7e:	e011      	b.n	800aaa4 <UART_SetConfig+0x114>
 800aa80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa82:	681a      	ldr	r2, [r3, #0]
 800aa84:	4b4d      	ldr	r3, [pc, #308]	@ (800abbc <UART_SetConfig+0x22c>)
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d102      	bne.n	800aa90 <UART_SetConfig+0x100>
 800aa8a:	2310      	movs	r3, #16
 800aa8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa8e:	e009      	b.n	800aaa4 <UART_SetConfig+0x114>
 800aa90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	4b42      	ldr	r3, [pc, #264]	@ (800aba0 <UART_SetConfig+0x210>)
 800aa96:	429a      	cmp	r2, r3
 800aa98:	d102      	bne.n	800aaa0 <UART_SetConfig+0x110>
 800aa9a:	2320      	movs	r3, #32
 800aa9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa9e:	e001      	b.n	800aaa4 <UART_SetConfig+0x114>
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aaa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa6:	681a      	ldr	r2, [r3, #0]
 800aaa8:	4b3d      	ldr	r3, [pc, #244]	@ (800aba0 <UART_SetConfig+0x210>)
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d005      	beq.n	800aaba <UART_SetConfig+0x12a>
 800aaae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aab0:	681a      	ldr	r2, [r3, #0]
 800aab2:	4b3d      	ldr	r3, [pc, #244]	@ (800aba8 <UART_SetConfig+0x218>)
 800aab4:	429a      	cmp	r2, r3
 800aab6:	f040 8085 	bne.w	800abc4 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800aaba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aabc:	2200      	movs	r2, #0
 800aabe:	623b      	str	r3, [r7, #32]
 800aac0:	627a      	str	r2, [r7, #36]	@ 0x24
 800aac2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800aac6:	f7fd f845 	bl	8007b54 <HAL_RCCEx_GetPeriphCLKFreq>
 800aaca:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800aacc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aace:	2b00      	cmp	r3, #0
 800aad0:	f000 80e8 	beq.w	800aca4 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800aad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad8:	4a39      	ldr	r2, [pc, #228]	@ (800abc0 <UART_SetConfig+0x230>)
 800aada:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aade:	461a      	mov	r2, r3
 800aae0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aae2:	fbb3 f3f2 	udiv	r3, r3, r2
 800aae6:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaea:	685a      	ldr	r2, [r3, #4]
 800aaec:	4613      	mov	r3, r2
 800aaee:	005b      	lsls	r3, r3, #1
 800aaf0:	4413      	add	r3, r2
 800aaf2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d305      	bcc.n	800ab04 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800aaf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aafe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d903      	bls.n	800ab0c <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800ab04:	2301      	movs	r3, #1
 800ab06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ab0a:	e048      	b.n	800ab9e <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab0e:	2200      	movs	r2, #0
 800ab10:	61bb      	str	r3, [r7, #24]
 800ab12:	61fa      	str	r2, [r7, #28]
 800ab14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab18:	4a29      	ldr	r2, [pc, #164]	@ (800abc0 <UART_SetConfig+0x230>)
 800ab1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab1e:	b29b      	uxth	r3, r3
 800ab20:	2200      	movs	r2, #0
 800ab22:	613b      	str	r3, [r7, #16]
 800ab24:	617a      	str	r2, [r7, #20]
 800ab26:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ab2a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ab2e:	f7f6 f8af 	bl	8000c90 <__aeabi_uldivmod>
 800ab32:	4602      	mov	r2, r0
 800ab34:	460b      	mov	r3, r1
 800ab36:	4610      	mov	r0, r2
 800ab38:	4619      	mov	r1, r3
 800ab3a:	f04f 0200 	mov.w	r2, #0
 800ab3e:	f04f 0300 	mov.w	r3, #0
 800ab42:	020b      	lsls	r3, r1, #8
 800ab44:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ab48:	0202      	lsls	r2, r0, #8
 800ab4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab4c:	6849      	ldr	r1, [r1, #4]
 800ab4e:	0849      	lsrs	r1, r1, #1
 800ab50:	2000      	movs	r0, #0
 800ab52:	460c      	mov	r4, r1
 800ab54:	4605      	mov	r5, r0
 800ab56:	eb12 0804 	adds.w	r8, r2, r4
 800ab5a:	eb43 0905 	adc.w	r9, r3, r5
 800ab5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab60:	685b      	ldr	r3, [r3, #4]
 800ab62:	2200      	movs	r2, #0
 800ab64:	60bb      	str	r3, [r7, #8]
 800ab66:	60fa      	str	r2, [r7, #12]
 800ab68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ab6c:	4640      	mov	r0, r8
 800ab6e:	4649      	mov	r1, r9
 800ab70:	f7f6 f88e 	bl	8000c90 <__aeabi_uldivmod>
 800ab74:	4602      	mov	r2, r0
 800ab76:	460b      	mov	r3, r1
 800ab78:	4613      	mov	r3, r2
 800ab7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ab7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab82:	d308      	bcc.n	800ab96 <UART_SetConfig+0x206>
 800ab84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab8a:	d204      	bcs.n	800ab96 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 800ab8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ab92:	60da      	str	r2, [r3, #12]
 800ab94:	e003      	b.n	800ab9e <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 800ab96:	2301      	movs	r3, #1
 800ab98:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800ab9c:	e082      	b.n	800aca4 <UART_SetConfig+0x314>
 800ab9e:	e081      	b.n	800aca4 <UART_SetConfig+0x314>
 800aba0:	46002400 	.word	0x46002400
 800aba4:	cfff69f3 	.word	0xcfff69f3
 800aba8:	56002400 	.word	0x56002400
 800abac:	40013800 	.word	0x40013800
 800abb0:	40004400 	.word	0x40004400
 800abb4:	40004800 	.word	0x40004800
 800abb8:	40004c00 	.word	0x40004c00
 800abbc:	40005000 	.word	0x40005000
 800abc0:	080113d4 	.word	0x080113d4
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800abc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abc6:	69db      	ldr	r3, [r3, #28]
 800abc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800abcc:	d13c      	bne.n	800ac48 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800abce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abd0:	2200      	movs	r2, #0
 800abd2:	603b      	str	r3, [r7, #0]
 800abd4:	607a      	str	r2, [r7, #4]
 800abd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800abda:	f7fc ffbb 	bl	8007b54 <HAL_RCCEx_GetPeriphCLKFreq>
 800abde:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800abe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d05e      	beq.n	800aca4 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800abe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abea:	4a39      	ldr	r2, [pc, #228]	@ (800acd0 <UART_SetConfig+0x340>)
 800abec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800abf0:	461a      	mov	r2, r3
 800abf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abf4:	fbb3 f3f2 	udiv	r3, r3, r2
 800abf8:	005a      	lsls	r2, r3, #1
 800abfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	085b      	lsrs	r3, r3, #1
 800ac00:	441a      	add	r2, r3
 800ac02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac0e:	2b0f      	cmp	r3, #15
 800ac10:	d916      	bls.n	800ac40 <UART_SetConfig+0x2b0>
 800ac12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac18:	d212      	bcs.n	800ac40 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ac1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac1c:	b29b      	uxth	r3, r3
 800ac1e:	f023 030f 	bic.w	r3, r3, #15
 800ac22:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ac24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac26:	085b      	lsrs	r3, r3, #1
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	f003 0307 	and.w	r3, r3, #7
 800ac2e:	b29a      	uxth	r2, r3
 800ac30:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ac32:	4313      	orrs	r3, r2
 800ac34:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800ac36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ac3c:	60da      	str	r2, [r3, #12]
 800ac3e:	e031      	b.n	800aca4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800ac40:	2301      	movs	r3, #1
 800ac42:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ac46:	e02d      	b.n	800aca4 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ac48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	469a      	mov	sl, r3
 800ac4e:	4693      	mov	fp, r2
 800ac50:	4650      	mov	r0, sl
 800ac52:	4659      	mov	r1, fp
 800ac54:	f7fc ff7e 	bl	8007b54 <HAL_RCCEx_GetPeriphCLKFreq>
 800ac58:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800ac5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d021      	beq.n	800aca4 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac64:	4a1a      	ldr	r2, [pc, #104]	@ (800acd0 <UART_SetConfig+0x340>)
 800ac66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac6a:	461a      	mov	r2, r3
 800ac6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac6e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ac72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac74:	685b      	ldr	r3, [r3, #4]
 800ac76:	085b      	lsrs	r3, r3, #1
 800ac78:	441a      	add	r2, r3
 800ac7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac82:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac86:	2b0f      	cmp	r3, #15
 800ac88:	d909      	bls.n	800ac9e <UART_SetConfig+0x30e>
 800ac8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac90:	d205      	bcs.n	800ac9e <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ac92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac94:	b29a      	uxth	r2, r3
 800ac96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	60da      	str	r2, [r3, #12]
 800ac9c:	e002      	b.n	800aca4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800ac9e:	2301      	movs	r3, #1
 800aca0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aca6:	2201      	movs	r2, #1
 800aca8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800acac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acae:	2201      	movs	r2, #1
 800acb0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800acb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb6:	2200      	movs	r2, #0
 800acb8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800acba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acbc:	2200      	movs	r2, #0
 800acbe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800acc0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3750      	adds	r7, #80	@ 0x50
 800acc8:	46bd      	mov	sp, r7
 800acca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800acce:	bf00      	nop
 800acd0:	080113d4 	.word	0x080113d4

0800acd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b083      	sub	sp, #12
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ace0:	f003 0308 	and.w	r3, r3, #8
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d00a      	beq.n	800acfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	685b      	ldr	r3, [r3, #4]
 800acee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	430a      	orrs	r2, r1
 800acfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad02:	f003 0301 	and.w	r3, r3, #1
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00a      	beq.n	800ad20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	430a      	orrs	r2, r1
 800ad1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad24:	f003 0302 	and.w	r3, r3, #2
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d00a      	beq.n	800ad42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	430a      	orrs	r2, r1
 800ad40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad46:	f003 0304 	and.w	r3, r3, #4
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d00a      	beq.n	800ad64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	685b      	ldr	r3, [r3, #4]
 800ad54:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	430a      	orrs	r2, r1
 800ad62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad68:	f003 0310 	and.w	r3, r3, #16
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d00a      	beq.n	800ad86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	689b      	ldr	r3, [r3, #8]
 800ad76:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	430a      	orrs	r2, r1
 800ad84:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad8a:	f003 0320 	and.w	r3, r3, #32
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d00a      	beq.n	800ada8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	689b      	ldr	r3, [r3, #8]
 800ad98:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	430a      	orrs	r2, r1
 800ada6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d01a      	beq.n	800adea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	430a      	orrs	r2, r1
 800adc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800add2:	d10a      	bne.n	800adea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	685b      	ldr	r3, [r3, #4]
 800adda:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	430a      	orrs	r2, r1
 800ade8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d00a      	beq.n	800ae0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	430a      	orrs	r2, r1
 800ae0a:	605a      	str	r2, [r3, #4]
  }
}
 800ae0c:	bf00      	nop
 800ae0e:	370c      	adds	r7, #12
 800ae10:	46bd      	mov	sp, r7
 800ae12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae16:	4770      	bx	lr

0800ae18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b098      	sub	sp, #96	@ 0x60
 800ae1c:	af02      	add	r7, sp, #8
 800ae1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2200      	movs	r2, #0
 800ae24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ae28:	f7f7 fe3c 	bl	8002aa4 <HAL_GetTick>
 800ae2c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f003 0308 	and.w	r3, r3, #8
 800ae38:	2b08      	cmp	r3, #8
 800ae3a:	d12f      	bne.n	800ae9c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ae40:	9300      	str	r3, [sp, #0]
 800ae42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae44:	2200      	movs	r2, #0
 800ae46:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 f88e 	bl	800af6c <UART_WaitOnFlagUntilTimeout>
 800ae50:	4603      	mov	r3, r0
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d022      	beq.n	800ae9c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae5e:	e853 3f00 	ldrex	r3, [r3]
 800ae62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ae64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae6a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	461a      	mov	r2, r3
 800ae72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae74:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ae7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae7c:	e841 2300 	strex	r3, r2, [r1]
 800ae80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ae82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d1e6      	bne.n	800ae56 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	2220      	movs	r2, #32
 800ae8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2200      	movs	r2, #0
 800ae94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae98:	2303      	movs	r3, #3
 800ae9a:	e063      	b.n	800af64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f003 0304 	and.w	r3, r3, #4
 800aea6:	2b04      	cmp	r3, #4
 800aea8:	d149      	bne.n	800af3e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aeaa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aeae:	9300      	str	r3, [sp, #0]
 800aeb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f000 f857 	bl	800af6c <UART_WaitOnFlagUntilTimeout>
 800aebe:	4603      	mov	r3, r0
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d03c      	beq.n	800af3e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aecc:	e853 3f00 	ldrex	r3, [r3]
 800aed0:	623b      	str	r3, [r7, #32]
   return(result);
 800aed2:	6a3b      	ldr	r3, [r7, #32]
 800aed4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aed8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	461a      	mov	r2, r3
 800aee0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aee2:	633b      	str	r3, [r7, #48]	@ 0x30
 800aee4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aee6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aee8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aeea:	e841 2300 	strex	r3, r2, [r1]
 800aeee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d1e6      	bne.n	800aec4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	3308      	adds	r3, #8
 800aefc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	e853 3f00 	ldrex	r3, [r3]
 800af04:	60fb      	str	r3, [r7, #12]
   return(result);
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	f023 0301 	bic.w	r3, r3, #1
 800af0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	3308      	adds	r3, #8
 800af14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af16:	61fa      	str	r2, [r7, #28]
 800af18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1a:	69b9      	ldr	r1, [r7, #24]
 800af1c:	69fa      	ldr	r2, [r7, #28]
 800af1e:	e841 2300 	strex	r3, r2, [r1]
 800af22:	617b      	str	r3, [r7, #20]
   return(result);
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d1e5      	bne.n	800aef6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2220      	movs	r2, #32
 800af2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	2200      	movs	r2, #0
 800af36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800af3a:	2303      	movs	r3, #3
 800af3c:	e012      	b.n	800af64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2220      	movs	r2, #32
 800af42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2220      	movs	r2, #32
 800af4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2200      	movs	r2, #0
 800af52:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2200      	movs	r2, #0
 800af58:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2200      	movs	r2, #0
 800af5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af62:	2300      	movs	r3, #0
}
 800af64:	4618      	mov	r0, r3
 800af66:	3758      	adds	r7, #88	@ 0x58
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}

0800af6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b084      	sub	sp, #16
 800af70:	af00      	add	r7, sp, #0
 800af72:	60f8      	str	r0, [r7, #12]
 800af74:	60b9      	str	r1, [r7, #8]
 800af76:	603b      	str	r3, [r7, #0]
 800af78:	4613      	mov	r3, r2
 800af7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af7c:	e04f      	b.n	800b01e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800af7e:	69bb      	ldr	r3, [r7, #24]
 800af80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af84:	d04b      	beq.n	800b01e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af86:	f7f7 fd8d 	bl	8002aa4 <HAL_GetTick>
 800af8a:	4602      	mov	r2, r0
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	1ad3      	subs	r3, r2, r3
 800af90:	69ba      	ldr	r2, [r7, #24]
 800af92:	429a      	cmp	r2, r3
 800af94:	d302      	bcc.n	800af9c <UART_WaitOnFlagUntilTimeout+0x30>
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d101      	bne.n	800afa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800af9c:	2303      	movs	r3, #3
 800af9e:	e04e      	b.n	800b03e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f003 0304 	and.w	r3, r3, #4
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d037      	beq.n	800b01e <UART_WaitOnFlagUntilTimeout+0xb2>
 800afae:	68bb      	ldr	r3, [r7, #8]
 800afb0:	2b80      	cmp	r3, #128	@ 0x80
 800afb2:	d034      	beq.n	800b01e <UART_WaitOnFlagUntilTimeout+0xb2>
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	2b40      	cmp	r3, #64	@ 0x40
 800afb8:	d031      	beq.n	800b01e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	69db      	ldr	r3, [r3, #28]
 800afc0:	f003 0308 	and.w	r3, r3, #8
 800afc4:	2b08      	cmp	r3, #8
 800afc6:	d110      	bne.n	800afea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	2208      	movs	r2, #8
 800afce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800afd0:	68f8      	ldr	r0, [r7, #12]
 800afd2:	f000 f838 	bl	800b046 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	2208      	movs	r2, #8
 800afda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800afe6:	2301      	movs	r3, #1
 800afe8:	e029      	b.n	800b03e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	69db      	ldr	r3, [r3, #28]
 800aff0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aff4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aff8:	d111      	bne.n	800b01e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b002:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b004:	68f8      	ldr	r0, [r7, #12]
 800b006:	f000 f81e 	bl	800b046 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	2220      	movs	r2, #32
 800b00e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2200      	movs	r2, #0
 800b016:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b01a:	2303      	movs	r3, #3
 800b01c:	e00f      	b.n	800b03e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	69da      	ldr	r2, [r3, #28]
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	4013      	ands	r3, r2
 800b028:	68ba      	ldr	r2, [r7, #8]
 800b02a:	429a      	cmp	r2, r3
 800b02c:	bf0c      	ite	eq
 800b02e:	2301      	moveq	r3, #1
 800b030:	2300      	movne	r3, #0
 800b032:	b2db      	uxtb	r3, r3
 800b034:	461a      	mov	r2, r3
 800b036:	79fb      	ldrb	r3, [r7, #7]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d0a0      	beq.n	800af7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b03c:	2300      	movs	r3, #0
}
 800b03e:	4618      	mov	r0, r3
 800b040:	3710      	adds	r7, #16
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}

0800b046 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b046:	b480      	push	{r7}
 800b048:	b095      	sub	sp, #84	@ 0x54
 800b04a:	af00      	add	r7, sp, #0
 800b04c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b056:	e853 3f00 	ldrex	r3, [r3]
 800b05a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b05e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b062:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	461a      	mov	r2, r3
 800b06a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b06c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b06e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b070:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b072:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b074:	e841 2300 	strex	r3, r2, [r1]
 800b078:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b07a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d1e6      	bne.n	800b04e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	3308      	adds	r3, #8
 800b086:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b088:	6a3b      	ldr	r3, [r7, #32]
 800b08a:	e853 3f00 	ldrex	r3, [r3]
 800b08e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b090:	69fb      	ldr	r3, [r7, #28]
 800b092:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b096:	f023 0301 	bic.w	r3, r3, #1
 800b09a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	3308      	adds	r3, #8
 800b0a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b0a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b0aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b0ac:	e841 2300 	strex	r3, r2, [r1]
 800b0b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d1e3      	bne.n	800b080 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	d118      	bne.n	800b0f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	e853 3f00 	ldrex	r3, [r3]
 800b0cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	f023 0310 	bic.w	r3, r3, #16
 800b0d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	461a      	mov	r2, r3
 800b0dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0de:	61bb      	str	r3, [r7, #24]
 800b0e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0e2:	6979      	ldr	r1, [r7, #20]
 800b0e4:	69ba      	ldr	r2, [r7, #24]
 800b0e6:	e841 2300 	strex	r3, r2, [r1]
 800b0ea:	613b      	str	r3, [r7, #16]
   return(result);
 800b0ec:	693b      	ldr	r3, [r7, #16]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d1e6      	bne.n	800b0c0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2220      	movs	r2, #32
 800b0f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2200      	movs	r2, #0
 800b104:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b106:	bf00      	nop
 800b108:	3754      	adds	r7, #84	@ 0x54
 800b10a:	46bd      	mov	sp, r7
 800b10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b110:	4770      	bx	lr

0800b112 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b112:	b480      	push	{r7}
 800b114:	b085      	sub	sp, #20
 800b116:	af00      	add	r7, sp, #0
 800b118:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b120:	2b01      	cmp	r3, #1
 800b122:	d101      	bne.n	800b128 <HAL_UARTEx_DisableFifoMode+0x16>
 800b124:	2302      	movs	r3, #2
 800b126:	e027      	b.n	800b178 <HAL_UARTEx_DisableFifoMode+0x66>
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2201      	movs	r2, #1
 800b12c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2224      	movs	r2, #36	@ 0x24
 800b134:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	681a      	ldr	r2, [r3, #0]
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f022 0201 	bic.w	r2, r2, #1
 800b14e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b156:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2200      	movs	r2, #0
 800b15c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	68fa      	ldr	r2, [r7, #12]
 800b164:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2220      	movs	r2, #32
 800b16a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	2200      	movs	r2, #0
 800b172:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b176:	2300      	movs	r3, #0
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3714      	adds	r7, #20
 800b17c:	46bd      	mov	sp, r7
 800b17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b182:	4770      	bx	lr

0800b184 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
 800b18c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b194:	2b01      	cmp	r3, #1
 800b196:	d101      	bne.n	800b19c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b198:	2302      	movs	r3, #2
 800b19a:	e02d      	b.n	800b1f8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2201      	movs	r2, #1
 800b1a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2224      	movs	r2, #36	@ 0x24
 800b1a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	681a      	ldr	r2, [r3, #0]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f022 0201 	bic.w	r2, r2, #1
 800b1c2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	689b      	ldr	r3, [r3, #8]
 800b1ca:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	683a      	ldr	r2, [r7, #0]
 800b1d4:	430a      	orrs	r2, r1
 800b1d6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f000 f84f 	bl	800b27c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	68fa      	ldr	r2, [r7, #12]
 800b1e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2220      	movs	r2, #32
 800b1ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1f6:	2300      	movs	r3, #0
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	3710      	adds	r7, #16
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b084      	sub	sp, #16
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
 800b208:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b210:	2b01      	cmp	r3, #1
 800b212:	d101      	bne.n	800b218 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b214:	2302      	movs	r3, #2
 800b216:	e02d      	b.n	800b274 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2201      	movs	r2, #1
 800b21c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2224      	movs	r2, #36	@ 0x24
 800b224:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f022 0201 	bic.w	r2, r2, #1
 800b23e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	683a      	ldr	r2, [r7, #0]
 800b250:	430a      	orrs	r2, r1
 800b252:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f000 f811 	bl	800b27c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	68fa      	ldr	r2, [r7, #12]
 800b260:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2220      	movs	r2, #32
 800b266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2200      	movs	r2, #0
 800b26e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b272:	2300      	movs	r3, #0
}
 800b274:	4618      	mov	r0, r3
 800b276:	3710      	adds	r7, #16
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}

0800b27c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b085      	sub	sp, #20
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d108      	bne.n	800b29e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2201      	movs	r2, #1
 800b290:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2201      	movs	r2, #1
 800b298:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b29c:	e031      	b.n	800b302 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b29e:	2308      	movs	r3, #8
 800b2a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b2a2:	2308      	movs	r3, #8
 800b2a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	689b      	ldr	r3, [r3, #8]
 800b2ac:	0e5b      	lsrs	r3, r3, #25
 800b2ae:	b2db      	uxtb	r3, r3
 800b2b0:	f003 0307 	and.w	r3, r3, #7
 800b2b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	689b      	ldr	r3, [r3, #8]
 800b2bc:	0f5b      	lsrs	r3, r3, #29
 800b2be:	b2db      	uxtb	r3, r3
 800b2c0:	f003 0307 	and.w	r3, r3, #7
 800b2c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b2c6:	7bbb      	ldrb	r3, [r7, #14]
 800b2c8:	7b3a      	ldrb	r2, [r7, #12]
 800b2ca:	4911      	ldr	r1, [pc, #68]	@ (800b310 <UARTEx_SetNbDataToProcess+0x94>)
 800b2cc:	5c8a      	ldrb	r2, [r1, r2]
 800b2ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b2d2:	7b3a      	ldrb	r2, [r7, #12]
 800b2d4:	490f      	ldr	r1, [pc, #60]	@ (800b314 <UARTEx_SetNbDataToProcess+0x98>)
 800b2d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b2d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b2dc:	b29a      	uxth	r2, r3
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b2e4:	7bfb      	ldrb	r3, [r7, #15]
 800b2e6:	7b7a      	ldrb	r2, [r7, #13]
 800b2e8:	4909      	ldr	r1, [pc, #36]	@ (800b310 <UARTEx_SetNbDataToProcess+0x94>)
 800b2ea:	5c8a      	ldrb	r2, [r1, r2]
 800b2ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b2f0:	7b7a      	ldrb	r2, [r7, #13]
 800b2f2:	4908      	ldr	r1, [pc, #32]	@ (800b314 <UARTEx_SetNbDataToProcess+0x98>)
 800b2f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b2f6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b2fa:	b29a      	uxth	r2, r3
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b302:	bf00      	nop
 800b304:	3714      	adds	r7, #20
 800b306:	46bd      	mov	sp, r7
 800b308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30c:	4770      	bx	lr
 800b30e:	bf00      	nop
 800b310:	080113ec 	.word	0x080113ec
 800b314:	080113f4 	.word	0x080113f4

0800b318 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b318:	b084      	sub	sp, #16
 800b31a:	b580      	push	{r7, lr}
 800b31c:	b084      	sub	sp, #16
 800b31e:	af00      	add	r7, sp, #0
 800b320:	6078      	str	r0, [r7, #4]
 800b322:	f107 001c 	add.w	r0, r7, #28
 800b326:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	68db      	ldr	r3, [r3, #12]
 800b32e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	f000 f8e6 	bl	800b508 <USB_CoreReset>
 800b33c:	4603      	mov	r3, r0
 800b33e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800b340:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b344:	2b00      	cmp	r3, #0
 800b346:	d106      	bne.n	800b356 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b34c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	639a      	str	r2, [r3, #56]	@ 0x38
 800b354:	e005      	b.n	800b362 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b35a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800b362:	7bfb      	ldrb	r3, [r7, #15]
}
 800b364:	4618      	mov	r0, r3
 800b366:	3710      	adds	r7, #16
 800b368:	46bd      	mov	sp, r7
 800b36a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b36e:	b004      	add	sp, #16
 800b370:	4770      	bx	lr

0800b372 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b372:	b480      	push	{r7}
 800b374:	b083      	sub	sp, #12
 800b376:	af00      	add	r7, sp, #0
 800b378:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	689b      	ldr	r3, [r3, #8]
 800b37e:	f023 0201 	bic.w	r2, r3, #1
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b386:	2300      	movs	r3, #0
}
 800b388:	4618      	mov	r0, r3
 800b38a:	370c      	adds	r7, #12
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr

0800b394 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b084      	sub	sp, #16
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	460b      	mov	r3, r1
 800b39e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	68db      	ldr	r3, [r3, #12]
 800b3a8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b3b0:	78fb      	ldrb	r3, [r7, #3]
 800b3b2:	2b01      	cmp	r3, #1
 800b3b4:	d115      	bne.n	800b3e2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	68db      	ldr	r3, [r3, #12]
 800b3ba:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b3c2:	200a      	movs	r0, #10
 800b3c4:	f7f7 fb7a 	bl	8002abc <HAL_Delay>
      ms += 10U;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	330a      	adds	r3, #10
 800b3cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 f88c 	bl	800b4ec <USB_GetMode>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	2b01      	cmp	r3, #1
 800b3d8:	d01e      	beq.n	800b418 <USB_SetCurrentMode+0x84>
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	2bc7      	cmp	r3, #199	@ 0xc7
 800b3de:	d9f0      	bls.n	800b3c2 <USB_SetCurrentMode+0x2e>
 800b3e0:	e01a      	b.n	800b418 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b3e2:	78fb      	ldrb	r3, [r7, #3]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d115      	bne.n	800b414 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	68db      	ldr	r3, [r3, #12]
 800b3ec:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b3f4:	200a      	movs	r0, #10
 800b3f6:	f7f7 fb61 	bl	8002abc <HAL_Delay>
      ms += 10U;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	330a      	adds	r3, #10
 800b3fe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f000 f873 	bl	800b4ec <USB_GetMode>
 800b406:	4603      	mov	r3, r0
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d005      	beq.n	800b418 <USB_SetCurrentMode+0x84>
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	2bc7      	cmp	r3, #199	@ 0xc7
 800b410:	d9f0      	bls.n	800b3f4 <USB_SetCurrentMode+0x60>
 800b412:	e001      	b.n	800b418 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b414:	2301      	movs	r3, #1
 800b416:	e005      	b.n	800b424 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	2bc8      	cmp	r3, #200	@ 0xc8
 800b41c:	d101      	bne.n	800b422 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b41e:	2301      	movs	r3, #1
 800b420:	e000      	b.n	800b424 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b422:	2300      	movs	r3, #0
}
 800b424:	4618      	mov	r0, r3
 800b426:	3710      	adds	r7, #16
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b085      	sub	sp, #20
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b436:	2300      	movs	r3, #0
 800b438:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	3301      	adds	r3, #1
 800b43e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b446:	d901      	bls.n	800b44c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b448:	2303      	movs	r3, #3
 800b44a:	e01b      	b.n	800b484 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	691b      	ldr	r3, [r3, #16]
 800b450:	2b00      	cmp	r3, #0
 800b452:	daf2      	bge.n	800b43a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b454:	2300      	movs	r3, #0
 800b456:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	019b      	lsls	r3, r3, #6
 800b45c:	f043 0220 	orr.w	r2, r3, #32
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	3301      	adds	r3, #1
 800b468:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b470:	d901      	bls.n	800b476 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b472:	2303      	movs	r3, #3
 800b474:	e006      	b.n	800b484 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	691b      	ldr	r3, [r3, #16]
 800b47a:	f003 0320 	and.w	r3, r3, #32
 800b47e:	2b20      	cmp	r3, #32
 800b480:	d0f0      	beq.n	800b464 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b482:	2300      	movs	r3, #0
}
 800b484:	4618      	mov	r0, r3
 800b486:	3714      	adds	r7, #20
 800b488:	46bd      	mov	sp, r7
 800b48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48e:	4770      	bx	lr

0800b490 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b490:	b480      	push	{r7}
 800b492:	b085      	sub	sp, #20
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b498:	2300      	movs	r3, #0
 800b49a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	3301      	adds	r3, #1
 800b4a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b4a8:	d901      	bls.n	800b4ae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b4aa:	2303      	movs	r3, #3
 800b4ac:	e018      	b.n	800b4e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	691b      	ldr	r3, [r3, #16]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	daf2      	bge.n	800b49c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2210      	movs	r2, #16
 800b4be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	3301      	adds	r3, #1
 800b4c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b4cc:	d901      	bls.n	800b4d2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b4ce:	2303      	movs	r3, #3
 800b4d0:	e006      	b.n	800b4e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	691b      	ldr	r3, [r3, #16]
 800b4d6:	f003 0310 	and.w	r3, r3, #16
 800b4da:	2b10      	cmp	r3, #16
 800b4dc:	d0f0      	beq.n	800b4c0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b4de:	2300      	movs	r3, #0
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3714      	adds	r7, #20
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ea:	4770      	bx	lr

0800b4ec <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	b083      	sub	sp, #12
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	695b      	ldr	r3, [r3, #20]
 800b4f8:	f003 0301 	and.w	r3, r3, #1
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	370c      	adds	r7, #12
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b508:	b480      	push	{r7}
 800b50a:	b085      	sub	sp, #20
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b510:	2300      	movs	r3, #0
 800b512:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	3301      	adds	r3, #1
 800b518:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b520:	d901      	bls.n	800b526 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b522:	2303      	movs	r3, #3
 800b524:	e01b      	b.n	800b55e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	691b      	ldr	r3, [r3, #16]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	daf2      	bge.n	800b514 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b52e:	2300      	movs	r3, #0
 800b530:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	691b      	ldr	r3, [r3, #16]
 800b536:	f043 0201 	orr.w	r2, r3, #1
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	3301      	adds	r3, #1
 800b542:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b54a:	d901      	bls.n	800b550 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b54c:	2303      	movs	r3, #3
 800b54e:	e006      	b.n	800b55e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	691b      	ldr	r3, [r3, #16]
 800b554:	f003 0301 	and.w	r3, r3, #1
 800b558:	2b01      	cmp	r3, #1
 800b55a:	d0f0      	beq.n	800b53e <USB_CoreReset+0x36>

  return HAL_OK;
 800b55c:	2300      	movs	r3, #0
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3714      	adds	r7, #20
 800b562:	46bd      	mov	sp, r7
 800b564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b568:	4770      	bx	lr
	...

0800b56c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b56c:	b084      	sub	sp, #16
 800b56e:	b580      	push	{r7, lr}
 800b570:	b086      	sub	sp, #24
 800b572:	af00      	add	r7, sp, #0
 800b574:	6078      	str	r0, [r7, #4]
 800b576:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b57a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b57e:	2300      	movs	r3, #0
 800b580:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	60fb      	str	r3, [r7, #12]
  USBx->GCCFG |= USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b58c:	461a      	mov	r2, r3
 800b58e:	2300      	movs	r3, #0
 800b590:	6013      	str	r3, [r2, #0]
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBVALOVAL | USB_OTG_GCCFG_VBVALEXTOEN);
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b596:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U575xx) || defined (STM32U585xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_PDEN);
  USBx->GCCFG &= ~(USB_OTG_GCCFG_SDEN);
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	68db      	ldr	r3, [r3, #12]
 800b5ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d119      	bne.n	800b5ea <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800b5b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5ba:	2b01      	cmp	r3, #1
 800b5bc:	d10a      	bne.n	800b5d4 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	68fa      	ldr	r2, [r7, #12]
 800b5c8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b5cc:	f043 0304 	orr.w	r3, r3, #4
 800b5d0:	6013      	str	r3, [r2, #0]
 800b5d2:	e014      	b.n	800b5fe <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	68fa      	ldr	r2, [r7, #12]
 800b5de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b5e2:	f023 0304 	bic.w	r3, r3, #4
 800b5e6:	6013      	str	r3, [r2, #0]
 800b5e8:	e009      	b.n	800b5fe <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	68fa      	ldr	r2, [r7, #12]
 800b5f4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b5f8:	f023 0304 	bic.w	r3, r3, #4
 800b5fc:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b5fe:	2110      	movs	r1, #16
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f7ff ff13 	bl	800b42c <USB_FlushTxFifo>
 800b606:	4603      	mov	r3, r0
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d001      	beq.n	800b610 <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 800b60c:	2301      	movs	r3, #1
 800b60e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f7ff ff3d 	bl	800b490 <USB_FlushRxFifo>
 800b616:	4603      	mov	r3, r0
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d001      	beq.n	800b620 <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 800b61c:	2301      	movs	r3, #1
 800b61e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800b620:	2300      	movs	r3, #0
 800b622:	613b      	str	r3, [r7, #16]
 800b624:	e015      	b.n	800b652 <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	015a      	lsls	r2, r3, #5
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	4413      	add	r3, r2
 800b62e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b632:	461a      	mov	r2, r3
 800b634:	f04f 33ff 	mov.w	r3, #4294967295
 800b638:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800b63a:	693b      	ldr	r3, [r7, #16]
 800b63c:	015a      	lsls	r2, r3, #5
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	4413      	add	r3, r2
 800b642:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b646:	461a      	mov	r2, r3
 800b648:	2300      	movs	r3, #0
 800b64a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	3301      	adds	r3, #1
 800b650:	613b      	str	r3, [r7, #16]
 800b652:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b656:	461a      	mov	r2, r3
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d3e3      	bcc.n	800b626 <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2200      	movs	r2, #0
 800b662:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f04f 32ff 	mov.w	r2, #4294967295
 800b66a:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2280      	movs	r2, #128	@ 0x80
 800b670:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	4a0e      	ldr	r2, [pc, #56]	@ (800b6b0 <USB_HostInit+0x144>)
 800b676:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	4a0e      	ldr	r2, [pc, #56]	@ (800b6b4 <USB_HostInit+0x148>)
 800b67c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b680:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b684:	2b00      	cmp	r3, #0
 800b686:	d105      	bne.n	800b694 <USB_HostInit+0x128>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	699b      	ldr	r3, [r3, #24]
 800b68c:	f043 0210 	orr.w	r2, r3, #16
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	699a      	ldr	r2, [r3, #24]
 800b698:	4b07      	ldr	r3, [pc, #28]	@ (800b6b8 <USB_HostInit+0x14c>)
 800b69a:	4313      	orrs	r3, r2
 800b69c:	687a      	ldr	r2, [r7, #4]
 800b69e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800b6a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	3718      	adds	r7, #24
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b6ac:	b004      	add	sp, #16
 800b6ae:	4770      	bx	lr
 800b6b0:	00600080 	.word	0x00600080
 800b6b4:	004000e0 	.word	0x004000e0
 800b6b8:	a3200008 	.word	0xa3200008

0800b6bc <arm_max_f32>:
 800b6bc:	f101 3cff 	add.w	ip, r1, #4294967295
 800b6c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6c2:	4607      	mov	r7, r0
 800b6c4:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 800b6c8:	ecf7 7a01 	vldmia	r7!, {s15}
 800b6cc:	d05d      	beq.n	800b78a <arm_max_f32+0xce>
 800b6ce:	f10e 0601 	add.w	r6, lr, #1
 800b6d2:	3014      	adds	r0, #20
 800b6d4:	2404      	movs	r4, #4
 800b6d6:	2500      	movs	r5, #0
 800b6d8:	00b6      	lsls	r6, r6, #2
 800b6da:	ed10 7a04 	vldr	s14, [r0, #-16]
 800b6de:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b6e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6e6:	d502      	bpl.n	800b6ee <arm_max_f32+0x32>
 800b6e8:	eef0 7a47 	vmov.f32	s15, s14
 800b6ec:	1ee5      	subs	r5, r4, #3
 800b6ee:	ed10 7a03 	vldr	s14, [r0, #-12]
 800b6f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b6f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6fa:	d502      	bpl.n	800b702 <arm_max_f32+0x46>
 800b6fc:	eef0 7a47 	vmov.f32	s15, s14
 800b700:	1ea5      	subs	r5, r4, #2
 800b702:	ed10 7a02 	vldr	s14, [r0, #-8]
 800b706:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b70a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b70e:	d502      	bpl.n	800b716 <arm_max_f32+0x5a>
 800b710:	eef0 7a47 	vmov.f32	s15, s14
 800b714:	1e65      	subs	r5, r4, #1
 800b716:	ed10 7a01 	vldr	s14, [r0, #-4]
 800b71a:	3010      	adds	r0, #16
 800b71c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b724:	d502      	bpl.n	800b72c <arm_max_f32+0x70>
 800b726:	eef0 7a47 	vmov.f32	s15, s14
 800b72a:	4625      	mov	r5, r4
 800b72c:	3404      	adds	r4, #4
 800b72e:	42b4      	cmp	r4, r6
 800b730:	d1d3      	bne.n	800b6da <arm_max_f32+0x1e>
 800b732:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 800b736:	f01c 0003 	ands.w	r0, ip, #3
 800b73a:	d01e      	beq.n	800b77a <arm_max_f32+0xbe>
 800b73c:	ed97 7a00 	vldr	s14, [r7]
 800b740:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b748:	dc1b      	bgt.n	800b782 <arm_max_f32+0xc6>
 800b74a:	3801      	subs	r0, #1
 800b74c:	d015      	beq.n	800b77a <arm_max_f32+0xbe>
 800b74e:	ed97 7a01 	vldr	s14, [r7, #4]
 800b752:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b75a:	d502      	bpl.n	800b762 <arm_max_f32+0xa6>
 800b75c:	eef0 7a47 	vmov.f32	s15, s14
 800b760:	1a0d      	subs	r5, r1, r0
 800b762:	2801      	cmp	r0, #1
 800b764:	d009      	beq.n	800b77a <arm_max_f32+0xbe>
 800b766:	ed97 7a02 	vldr	s14, [r7, #8]
 800b76a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b76e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b772:	d502      	bpl.n	800b77a <arm_max_f32+0xbe>
 800b774:	eef0 7a47 	vmov.f32	s15, s14
 800b778:	4665      	mov	r5, ip
 800b77a:	edc2 7a00 	vstr	s15, [r2]
 800b77e:	601d      	str	r5, [r3, #0]
 800b780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b782:	eef0 7a47 	vmov.f32	s15, s14
 800b786:	1a0d      	subs	r5, r1, r0
 800b788:	e7df      	b.n	800b74a <arm_max_f32+0x8e>
 800b78a:	4675      	mov	r5, lr
 800b78c:	e7d3      	b.n	800b736 <arm_max_f32+0x7a>
 800b78e:	bf00      	nop

0800b790 <arm_rfft_32_fast_init_f32>:
 800b790:	b150      	cbz	r0, 800b7a8 <arm_rfft_32_fast_init_f32+0x18>
 800b792:	2110      	movs	r1, #16
 800b794:	b510      	push	{r4, lr}
 800b796:	4604      	mov	r4, r0
 800b798:	f000 fd66 	bl	800c268 <arm_cfft_init_f32>
 800b79c:	b918      	cbnz	r0, 800b7a6 <arm_rfft_32_fast_init_f32+0x16>
 800b79e:	2220      	movs	r2, #32
 800b7a0:	4b03      	ldr	r3, [pc, #12]	@ (800b7b0 <arm_rfft_32_fast_init_f32+0x20>)
 800b7a2:	8222      	strh	r2, [r4, #16]
 800b7a4:	6163      	str	r3, [r4, #20]
 800b7a6:	bd10      	pop	{r4, pc}
 800b7a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b7ac:	4770      	bx	lr
 800b7ae:	bf00      	nop
 800b7b0:	08029e54 	.word	0x08029e54

0800b7b4 <arm_rfft_64_fast_init_f32>:
 800b7b4:	b150      	cbz	r0, 800b7cc <arm_rfft_64_fast_init_f32+0x18>
 800b7b6:	2120      	movs	r1, #32
 800b7b8:	b510      	push	{r4, lr}
 800b7ba:	4604      	mov	r4, r0
 800b7bc:	f000 fd54 	bl	800c268 <arm_cfft_init_f32>
 800b7c0:	b918      	cbnz	r0, 800b7ca <arm_rfft_64_fast_init_f32+0x16>
 800b7c2:	2240      	movs	r2, #64	@ 0x40
 800b7c4:	4b03      	ldr	r3, [pc, #12]	@ (800b7d4 <arm_rfft_64_fast_init_f32+0x20>)
 800b7c6:	8222      	strh	r2, [r4, #16]
 800b7c8:	6163      	str	r3, [r4, #20]
 800b7ca:	bd10      	pop	{r4, pc}
 800b7cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b7d0:	4770      	bx	lr
 800b7d2:	bf00      	nop
 800b7d4:	0802e6d4 	.word	0x0802e6d4

0800b7d8 <arm_rfft_128_fast_init_f32>:
 800b7d8:	b150      	cbz	r0, 800b7f0 <arm_rfft_128_fast_init_f32+0x18>
 800b7da:	2140      	movs	r1, #64	@ 0x40
 800b7dc:	b510      	push	{r4, lr}
 800b7de:	4604      	mov	r4, r0
 800b7e0:	f000 fd42 	bl	800c268 <arm_cfft_init_f32>
 800b7e4:	b918      	cbnz	r0, 800b7ee <arm_rfft_128_fast_init_f32+0x16>
 800b7e6:	2280      	movs	r2, #128	@ 0x80
 800b7e8:	4b03      	ldr	r3, [pc, #12]	@ (800b7f8 <arm_rfft_128_fast_init_f32+0x20>)
 800b7ea:	8222      	strh	r2, [r4, #16]
 800b7ec:	6163      	str	r3, [r4, #20]
 800b7ee:	bd10      	pop	{r4, pc}
 800b7f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b7f4:	4770      	bx	lr
 800b7f6:	bf00      	nop
 800b7f8:	08027854 	.word	0x08027854

0800b7fc <arm_rfft_256_fast_init_f32>:
 800b7fc:	b158      	cbz	r0, 800b816 <arm_rfft_256_fast_init_f32+0x1a>
 800b7fe:	2180      	movs	r1, #128	@ 0x80
 800b800:	b510      	push	{r4, lr}
 800b802:	4604      	mov	r4, r0
 800b804:	f000 fd30 	bl	800c268 <arm_cfft_init_f32>
 800b808:	b920      	cbnz	r0, 800b814 <arm_rfft_256_fast_init_f32+0x18>
 800b80a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b80e:	4b03      	ldr	r3, [pc, #12]	@ (800b81c <arm_rfft_256_fast_init_f32+0x20>)
 800b810:	8222      	strh	r2, [r4, #16]
 800b812:	6163      	str	r3, [r4, #20]
 800b814:	bd10      	pop	{r4, pc}
 800b816:	f04f 30ff 	mov.w	r0, #4294967295
 800b81a:	4770      	bx	lr
 800b81c:	08029a54 	.word	0x08029a54

0800b820 <arm_rfft_512_fast_init_f32>:
 800b820:	b160      	cbz	r0, 800b83c <arm_rfft_512_fast_init_f32+0x1c>
 800b822:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b826:	b510      	push	{r4, lr}
 800b828:	4604      	mov	r4, r0
 800b82a:	f000 fd1d 	bl	800c268 <arm_cfft_init_f32>
 800b82e:	b920      	cbnz	r0, 800b83a <arm_rfft_512_fast_init_f32+0x1a>
 800b830:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b834:	4b03      	ldr	r3, [pc, #12]	@ (800b844 <arm_rfft_512_fast_init_f32+0x24>)
 800b836:	8222      	strh	r2, [r4, #16]
 800b838:	6163      	str	r3, [r4, #20]
 800b83a:	bd10      	pop	{r4, pc}
 800b83c:	f04f 30ff 	mov.w	r0, #4294967295
 800b840:	4770      	bx	lr
 800b842:	bf00      	nop
 800b844:	0802ded4 	.word	0x0802ded4

0800b848 <arm_rfft_1024_fast_init_f32>:
 800b848:	b160      	cbz	r0, 800b864 <arm_rfft_1024_fast_init_f32+0x1c>
 800b84a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b84e:	b510      	push	{r4, lr}
 800b850:	4604      	mov	r4, r0
 800b852:	f000 fd09 	bl	800c268 <arm_cfft_init_f32>
 800b856:	b920      	cbnz	r0, 800b862 <arm_rfft_1024_fast_init_f32+0x1a>
 800b858:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b85c:	4b03      	ldr	r3, [pc, #12]	@ (800b86c <arm_rfft_1024_fast_init_f32+0x24>)
 800b85e:	8222      	strh	r2, [r4, #16]
 800b860:	6163      	str	r3, [r4, #20]
 800b862:	bd10      	pop	{r4, pc}
 800b864:	f04f 30ff 	mov.w	r0, #4294967295
 800b868:	4770      	bx	lr
 800b86a:	bf00      	nop
 800b86c:	08026854 	.word	0x08026854

0800b870 <arm_rfft_2048_fast_init_f32>:
 800b870:	b160      	cbz	r0, 800b88c <arm_rfft_2048_fast_init_f32+0x1c>
 800b872:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b876:	b510      	push	{r4, lr}
 800b878:	4604      	mov	r4, r0
 800b87a:	f000 fcf5 	bl	800c268 <arm_cfft_init_f32>
 800b87e:	b920      	cbnz	r0, 800b88a <arm_rfft_2048_fast_init_f32+0x1a>
 800b880:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b884:	4b03      	ldr	r3, [pc, #12]	@ (800b894 <arm_rfft_2048_fast_init_f32+0x24>)
 800b886:	8222      	strh	r2, [r4, #16]
 800b888:	6163      	str	r3, [r4, #20]
 800b88a:	bd10      	pop	{r4, pc}
 800b88c:	f04f 30ff 	mov.w	r0, #4294967295
 800b890:	4770      	bx	lr
 800b892:	bf00      	nop
 800b894:	08027a54 	.word	0x08027a54

0800b898 <arm_rfft_4096_fast_init_f32>:
 800b898:	b160      	cbz	r0, 800b8b4 <arm_rfft_4096_fast_init_f32+0x1c>
 800b89a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b89e:	b510      	push	{r4, lr}
 800b8a0:	4604      	mov	r4, r0
 800b8a2:	f000 fce1 	bl	800c268 <arm_cfft_init_f32>
 800b8a6:	b920      	cbnz	r0, 800b8b2 <arm_rfft_4096_fast_init_f32+0x1a>
 800b8a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b8ac:	4b03      	ldr	r3, [pc, #12]	@ (800b8bc <arm_rfft_4096_fast_init_f32+0x24>)
 800b8ae:	8222      	strh	r2, [r4, #16]
 800b8b0:	6163      	str	r3, [r4, #20]
 800b8b2:	bd10      	pop	{r4, pc}
 800b8b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b8:	4770      	bx	lr
 800b8ba:	bf00      	nop
 800b8bc:	08029ed4 	.word	0x08029ed4

0800b8c0 <arm_rfft_fast_init_f32>:
 800b8c0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800b8c4:	d024      	beq.n	800b910 <arm_rfft_fast_init_f32+0x50>
 800b8c6:	d807      	bhi.n	800b8d8 <arm_rfft_fast_init_f32+0x18>
 800b8c8:	2980      	cmp	r1, #128	@ 0x80
 800b8ca:	d01c      	beq.n	800b906 <arm_rfft_fast_init_f32+0x46>
 800b8cc:	d90c      	bls.n	800b8e8 <arm_rfft_fast_init_f32+0x28>
 800b8ce:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800b8d2:	d11a      	bne.n	800b90a <arm_rfft_fast_init_f32+0x4a>
 800b8d4:	4b0f      	ldr	r3, [pc, #60]	@ (800b914 <arm_rfft_fast_init_f32+0x54>)
 800b8d6:	4718      	bx	r3
 800b8d8:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800b8dc:	d011      	beq.n	800b902 <arm_rfft_fast_init_f32+0x42>
 800b8de:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800b8e2:	d107      	bne.n	800b8f4 <arm_rfft_fast_init_f32+0x34>
 800b8e4:	4b0c      	ldr	r3, [pc, #48]	@ (800b918 <arm_rfft_fast_init_f32+0x58>)
 800b8e6:	4718      	bx	r3
 800b8e8:	2920      	cmp	r1, #32
 800b8ea:	d008      	beq.n	800b8fe <arm_rfft_fast_init_f32+0x3e>
 800b8ec:	2940      	cmp	r1, #64	@ 0x40
 800b8ee:	d10c      	bne.n	800b90a <arm_rfft_fast_init_f32+0x4a>
 800b8f0:	4b0a      	ldr	r3, [pc, #40]	@ (800b91c <arm_rfft_fast_init_f32+0x5c>)
 800b8f2:	e7f0      	b.n	800b8d6 <arm_rfft_fast_init_f32+0x16>
 800b8f4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b8f8:	d107      	bne.n	800b90a <arm_rfft_fast_init_f32+0x4a>
 800b8fa:	4b09      	ldr	r3, [pc, #36]	@ (800b920 <arm_rfft_fast_init_f32+0x60>)
 800b8fc:	e7eb      	b.n	800b8d6 <arm_rfft_fast_init_f32+0x16>
 800b8fe:	4b09      	ldr	r3, [pc, #36]	@ (800b924 <arm_rfft_fast_init_f32+0x64>)
 800b900:	e7e9      	b.n	800b8d6 <arm_rfft_fast_init_f32+0x16>
 800b902:	4b09      	ldr	r3, [pc, #36]	@ (800b928 <arm_rfft_fast_init_f32+0x68>)
 800b904:	e7e7      	b.n	800b8d6 <arm_rfft_fast_init_f32+0x16>
 800b906:	4b09      	ldr	r3, [pc, #36]	@ (800b92c <arm_rfft_fast_init_f32+0x6c>)
 800b908:	e7e5      	b.n	800b8d6 <arm_rfft_fast_init_f32+0x16>
 800b90a:	f04f 30ff 	mov.w	r0, #4294967295
 800b90e:	4770      	bx	lr
 800b910:	4b07      	ldr	r3, [pc, #28]	@ (800b930 <arm_rfft_fast_init_f32+0x70>)
 800b912:	e7e0      	b.n	800b8d6 <arm_rfft_fast_init_f32+0x16>
 800b914:	0800b7fd 	.word	0x0800b7fd
 800b918:	0800b899 	.word	0x0800b899
 800b91c:	0800b7b5 	.word	0x0800b7b5
 800b920:	0800b849 	.word	0x0800b849
 800b924:	0800b791 	.word	0x0800b791
 800b928:	0800b871 	.word	0x0800b871
 800b92c:	0800b7d9 	.word	0x0800b7d9
 800b930:	0800b821 	.word	0x0800b821

0800b934 <stage_rfft_f32>:
 800b934:	b470      	push	{r4, r5, r6}
 800b936:	edd1 7a00 	vldr	s15, [r1]
 800b93a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800b93e:	ed91 7a01 	vldr	s14, [r1, #4]
 800b942:	f101 0410 	add.w	r4, r1, #16
 800b946:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b94a:	8806      	ldrh	r6, [r0, #0]
 800b94c:	ee37 7a07 	vadd.f32	s14, s14, s14
 800b950:	6940      	ldr	r0, [r0, #20]
 800b952:	3e01      	subs	r6, #1
 800b954:	eeb0 4a46 	vmov.f32	s8, s12
 800b958:	f102 0510 	add.w	r5, r2, #16
 800b95c:	3010      	adds	r0, #16
 800b95e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b962:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b966:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b96a:	f1a1 0308 	sub.w	r3, r1, #8
 800b96e:	ee26 7a86 	vmul.f32	s14, s13, s12
 800b972:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b976:	ed82 7a00 	vstr	s14, [r2]
 800b97a:	edc2 7a01 	vstr	s15, [r2, #4]
 800b97e:	ed14 6a02 	vldr	s12, [r4, #-8]
 800b982:	3e01      	subs	r6, #1
 800b984:	ed93 7a02 	vldr	s14, [r3, #8]
 800b988:	f104 0408 	add.w	r4, r4, #8
 800b98c:	ed50 6a02 	vldr	s13, [r0, #-8]
 800b990:	f1a3 0308 	sub.w	r3, r3, #8
 800b994:	ee77 5a46 	vsub.f32	s11, s14, s12
 800b998:	edd3 4a05 	vldr	s9, [r3, #20]
 800b99c:	ed54 7a03 	vldr	s15, [r4, #-12]
 800b9a0:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b9a4:	ed10 6a01 	vldr	s12, [r0, #-4]
 800b9a8:	f105 0508 	add.w	r5, r5, #8
 800b9ac:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800b9b0:	f100 0008 	add.w	r0, r0, #8
 800b9b4:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800b9b8:	ee66 5a25 	vmul.f32	s11, s12, s11
 800b9bc:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800b9c0:	ee37 7a23 	vadd.f32	s14, s14, s7
 800b9c4:	ee66 6a85 	vmul.f32	s13, s13, s10
 800b9c8:	ee26 6a05 	vmul.f32	s12, s12, s10
 800b9cc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800b9d0:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b9d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b9d8:	ee27 7a04 	vmul.f32	s14, s14, s8
 800b9dc:	ee67 7a84 	vmul.f32	s15, s15, s8
 800b9e0:	ed05 7a04 	vstr	s14, [r5, #-16]
 800b9e4:	ed45 7a03 	vstr	s15, [r5, #-12]
 800b9e8:	d1c9      	bne.n	800b97e <stage_rfft_f32+0x4a>
 800b9ea:	bc70      	pop	{r4, r5, r6}
 800b9ec:	4770      	bx	lr
 800b9ee:	bf00      	nop

0800b9f0 <merge_rfft_f32>:
 800b9f0:	b410      	push	{r4}
 800b9f2:	edd1 7a00 	vldr	s15, [r1]
 800b9f6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800b9fa:	edd1 6a01 	vldr	s13, [r1, #4]
 800b9fe:	8804      	ldrh	r4, [r0, #0]
 800ba00:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ba04:	6940      	ldr	r0, [r0, #20]
 800ba06:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ba0a:	3c01      	subs	r4, #1
 800ba0c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800ba10:	ee67 7a84 	vmul.f32	s15, s15, s8
 800ba14:	ed82 7a00 	vstr	s14, [r2]
 800ba18:	edc2 7a01 	vstr	s15, [r2, #4]
 800ba1c:	b3dc      	cbz	r4, 800ba96 <merge_rfft_f32+0xa6>
 800ba1e:	00e3      	lsls	r3, r4, #3
 800ba20:	3010      	adds	r0, #16
 800ba22:	3210      	adds	r2, #16
 800ba24:	3b08      	subs	r3, #8
 800ba26:	440b      	add	r3, r1
 800ba28:	3110      	adds	r1, #16
 800ba2a:	ed11 6a02 	vldr	s12, [r1, #-8]
 800ba2e:	3c01      	subs	r4, #1
 800ba30:	ed93 7a02 	vldr	s14, [r3, #8]
 800ba34:	f101 0108 	add.w	r1, r1, #8
 800ba38:	ed50 6a02 	vldr	s13, [r0, #-8]
 800ba3c:	f1a3 0308 	sub.w	r3, r3, #8
 800ba40:	ee76 5a47 	vsub.f32	s11, s12, s14
 800ba44:	edd3 4a05 	vldr	s9, [r3, #20]
 800ba48:	ed51 7a03 	vldr	s15, [r1, #-12]
 800ba4c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800ba50:	ed10 6a01 	vldr	s12, [r0, #-4]
 800ba54:	f102 0208 	add.w	r2, r2, #8
 800ba58:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800ba5c:	f100 0008 	add.w	r0, r0, #8
 800ba60:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800ba64:	ee66 5a25 	vmul.f32	s11, s12, s11
 800ba68:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800ba6c:	ee37 7a63 	vsub.f32	s14, s14, s7
 800ba70:	ee66 6a85 	vmul.f32	s13, s13, s10
 800ba74:	ee26 6a05 	vmul.f32	s12, s12, s10
 800ba78:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800ba7c:	ee37 7a46 	vsub.f32	s14, s14, s12
 800ba80:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ba84:	ee27 7a04 	vmul.f32	s14, s14, s8
 800ba88:	ee67 7a84 	vmul.f32	s15, s15, s8
 800ba8c:	ed02 7a04 	vstr	s14, [r2, #-16]
 800ba90:	ed42 7a03 	vstr	s15, [r2, #-12]
 800ba94:	d1c9      	bne.n	800ba2a <merge_rfft_f32+0x3a>
 800ba96:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba9a:	4770      	bx	lr

0800ba9c <arm_rfft_fast_f32>:
 800ba9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baa0:	461c      	mov	r4, r3
 800baa2:	4605      	mov	r5, r0
 800baa4:	4616      	mov	r6, r2
 800baa6:	b14b      	cbz	r3, 800babc <arm_rfft_fast_f32+0x20>
 800baa8:	f7ff ffa2 	bl	800b9f0 <merge_rfft_f32>
 800baac:	4622      	mov	r2, r4
 800baae:	4631      	mov	r1, r6
 800bab0:	4628      	mov	r0, r5
 800bab2:	2301      	movs	r3, #1
 800bab4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bab8:	f000 bb38 	b.w	800c12c <arm_cfft_f32>
 800babc:	460f      	mov	r7, r1
 800babe:	461a      	mov	r2, r3
 800bac0:	2301      	movs	r3, #1
 800bac2:	f000 fb33 	bl	800c12c <arm_cfft_f32>
 800bac6:	4632      	mov	r2, r6
 800bac8:	4639      	mov	r1, r7
 800baca:	4628      	mov	r0, r5
 800bacc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bad0:	f7ff bf30 	b.w	800b934 <stage_rfft_f32>

0800bad4 <arm_cfft_radix8by2_f32>:
 800bad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bad8:	4607      	mov	r7, r0
 800bada:	4608      	mov	r0, r1
 800badc:	ed2d 8b06 	vpush	{d8-d10}
 800bae0:	f8b7 c000 	ldrh.w	ip, [r7]
 800bae4:	b082      	sub	sp, #8
 800bae6:	687a      	ldr	r2, [r7, #4]
 800bae8:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800baec:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800baf0:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800baf4:	f000 80ac 	beq.w	800bc50 <arm_cfft_radix8by2_f32+0x17c>
 800baf8:	008c      	lsls	r4, r1, #2
 800bafa:	f100 0310 	add.w	r3, r0, #16
 800bafe:	3210      	adds	r2, #16
 800bb00:	f108 0610 	add.w	r6, r8, #16
 800bb04:	3410      	adds	r4, #16
 800bb06:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800bb0a:	1905      	adds	r5, r0, r4
 800bb0c:	4444      	add	r4, r8
 800bb0e:	ed16 7a04 	vldr	s14, [r6, #-16]
 800bb12:	3310      	adds	r3, #16
 800bb14:	ed53 4a08 	vldr	s9, [r3, #-32]	@ 0xffffffe0
 800bb18:	3510      	adds	r5, #16
 800bb1a:	ed56 0a03 	vldr	s1, [r6, #-12]
 800bb1e:	3210      	adds	r2, #16
 800bb20:	ee74 9a87 	vadd.f32	s19, s9, s14
 800bb24:	ed56 7a02 	vldr	s15, [r6, #-8]
 800bb28:	ed56 2a01 	vldr	s5, [r6, #-4]
 800bb2c:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800bb30:	ed54 5a04 	vldr	s11, [r4, #-16]
 800bb34:	3610      	adds	r6, #16
 800bb36:	ed14 5a03 	vldr	s10, [r4, #-12]
 800bb3a:	3410      	adds	r4, #16
 800bb3c:	ed14 3a06 	vldr	s6, [r4, #-24]	@ 0xffffffe8
 800bb40:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 800bb44:	ed55 6a08 	vldr	s13, [r5, #-32]	@ 0xffffffe0
 800bb48:	ed55 3a06 	vldr	s7, [r5, #-24]	@ 0xffffffe8
 800bb4c:	ed15 4a05 	vldr	s8, [r5, #-20]	@ 0xffffffec
 800bb50:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800bb54:	ed14 6a05 	vldr	s12, [r4, #-20]	@ 0xffffffec
 800bb58:	ee33 8a83 	vadd.f32	s16, s7, s6
 800bb5c:	ed13 7a07 	vldr	s14, [r3, #-28]	@ 0xffffffe4
 800bb60:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800bb64:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800bb68:	ee34 0a06 	vadd.f32	s0, s8, s12
 800bb6c:	ed15 1a07 	vldr	s2, [r5, #-28]	@ 0xffffffe4
 800bb70:	ee77 aa20 	vadd.f32	s21, s14, s1
 800bb74:	ed43 9a08 	vstr	s19, [r3, #-32]	@ 0xffffffe0
 800bb78:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800bb7c:	ee72 9a22 	vadd.f32	s19, s4, s5
 800bb80:	ee71 8a05 	vadd.f32	s17, s2, s10
 800bb84:	ed43 aa07 	vstr	s21, [r3, #-28]	@ 0xffffffe4
 800bb88:	ee37 7a60 	vsub.f32	s14, s14, s1
 800bb8c:	ed03 aa06 	vstr	s20, [r3, #-24]	@ 0xffffffe8
 800bb90:	ee35 5a41 	vsub.f32	s10, s10, s2
 800bb94:	ed43 9a05 	vstr	s19, [r3, #-20]	@ 0xffffffec
 800bb98:	ee36 6a44 	vsub.f32	s12, s12, s8
 800bb9c:	ed05 9a08 	vstr	s18, [r5, #-32]	@ 0xffffffe0
 800bba0:	ed45 8a07 	vstr	s17, [r5, #-28]	@ 0xffffffe4
 800bba4:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800bba8:	ed05 8a06 	vstr	s16, [r5, #-24]	@ 0xffffffe8
 800bbac:	ee72 7a62 	vsub.f32	s15, s4, s5
 800bbb0:	ed05 0a05 	vstr	s0, [r5, #-20]	@ 0xffffffec
 800bbb4:	ee73 2a63 	vsub.f32	s5, s6, s7
 800bbb8:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 800bbbc:	4563      	cmp	r3, ip
 800bbbe:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 800bbc2:	ee24 3a84 	vmul.f32	s6, s9, s8
 800bbc6:	ee27 2a26 	vmul.f32	s4, s14, s13
 800bbca:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800bbce:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800bbd2:	ee27 7a04 	vmul.f32	s14, s14, s8
 800bbd6:	ee65 5a84 	vmul.f32	s11, s11, s8
 800bbda:	ee65 6a26 	vmul.f32	s13, s10, s13
 800bbde:	ee25 5a04 	vmul.f32	s10, s10, s8
 800bbe2:	ee37 7a64 	vsub.f32	s14, s14, s9
 800bbe6:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800bbea:	ee33 4a02 	vadd.f32	s8, s6, s4
 800bbee:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800bbf2:	ed06 7a07 	vstr	s14, [r6, #-28]	@ 0xffffffe4
 800bbf6:	ed06 4a08 	vstr	s8, [r6, #-32]	@ 0xffffffe0
 800bbfa:	ed04 5a08 	vstr	s10, [r4, #-32]	@ 0xffffffe0
 800bbfe:	ed44 6a07 	vstr	s13, [r4, #-28]	@ 0xffffffe4
 800bc02:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 800bc06:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 800bc0a:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800bc0e:	ee27 4a87 	vmul.f32	s8, s15, s14
 800bc12:	ee61 5a87 	vmul.f32	s11, s3, s14
 800bc16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bc1a:	ee22 5a87 	vmul.f32	s10, s5, s14
 800bc1e:	ee26 7a07 	vmul.f32	s14, s12, s14
 800bc22:	ee26 6a26 	vmul.f32	s12, s12, s13
 800bc26:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800bc2a:	ee74 4a84 	vadd.f32	s9, s9, s8
 800bc2e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800bc32:	ee35 6a46 	vsub.f32	s12, s10, s12
 800bc36:	ee37 7a26 	vadd.f32	s14, s14, s13
 800bc3a:	ed46 4a06 	vstr	s9, [r6, #-24]	@ 0xffffffe8
 800bc3e:	ed46 7a05 	vstr	s15, [r6, #-20]	@ 0xffffffec
 800bc42:	ed04 6a06 	vstr	s12, [r4, #-24]	@ 0xffffffe8
 800bc46:	ed04 7a05 	vstr	s14, [r4, #-20]	@ 0xffffffec
 800bc4a:	f47f af60 	bne.w	800bb0e <arm_cfft_radix8by2_f32+0x3a>
 800bc4e:	687a      	ldr	r2, [r7, #4]
 800bc50:	b289      	uxth	r1, r1
 800bc52:	2302      	movs	r3, #2
 800bc54:	9101      	str	r1, [sp, #4]
 800bc56:	f000 fb57 	bl	800c308 <arm_radix8_butterfly_f32>
 800bc5a:	9901      	ldr	r1, [sp, #4]
 800bc5c:	4640      	mov	r0, r8
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	2302      	movs	r3, #2
 800bc62:	b002      	add	sp, #8
 800bc64:	ecbd 8b06 	vpop	{d8-d10}
 800bc68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc6c:	f000 bb4c 	b.w	800c308 <arm_radix8_butterfly_f32>

0800bc70 <arm_cfft_radix8by4_f32>:
 800bc70:	4602      	mov	r2, r0
 800bc72:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc76:	ed2d 8b04 	vpush	{d8-d9}
 800bc7a:	8813      	ldrh	r3, [r2, #0]
 800bc7c:	b08d      	sub	sp, #52	@ 0x34
 800bc7e:	edd1 7a00 	vldr	s15, [r1]
 800bc82:	085b      	lsrs	r3, r3, #1
 800bc84:	6852      	ldr	r2, [r2, #4]
 800bc86:	edd1 5a01 	vldr	s11, [r1, #4]
 800bc8a:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 800bc8e:	900a      	str	r0, [sp, #40]	@ 0x28
 800bc90:	eb01 0683 	add.w	r6, r1, r3, lsl #2
 800bc94:	4608      	mov	r0, r1
 800bc96:	ed98 6a00 	vldr	s12, [r8]
 800bc9a:	eb08 0583 	add.w	r5, r8, r3, lsl #2
 800bc9e:	ed96 7a00 	vldr	s14, [r6]
 800bca2:	f102 0108 	add.w	r1, r2, #8
 800bca6:	ee77 6a86 	vadd.f32	s13, s15, s12
 800bcaa:	ed95 5a00 	vldr	s10, [r5]
 800bcae:	edd8 4a01 	vldr	s9, [r8, #4]
 800bcb2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800bcb6:	9102      	str	r1, [sp, #8]
 800bcb8:	0859      	lsrs	r1, r3, #1
 800bcba:	ee77 3a26 	vadd.f32	s7, s14, s13
 800bcbe:	ed96 4a01 	vldr	s8, [r6, #4]
 800bcc2:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800bcc6:	ed95 3a01 	vldr	s6, [r5, #4]
 800bcca:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800bcce:	9109      	str	r1, [sp, #36]	@ 0x24
 800bcd0:	ee73 3a85 	vadd.f32	s7, s7, s10
 800bcd4:	0859      	lsrs	r1, r3, #1
 800bcd6:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 800bcda:	4603      	mov	r3, r0
 800bcdc:	ee76 4a44 	vsub.f32	s9, s12, s8
 800bce0:	f102 0c10 	add.w	ip, r2, #16
 800bce4:	edc0 3a00 	vstr	s7, [r0]
 800bce8:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800bcec:	ed96 2a01 	vldr	s4, [r6, #4]
 800bcf0:	ee74 3a27 	vadd.f32	s7, s8, s15
 800bcf4:	3308      	adds	r3, #8
 800bcf6:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800bcfa:	ee36 6a02 	vadd.f32	s12, s12, s4
 800bcfe:	edd5 2a01 	vldr	s5, [r5, #4]
 800bd02:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800bd06:	9303      	str	r3, [sp, #12]
 800bd08:	ee37 7a25 	vadd.f32	s14, s14, s11
 800bd0c:	4637      	mov	r7, r6
 800bd0e:	462c      	mov	r4, r5
 800bd10:	3902      	subs	r1, #2
 800bd12:	4643      	mov	r3, r8
 800bd14:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800bd18:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800bd1c:	f8cd c000 	str.w	ip, [sp]
 800bd20:	ee36 6a22 	vadd.f32	s12, s12, s5
 800bd24:	f102 0c18 	add.w	ip, r2, #24
 800bd28:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800bd2c:	3708      	adds	r7, #8
 800bd2e:	ee77 7a83 	vadd.f32	s15, s15, s6
 800bd32:	3308      	adds	r3, #8
 800bd34:	ee74 4a05 	vadd.f32	s9, s8, s10
 800bd38:	3408      	adds	r4, #8
 800bd3a:	ee37 7a45 	vsub.f32	s14, s14, s10
 800bd3e:	0849      	lsrs	r1, r1, #1
 800bd40:	ed80 6a01 	vstr	s12, [r0, #4]
 800bd44:	9508      	str	r5, [sp, #32]
 800bd46:	edc6 3a00 	vstr	s7, [r6]
 800bd4a:	edc6 4a01 	vstr	s9, [r6, #4]
 800bd4e:	9607      	str	r6, [sp, #28]
 800bd50:	edc8 6a00 	vstr	s13, [r8]
 800bd54:	edc8 5a01 	vstr	s11, [r8, #4]
 800bd58:	f8cd c004 	str.w	ip, [sp, #4]
 800bd5c:	9706      	str	r7, [sp, #24]
 800bd5e:	9305      	str	r3, [sp, #20]
 800bd60:	edc5 7a00 	vstr	s15, [r5]
 800bd64:	9404      	str	r4, [sp, #16]
 800bd66:	ed85 7a01 	vstr	s14, [r5, #4]
 800bd6a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bd6c:	f000 813a 	beq.w	800bfe4 <arm_cfft_radix8by4_f32+0x374>
 800bd70:	4637      	mov	r7, r6
 800bd72:	f1a6 0c0c 	sub.w	ip, r6, #12
 800bd76:	462e      	mov	r6, r5
 800bd78:	f1aa 030c 	sub.w	r3, sl, #12
 800bd7c:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 800bd80:	f102 0a20 	add.w	sl, r2, #32
 800bd84:	4632      	mov	r2, r6
 800bd86:	442b      	add	r3, r5
 800bd88:	f100 0e10 	add.w	lr, r0, #16
 800bd8c:	f107 0510 	add.w	r5, r7, #16
 800bd90:	f8dd b000 	ldr.w	fp, [sp]
 800bd94:	f1a8 040c 	sub.w	r4, r8, #12
 800bd98:	f108 0710 	add.w	r7, r8, #16
 800bd9c:	3e0c      	subs	r6, #12
 800bd9e:	3210      	adds	r2, #16
 800bda0:	ed17 7a02 	vldr	s14, [r7, #-8]
 800bda4:	3901      	subs	r1, #1
 800bda6:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800bdaa:	f1ac 0c08 	sub.w	ip, ip, #8
 800bdae:	ed55 6a02 	vldr	s13, [r5, #-8]
 800bdb2:	f10e 0e08 	add.w	lr, lr, #8
 800bdb6:	ee77 1a87 	vadd.f32	s3, s15, s14
 800bdba:	ed52 4a02 	vldr	s9, [r2, #-8]
 800bdbe:	ed57 5a01 	vldr	s11, [r7, #-4]
 800bdc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bdc6:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800bdca:	f10b 0b08 	add.w	fp, fp, #8
 800bdce:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800bdd2:	ed15 3a01 	vldr	s6, [r5, #-4]
 800bdd6:	ee37 4a25 	vadd.f32	s8, s14, s11
 800bdda:	ed52 3a01 	vldr	s7, [r2, #-4]
 800bdde:	ee37 7a65 	vsub.f32	s14, s14, s11
 800bde2:	f105 0508 	add.w	r5, r5, #8
 800bde6:	ee36 6a24 	vadd.f32	s12, s12, s9
 800bdea:	f1a4 0408 	sub.w	r4, r4, #8
 800bdee:	ee73 2a27 	vadd.f32	s5, s6, s15
 800bdf2:	f10a 0a10 	add.w	sl, sl, #16
 800bdf6:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800bdfa:	f107 0708 	add.w	r7, r7, #8
 800bdfe:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800be02:	ee37 5a66 	vsub.f32	s10, s14, s13
 800be06:	ed55 5a03 	vldr	s11, [r5, #-12]
 800be0a:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800be0e:	ed12 6a01 	vldr	s12, [r2, #-4]
 800be12:	ee36 7a87 	vadd.f32	s14, s13, s14
 800be16:	ee74 5a25 	vadd.f32	s11, s8, s11
 800be1a:	f1a6 0608 	sub.w	r6, r6, #8
 800be1e:	ee34 4a43 	vsub.f32	s8, s8, s6
 800be22:	f109 0918 	add.w	r9, r9, #24
 800be26:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800be2a:	f102 0208 	add.w	r2, r2, #8
 800be2e:	ee75 5a86 	vadd.f32	s11, s11, s12
 800be32:	f1a3 0308 	sub.w	r3, r3, #8
 800be36:	ee34 6a63 	vsub.f32	s12, s8, s7
 800be3a:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800be3e:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800be42:	ee35 5a24 	vadd.f32	s10, s10, s9
 800be46:	ed96 4a04 	vldr	s8, [r6, #16]
 800be4a:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800be4e:	ed9c 3a04 	vldr	s6, [ip, #16]
 800be52:	ee37 7a64 	vsub.f32	s14, s14, s9
 800be56:	edd4 7a04 	vldr	s15, [r4, #16]
 800be5a:	ee73 6a04 	vadd.f32	s13, s6, s8
 800be5e:	ed93 8a04 	vldr	s16, [r3, #16]
 800be62:	edd6 5a03 	vldr	s11, [r6, #12]
 800be66:	ee33 3a44 	vsub.f32	s6, s6, s8
 800be6a:	ed9c 2a03 	vldr	s4, [ip, #12]
 800be6e:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800be72:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800be76:	ed94 1a03 	vldr	s2, [r4, #12]
 800be7a:	ee32 4a25 	vadd.f32	s8, s4, s11
 800be7e:	edd3 2a03 	vldr	s5, [r3, #12]
 800be82:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800be86:	ee70 0a88 	vadd.f32	s1, s1, s16
 800be8a:	ee73 4a41 	vsub.f32	s9, s6, s2
 800be8e:	ee32 2a65 	vsub.f32	s4, s4, s11
 800be92:	edcc 0a04 	vstr	s1, [ip, #16]
 800be96:	ee74 0a41 	vsub.f32	s1, s8, s2
 800be9a:	edd4 6a03 	vldr	s13, [r4, #12]
 800be9e:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800bea2:	ed93 9a03 	vldr	s18, [r3, #12]
 800bea6:	ee78 5a82 	vadd.f32	s11, s17, s4
 800beaa:	ee34 4a26 	vadd.f32	s8, s8, s13
 800beae:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800beb2:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800beb6:	ee34 4a09 	vadd.f32	s8, s8, s18
 800beba:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800bebe:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800bec2:	ed8c 4a03 	vstr	s8, [ip, #12]
 800bec6:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800beca:	ed1b 1a03 	vldr	s2, [fp, #-12]
 800bece:	ed1b 4a04 	vldr	s8, [fp, #-16]
 800bed2:	ee60 2a01 	vmul.f32	s5, s0, s2
 800bed6:	ee64 6a81 	vmul.f32	s13, s9, s2
 800beda:	ee20 8a04 	vmul.f32	s16, s0, s8
 800bede:	ee64 4a84 	vmul.f32	s9, s9, s8
 800bee2:	ee25 0a01 	vmul.f32	s0, s10, s2
 800bee6:	ee25 5a04 	vmul.f32	s10, s10, s8
 800beea:	ee25 4a84 	vmul.f32	s8, s11, s8
 800beee:	ee65 5a81 	vmul.f32	s11, s11, s2
 800bef2:	ee35 5a62 	vsub.f32	s10, s10, s5
 800bef6:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800befa:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800befe:	ee38 1a00 	vadd.f32	s2, s16, s0
 800bf02:	ed05 5a03 	vstr	s10, [r5, #-12]
 800bf06:	ed05 1a04 	vstr	s2, [r5, #-16]
 800bf0a:	ed84 4a04 	vstr	s8, [r4, #16]
 800bf0e:	edc4 5a03 	vstr	s11, [r4, #12]
 800bf12:	ed1a 5a08 	vldr	s10, [sl, #-32]	@ 0xffffffe0
 800bf16:	ed5a 5a07 	vldr	s11, [sl, #-28]	@ 0xffffffe4
 800bf1a:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800bf1e:	ee66 2a25 	vmul.f32	s5, s12, s11
 800bf22:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800bf26:	ee21 4a85 	vmul.f32	s8, s3, s10
 800bf2a:	ee60 7a85 	vmul.f32	s15, s1, s10
 800bf2e:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800bf32:	ee26 6a05 	vmul.f32	s12, s12, s10
 800bf36:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800bf3a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800bf3e:	ee34 5a22 	vadd.f32	s10, s8, s5
 800bf42:	ee36 6a61 	vsub.f32	s12, s12, s3
 800bf46:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800bf4a:	ed07 5a04 	vstr	s10, [r7, #-16]
 800bf4e:	ed07 6a03 	vstr	s12, [r7, #-12]
 800bf52:	edc6 5a04 	vstr	s11, [r6, #16]
 800bf56:	edc6 6a03 	vstr	s13, [r6, #12]
 800bf5a:	ed59 2a0c 	vldr	s5, [r9, #-48]	@ 0xffffffd0
 800bf5e:	ed59 7a0b 	vldr	s15, [r9, #-44]	@ 0xffffffd4
 800bf62:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800bf66:	ee67 5a27 	vmul.f32	s11, s14, s15
 800bf6a:	ee63 6a27 	vmul.f32	s13, s6, s15
 800bf6e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800bf72:	ee27 7a22 	vmul.f32	s14, s14, s5
 800bf76:	ee62 7a27 	vmul.f32	s15, s4, s15
 800bf7a:	ee23 3a22 	vmul.f32	s6, s6, s5
 800bf7e:	ee22 2a22 	vmul.f32	s4, s4, s5
 800bf82:	ee36 6a25 	vadd.f32	s12, s12, s11
 800bf86:	ee37 7a63 	vsub.f32	s14, s14, s7
 800bf8a:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800bf8e:	ee77 7a83 	vadd.f32	s15, s15, s6
 800bf92:	ed02 6a04 	vstr	s12, [r2, #-16]
 800bf96:	ed02 7a03 	vstr	s14, [r2, #-12]
 800bf9a:	ed83 2a04 	vstr	s4, [r3, #16]
 800bf9e:	edc3 7a03 	vstr	s15, [r3, #12]
 800bfa2:	f47f aefd 	bne.w	800bda0 <arm_cfft_radix8by4_f32+0x130>
 800bfa6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bfa8:	9903      	ldr	r1, [sp, #12]
 800bfaa:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800bfae:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800bfb2:	9103      	str	r1, [sp, #12]
 800bfb4:	9902      	ldr	r1, [sp, #8]
 800bfb6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800bfba:	9102      	str	r1, [sp, #8]
 800bfbc:	9906      	ldr	r1, [sp, #24]
 800bfbe:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800bfc2:	9106      	str	r1, [sp, #24]
 800bfc4:	9900      	ldr	r1, [sp, #0]
 800bfc6:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 800bfca:	9100      	str	r1, [sp, #0]
 800bfcc:	9905      	ldr	r1, [sp, #20]
 800bfce:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800bfd2:	9105      	str	r1, [sp, #20]
 800bfd4:	9904      	ldr	r1, [sp, #16]
 800bfd6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800bfda:	9204      	str	r2, [sp, #16]
 800bfdc:	9a01      	ldr	r2, [sp, #4]
 800bfde:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bfe2:	9301      	str	r3, [sp, #4]
 800bfe4:	9c03      	ldr	r4, [sp, #12]
 800bfe6:	2304      	movs	r3, #4
 800bfe8:	9e05      	ldr	r6, [sp, #20]
 800bfea:	ed94 7a00 	vldr	s14, [r4]
 800bfee:	edd6 7a00 	vldr	s15, [r6]
 800bff2:	9a06      	ldr	r2, [sp, #24]
 800bff4:	ee37 6a27 	vadd.f32	s12, s14, s15
 800bff8:	9d04      	ldr	r5, [sp, #16]
 800bffa:	edd2 6a00 	vldr	s13, [r2]
 800bffe:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c002:	ed95 3a00 	vldr	s6, [r5]
 800c006:	ee76 3a86 	vadd.f32	s7, s13, s12
 800c00a:	ed96 5a01 	vldr	s10, [r6, #4]
 800c00e:	ed94 4a01 	vldr	s8, [r4, #4]
 800c012:	ee36 6a66 	vsub.f32	s12, s12, s13
 800c016:	edd5 2a01 	vldr	s5, [r5, #4]
 800c01a:	ee73 3a83 	vadd.f32	s7, s7, s6
 800c01e:	edd2 7a01 	vldr	s15, [r2, #4]
 800c022:	ee74 5a05 	vadd.f32	s11, s8, s10
 800c026:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 800c02a:	ee34 4a45 	vsub.f32	s8, s8, s10
 800c02e:	edc4 3a00 	vstr	s7, [r4]
 800c032:	ee77 4a87 	vadd.f32	s9, s15, s14
 800c036:	edd2 3a01 	vldr	s7, [r2, #4]
 800c03a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800c03e:	ed95 2a01 	vldr	s4, [r5, #4]
 800c042:	ee34 5a66 	vsub.f32	s10, s8, s13
 800c046:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800c04a:	9103      	str	r1, [sp, #12]
 800c04c:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800c050:	ee35 5a03 	vadd.f32	s10, s10, s6
 800c054:	ee73 3a82 	vadd.f32	s7, s7, s4
 800c058:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800c05c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c060:	edc4 3a01 	vstr	s7, [r4, #4]
 800c064:	ee76 6a84 	vadd.f32	s13, s13, s8
 800c068:	9c02      	ldr	r4, [sp, #8]
 800c06a:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800c06e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800c072:	edd4 3a00 	vldr	s7, [r4]
 800c076:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800c07a:	ed94 7a01 	vldr	s14, [r4, #4]
 800c07e:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800c082:	ee64 4a87 	vmul.f32	s9, s9, s14
 800c086:	ee25 7a07 	vmul.f32	s14, s10, s14
 800c08a:	ee25 5a23 	vmul.f32	s10, s10, s7
 800c08e:	ee34 7a07 	vadd.f32	s14, s8, s14
 800c092:	ee35 5a64 	vsub.f32	s10, s10, s9
 800c096:	ed82 7a00 	vstr	s14, [r2]
 800c09a:	ed82 5a01 	vstr	s10, [r2, #4]
 800c09e:	9a00      	ldr	r2, [sp, #0]
 800c0a0:	edd2 4a01 	vldr	s9, [r2, #4]
 800c0a4:	ed92 7a00 	vldr	s14, [r2]
 800c0a8:	9a01      	ldr	r2, [sp, #4]
 800c0aa:	ee26 5a07 	vmul.f32	s10, s12, s14
 800c0ae:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c0b2:	ee25 7a87 	vmul.f32	s14, s11, s14
 800c0b6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800c0ba:	ee37 6a46 	vsub.f32	s12, s14, s12
 800c0be:	ee75 5a25 	vadd.f32	s11, s10, s11
 800c0c2:	ed86 6a01 	vstr	s12, [r6, #4]
 800c0c6:	edc6 5a00 	vstr	s11, [r6]
 800c0ca:	edd2 5a01 	vldr	s11, [r2, #4]
 800c0ce:	ed92 7a00 	vldr	s14, [r2]
 800c0d2:	ee27 6a87 	vmul.f32	s12, s15, s14
 800c0d6:	ee26 7a87 	vmul.f32	s14, s13, s14
 800c0da:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c0de:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800c0e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c0e6:	ee76 6a26 	vadd.f32	s13, s12, s13
 800c0ea:	edc5 6a00 	vstr	s13, [r5]
 800c0ee:	edc5 7a01 	vstr	s15, [r5, #4]
 800c0f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c0f4:	6862      	ldr	r2, [r4, #4]
 800c0f6:	f000 f907 	bl	800c308 <arm_radix8_butterfly_f32>
 800c0fa:	9903      	ldr	r1, [sp, #12]
 800c0fc:	9807      	ldr	r0, [sp, #28]
 800c0fe:	2304      	movs	r3, #4
 800c100:	6862      	ldr	r2, [r4, #4]
 800c102:	9100      	str	r1, [sp, #0]
 800c104:	f000 f900 	bl	800c308 <arm_radix8_butterfly_f32>
 800c108:	4640      	mov	r0, r8
 800c10a:	9900      	ldr	r1, [sp, #0]
 800c10c:	6862      	ldr	r2, [r4, #4]
 800c10e:	2304      	movs	r3, #4
 800c110:	f000 f8fa 	bl	800c308 <arm_radix8_butterfly_f32>
 800c114:	9900      	ldr	r1, [sp, #0]
 800c116:	6862      	ldr	r2, [r4, #4]
 800c118:	2304      	movs	r3, #4
 800c11a:	9808      	ldr	r0, [sp, #32]
 800c11c:	b00d      	add	sp, #52	@ 0x34
 800c11e:	ecbd 8b04 	vpop	{d8-d9}
 800c122:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c126:	f000 b8ef 	b.w	800c308 <arm_radix8_butterfly_f32>
 800c12a:	bf00      	nop

0800c12c <arm_cfft_f32>:
 800c12c:	2a01      	cmp	r2, #1
 800c12e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c132:	4607      	mov	r7, r0
 800c134:	4690      	mov	r8, r2
 800c136:	460c      	mov	r4, r1
 800c138:	4699      	mov	r9, r3
 800c13a:	8805      	ldrh	r5, [r0, #0]
 800c13c:	d05b      	beq.n	800c1f6 <arm_cfft_f32+0xca>
 800c13e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800c142:	d053      	beq.n	800c1ec <arm_cfft_f32+0xc0>
 800c144:	d810      	bhi.n	800c168 <arm_cfft_f32+0x3c>
 800c146:	2d40      	cmp	r5, #64	@ 0x40
 800c148:	d015      	beq.n	800c176 <arm_cfft_f32+0x4a>
 800c14a:	d94b      	bls.n	800c1e4 <arm_cfft_f32+0xb8>
 800c14c:	2d80      	cmp	r5, #128	@ 0x80
 800c14e:	d103      	bne.n	800c158 <arm_cfft_f32+0x2c>
 800c150:	4621      	mov	r1, r4
 800c152:	4638      	mov	r0, r7
 800c154:	f7ff fcbe 	bl	800bad4 <arm_cfft_radix8by2_f32>
 800c158:	f1b9 0f00 	cmp.w	r9, #0
 800c15c:	d114      	bne.n	800c188 <arm_cfft_f32+0x5c>
 800c15e:	f1b8 0f01 	cmp.w	r8, #1
 800c162:	d019      	beq.n	800c198 <arm_cfft_f32+0x6c>
 800c164:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c168:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800c16c:	d03e      	beq.n	800c1ec <arm_cfft_f32+0xc0>
 800c16e:	d932      	bls.n	800c1d6 <arm_cfft_f32+0xaa>
 800c170:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800c174:	d1f0      	bne.n	800c158 <arm_cfft_f32+0x2c>
 800c176:	2301      	movs	r3, #1
 800c178:	687a      	ldr	r2, [r7, #4]
 800c17a:	4629      	mov	r1, r5
 800c17c:	4620      	mov	r0, r4
 800c17e:	f000 f8c3 	bl	800c308 <arm_radix8_butterfly_f32>
 800c182:	f1b9 0f00 	cmp.w	r9, #0
 800c186:	d0ea      	beq.n	800c15e <arm_cfft_f32+0x32>
 800c188:	68ba      	ldr	r2, [r7, #8]
 800c18a:	4620      	mov	r0, r4
 800c18c:	89b9      	ldrh	r1, [r7, #12]
 800c18e:	f000 f843 	bl	800c218 <arm_bitreversal_32>
 800c192:	f1b8 0f01 	cmp.w	r8, #1
 800c196:	d1e5      	bne.n	800c164 <arm_cfft_f32+0x38>
 800c198:	ee07 5a90 	vmov	s15, r5
 800c19c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c1a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1a4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c1a8:	2d00      	cmp	r5, #0
 800c1aa:	d0db      	beq.n	800c164 <arm_cfft_f32+0x38>
 800c1ac:	f104 0108 	add.w	r1, r4, #8
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	ed11 7a02 	vldr	s14, [r1, #-8]
 800c1b6:	3301      	adds	r3, #1
 800c1b8:	ed51 7a01 	vldr	s15, [r1, #-4]
 800c1bc:	3108      	adds	r1, #8
 800c1be:	429d      	cmp	r5, r3
 800c1c0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c1c4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c1c8:	ed01 7a04 	vstr	s14, [r1, #-16]
 800c1cc:	ed41 7a03 	vstr	s15, [r1, #-12]
 800c1d0:	d1ef      	bne.n	800c1b2 <arm_cfft_f32+0x86>
 800c1d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1d6:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800c1da:	d0cc      	beq.n	800c176 <arm_cfft_f32+0x4a>
 800c1dc:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800c1e0:	d0b6      	beq.n	800c150 <arm_cfft_f32+0x24>
 800c1e2:	e7b9      	b.n	800c158 <arm_cfft_f32+0x2c>
 800c1e4:	2d10      	cmp	r5, #16
 800c1e6:	d0b3      	beq.n	800c150 <arm_cfft_f32+0x24>
 800c1e8:	2d20      	cmp	r5, #32
 800c1ea:	d1b5      	bne.n	800c158 <arm_cfft_f32+0x2c>
 800c1ec:	4621      	mov	r1, r4
 800c1ee:	4638      	mov	r0, r7
 800c1f0:	f7ff fd3e 	bl	800bc70 <arm_cfft_radix8by4_f32>
 800c1f4:	e7b0      	b.n	800c158 <arm_cfft_f32+0x2c>
 800c1f6:	b165      	cbz	r5, 800c212 <arm_cfft_f32+0xe6>
 800c1f8:	310c      	adds	r1, #12
 800c1fa:	2600      	movs	r6, #0
 800c1fc:	ed51 7a02 	vldr	s15, [r1, #-8]
 800c200:	3601      	adds	r6, #1
 800c202:	3108      	adds	r1, #8
 800c204:	eef1 7a67 	vneg.f32	s15, s15
 800c208:	42b5      	cmp	r5, r6
 800c20a:	ed41 7a04 	vstr	s15, [r1, #-16]
 800c20e:	d1f5      	bne.n	800c1fc <arm_cfft_f32+0xd0>
 800c210:	e795      	b.n	800c13e <arm_cfft_f32+0x12>
 800c212:	2b00      	cmp	r3, #0
 800c214:	d0a6      	beq.n	800c164 <arm_cfft_f32+0x38>
 800c216:	e7b7      	b.n	800c188 <arm_cfft_f32+0x5c>

0800c218 <arm_bitreversal_32>:
 800c218:	b321      	cbz	r1, 800c264 <arm_bitreversal_32+0x4c>
 800c21a:	f102 0c02 	add.w	ip, r2, #2
 800c21e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c222:	4690      	mov	r8, r2
 800c224:	2500      	movs	r5, #0
 800c226:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800c22a:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800c22e:	3502      	adds	r5, #2
 800c230:	08a4      	lsrs	r4, r4, #2
 800c232:	089b      	lsrs	r3, r3, #2
 800c234:	428d      	cmp	r5, r1
 800c236:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800c23a:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800c23e:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800c242:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800c246:	f107 0704 	add.w	r7, r7, #4
 800c24a:	f106 0604 	add.w	r6, r6, #4
 800c24e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800c252:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800c256:	59c4      	ldr	r4, [r0, r7]
 800c258:	5983      	ldr	r3, [r0, r6]
 800c25a:	51c3      	str	r3, [r0, r7]
 800c25c:	5184      	str	r4, [r0, r6]
 800c25e:	d3e2      	bcc.n	800c226 <arm_bitreversal_32+0xe>
 800c260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c264:	4770      	bx	lr
 800c266:	bf00      	nop

0800c268 <arm_cfft_init_f32>:
 800c268:	2200      	movs	r2, #0
 800c26a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800c26e:	4603      	mov	r3, r0
 800c270:	b430      	push	{r4, r5}
 800c272:	6042      	str	r2, [r0, #4]
 800c274:	8001      	strh	r1, [r0, #0]
 800c276:	d032      	beq.n	800c2de <arm_cfft_init_f32+0x76>
 800c278:	d918      	bls.n	800c2ac <arm_cfft_init_f32+0x44>
 800c27a:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800c27e:	d026      	beq.n	800c2ce <arm_cfft_init_f32+0x66>
 800c280:	d90c      	bls.n	800c29c <arm_cfft_init_f32+0x34>
 800c282:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800c286:	d11e      	bne.n	800c2c6 <arm_cfft_init_f32+0x5e>
 800c288:	4916      	ldr	r1, [pc, #88]	@ (800c2e4 <arm_cfft_init_f32+0x7c>)
 800c28a:	4610      	mov	r0, r2
 800c28c:	898d      	ldrh	r5, [r1, #12]
 800c28e:	e9d1 2401 	ldrd	r2, r4, [r1, #4]
 800c292:	819d      	strh	r5, [r3, #12]
 800c294:	e9c3 2401 	strd	r2, r4, [r3, #4]
 800c298:	bc30      	pop	{r4, r5}
 800c29a:	4770      	bx	lr
 800c29c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c2a0:	d017      	beq.n	800c2d2 <arm_cfft_init_f32+0x6a>
 800c2a2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c2a6:	d10e      	bne.n	800c2c6 <arm_cfft_init_f32+0x5e>
 800c2a8:	490f      	ldr	r1, [pc, #60]	@ (800c2e8 <arm_cfft_init_f32+0x80>)
 800c2aa:	e7ee      	b.n	800c28a <arm_cfft_init_f32+0x22>
 800c2ac:	2940      	cmp	r1, #64	@ 0x40
 800c2ae:	d012      	beq.n	800c2d6 <arm_cfft_init_f32+0x6e>
 800c2b0:	d903      	bls.n	800c2ba <arm_cfft_init_f32+0x52>
 800c2b2:	2980      	cmp	r1, #128	@ 0x80
 800c2b4:	d107      	bne.n	800c2c6 <arm_cfft_init_f32+0x5e>
 800c2b6:	490d      	ldr	r1, [pc, #52]	@ (800c2ec <arm_cfft_init_f32+0x84>)
 800c2b8:	e7e7      	b.n	800c28a <arm_cfft_init_f32+0x22>
 800c2ba:	2910      	cmp	r1, #16
 800c2bc:	d00d      	beq.n	800c2da <arm_cfft_init_f32+0x72>
 800c2be:	2920      	cmp	r1, #32
 800c2c0:	d101      	bne.n	800c2c6 <arm_cfft_init_f32+0x5e>
 800c2c2:	490b      	ldr	r1, [pc, #44]	@ (800c2f0 <arm_cfft_init_f32+0x88>)
 800c2c4:	e7e1      	b.n	800c28a <arm_cfft_init_f32+0x22>
 800c2c6:	f04f 30ff 	mov.w	r0, #4294967295
 800c2ca:	bc30      	pop	{r4, r5}
 800c2cc:	4770      	bx	lr
 800c2ce:	4909      	ldr	r1, [pc, #36]	@ (800c2f4 <arm_cfft_init_f32+0x8c>)
 800c2d0:	e7db      	b.n	800c28a <arm_cfft_init_f32+0x22>
 800c2d2:	4909      	ldr	r1, [pc, #36]	@ (800c2f8 <arm_cfft_init_f32+0x90>)
 800c2d4:	e7d9      	b.n	800c28a <arm_cfft_init_f32+0x22>
 800c2d6:	4909      	ldr	r1, [pc, #36]	@ (800c2fc <arm_cfft_init_f32+0x94>)
 800c2d8:	e7d7      	b.n	800c28a <arm_cfft_init_f32+0x22>
 800c2da:	4909      	ldr	r1, [pc, #36]	@ (800c300 <arm_cfft_init_f32+0x98>)
 800c2dc:	e7d5      	b.n	800c28a <arm_cfft_init_f32+0x22>
 800c2de:	4909      	ldr	r1, [pc, #36]	@ (800c304 <arm_cfft_init_f32+0x9c>)
 800c2e0:	e7d3      	b.n	800c28a <arm_cfft_init_f32+0x22>
 800c2e2:	bf00      	nop
 800c2e4:	0802e834 	.word	0x0802e834
 800c2e8:	0802e7d4 	.word	0x0802e7d4
 800c2ec:	0802e7e4 	.word	0x0802e7e4
 800c2f0:	0802e824 	.word	0x0802e824
 800c2f4:	0802e804 	.word	0x0802e804
 800c2f8:	0802e844 	.word	0x0802e844
 800c2fc:	0802e854 	.word	0x0802e854
 800c300:	0802e7f4 	.word	0x0802e7f4
 800c304:	0802e814 	.word	0x0802e814

0800c308 <arm_radix8_butterfly_f32>:
 800c308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c30c:	ed2d 8b10 	vpush	{d8-d15}
 800c310:	b093      	sub	sp, #76	@ 0x4c
 800c312:	468a      	mov	sl, r1
 800c314:	eddf 8aba 	vldr	s17, [pc, #744]	@ 800c600 <arm_radix8_butterfly_f32+0x2f8>
 800c318:	468b      	mov	fp, r1
 800c31a:	9010      	str	r0, [sp, #64]	@ 0x40
 800c31c:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 800c320:	4603      	mov	r3, r0
 800c322:	3304      	adds	r3, #4
 800c324:	9311      	str	r3, [sp, #68]	@ 0x44
 800c326:	ea4f 06da 	mov.w	r6, sl, lsr #3
 800c32a:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800c32c:	f8dd c044 	ldr.w	ip, [sp, #68]	@ 0x44
 800c330:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c334:	eb05 1146 	add.w	r1, r5, r6, lsl #5
 800c338:	960d      	str	r6, [sp, #52]	@ 0x34
 800c33a:	00f0      	lsls	r0, r6, #3
 800c33c:	f04f 0e00 	mov.w	lr, #0
 800c340:	eb01 1406 	add.w	r4, r1, r6, lsl #4
 800c344:	0137      	lsls	r7, r6, #4
 800c346:	9003      	str	r0, [sp, #12]
 800c348:	eba6 0286 	sub.w	r2, r6, r6, lsl #2
 800c34c:	9400      	str	r4, [sp, #0]
 800c34e:	9702      	str	r7, [sp, #8]
 800c350:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800c354:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800c358:	1d04      	adds	r4, r0, #4
 800c35a:	1d38      	adds	r0, r7, #4
 800c35c:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 800c360:	442c      	add	r4, r5
 800c362:	ebc6 09c6 	rsb	r9, r6, r6, lsl #3
 800c366:	9701      	str	r7, [sp, #4]
 800c368:	4428      	add	r0, r5
 800c36a:	9d01      	ldr	r5, [sp, #4]
 800c36c:	eb02 1746 	add.w	r7, r2, r6, lsl #5
 800c370:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 800c374:	00ed      	lsls	r5, r5, #3
 800c376:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800c37a:	9501      	str	r5, [sp, #4]
 800c37c:	ea4f 1508 	mov.w	r5, r8, lsl #4
 800c380:	9504      	str	r5, [sp, #16]
 800c382:	ea4f 05c8 	mov.w	r5, r8, lsl #3
 800c386:	9505      	str	r5, [sp, #20]
 800c388:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800c38a:	ea4f 1845 	mov.w	r8, r5, lsl #5
 800c38e:	9d00      	ldr	r5, [sp, #0]
 800c390:	edd1 6a00 	vldr	s13, [r1]
 800c394:	44d6      	add	lr, sl
 800c396:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800c39a:	ed95 7a00 	vldr	s14, [r5]
 800c39e:	45f3      	cmp	fp, lr
 800c3a0:	ed14 6a01 	vldr	s12, [r4, #-4]
 800c3a4:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800c3a8:	edd6 2a00 	vldr	s5, [r6]
 800c3ac:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c3b0:	edd7 3a00 	vldr	s7, [r7]
 800c3b4:	ed10 5a01 	vldr	s10, [r0, #-4]
 800c3b8:	ee36 3a22 	vadd.f32	s6, s12, s5
 800c3bc:	edd2 6a00 	vldr	s13, [r2]
 800c3c0:	ee75 5a07 	vadd.f32	s11, s10, s14
 800c3c4:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800c3c8:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800c3cc:	ee72 4a25 	vadd.f32	s9, s4, s11
 800c3d0:	ee73 3a04 	vadd.f32	s7, s6, s8
 800c3d4:	ee35 5a47 	vsub.f32	s10, s10, s14
 800c3d8:	ee36 7a62 	vsub.f32	s14, s12, s5
 800c3dc:	ee32 2a65 	vsub.f32	s4, s4, s11
 800c3e0:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800c3e4:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800c3e8:	ee37 6a66 	vsub.f32	s12, s14, s13
 800c3ec:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800c3f0:	ee33 3a44 	vsub.f32	s6, s6, s8
 800c3f4:	edc1 4a00 	vstr	s9, [r1]
 800c3f8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800c3fc:	ed97 4a01 	vldr	s8, [r7, #4]
 800c400:	ee66 6a28 	vmul.f32	s13, s12, s17
 800c404:	edd4 5a00 	vldr	s11, [r4]
 800c408:	ed96 6a01 	vldr	s12, [r6, #4]
 800c40c:	ee27 7a28 	vmul.f32	s14, s14, s17
 800c410:	edd2 3a01 	vldr	s7, [r2, #4]
 800c414:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800c418:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800c41c:	ed91 1a01 	vldr	s2, [r1, #4]
 800c420:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800c424:	edd5 0a01 	vldr	s1, [r5, #4]
 800c428:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c42c:	eddc 6a00 	vldr	s13, [ip]
 800c430:	ee75 5a86 	vadd.f32	s11, s11, s12
 800c434:	ed90 6a00 	vldr	s12, [r0]
 800c438:	ee73 3a84 	vadd.f32	s7, s7, s8
 800c43c:	ee74 1a80 	vadd.f32	s3, s9, s0
 800c440:	ee36 4a81 	vadd.f32	s8, s13, s2
 800c444:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800c448:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800c44c:	ee36 1a20 	vadd.f32	s2, s12, s1
 800c450:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800c454:	ee36 6a60 	vsub.f32	s12, s12, s1
 800c458:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800c45c:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800c460:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800c464:	ee74 3a01 	vadd.f32	s7, s8, s2
 800c468:	ee34 4a41 	vsub.f32	s8, s8, s2
 800c46c:	ee36 1a21 	vadd.f32	s2, s12, s3
 800c470:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800c474:	ee36 6a61 	vsub.f32	s12, s12, s3
 800c478:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800c47c:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800c480:	ed8c 0a00 	vstr	s0, [ip]
 800c484:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800c488:	449c      	add	ip, r3
 800c48a:	ee75 4a07 	vadd.f32	s9, s10, s14
 800c48e:	edc1 3a01 	vstr	s7, [r1, #4]
 800c492:	ee35 7a47 	vsub.f32	s14, s10, s14
 800c496:	4419      	add	r1, r3
 800c498:	ee32 5a25 	vadd.f32	s10, s4, s11
 800c49c:	ee72 5a65 	vsub.f32	s11, s4, s11
 800c4a0:	ee72 3a81 	vadd.f32	s7, s5, s2
 800c4a4:	ed00 5a01 	vstr	s10, [r0, #-4]
 800c4a8:	ee34 2a43 	vsub.f32	s4, s8, s6
 800c4ac:	edc5 5a00 	vstr	s11, [r5]
 800c4b0:	ee37 5a86 	vadd.f32	s10, s15, s12
 800c4b4:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800c4b8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800c4bc:	ed80 2a00 	vstr	s4, [r0]
 800c4c0:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800c4c4:	4418      	add	r0, r3
 800c4c6:	ee33 4a04 	vadd.f32	s8, s6, s8
 800c4ca:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800c4ce:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800c4d2:	ee37 7a26 	vadd.f32	s14, s14, s13
 800c4d6:	ed85 4a01 	vstr	s8, [r5, #4]
 800c4da:	ed44 3a01 	vstr	s7, [r4, #-4]
 800c4de:	441d      	add	r5, r3
 800c4e0:	edc7 2a00 	vstr	s5, [r7]
 800c4e4:	ed86 5a00 	vstr	s10, [r6]
 800c4e8:	edc2 7a00 	vstr	s15, [r2]
 800c4ec:	edc4 5a00 	vstr	s11, [r4]
 800c4f0:	441c      	add	r4, r3
 800c4f2:	edc7 4a01 	vstr	s9, [r7, #4]
 800c4f6:	441f      	add	r7, r3
 800c4f8:	ed86 6a01 	vstr	s12, [r6, #4]
 800c4fc:	441e      	add	r6, r3
 800c4fe:	ed82 7a01 	vstr	s14, [r2, #4]
 800c502:	441a      	add	r2, r3
 800c504:	f63f af44 	bhi.w	800c390 <arm_radix8_butterfly_f32+0x88>
 800c508:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c50a:	2a07      	cmp	r2, #7
 800c50c:	f240 81b7 	bls.w	800c87e <arm_radix8_butterfly_f32+0x576>
 800c510:	9a03      	ldr	r2, [sp, #12]
 800c512:	f108 0808 	add.w	r8, r8, #8
 800c516:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800c518:	f109 0008 	add.w	r0, r9, #8
 800c51c:	3208      	adds	r2, #8
 800c51e:	9e01      	ldr	r6, [sp, #4]
 800c520:	9d04      	ldr	r5, [sp, #16]
 800c522:	4694      	mov	ip, r2
 800c524:	463a      	mov	r2, r7
 800c526:	3608      	adds	r6, #8
 800c528:	9c05      	ldr	r4, [sp, #20]
 800c52a:	4442      	add	r2, r8
 800c52c:	3508      	adds	r5, #8
 800c52e:	3408      	adds	r4, #8
 800c530:	9902      	ldr	r1, [sp, #8]
 800c532:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c534:	eb07 020c 	add.w	r2, r7, ip
 800c538:	310c      	adds	r1, #12
 800c53a:	f04f 0800 	mov.w	r8, #0
 800c53e:	920a      	str	r2, [sp, #40]	@ 0x28
 800c540:	19ba      	adds	r2, r7, r6
 800c542:	9209      	str	r2, [sp, #36]	@ 0x24
 800c544:	197a      	adds	r2, r7, r5
 800c546:	9208      	str	r2, [sp, #32]
 800c548:	193a      	adds	r2, r7, r4
 800c54a:	9207      	str	r2, [sp, #28]
 800c54c:	183a      	adds	r2, r7, r0
 800c54e:	9206      	str	r2, [sp, #24]
 800c550:	187a      	adds	r2, r7, r1
 800c552:	9204      	str	r2, [sp, #16]
 800c554:	f107 020c 	add.w	r2, r7, #12
 800c558:	9205      	str	r2, [sp, #20]
 800c55a:	2201      	movs	r2, #1
 800c55c:	9203      	str	r2, [sp, #12]
 800c55e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c560:	f8dd c010 	ldr.w	ip, [sp, #16]
 800c564:	4490      	add	r8, r2
 800c566:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c568:	9f05      	ldr	r7, [sp, #20]
 800c56a:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800c56e:	9e06      	ldr	r6, [sp, #24]
 800c570:	eba8 0e88 	sub.w	lr, r8, r8, lsl #2
 800c574:	9d07      	ldr	r5, [sp, #28]
 800c576:	eb02 01c8 	add.w	r1, r2, r8, lsl #3
 800c57a:	ed92 ea00 	vldr	s28, [r2]
 800c57e:	9c08      	ldr	r4, [sp, #32]
 800c580:	eb01 02c8 	add.w	r2, r1, r8, lsl #3
 800c584:	edd1 da00 	vldr	s27, [r1]
 800c588:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c58a:	eb02 01c8 	add.w	r1, r2, r8, lsl #3
 800c58e:	ed92 da00 	vldr	s26, [r2]
 800c592:	eb01 02c8 	add.w	r2, r1, r8, lsl #3
 800c596:	edd1 ca00 	vldr	s25, [r1]
 800c59a:	eb02 01c8 	add.w	r1, r2, r8, lsl #3
 800c59e:	ed92 ca00 	vldr	s24, [r2]
 800c5a2:	eb01 02c8 	add.w	r2, r1, r8, lsl #3
 800c5a6:	edd1 ba00 	vldr	s23, [r1]
 800c5aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c5ac:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800c5b0:	ed92 ba00 	vldr	s22, [r2]
 800c5b4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c5b6:	eb0e 09c8 	add.w	r9, lr, r8, lsl #3
 800c5ba:	910c      	str	r1, [sp, #48]	@ 0x30
 800c5bc:	9200      	str	r2, [sp, #0]
 800c5be:	eb09 02c8 	add.w	r2, r9, r8, lsl #3
 800c5c2:	ed99 aa01 	vldr	s20, [r9, #4]
 800c5c6:	edde aa01 	vldr	s21, [lr, #4]
 800c5ca:	eb02 09c8 	add.w	r9, r2, r8, lsl #3
 800c5ce:	edd2 9a01 	vldr	s19, [r2, #4]
 800c5d2:	f8dd e00c 	ldr.w	lr, [sp, #12]
 800c5d6:	eb09 02c8 	add.w	r2, r9, r8, lsl #3
 800c5da:	ed99 9a01 	vldr	s18, [r9, #4]
 800c5de:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c5e0:	eb02 09c8 	add.w	r9, r2, r8, lsl #3
 800c5e4:	ed92 8a01 	vldr	s16, [r2, #4]
 800c5e8:	edd9 7a01 	vldr	s15, [r9, #4]
 800c5ec:	eb09 02c8 	add.w	r2, r9, r8, lsl #3
 800c5f0:	edcd 7a01 	vstr	s15, [sp, #4]
 800c5f4:	edd2 7a01 	vldr	s15, [r2, #4]
 800c5f8:	9a00      	ldr	r2, [sp, #0]
 800c5fa:	edcd 7a02 	vstr	s15, [sp, #8]
 800c5fe:	e001      	b.n	800c604 <arm_radix8_butterfly_f32+0x2fc>
 800c600:	3f3504f3 	.word	0x3f3504f3
 800c604:	ed92 7a00 	vldr	s14, [r2]
 800c608:	44d6      	add	lr, sl
 800c60a:	ed17 1a01 	vldr	s2, [r7, #-4]
 800c60e:	ed90 5a00 	vldr	s10, [r0]
 800c612:	45f3      	cmp	fp, lr
 800c614:	ed1c fa01 	vldr	s30, [ip, #-4]
 800c618:	ee31 3a07 	vadd.f32	s6, s2, s14
 800c61c:	edd6 5a00 	vldr	s11, [r6]
 800c620:	ee31 1a47 	vsub.f32	s2, s2, s14
 800c624:	edd4 7a00 	vldr	s15, [r4]
 800c628:	ed95 7a00 	vldr	s14, [r5]
 800c62c:	ed91 4a00 	vldr	s8, [r1]
 800c630:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800c634:	ee77 6a25 	vadd.f32	s13, s14, s11
 800c638:	edd7 ea00 	vldr	s29, [r7]
 800c63c:	ee74 fa05 	vadd.f32	s31, s8, s10
 800c640:	ee73 1a06 	vadd.f32	s3, s6, s12
 800c644:	ee34 4a45 	vsub.f32	s8, s8, s10
 800c648:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800c64c:	ee37 7a65 	vsub.f32	s14, s14, s11
 800c650:	ee33 3a46 	vsub.f32	s6, s6, s12
 800c654:	ee31 6a85 	vadd.f32	s12, s3, s10
 800c658:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800c65c:	ee34 fa07 	vadd.f32	s30, s8, s14
 800c660:	ed07 6a01 	vstr	s12, [r7, #-4]
 800c664:	ee34 4a47 	vsub.f32	s8, s8, s14
 800c668:	edd5 3a01 	vldr	s7, [r5, #4]
 800c66c:	ee7f fae6 	vsub.f32	s31, s31, s13
 800c670:	ed90 7a01 	vldr	s14, [r0, #4]
 800c674:	ee2f fa28 	vmul.f32	s30, s30, s17
 800c678:	edd1 5a01 	vldr	s11, [r1, #4]
 800c67c:	ee24 4a28 	vmul.f32	s8, s8, s17
 800c680:	ed96 6a01 	vldr	s12, [r6, #4]
 800c684:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800c688:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800c68c:	edd2 6a01 	vldr	s13, [r2, #4]
 800c690:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800c694:	edd4 4a01 	vldr	s9, [r4, #4]
 800c698:	ee75 5a87 	vadd.f32	s11, s11, s14
 800c69c:	ed9c 7a00 	vldr	s14, [ip]
 800c6a0:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800c6a4:	ee33 6a86 	vadd.f32	s12, s7, s12
 800c6a8:	ee37 facf 	vsub.f32	s30, s15, s30
 800c6ac:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800c6b0:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800c6b4:	ee7e eae6 	vsub.f32	s29, s29, s13
 800c6b8:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800c6bc:	ee77 6a24 	vadd.f32	s13, s14, s9
 800c6c0:	ee75 0a86 	vadd.f32	s1, s11, s12
 800c6c4:	ee37 7a64 	vsub.f32	s14, s14, s9
 800c6c8:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800c6cc:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800c6d0:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800c6d4:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c6d8:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800c6dc:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800c6e0:	ee77 4a22 	vadd.f32	s9, s14, s5
 800c6e4:	ee7e eae7 	vsub.f32	s29, s29, s15
 800c6e8:	ee77 7a62 	vsub.f32	s15, s14, s5
 800c6ec:	ee71 2a04 	vadd.f32	s5, s2, s8
 800c6f0:	ee31 7a44 	vsub.f32	s14, s2, s8
 800c6f4:	ee30 1a60 	vsub.f32	s2, s0, s1
 800c6f8:	ee73 1a06 	vadd.f32	s3, s6, s12
 800c6fc:	ee33 6a46 	vsub.f32	s12, s6, s12
 800c700:	ee33 3aef 	vsub.f32	s6, s7, s31
 800c704:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800c708:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800c70c:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800c710:	ee72 5a25 	vadd.f32	s11, s4, s11
 800c714:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800c718:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800c71c:	ee77 2a27 	vadd.f32	s5, s14, s15
 800c720:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c724:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800c728:	ee2c fa85 	vmul.f32	s30, s25, s10
 800c72c:	ee69 ea01 	vmul.f32	s29, s18, s2
 800c730:	ee29 5a05 	vmul.f32	s10, s18, s10
 800c734:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800c738:	ee6d faa1 	vmul.f32	s31, s27, s3
 800c73c:	ee70 0a20 	vadd.f32	s1, s0, s1
 800c740:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800c744:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800c748:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800c74c:	edc7 0a00 	vstr	s1, [r7]
 800c750:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800c754:	441f      	add	r7, r3
 800c756:	ee2a faa3 	vmul.f32	s30, s21, s7
 800c75a:	ee31 5a45 	vsub.f32	s10, s2, s10
 800c75e:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800c762:	edc2 ea00 	vstr	s29, [r2]
 800c766:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800c76a:	ee33 3a61 	vsub.f32	s6, s6, s3
 800c76e:	ed82 5a01 	vstr	s10, [r2, #4]
 800c772:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800c776:	ed9d 5a02 	vldr	s10, [sp, #8]
 800c77a:	edcd 3a00 	vstr	s7, [sp]
 800c77e:	ee6b ea86 	vmul.f32	s29, s23, s12
 800c782:	eddd 3a01 	vldr	s7, [sp, #4]
 800c786:	ee6b fa24 	vmul.f32	s31, s22, s9
 800c78a:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800c78e:	ee65 4a24 	vmul.f32	s9, s10, s9
 800c792:	ed8c 3a00 	vstr	s6, [ip]
 800c796:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800c79a:	ee23 6a86 	vmul.f32	s12, s7, s12
 800c79e:	eddd 3a00 	vldr	s7, [sp]
 800c7a2:	ee25 5a25 	vmul.f32	s10, s10, s11
 800c7a6:	441a      	add	r2, r3
 800c7a8:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800c7ac:	449c      	add	ip, r3
 800c7ae:	ee68 1a04 	vmul.f32	s3, s16, s8
 800c7b2:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800c7b6:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800c7ba:	ee29 faa7 	vmul.f32	s30, s19, s15
 800c7be:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800c7c2:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800c7c6:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800c7ca:	ee68 2a22 	vmul.f32	s5, s16, s5
 800c7ce:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800c7d2:	ee29 7a87 	vmul.f32	s14, s19, s14
 800c7d6:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800c7da:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800c7de:	ee7e ea81 	vadd.f32	s29, s29, s2
 800c7e2:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800c7e6:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800c7ea:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800c7ee:	edc4 ea00 	vstr	s29, [r4]
 800c7f2:	ee30 0a21 	vadd.f32	s0, s0, s3
 800c7f6:	ed84 6a01 	vstr	s12, [r4, #4]
 800c7fa:	ee74 2a62 	vsub.f32	s5, s8, s5
 800c7fe:	edc1 0a00 	vstr	s1, [r1]
 800c802:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800c806:	edc1 3a01 	vstr	s7, [r1, #4]
 800c80a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800c80e:	ed86 5a00 	vstr	s10, [r6]
 800c812:	edc6 4a01 	vstr	s9, [r6, #4]
 800c816:	4419      	add	r1, r3
 800c818:	ed80 0a00 	vstr	s0, [r0]
 800c81c:	441c      	add	r4, r3
 800c81e:	edc0 2a01 	vstr	s5, [r0, #4]
 800c822:	441e      	add	r6, r3
 800c824:	ed85 3a00 	vstr	s6, [r5]
 800c828:	4418      	add	r0, r3
 800c82a:	ed85 7a01 	vstr	s14, [r5, #4]
 800c82e:	441d      	add	r5, r3
 800c830:	f63f aee8 	bhi.w	800c604 <arm_radix8_butterfly_f32+0x2fc>
 800c834:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c836:	9a03      	ldr	r2, [sp, #12]
 800c838:	3108      	adds	r1, #8
 800c83a:	3201      	adds	r2, #1
 800c83c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c83e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c840:	9203      	str	r2, [sp, #12]
 800c842:	3108      	adds	r1, #8
 800c844:	910a      	str	r1, [sp, #40]	@ 0x28
 800c846:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c848:	3108      	adds	r1, #8
 800c84a:	9109      	str	r1, [sp, #36]	@ 0x24
 800c84c:	9908      	ldr	r1, [sp, #32]
 800c84e:	3108      	adds	r1, #8
 800c850:	9108      	str	r1, [sp, #32]
 800c852:	9907      	ldr	r1, [sp, #28]
 800c854:	3108      	adds	r1, #8
 800c856:	9107      	str	r1, [sp, #28]
 800c858:	9906      	ldr	r1, [sp, #24]
 800c85a:	3108      	adds	r1, #8
 800c85c:	9106      	str	r1, [sp, #24]
 800c85e:	9905      	ldr	r1, [sp, #20]
 800c860:	3108      	adds	r1, #8
 800c862:	9105      	str	r1, [sp, #20]
 800c864:	9904      	ldr	r1, [sp, #16]
 800c866:	3108      	adds	r1, #8
 800c868:	9104      	str	r1, [sp, #16]
 800c86a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c86c:	4291      	cmp	r1, r2
 800c86e:	f47f ae76 	bne.w	800c55e <arm_radix8_butterfly_f32+0x256>
 800c872:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c874:	468a      	mov	sl, r1
 800c876:	00db      	lsls	r3, r3, #3
 800c878:	b29b      	uxth	r3, r3
 800c87a:	930e      	str	r3, [sp, #56]	@ 0x38
 800c87c:	e553      	b.n	800c326 <arm_radix8_butterfly_f32+0x1e>
 800c87e:	b013      	add	sp, #76	@ 0x4c
 800c880:	ecbd 8b10 	vpop	{d8-d15}
 800c884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c888 <__cvt>:
 800c888:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c88c:	ec57 6b10 	vmov	r6, r7, d0
 800c890:	2f00      	cmp	r7, #0
 800c892:	460c      	mov	r4, r1
 800c894:	4619      	mov	r1, r3
 800c896:	463b      	mov	r3, r7
 800c898:	bfb4      	ite	lt
 800c89a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c89e:	2300      	movge	r3, #0
 800c8a0:	4691      	mov	r9, r2
 800c8a2:	bfbf      	itttt	lt
 800c8a4:	4632      	movlt	r2, r6
 800c8a6:	461f      	movlt	r7, r3
 800c8a8:	232d      	movlt	r3, #45	@ 0x2d
 800c8aa:	4616      	movlt	r6, r2
 800c8ac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c8b0:	700b      	strb	r3, [r1, #0]
 800c8b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8b4:	f023 0820 	bic.w	r8, r3, #32
 800c8b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c8bc:	d005      	beq.n	800c8ca <__cvt+0x42>
 800c8be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c8c2:	d100      	bne.n	800c8c6 <__cvt+0x3e>
 800c8c4:	3401      	adds	r4, #1
 800c8c6:	2102      	movs	r1, #2
 800c8c8:	e000      	b.n	800c8cc <__cvt+0x44>
 800c8ca:	2103      	movs	r1, #3
 800c8cc:	ab03      	add	r3, sp, #12
 800c8ce:	4622      	mov	r2, r4
 800c8d0:	9301      	str	r3, [sp, #4]
 800c8d2:	ab02      	add	r3, sp, #8
 800c8d4:	ec47 6b10 	vmov	d0, r6, r7
 800c8d8:	9300      	str	r3, [sp, #0]
 800c8da:	4653      	mov	r3, sl
 800c8dc:	f001 f890 	bl	800da00 <_dtoa_r>
 800c8e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c8e4:	4605      	mov	r5, r0
 800c8e6:	d119      	bne.n	800c91c <__cvt+0x94>
 800c8e8:	f019 0f01 	tst.w	r9, #1
 800c8ec:	d00e      	beq.n	800c90c <__cvt+0x84>
 800c8ee:	eb00 0904 	add.w	r9, r0, r4
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	4630      	mov	r0, r6
 800c8f8:	4639      	mov	r1, r7
 800c8fa:	f7f4 f8e9 	bl	8000ad0 <__aeabi_dcmpeq>
 800c8fe:	b108      	cbz	r0, 800c904 <__cvt+0x7c>
 800c900:	f8cd 900c 	str.w	r9, [sp, #12]
 800c904:	2230      	movs	r2, #48	@ 0x30
 800c906:	9b03      	ldr	r3, [sp, #12]
 800c908:	454b      	cmp	r3, r9
 800c90a:	d31e      	bcc.n	800c94a <__cvt+0xc2>
 800c90c:	9b03      	ldr	r3, [sp, #12]
 800c90e:	4628      	mov	r0, r5
 800c910:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c912:	1b5b      	subs	r3, r3, r5
 800c914:	6013      	str	r3, [r2, #0]
 800c916:	b004      	add	sp, #16
 800c918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c91c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c920:	eb00 0904 	add.w	r9, r0, r4
 800c924:	d1e5      	bne.n	800c8f2 <__cvt+0x6a>
 800c926:	7803      	ldrb	r3, [r0, #0]
 800c928:	2b30      	cmp	r3, #48	@ 0x30
 800c92a:	d10a      	bne.n	800c942 <__cvt+0xba>
 800c92c:	2200      	movs	r2, #0
 800c92e:	2300      	movs	r3, #0
 800c930:	4630      	mov	r0, r6
 800c932:	4639      	mov	r1, r7
 800c934:	f7f4 f8cc 	bl	8000ad0 <__aeabi_dcmpeq>
 800c938:	b918      	cbnz	r0, 800c942 <__cvt+0xba>
 800c93a:	f1c4 0401 	rsb	r4, r4, #1
 800c93e:	f8ca 4000 	str.w	r4, [sl]
 800c942:	f8da 3000 	ldr.w	r3, [sl]
 800c946:	4499      	add	r9, r3
 800c948:	e7d3      	b.n	800c8f2 <__cvt+0x6a>
 800c94a:	1c59      	adds	r1, r3, #1
 800c94c:	9103      	str	r1, [sp, #12]
 800c94e:	701a      	strb	r2, [r3, #0]
 800c950:	e7d9      	b.n	800c906 <__cvt+0x7e>

0800c952 <__exponent>:
 800c952:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c954:	2900      	cmp	r1, #0
 800c956:	7002      	strb	r2, [r0, #0]
 800c958:	bfba      	itte	lt
 800c95a:	4249      	neglt	r1, r1
 800c95c:	232d      	movlt	r3, #45	@ 0x2d
 800c95e:	232b      	movge	r3, #43	@ 0x2b
 800c960:	2909      	cmp	r1, #9
 800c962:	7043      	strb	r3, [r0, #1]
 800c964:	dd28      	ble.n	800c9b8 <__exponent+0x66>
 800c966:	f10d 0307 	add.w	r3, sp, #7
 800c96a:	270a      	movs	r7, #10
 800c96c:	461d      	mov	r5, r3
 800c96e:	461a      	mov	r2, r3
 800c970:	3b01      	subs	r3, #1
 800c972:	fbb1 f6f7 	udiv	r6, r1, r7
 800c976:	fb07 1416 	mls	r4, r7, r6, r1
 800c97a:	3430      	adds	r4, #48	@ 0x30
 800c97c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c980:	460c      	mov	r4, r1
 800c982:	4631      	mov	r1, r6
 800c984:	2c63      	cmp	r4, #99	@ 0x63
 800c986:	dcf2      	bgt.n	800c96e <__exponent+0x1c>
 800c988:	3130      	adds	r1, #48	@ 0x30
 800c98a:	1e94      	subs	r4, r2, #2
 800c98c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c990:	1c41      	adds	r1, r0, #1
 800c992:	4623      	mov	r3, r4
 800c994:	42ab      	cmp	r3, r5
 800c996:	d30a      	bcc.n	800c9ae <__exponent+0x5c>
 800c998:	f10d 0309 	add.w	r3, sp, #9
 800c99c:	1a9b      	subs	r3, r3, r2
 800c99e:	42ac      	cmp	r4, r5
 800c9a0:	bf88      	it	hi
 800c9a2:	2300      	movhi	r3, #0
 800c9a4:	3302      	adds	r3, #2
 800c9a6:	4403      	add	r3, r0
 800c9a8:	1a18      	subs	r0, r3, r0
 800c9aa:	b003      	add	sp, #12
 800c9ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9ae:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c9b2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c9b6:	e7ed      	b.n	800c994 <__exponent+0x42>
 800c9b8:	2330      	movs	r3, #48	@ 0x30
 800c9ba:	3130      	adds	r1, #48	@ 0x30
 800c9bc:	7083      	strb	r3, [r0, #2]
 800c9be:	1d03      	adds	r3, r0, #4
 800c9c0:	70c1      	strb	r1, [r0, #3]
 800c9c2:	e7f1      	b.n	800c9a8 <__exponent+0x56>

0800c9c4 <_printf_float>:
 800c9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9c8:	b08d      	sub	sp, #52	@ 0x34
 800c9ca:	460c      	mov	r4, r1
 800c9cc:	4616      	mov	r6, r2
 800c9ce:	461f      	mov	r7, r3
 800c9d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c9d4:	4605      	mov	r5, r0
 800c9d6:	f000 feed 	bl	800d7b4 <_localeconv_r>
 800c9da:	6803      	ldr	r3, [r0, #0]
 800c9dc:	4618      	mov	r0, r3
 800c9de:	9304      	str	r3, [sp, #16]
 800c9e0:	f7f3 fc4a 	bl	8000278 <strlen>
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	9005      	str	r0, [sp, #20]
 800c9e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9ea:	f8d8 3000 	ldr.w	r3, [r8]
 800c9ee:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c9f2:	3307      	adds	r3, #7
 800c9f4:	f8d4 b000 	ldr.w	fp, [r4]
 800c9f8:	f023 0307 	bic.w	r3, r3, #7
 800c9fc:	f103 0208 	add.w	r2, r3, #8
 800ca00:	f8c8 2000 	str.w	r2, [r8]
 800ca04:	f04f 32ff 	mov.w	r2, #4294967295
 800ca08:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ca0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ca10:	f8cd 8018 	str.w	r8, [sp, #24]
 800ca14:	9307      	str	r3, [sp, #28]
 800ca16:	4b9d      	ldr	r3, [pc, #628]	@ (800cc8c <_printf_float+0x2c8>)
 800ca18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca1c:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ca20:	f7f4 f888 	bl	8000b34 <__aeabi_dcmpun>
 800ca24:	bb70      	cbnz	r0, 800ca84 <_printf_float+0xc0>
 800ca26:	f04f 32ff 	mov.w	r2, #4294967295
 800ca2a:	4b98      	ldr	r3, [pc, #608]	@ (800cc8c <_printf_float+0x2c8>)
 800ca2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca30:	f7f4 f862 	bl	8000af8 <__aeabi_dcmple>
 800ca34:	bb30      	cbnz	r0, 800ca84 <_printf_float+0xc0>
 800ca36:	2200      	movs	r2, #0
 800ca38:	2300      	movs	r3, #0
 800ca3a:	4640      	mov	r0, r8
 800ca3c:	4649      	mov	r1, r9
 800ca3e:	f7f4 f851 	bl	8000ae4 <__aeabi_dcmplt>
 800ca42:	b110      	cbz	r0, 800ca4a <_printf_float+0x86>
 800ca44:	232d      	movs	r3, #45	@ 0x2d
 800ca46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca4a:	4a91      	ldr	r2, [pc, #580]	@ (800cc90 <_printf_float+0x2cc>)
 800ca4c:	4b91      	ldr	r3, [pc, #580]	@ (800cc94 <_printf_float+0x2d0>)
 800ca4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ca52:	bf8c      	ite	hi
 800ca54:	4690      	movhi	r8, r2
 800ca56:	4698      	movls	r8, r3
 800ca58:	2303      	movs	r3, #3
 800ca5a:	f04f 0900 	mov.w	r9, #0
 800ca5e:	6123      	str	r3, [r4, #16]
 800ca60:	f02b 0304 	bic.w	r3, fp, #4
 800ca64:	6023      	str	r3, [r4, #0]
 800ca66:	4633      	mov	r3, r6
 800ca68:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ca6a:	4621      	mov	r1, r4
 800ca6c:	4628      	mov	r0, r5
 800ca6e:	9700      	str	r7, [sp, #0]
 800ca70:	f000 f9d2 	bl	800ce18 <_printf_common>
 800ca74:	3001      	adds	r0, #1
 800ca76:	f040 808d 	bne.w	800cb94 <_printf_float+0x1d0>
 800ca7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ca7e:	b00d      	add	sp, #52	@ 0x34
 800ca80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca84:	4642      	mov	r2, r8
 800ca86:	464b      	mov	r3, r9
 800ca88:	4640      	mov	r0, r8
 800ca8a:	4649      	mov	r1, r9
 800ca8c:	f7f4 f852 	bl	8000b34 <__aeabi_dcmpun>
 800ca90:	b140      	cbz	r0, 800caa4 <_printf_float+0xe0>
 800ca92:	464b      	mov	r3, r9
 800ca94:	4a80      	ldr	r2, [pc, #512]	@ (800cc98 <_printf_float+0x2d4>)
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	bfbc      	itt	lt
 800ca9a:	232d      	movlt	r3, #45	@ 0x2d
 800ca9c:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800caa0:	4b7e      	ldr	r3, [pc, #504]	@ (800cc9c <_printf_float+0x2d8>)
 800caa2:	e7d4      	b.n	800ca4e <_printf_float+0x8a>
 800caa4:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800caa8:	6863      	ldr	r3, [r4, #4]
 800caaa:	9206      	str	r2, [sp, #24]
 800caac:	1c5a      	adds	r2, r3, #1
 800caae:	d13b      	bne.n	800cb28 <_printf_float+0x164>
 800cab0:	2306      	movs	r3, #6
 800cab2:	6063      	str	r3, [r4, #4]
 800cab4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cab8:	2300      	movs	r3, #0
 800caba:	4628      	mov	r0, r5
 800cabc:	6022      	str	r2, [r4, #0]
 800cabe:	9303      	str	r3, [sp, #12]
 800cac0:	ab0a      	add	r3, sp, #40	@ 0x28
 800cac2:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cac6:	ab09      	add	r3, sp, #36	@ 0x24
 800cac8:	ec49 8b10 	vmov	d0, r8, r9
 800cacc:	9300      	str	r3, [sp, #0]
 800cace:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cad2:	6861      	ldr	r1, [r4, #4]
 800cad4:	f7ff fed8 	bl	800c888 <__cvt>
 800cad8:	9b06      	ldr	r3, [sp, #24]
 800cada:	4680      	mov	r8, r0
 800cadc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cade:	2b47      	cmp	r3, #71	@ 0x47
 800cae0:	d129      	bne.n	800cb36 <_printf_float+0x172>
 800cae2:	1cc8      	adds	r0, r1, #3
 800cae4:	db02      	blt.n	800caec <_printf_float+0x128>
 800cae6:	6863      	ldr	r3, [r4, #4]
 800cae8:	4299      	cmp	r1, r3
 800caea:	dd41      	ble.n	800cb70 <_printf_float+0x1ac>
 800caec:	f1aa 0a02 	sub.w	sl, sl, #2
 800caf0:	fa5f fa8a 	uxtb.w	sl, sl
 800caf4:	3901      	subs	r1, #1
 800caf6:	4652      	mov	r2, sl
 800caf8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cafc:	9109      	str	r1, [sp, #36]	@ 0x24
 800cafe:	f7ff ff28 	bl	800c952 <__exponent>
 800cb02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb04:	4681      	mov	r9, r0
 800cb06:	1813      	adds	r3, r2, r0
 800cb08:	2a01      	cmp	r2, #1
 800cb0a:	6123      	str	r3, [r4, #16]
 800cb0c:	dc02      	bgt.n	800cb14 <_printf_float+0x150>
 800cb0e:	6822      	ldr	r2, [r4, #0]
 800cb10:	07d2      	lsls	r2, r2, #31
 800cb12:	d501      	bpl.n	800cb18 <_printf_float+0x154>
 800cb14:	3301      	adds	r3, #1
 800cb16:	6123      	str	r3, [r4, #16]
 800cb18:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d0a2      	beq.n	800ca66 <_printf_float+0xa2>
 800cb20:	232d      	movs	r3, #45	@ 0x2d
 800cb22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb26:	e79e      	b.n	800ca66 <_printf_float+0xa2>
 800cb28:	9a06      	ldr	r2, [sp, #24]
 800cb2a:	2a47      	cmp	r2, #71	@ 0x47
 800cb2c:	d1c2      	bne.n	800cab4 <_printf_float+0xf0>
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d1c0      	bne.n	800cab4 <_printf_float+0xf0>
 800cb32:	2301      	movs	r3, #1
 800cb34:	e7bd      	b.n	800cab2 <_printf_float+0xee>
 800cb36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cb3a:	d9db      	bls.n	800caf4 <_printf_float+0x130>
 800cb3c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cb40:	d118      	bne.n	800cb74 <_printf_float+0x1b0>
 800cb42:	2900      	cmp	r1, #0
 800cb44:	6863      	ldr	r3, [r4, #4]
 800cb46:	dd0b      	ble.n	800cb60 <_printf_float+0x19c>
 800cb48:	6121      	str	r1, [r4, #16]
 800cb4a:	b913      	cbnz	r3, 800cb52 <_printf_float+0x18e>
 800cb4c:	6822      	ldr	r2, [r4, #0]
 800cb4e:	07d0      	lsls	r0, r2, #31
 800cb50:	d502      	bpl.n	800cb58 <_printf_float+0x194>
 800cb52:	3301      	adds	r3, #1
 800cb54:	440b      	add	r3, r1
 800cb56:	6123      	str	r3, [r4, #16]
 800cb58:	f04f 0900 	mov.w	r9, #0
 800cb5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cb5e:	e7db      	b.n	800cb18 <_printf_float+0x154>
 800cb60:	b913      	cbnz	r3, 800cb68 <_printf_float+0x1a4>
 800cb62:	6822      	ldr	r2, [r4, #0]
 800cb64:	07d2      	lsls	r2, r2, #31
 800cb66:	d501      	bpl.n	800cb6c <_printf_float+0x1a8>
 800cb68:	3302      	adds	r3, #2
 800cb6a:	e7f4      	b.n	800cb56 <_printf_float+0x192>
 800cb6c:	2301      	movs	r3, #1
 800cb6e:	e7f2      	b.n	800cb56 <_printf_float+0x192>
 800cb70:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cb74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb76:	4299      	cmp	r1, r3
 800cb78:	db05      	blt.n	800cb86 <_printf_float+0x1c2>
 800cb7a:	6823      	ldr	r3, [r4, #0]
 800cb7c:	6121      	str	r1, [r4, #16]
 800cb7e:	07d8      	lsls	r0, r3, #31
 800cb80:	d5ea      	bpl.n	800cb58 <_printf_float+0x194>
 800cb82:	1c4b      	adds	r3, r1, #1
 800cb84:	e7e7      	b.n	800cb56 <_printf_float+0x192>
 800cb86:	2900      	cmp	r1, #0
 800cb88:	bfd4      	ite	le
 800cb8a:	f1c1 0202 	rsble	r2, r1, #2
 800cb8e:	2201      	movgt	r2, #1
 800cb90:	4413      	add	r3, r2
 800cb92:	e7e0      	b.n	800cb56 <_printf_float+0x192>
 800cb94:	6823      	ldr	r3, [r4, #0]
 800cb96:	055a      	lsls	r2, r3, #21
 800cb98:	d407      	bmi.n	800cbaa <_printf_float+0x1e6>
 800cb9a:	6923      	ldr	r3, [r4, #16]
 800cb9c:	4642      	mov	r2, r8
 800cb9e:	4631      	mov	r1, r6
 800cba0:	4628      	mov	r0, r5
 800cba2:	47b8      	blx	r7
 800cba4:	3001      	adds	r0, #1
 800cba6:	d12b      	bne.n	800cc00 <_printf_float+0x23c>
 800cba8:	e767      	b.n	800ca7a <_printf_float+0xb6>
 800cbaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cbae:	f240 80dd 	bls.w	800cd6c <_printf_float+0x3a8>
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cbba:	f7f3 ff89 	bl	8000ad0 <__aeabi_dcmpeq>
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	d033      	beq.n	800cc2a <_printf_float+0x266>
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	4a36      	ldr	r2, [pc, #216]	@ (800cca0 <_printf_float+0x2dc>)
 800cbc6:	4631      	mov	r1, r6
 800cbc8:	4628      	mov	r0, r5
 800cbca:	47b8      	blx	r7
 800cbcc:	3001      	adds	r0, #1
 800cbce:	f43f af54 	beq.w	800ca7a <_printf_float+0xb6>
 800cbd2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cbd6:	4543      	cmp	r3, r8
 800cbd8:	db02      	blt.n	800cbe0 <_printf_float+0x21c>
 800cbda:	6823      	ldr	r3, [r4, #0]
 800cbdc:	07d8      	lsls	r0, r3, #31
 800cbde:	d50f      	bpl.n	800cc00 <_printf_float+0x23c>
 800cbe0:	4631      	mov	r1, r6
 800cbe2:	4628      	mov	r0, r5
 800cbe4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbe8:	47b8      	blx	r7
 800cbea:	3001      	adds	r0, #1
 800cbec:	f43f af45 	beq.w	800ca7a <_printf_float+0xb6>
 800cbf0:	f04f 0900 	mov.w	r9, #0
 800cbf4:	f108 38ff 	add.w	r8, r8, #4294967295
 800cbf8:	f104 0a1a 	add.w	sl, r4, #26
 800cbfc:	45c8      	cmp	r8, r9
 800cbfe:	dc09      	bgt.n	800cc14 <_printf_float+0x250>
 800cc00:	6823      	ldr	r3, [r4, #0]
 800cc02:	079b      	lsls	r3, r3, #30
 800cc04:	f100 8103 	bmi.w	800ce0e <_printf_float+0x44a>
 800cc08:	68e0      	ldr	r0, [r4, #12]
 800cc0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cc0c:	4298      	cmp	r0, r3
 800cc0e:	bfb8      	it	lt
 800cc10:	4618      	movlt	r0, r3
 800cc12:	e734      	b.n	800ca7e <_printf_float+0xba>
 800cc14:	2301      	movs	r3, #1
 800cc16:	4652      	mov	r2, sl
 800cc18:	4631      	mov	r1, r6
 800cc1a:	4628      	mov	r0, r5
 800cc1c:	47b8      	blx	r7
 800cc1e:	3001      	adds	r0, #1
 800cc20:	f43f af2b 	beq.w	800ca7a <_printf_float+0xb6>
 800cc24:	f109 0901 	add.w	r9, r9, #1
 800cc28:	e7e8      	b.n	800cbfc <_printf_float+0x238>
 800cc2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	dc39      	bgt.n	800cca4 <_printf_float+0x2e0>
 800cc30:	2301      	movs	r3, #1
 800cc32:	4a1b      	ldr	r2, [pc, #108]	@ (800cca0 <_printf_float+0x2dc>)
 800cc34:	4631      	mov	r1, r6
 800cc36:	4628      	mov	r0, r5
 800cc38:	47b8      	blx	r7
 800cc3a:	3001      	adds	r0, #1
 800cc3c:	f43f af1d 	beq.w	800ca7a <_printf_float+0xb6>
 800cc40:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cc44:	ea59 0303 	orrs.w	r3, r9, r3
 800cc48:	d102      	bne.n	800cc50 <_printf_float+0x28c>
 800cc4a:	6823      	ldr	r3, [r4, #0]
 800cc4c:	07d9      	lsls	r1, r3, #31
 800cc4e:	d5d7      	bpl.n	800cc00 <_printf_float+0x23c>
 800cc50:	4631      	mov	r1, r6
 800cc52:	4628      	mov	r0, r5
 800cc54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc58:	47b8      	blx	r7
 800cc5a:	3001      	adds	r0, #1
 800cc5c:	f43f af0d 	beq.w	800ca7a <_printf_float+0xb6>
 800cc60:	f04f 0a00 	mov.w	sl, #0
 800cc64:	f104 0b1a 	add.w	fp, r4, #26
 800cc68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc6a:	425b      	negs	r3, r3
 800cc6c:	4553      	cmp	r3, sl
 800cc6e:	dc01      	bgt.n	800cc74 <_printf_float+0x2b0>
 800cc70:	464b      	mov	r3, r9
 800cc72:	e793      	b.n	800cb9c <_printf_float+0x1d8>
 800cc74:	2301      	movs	r3, #1
 800cc76:	465a      	mov	r2, fp
 800cc78:	4631      	mov	r1, r6
 800cc7a:	4628      	mov	r0, r5
 800cc7c:	47b8      	blx	r7
 800cc7e:	3001      	adds	r0, #1
 800cc80:	f43f aefb 	beq.w	800ca7a <_printf_float+0xb6>
 800cc84:	f10a 0a01 	add.w	sl, sl, #1
 800cc88:	e7ee      	b.n	800cc68 <_printf_float+0x2a4>
 800cc8a:	bf00      	nop
 800cc8c:	7fefffff 	.word	0x7fefffff
 800cc90:	0802e868 	.word	0x0802e868
 800cc94:	0802e864 	.word	0x0802e864
 800cc98:	0802e870 	.word	0x0802e870
 800cc9c:	0802e86c 	.word	0x0802e86c
 800cca0:	0802e874 	.word	0x0802e874
 800cca4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cca6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ccaa:	4553      	cmp	r3, sl
 800ccac:	bfa8      	it	ge
 800ccae:	4653      	movge	r3, sl
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	4699      	mov	r9, r3
 800ccb4:	dc36      	bgt.n	800cd24 <_printf_float+0x360>
 800ccb6:	f04f 0b00 	mov.w	fp, #0
 800ccba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ccbe:	f104 021a 	add.w	r2, r4, #26
 800ccc2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ccc4:	9306      	str	r3, [sp, #24]
 800ccc6:	eba3 0309 	sub.w	r3, r3, r9
 800ccca:	455b      	cmp	r3, fp
 800cccc:	dc31      	bgt.n	800cd32 <_printf_float+0x36e>
 800ccce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccd0:	459a      	cmp	sl, r3
 800ccd2:	dc3a      	bgt.n	800cd4a <_printf_float+0x386>
 800ccd4:	6823      	ldr	r3, [r4, #0]
 800ccd6:	07da      	lsls	r2, r3, #31
 800ccd8:	d437      	bmi.n	800cd4a <_printf_float+0x386>
 800ccda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccdc:	ebaa 0903 	sub.w	r9, sl, r3
 800cce0:	9b06      	ldr	r3, [sp, #24]
 800cce2:	ebaa 0303 	sub.w	r3, sl, r3
 800cce6:	4599      	cmp	r9, r3
 800cce8:	bfa8      	it	ge
 800ccea:	4699      	movge	r9, r3
 800ccec:	f1b9 0f00 	cmp.w	r9, #0
 800ccf0:	dc33      	bgt.n	800cd5a <_printf_float+0x396>
 800ccf2:	f04f 0800 	mov.w	r8, #0
 800ccf6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ccfa:	f104 0b1a 	add.w	fp, r4, #26
 800ccfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd00:	ebaa 0303 	sub.w	r3, sl, r3
 800cd04:	eba3 0309 	sub.w	r3, r3, r9
 800cd08:	4543      	cmp	r3, r8
 800cd0a:	f77f af79 	ble.w	800cc00 <_printf_float+0x23c>
 800cd0e:	2301      	movs	r3, #1
 800cd10:	465a      	mov	r2, fp
 800cd12:	4631      	mov	r1, r6
 800cd14:	4628      	mov	r0, r5
 800cd16:	47b8      	blx	r7
 800cd18:	3001      	adds	r0, #1
 800cd1a:	f43f aeae 	beq.w	800ca7a <_printf_float+0xb6>
 800cd1e:	f108 0801 	add.w	r8, r8, #1
 800cd22:	e7ec      	b.n	800ccfe <_printf_float+0x33a>
 800cd24:	4642      	mov	r2, r8
 800cd26:	4631      	mov	r1, r6
 800cd28:	4628      	mov	r0, r5
 800cd2a:	47b8      	blx	r7
 800cd2c:	3001      	adds	r0, #1
 800cd2e:	d1c2      	bne.n	800ccb6 <_printf_float+0x2f2>
 800cd30:	e6a3      	b.n	800ca7a <_printf_float+0xb6>
 800cd32:	2301      	movs	r3, #1
 800cd34:	4631      	mov	r1, r6
 800cd36:	4628      	mov	r0, r5
 800cd38:	9206      	str	r2, [sp, #24]
 800cd3a:	47b8      	blx	r7
 800cd3c:	3001      	adds	r0, #1
 800cd3e:	f43f ae9c 	beq.w	800ca7a <_printf_float+0xb6>
 800cd42:	f10b 0b01 	add.w	fp, fp, #1
 800cd46:	9a06      	ldr	r2, [sp, #24]
 800cd48:	e7bb      	b.n	800ccc2 <_printf_float+0x2fe>
 800cd4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd4e:	4631      	mov	r1, r6
 800cd50:	4628      	mov	r0, r5
 800cd52:	47b8      	blx	r7
 800cd54:	3001      	adds	r0, #1
 800cd56:	d1c0      	bne.n	800ccda <_printf_float+0x316>
 800cd58:	e68f      	b.n	800ca7a <_printf_float+0xb6>
 800cd5a:	9a06      	ldr	r2, [sp, #24]
 800cd5c:	464b      	mov	r3, r9
 800cd5e:	4631      	mov	r1, r6
 800cd60:	4628      	mov	r0, r5
 800cd62:	4442      	add	r2, r8
 800cd64:	47b8      	blx	r7
 800cd66:	3001      	adds	r0, #1
 800cd68:	d1c3      	bne.n	800ccf2 <_printf_float+0x32e>
 800cd6a:	e686      	b.n	800ca7a <_printf_float+0xb6>
 800cd6c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cd70:	f1ba 0f01 	cmp.w	sl, #1
 800cd74:	dc01      	bgt.n	800cd7a <_printf_float+0x3b6>
 800cd76:	07db      	lsls	r3, r3, #31
 800cd78:	d536      	bpl.n	800cde8 <_printf_float+0x424>
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	4642      	mov	r2, r8
 800cd7e:	4631      	mov	r1, r6
 800cd80:	4628      	mov	r0, r5
 800cd82:	47b8      	blx	r7
 800cd84:	3001      	adds	r0, #1
 800cd86:	f43f ae78 	beq.w	800ca7a <_printf_float+0xb6>
 800cd8a:	4631      	mov	r1, r6
 800cd8c:	4628      	mov	r0, r5
 800cd8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd92:	47b8      	blx	r7
 800cd94:	3001      	adds	r0, #1
 800cd96:	f43f ae70 	beq.w	800ca7a <_printf_float+0xb6>
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cda2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cda6:	f7f3 fe93 	bl	8000ad0 <__aeabi_dcmpeq>
 800cdaa:	b9c0      	cbnz	r0, 800cdde <_printf_float+0x41a>
 800cdac:	4653      	mov	r3, sl
 800cdae:	f108 0201 	add.w	r2, r8, #1
 800cdb2:	4631      	mov	r1, r6
 800cdb4:	4628      	mov	r0, r5
 800cdb6:	47b8      	blx	r7
 800cdb8:	3001      	adds	r0, #1
 800cdba:	d10c      	bne.n	800cdd6 <_printf_float+0x412>
 800cdbc:	e65d      	b.n	800ca7a <_printf_float+0xb6>
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	465a      	mov	r2, fp
 800cdc2:	4631      	mov	r1, r6
 800cdc4:	4628      	mov	r0, r5
 800cdc6:	47b8      	blx	r7
 800cdc8:	3001      	adds	r0, #1
 800cdca:	f43f ae56 	beq.w	800ca7a <_printf_float+0xb6>
 800cdce:	f108 0801 	add.w	r8, r8, #1
 800cdd2:	45d0      	cmp	r8, sl
 800cdd4:	dbf3      	blt.n	800cdbe <_printf_float+0x3fa>
 800cdd6:	464b      	mov	r3, r9
 800cdd8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cddc:	e6df      	b.n	800cb9e <_printf_float+0x1da>
 800cdde:	f04f 0800 	mov.w	r8, #0
 800cde2:	f104 0b1a 	add.w	fp, r4, #26
 800cde6:	e7f4      	b.n	800cdd2 <_printf_float+0x40e>
 800cde8:	2301      	movs	r3, #1
 800cdea:	4642      	mov	r2, r8
 800cdec:	e7e1      	b.n	800cdb2 <_printf_float+0x3ee>
 800cdee:	2301      	movs	r3, #1
 800cdf0:	464a      	mov	r2, r9
 800cdf2:	4631      	mov	r1, r6
 800cdf4:	4628      	mov	r0, r5
 800cdf6:	47b8      	blx	r7
 800cdf8:	3001      	adds	r0, #1
 800cdfa:	f43f ae3e 	beq.w	800ca7a <_printf_float+0xb6>
 800cdfe:	f108 0801 	add.w	r8, r8, #1
 800ce02:	68e3      	ldr	r3, [r4, #12]
 800ce04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ce06:	1a5b      	subs	r3, r3, r1
 800ce08:	4543      	cmp	r3, r8
 800ce0a:	dcf0      	bgt.n	800cdee <_printf_float+0x42a>
 800ce0c:	e6fc      	b.n	800cc08 <_printf_float+0x244>
 800ce0e:	f04f 0800 	mov.w	r8, #0
 800ce12:	f104 0919 	add.w	r9, r4, #25
 800ce16:	e7f4      	b.n	800ce02 <_printf_float+0x43e>

0800ce18 <_printf_common>:
 800ce18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce1c:	4616      	mov	r6, r2
 800ce1e:	4698      	mov	r8, r3
 800ce20:	688a      	ldr	r2, [r1, #8]
 800ce22:	4607      	mov	r7, r0
 800ce24:	690b      	ldr	r3, [r1, #16]
 800ce26:	460c      	mov	r4, r1
 800ce28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	bfb8      	it	lt
 800ce30:	4613      	movlt	r3, r2
 800ce32:	6033      	str	r3, [r6, #0]
 800ce34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ce38:	b10a      	cbz	r2, 800ce3e <_printf_common+0x26>
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	6033      	str	r3, [r6, #0]
 800ce3e:	6823      	ldr	r3, [r4, #0]
 800ce40:	0699      	lsls	r1, r3, #26
 800ce42:	bf42      	ittt	mi
 800ce44:	6833      	ldrmi	r3, [r6, #0]
 800ce46:	3302      	addmi	r3, #2
 800ce48:	6033      	strmi	r3, [r6, #0]
 800ce4a:	6825      	ldr	r5, [r4, #0]
 800ce4c:	f015 0506 	ands.w	r5, r5, #6
 800ce50:	d106      	bne.n	800ce60 <_printf_common+0x48>
 800ce52:	f104 0a19 	add.w	sl, r4, #25
 800ce56:	68e3      	ldr	r3, [r4, #12]
 800ce58:	6832      	ldr	r2, [r6, #0]
 800ce5a:	1a9b      	subs	r3, r3, r2
 800ce5c:	42ab      	cmp	r3, r5
 800ce5e:	dc2b      	bgt.n	800ceb8 <_printf_common+0xa0>
 800ce60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ce64:	6822      	ldr	r2, [r4, #0]
 800ce66:	3b00      	subs	r3, #0
 800ce68:	bf18      	it	ne
 800ce6a:	2301      	movne	r3, #1
 800ce6c:	0692      	lsls	r2, r2, #26
 800ce6e:	d430      	bmi.n	800ced2 <_printf_common+0xba>
 800ce70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ce74:	4641      	mov	r1, r8
 800ce76:	4638      	mov	r0, r7
 800ce78:	47c8      	blx	r9
 800ce7a:	3001      	adds	r0, #1
 800ce7c:	d023      	beq.n	800cec6 <_printf_common+0xae>
 800ce7e:	6823      	ldr	r3, [r4, #0]
 800ce80:	341a      	adds	r4, #26
 800ce82:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ce86:	f003 0306 	and.w	r3, r3, #6
 800ce8a:	2b04      	cmp	r3, #4
 800ce8c:	bf0a      	itet	eq
 800ce8e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ce92:	2500      	movne	r5, #0
 800ce94:	6833      	ldreq	r3, [r6, #0]
 800ce96:	f04f 0600 	mov.w	r6, #0
 800ce9a:	bf08      	it	eq
 800ce9c:	1aed      	subeq	r5, r5, r3
 800ce9e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cea2:	bf08      	it	eq
 800cea4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cea8:	4293      	cmp	r3, r2
 800ceaa:	bfc4      	itt	gt
 800ceac:	1a9b      	subgt	r3, r3, r2
 800ceae:	18ed      	addgt	r5, r5, r3
 800ceb0:	42b5      	cmp	r5, r6
 800ceb2:	d11a      	bne.n	800ceea <_printf_common+0xd2>
 800ceb4:	2000      	movs	r0, #0
 800ceb6:	e008      	b.n	800ceca <_printf_common+0xb2>
 800ceb8:	2301      	movs	r3, #1
 800ceba:	4652      	mov	r2, sl
 800cebc:	4641      	mov	r1, r8
 800cebe:	4638      	mov	r0, r7
 800cec0:	47c8      	blx	r9
 800cec2:	3001      	adds	r0, #1
 800cec4:	d103      	bne.n	800cece <_printf_common+0xb6>
 800cec6:	f04f 30ff 	mov.w	r0, #4294967295
 800ceca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cece:	3501      	adds	r5, #1
 800ced0:	e7c1      	b.n	800ce56 <_printf_common+0x3e>
 800ced2:	18e1      	adds	r1, r4, r3
 800ced4:	1c5a      	adds	r2, r3, #1
 800ced6:	2030      	movs	r0, #48	@ 0x30
 800ced8:	3302      	adds	r3, #2
 800ceda:	4422      	add	r2, r4
 800cedc:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cee0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cee4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cee8:	e7c2      	b.n	800ce70 <_printf_common+0x58>
 800ceea:	2301      	movs	r3, #1
 800ceec:	4622      	mov	r2, r4
 800ceee:	4641      	mov	r1, r8
 800cef0:	4638      	mov	r0, r7
 800cef2:	47c8      	blx	r9
 800cef4:	3001      	adds	r0, #1
 800cef6:	d0e6      	beq.n	800cec6 <_printf_common+0xae>
 800cef8:	3601      	adds	r6, #1
 800cefa:	e7d9      	b.n	800ceb0 <_printf_common+0x98>

0800cefc <_printf_i>:
 800cefc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cf00:	7e0f      	ldrb	r7, [r1, #24]
 800cf02:	4691      	mov	r9, r2
 800cf04:	4680      	mov	r8, r0
 800cf06:	460c      	mov	r4, r1
 800cf08:	2f78      	cmp	r7, #120	@ 0x78
 800cf0a:	469a      	mov	sl, r3
 800cf0c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cf0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cf12:	d807      	bhi.n	800cf24 <_printf_i+0x28>
 800cf14:	2f62      	cmp	r7, #98	@ 0x62
 800cf16:	d80a      	bhi.n	800cf2e <_printf_i+0x32>
 800cf18:	2f00      	cmp	r7, #0
 800cf1a:	f000 80d1 	beq.w	800d0c0 <_printf_i+0x1c4>
 800cf1e:	2f58      	cmp	r7, #88	@ 0x58
 800cf20:	f000 80b8 	beq.w	800d094 <_printf_i+0x198>
 800cf24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cf28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cf2c:	e03a      	b.n	800cfa4 <_printf_i+0xa8>
 800cf2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cf32:	2b15      	cmp	r3, #21
 800cf34:	d8f6      	bhi.n	800cf24 <_printf_i+0x28>
 800cf36:	a101      	add	r1, pc, #4	@ (adr r1, 800cf3c <_printf_i+0x40>)
 800cf38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cf3c:	0800cf95 	.word	0x0800cf95
 800cf40:	0800cfa9 	.word	0x0800cfa9
 800cf44:	0800cf25 	.word	0x0800cf25
 800cf48:	0800cf25 	.word	0x0800cf25
 800cf4c:	0800cf25 	.word	0x0800cf25
 800cf50:	0800cf25 	.word	0x0800cf25
 800cf54:	0800cfa9 	.word	0x0800cfa9
 800cf58:	0800cf25 	.word	0x0800cf25
 800cf5c:	0800cf25 	.word	0x0800cf25
 800cf60:	0800cf25 	.word	0x0800cf25
 800cf64:	0800cf25 	.word	0x0800cf25
 800cf68:	0800d0a7 	.word	0x0800d0a7
 800cf6c:	0800cfd3 	.word	0x0800cfd3
 800cf70:	0800d061 	.word	0x0800d061
 800cf74:	0800cf25 	.word	0x0800cf25
 800cf78:	0800cf25 	.word	0x0800cf25
 800cf7c:	0800d0c9 	.word	0x0800d0c9
 800cf80:	0800cf25 	.word	0x0800cf25
 800cf84:	0800cfd3 	.word	0x0800cfd3
 800cf88:	0800cf25 	.word	0x0800cf25
 800cf8c:	0800cf25 	.word	0x0800cf25
 800cf90:	0800d069 	.word	0x0800d069
 800cf94:	6833      	ldr	r3, [r6, #0]
 800cf96:	1d1a      	adds	r2, r3, #4
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	6032      	str	r2, [r6, #0]
 800cf9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cfa0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	e09c      	b.n	800d0e2 <_printf_i+0x1e6>
 800cfa8:	6833      	ldr	r3, [r6, #0]
 800cfaa:	6820      	ldr	r0, [r4, #0]
 800cfac:	1d19      	adds	r1, r3, #4
 800cfae:	6031      	str	r1, [r6, #0]
 800cfb0:	0606      	lsls	r6, r0, #24
 800cfb2:	d501      	bpl.n	800cfb8 <_printf_i+0xbc>
 800cfb4:	681d      	ldr	r5, [r3, #0]
 800cfb6:	e003      	b.n	800cfc0 <_printf_i+0xc4>
 800cfb8:	0645      	lsls	r5, r0, #25
 800cfba:	d5fb      	bpl.n	800cfb4 <_printf_i+0xb8>
 800cfbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cfc0:	2d00      	cmp	r5, #0
 800cfc2:	da03      	bge.n	800cfcc <_printf_i+0xd0>
 800cfc4:	232d      	movs	r3, #45	@ 0x2d
 800cfc6:	426d      	negs	r5, r5
 800cfc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfcc:	4858      	ldr	r0, [pc, #352]	@ (800d130 <_printf_i+0x234>)
 800cfce:	230a      	movs	r3, #10
 800cfd0:	e011      	b.n	800cff6 <_printf_i+0xfa>
 800cfd2:	6821      	ldr	r1, [r4, #0]
 800cfd4:	6833      	ldr	r3, [r6, #0]
 800cfd6:	0608      	lsls	r0, r1, #24
 800cfd8:	f853 5b04 	ldr.w	r5, [r3], #4
 800cfdc:	d402      	bmi.n	800cfe4 <_printf_i+0xe8>
 800cfde:	0649      	lsls	r1, r1, #25
 800cfe0:	bf48      	it	mi
 800cfe2:	b2ad      	uxthmi	r5, r5
 800cfe4:	2f6f      	cmp	r7, #111	@ 0x6f
 800cfe6:	6033      	str	r3, [r6, #0]
 800cfe8:	4851      	ldr	r0, [pc, #324]	@ (800d130 <_printf_i+0x234>)
 800cfea:	bf14      	ite	ne
 800cfec:	230a      	movne	r3, #10
 800cfee:	2308      	moveq	r3, #8
 800cff0:	2100      	movs	r1, #0
 800cff2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cff6:	6866      	ldr	r6, [r4, #4]
 800cff8:	2e00      	cmp	r6, #0
 800cffa:	60a6      	str	r6, [r4, #8]
 800cffc:	db05      	blt.n	800d00a <_printf_i+0x10e>
 800cffe:	6821      	ldr	r1, [r4, #0]
 800d000:	432e      	orrs	r6, r5
 800d002:	f021 0104 	bic.w	r1, r1, #4
 800d006:	6021      	str	r1, [r4, #0]
 800d008:	d04b      	beq.n	800d0a2 <_printf_i+0x1a6>
 800d00a:	4616      	mov	r6, r2
 800d00c:	fbb5 f1f3 	udiv	r1, r5, r3
 800d010:	fb03 5711 	mls	r7, r3, r1, r5
 800d014:	5dc7      	ldrb	r7, [r0, r7]
 800d016:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d01a:	462f      	mov	r7, r5
 800d01c:	460d      	mov	r5, r1
 800d01e:	42bb      	cmp	r3, r7
 800d020:	d9f4      	bls.n	800d00c <_printf_i+0x110>
 800d022:	2b08      	cmp	r3, #8
 800d024:	d10b      	bne.n	800d03e <_printf_i+0x142>
 800d026:	6823      	ldr	r3, [r4, #0]
 800d028:	07df      	lsls	r7, r3, #31
 800d02a:	d508      	bpl.n	800d03e <_printf_i+0x142>
 800d02c:	6923      	ldr	r3, [r4, #16]
 800d02e:	6861      	ldr	r1, [r4, #4]
 800d030:	4299      	cmp	r1, r3
 800d032:	bfde      	ittt	le
 800d034:	2330      	movle	r3, #48	@ 0x30
 800d036:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d03a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d03e:	1b92      	subs	r2, r2, r6
 800d040:	6122      	str	r2, [r4, #16]
 800d042:	464b      	mov	r3, r9
 800d044:	aa03      	add	r2, sp, #12
 800d046:	4621      	mov	r1, r4
 800d048:	4640      	mov	r0, r8
 800d04a:	f8cd a000 	str.w	sl, [sp]
 800d04e:	f7ff fee3 	bl	800ce18 <_printf_common>
 800d052:	3001      	adds	r0, #1
 800d054:	d14a      	bne.n	800d0ec <_printf_i+0x1f0>
 800d056:	f04f 30ff 	mov.w	r0, #4294967295
 800d05a:	b004      	add	sp, #16
 800d05c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d060:	6823      	ldr	r3, [r4, #0]
 800d062:	f043 0320 	orr.w	r3, r3, #32
 800d066:	6023      	str	r3, [r4, #0]
 800d068:	2778      	movs	r7, #120	@ 0x78
 800d06a:	4832      	ldr	r0, [pc, #200]	@ (800d134 <_printf_i+0x238>)
 800d06c:	6823      	ldr	r3, [r4, #0]
 800d06e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d072:	061f      	lsls	r7, r3, #24
 800d074:	6831      	ldr	r1, [r6, #0]
 800d076:	f851 5b04 	ldr.w	r5, [r1], #4
 800d07a:	d402      	bmi.n	800d082 <_printf_i+0x186>
 800d07c:	065f      	lsls	r7, r3, #25
 800d07e:	bf48      	it	mi
 800d080:	b2ad      	uxthmi	r5, r5
 800d082:	6031      	str	r1, [r6, #0]
 800d084:	07d9      	lsls	r1, r3, #31
 800d086:	bf44      	itt	mi
 800d088:	f043 0320 	orrmi.w	r3, r3, #32
 800d08c:	6023      	strmi	r3, [r4, #0]
 800d08e:	b11d      	cbz	r5, 800d098 <_printf_i+0x19c>
 800d090:	2310      	movs	r3, #16
 800d092:	e7ad      	b.n	800cff0 <_printf_i+0xf4>
 800d094:	4826      	ldr	r0, [pc, #152]	@ (800d130 <_printf_i+0x234>)
 800d096:	e7e9      	b.n	800d06c <_printf_i+0x170>
 800d098:	6823      	ldr	r3, [r4, #0]
 800d09a:	f023 0320 	bic.w	r3, r3, #32
 800d09e:	6023      	str	r3, [r4, #0]
 800d0a0:	e7f6      	b.n	800d090 <_printf_i+0x194>
 800d0a2:	4616      	mov	r6, r2
 800d0a4:	e7bd      	b.n	800d022 <_printf_i+0x126>
 800d0a6:	6833      	ldr	r3, [r6, #0]
 800d0a8:	6825      	ldr	r5, [r4, #0]
 800d0aa:	1d18      	adds	r0, r3, #4
 800d0ac:	6961      	ldr	r1, [r4, #20]
 800d0ae:	6030      	str	r0, [r6, #0]
 800d0b0:	062e      	lsls	r6, r5, #24
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	d501      	bpl.n	800d0ba <_printf_i+0x1be>
 800d0b6:	6019      	str	r1, [r3, #0]
 800d0b8:	e002      	b.n	800d0c0 <_printf_i+0x1c4>
 800d0ba:	0668      	lsls	r0, r5, #25
 800d0bc:	d5fb      	bpl.n	800d0b6 <_printf_i+0x1ba>
 800d0be:	8019      	strh	r1, [r3, #0]
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	4616      	mov	r6, r2
 800d0c4:	6123      	str	r3, [r4, #16]
 800d0c6:	e7bc      	b.n	800d042 <_printf_i+0x146>
 800d0c8:	6833      	ldr	r3, [r6, #0]
 800d0ca:	2100      	movs	r1, #0
 800d0cc:	1d1a      	adds	r2, r3, #4
 800d0ce:	6032      	str	r2, [r6, #0]
 800d0d0:	681e      	ldr	r6, [r3, #0]
 800d0d2:	6862      	ldr	r2, [r4, #4]
 800d0d4:	4630      	mov	r0, r6
 800d0d6:	f000 fbe4 	bl	800d8a2 <memchr>
 800d0da:	b108      	cbz	r0, 800d0e0 <_printf_i+0x1e4>
 800d0dc:	1b80      	subs	r0, r0, r6
 800d0de:	6060      	str	r0, [r4, #4]
 800d0e0:	6863      	ldr	r3, [r4, #4]
 800d0e2:	6123      	str	r3, [r4, #16]
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d0ea:	e7aa      	b.n	800d042 <_printf_i+0x146>
 800d0ec:	6923      	ldr	r3, [r4, #16]
 800d0ee:	4632      	mov	r2, r6
 800d0f0:	4649      	mov	r1, r9
 800d0f2:	4640      	mov	r0, r8
 800d0f4:	47d0      	blx	sl
 800d0f6:	3001      	adds	r0, #1
 800d0f8:	d0ad      	beq.n	800d056 <_printf_i+0x15a>
 800d0fa:	6823      	ldr	r3, [r4, #0]
 800d0fc:	079b      	lsls	r3, r3, #30
 800d0fe:	d413      	bmi.n	800d128 <_printf_i+0x22c>
 800d100:	68e0      	ldr	r0, [r4, #12]
 800d102:	9b03      	ldr	r3, [sp, #12]
 800d104:	4298      	cmp	r0, r3
 800d106:	bfb8      	it	lt
 800d108:	4618      	movlt	r0, r3
 800d10a:	e7a6      	b.n	800d05a <_printf_i+0x15e>
 800d10c:	2301      	movs	r3, #1
 800d10e:	4632      	mov	r2, r6
 800d110:	4649      	mov	r1, r9
 800d112:	4640      	mov	r0, r8
 800d114:	47d0      	blx	sl
 800d116:	3001      	adds	r0, #1
 800d118:	d09d      	beq.n	800d056 <_printf_i+0x15a>
 800d11a:	3501      	adds	r5, #1
 800d11c:	68e3      	ldr	r3, [r4, #12]
 800d11e:	9903      	ldr	r1, [sp, #12]
 800d120:	1a5b      	subs	r3, r3, r1
 800d122:	42ab      	cmp	r3, r5
 800d124:	dcf2      	bgt.n	800d10c <_printf_i+0x210>
 800d126:	e7eb      	b.n	800d100 <_printf_i+0x204>
 800d128:	2500      	movs	r5, #0
 800d12a:	f104 0619 	add.w	r6, r4, #25
 800d12e:	e7f5      	b.n	800d11c <_printf_i+0x220>
 800d130:	0802e876 	.word	0x0802e876
 800d134:	0802e887 	.word	0x0802e887

0800d138 <_scanf_float>:
 800d138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d13c:	b087      	sub	sp, #28
 800d13e:	4691      	mov	r9, r2
 800d140:	4680      	mov	r8, r0
 800d142:	460c      	mov	r4, r1
 800d144:	9303      	str	r3, [sp, #12]
 800d146:	688b      	ldr	r3, [r1, #8]
 800d148:	1e5a      	subs	r2, r3, #1
 800d14a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d14e:	460a      	mov	r2, r1
 800d150:	bf89      	itett	hi
 800d152:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d156:	f04f 0b00 	movls.w	fp, #0
 800d15a:	eb03 0b05 	addhi.w	fp, r3, r5
 800d15e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d162:	f04f 0500 	mov.w	r5, #0
 800d166:	bf88      	it	hi
 800d168:	608b      	strhi	r3, [r1, #8]
 800d16a:	680b      	ldr	r3, [r1, #0]
 800d16c:	46aa      	mov	sl, r5
 800d16e:	462f      	mov	r7, r5
 800d170:	9502      	str	r5, [sp, #8]
 800d172:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d176:	f842 3b1c 	str.w	r3, [r2], #28
 800d17a:	4616      	mov	r6, r2
 800d17c:	9201      	str	r2, [sp, #4]
 800d17e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d182:	68a2      	ldr	r2, [r4, #8]
 800d184:	b15a      	cbz	r2, 800d19e <_scanf_float+0x66>
 800d186:	f8d9 3000 	ldr.w	r3, [r9]
 800d18a:	781b      	ldrb	r3, [r3, #0]
 800d18c:	2b4e      	cmp	r3, #78	@ 0x4e
 800d18e:	d863      	bhi.n	800d258 <_scanf_float+0x120>
 800d190:	2b40      	cmp	r3, #64	@ 0x40
 800d192:	d83b      	bhi.n	800d20c <_scanf_float+0xd4>
 800d194:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d198:	b2c8      	uxtb	r0, r1
 800d19a:	280e      	cmp	r0, #14
 800d19c:	d939      	bls.n	800d212 <_scanf_float+0xda>
 800d19e:	b11f      	cbz	r7, 800d1a8 <_scanf_float+0x70>
 800d1a0:	6823      	ldr	r3, [r4, #0]
 800d1a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d1a6:	6023      	str	r3, [r4, #0]
 800d1a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d1ac:	f1ba 0f01 	cmp.w	sl, #1
 800d1b0:	f200 8115 	bhi.w	800d3de <_scanf_float+0x2a6>
 800d1b4:	9b01      	ldr	r3, [sp, #4]
 800d1b6:	429e      	cmp	r6, r3
 800d1b8:	f200 8106 	bhi.w	800d3c8 <_scanf_float+0x290>
 800d1bc:	2001      	movs	r0, #1
 800d1be:	b007      	add	sp, #28
 800d1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1c4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d1c8:	2a0d      	cmp	r2, #13
 800d1ca:	d8e8      	bhi.n	800d19e <_scanf_float+0x66>
 800d1cc:	a101      	add	r1, pc, #4	@ (adr r1, 800d1d4 <_scanf_float+0x9c>)
 800d1ce:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d1d2:	bf00      	nop
 800d1d4:	0800d31d 	.word	0x0800d31d
 800d1d8:	0800d19f 	.word	0x0800d19f
 800d1dc:	0800d19f 	.word	0x0800d19f
 800d1e0:	0800d19f 	.word	0x0800d19f
 800d1e4:	0800d379 	.word	0x0800d379
 800d1e8:	0800d353 	.word	0x0800d353
 800d1ec:	0800d19f 	.word	0x0800d19f
 800d1f0:	0800d19f 	.word	0x0800d19f
 800d1f4:	0800d32b 	.word	0x0800d32b
 800d1f8:	0800d19f 	.word	0x0800d19f
 800d1fc:	0800d19f 	.word	0x0800d19f
 800d200:	0800d19f 	.word	0x0800d19f
 800d204:	0800d19f 	.word	0x0800d19f
 800d208:	0800d2e7 	.word	0x0800d2e7
 800d20c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d210:	e7da      	b.n	800d1c8 <_scanf_float+0x90>
 800d212:	290e      	cmp	r1, #14
 800d214:	d8c3      	bhi.n	800d19e <_scanf_float+0x66>
 800d216:	a001      	add	r0, pc, #4	@ (adr r0, 800d21c <_scanf_float+0xe4>)
 800d218:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d21c:	0800d2d7 	.word	0x0800d2d7
 800d220:	0800d19f 	.word	0x0800d19f
 800d224:	0800d2d7 	.word	0x0800d2d7
 800d228:	0800d367 	.word	0x0800d367
 800d22c:	0800d19f 	.word	0x0800d19f
 800d230:	0800d279 	.word	0x0800d279
 800d234:	0800d2bd 	.word	0x0800d2bd
 800d238:	0800d2bd 	.word	0x0800d2bd
 800d23c:	0800d2bd 	.word	0x0800d2bd
 800d240:	0800d2bd 	.word	0x0800d2bd
 800d244:	0800d2bd 	.word	0x0800d2bd
 800d248:	0800d2bd 	.word	0x0800d2bd
 800d24c:	0800d2bd 	.word	0x0800d2bd
 800d250:	0800d2bd 	.word	0x0800d2bd
 800d254:	0800d2bd 	.word	0x0800d2bd
 800d258:	2b6e      	cmp	r3, #110	@ 0x6e
 800d25a:	d809      	bhi.n	800d270 <_scanf_float+0x138>
 800d25c:	2b60      	cmp	r3, #96	@ 0x60
 800d25e:	d8b1      	bhi.n	800d1c4 <_scanf_float+0x8c>
 800d260:	2b54      	cmp	r3, #84	@ 0x54
 800d262:	d07b      	beq.n	800d35c <_scanf_float+0x224>
 800d264:	2b59      	cmp	r3, #89	@ 0x59
 800d266:	d19a      	bne.n	800d19e <_scanf_float+0x66>
 800d268:	2d07      	cmp	r5, #7
 800d26a:	d198      	bne.n	800d19e <_scanf_float+0x66>
 800d26c:	2508      	movs	r5, #8
 800d26e:	e02f      	b.n	800d2d0 <_scanf_float+0x198>
 800d270:	2b74      	cmp	r3, #116	@ 0x74
 800d272:	d073      	beq.n	800d35c <_scanf_float+0x224>
 800d274:	2b79      	cmp	r3, #121	@ 0x79
 800d276:	e7f6      	b.n	800d266 <_scanf_float+0x12e>
 800d278:	6821      	ldr	r1, [r4, #0]
 800d27a:	05c8      	lsls	r0, r1, #23
 800d27c:	d51e      	bpl.n	800d2bc <_scanf_float+0x184>
 800d27e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d282:	3701      	adds	r7, #1
 800d284:	6021      	str	r1, [r4, #0]
 800d286:	f1bb 0f00 	cmp.w	fp, #0
 800d28a:	d003      	beq.n	800d294 <_scanf_float+0x15c>
 800d28c:	3201      	adds	r2, #1
 800d28e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d292:	60a2      	str	r2, [r4, #8]
 800d294:	68a3      	ldr	r3, [r4, #8]
 800d296:	3b01      	subs	r3, #1
 800d298:	60a3      	str	r3, [r4, #8]
 800d29a:	6923      	ldr	r3, [r4, #16]
 800d29c:	3301      	adds	r3, #1
 800d29e:	6123      	str	r3, [r4, #16]
 800d2a0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d2a4:	3b01      	subs	r3, #1
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	f8c9 3004 	str.w	r3, [r9, #4]
 800d2ac:	f340 8083 	ble.w	800d3b6 <_scanf_float+0x27e>
 800d2b0:	f8d9 3000 	ldr.w	r3, [r9]
 800d2b4:	3301      	adds	r3, #1
 800d2b6:	f8c9 3000 	str.w	r3, [r9]
 800d2ba:	e762      	b.n	800d182 <_scanf_float+0x4a>
 800d2bc:	eb1a 0105 	adds.w	r1, sl, r5
 800d2c0:	f47f af6d 	bne.w	800d19e <_scanf_float+0x66>
 800d2c4:	6822      	ldr	r2, [r4, #0]
 800d2c6:	460d      	mov	r5, r1
 800d2c8:	468a      	mov	sl, r1
 800d2ca:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d2ce:	6022      	str	r2, [r4, #0]
 800d2d0:	f806 3b01 	strb.w	r3, [r6], #1
 800d2d4:	e7de      	b.n	800d294 <_scanf_float+0x15c>
 800d2d6:	6822      	ldr	r2, [r4, #0]
 800d2d8:	0610      	lsls	r0, r2, #24
 800d2da:	f57f af60 	bpl.w	800d19e <_scanf_float+0x66>
 800d2de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d2e2:	6022      	str	r2, [r4, #0]
 800d2e4:	e7f4      	b.n	800d2d0 <_scanf_float+0x198>
 800d2e6:	f1ba 0f00 	cmp.w	sl, #0
 800d2ea:	d10c      	bne.n	800d306 <_scanf_float+0x1ce>
 800d2ec:	b977      	cbnz	r7, 800d30c <_scanf_float+0x1d4>
 800d2ee:	6822      	ldr	r2, [r4, #0]
 800d2f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d2f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d2f8:	d108      	bne.n	800d30c <_scanf_float+0x1d4>
 800d2fa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d2fe:	f04f 0a01 	mov.w	sl, #1
 800d302:	6022      	str	r2, [r4, #0]
 800d304:	e7e4      	b.n	800d2d0 <_scanf_float+0x198>
 800d306:	f1ba 0f02 	cmp.w	sl, #2
 800d30a:	d051      	beq.n	800d3b0 <_scanf_float+0x278>
 800d30c:	2d01      	cmp	r5, #1
 800d30e:	d002      	beq.n	800d316 <_scanf_float+0x1de>
 800d310:	2d04      	cmp	r5, #4
 800d312:	f47f af44 	bne.w	800d19e <_scanf_float+0x66>
 800d316:	3501      	adds	r5, #1
 800d318:	b2ed      	uxtb	r5, r5
 800d31a:	e7d9      	b.n	800d2d0 <_scanf_float+0x198>
 800d31c:	f1ba 0f01 	cmp.w	sl, #1
 800d320:	f47f af3d 	bne.w	800d19e <_scanf_float+0x66>
 800d324:	f04f 0a02 	mov.w	sl, #2
 800d328:	e7d2      	b.n	800d2d0 <_scanf_float+0x198>
 800d32a:	b975      	cbnz	r5, 800d34a <_scanf_float+0x212>
 800d32c:	2f00      	cmp	r7, #0
 800d32e:	f47f af37 	bne.w	800d1a0 <_scanf_float+0x68>
 800d332:	6822      	ldr	r2, [r4, #0]
 800d334:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d338:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d33c:	f040 8103 	bne.w	800d546 <_scanf_float+0x40e>
 800d340:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d344:	2501      	movs	r5, #1
 800d346:	6022      	str	r2, [r4, #0]
 800d348:	e7c2      	b.n	800d2d0 <_scanf_float+0x198>
 800d34a:	2d03      	cmp	r5, #3
 800d34c:	d0e3      	beq.n	800d316 <_scanf_float+0x1de>
 800d34e:	2d05      	cmp	r5, #5
 800d350:	e7df      	b.n	800d312 <_scanf_float+0x1da>
 800d352:	2d02      	cmp	r5, #2
 800d354:	f47f af23 	bne.w	800d19e <_scanf_float+0x66>
 800d358:	2503      	movs	r5, #3
 800d35a:	e7b9      	b.n	800d2d0 <_scanf_float+0x198>
 800d35c:	2d06      	cmp	r5, #6
 800d35e:	f47f af1e 	bne.w	800d19e <_scanf_float+0x66>
 800d362:	2507      	movs	r5, #7
 800d364:	e7b4      	b.n	800d2d0 <_scanf_float+0x198>
 800d366:	6822      	ldr	r2, [r4, #0]
 800d368:	0591      	lsls	r1, r2, #22
 800d36a:	f57f af18 	bpl.w	800d19e <_scanf_float+0x66>
 800d36e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d372:	9702      	str	r7, [sp, #8]
 800d374:	6022      	str	r2, [r4, #0]
 800d376:	e7ab      	b.n	800d2d0 <_scanf_float+0x198>
 800d378:	6822      	ldr	r2, [r4, #0]
 800d37a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d37e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d382:	d005      	beq.n	800d390 <_scanf_float+0x258>
 800d384:	0550      	lsls	r0, r2, #21
 800d386:	f57f af0a 	bpl.w	800d19e <_scanf_float+0x66>
 800d38a:	2f00      	cmp	r7, #0
 800d38c:	f000 80db 	beq.w	800d546 <_scanf_float+0x40e>
 800d390:	0591      	lsls	r1, r2, #22
 800d392:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d396:	bf58      	it	pl
 800d398:	9902      	ldrpl	r1, [sp, #8]
 800d39a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d39e:	bf58      	it	pl
 800d3a0:	1a79      	subpl	r1, r7, r1
 800d3a2:	6022      	str	r2, [r4, #0]
 800d3a4:	f04f 0700 	mov.w	r7, #0
 800d3a8:	bf58      	it	pl
 800d3aa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d3ae:	e78f      	b.n	800d2d0 <_scanf_float+0x198>
 800d3b0:	f04f 0a03 	mov.w	sl, #3
 800d3b4:	e78c      	b.n	800d2d0 <_scanf_float+0x198>
 800d3b6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d3ba:	4649      	mov	r1, r9
 800d3bc:	4640      	mov	r0, r8
 800d3be:	4798      	blx	r3
 800d3c0:	2800      	cmp	r0, #0
 800d3c2:	f43f aede 	beq.w	800d182 <_scanf_float+0x4a>
 800d3c6:	e6ea      	b.n	800d19e <_scanf_float+0x66>
 800d3c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3cc:	464a      	mov	r2, r9
 800d3ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d3d2:	4640      	mov	r0, r8
 800d3d4:	4798      	blx	r3
 800d3d6:	6923      	ldr	r3, [r4, #16]
 800d3d8:	3b01      	subs	r3, #1
 800d3da:	6123      	str	r3, [r4, #16]
 800d3dc:	e6ea      	b.n	800d1b4 <_scanf_float+0x7c>
 800d3de:	1e6b      	subs	r3, r5, #1
 800d3e0:	2b06      	cmp	r3, #6
 800d3e2:	d824      	bhi.n	800d42e <_scanf_float+0x2f6>
 800d3e4:	2d02      	cmp	r5, #2
 800d3e6:	d836      	bhi.n	800d456 <_scanf_float+0x31e>
 800d3e8:	9b01      	ldr	r3, [sp, #4]
 800d3ea:	429e      	cmp	r6, r3
 800d3ec:	f67f aee6 	bls.w	800d1bc <_scanf_float+0x84>
 800d3f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3f4:	464a      	mov	r2, r9
 800d3f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d3fa:	4640      	mov	r0, r8
 800d3fc:	4798      	blx	r3
 800d3fe:	6923      	ldr	r3, [r4, #16]
 800d400:	3b01      	subs	r3, #1
 800d402:	6123      	str	r3, [r4, #16]
 800d404:	e7f0      	b.n	800d3e8 <_scanf_float+0x2b0>
 800d406:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d40a:	464a      	mov	r2, r9
 800d40c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d410:	4640      	mov	r0, r8
 800d412:	4798      	blx	r3
 800d414:	6923      	ldr	r3, [r4, #16]
 800d416:	3b01      	subs	r3, #1
 800d418:	6123      	str	r3, [r4, #16]
 800d41a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d41e:	fa5f fa8a 	uxtb.w	sl, sl
 800d422:	f1ba 0f02 	cmp.w	sl, #2
 800d426:	d1ee      	bne.n	800d406 <_scanf_float+0x2ce>
 800d428:	3d03      	subs	r5, #3
 800d42a:	b2ed      	uxtb	r5, r5
 800d42c:	1b76      	subs	r6, r6, r5
 800d42e:	6823      	ldr	r3, [r4, #0]
 800d430:	05da      	lsls	r2, r3, #23
 800d432:	d52f      	bpl.n	800d494 <_scanf_float+0x35c>
 800d434:	055b      	lsls	r3, r3, #21
 800d436:	d511      	bpl.n	800d45c <_scanf_float+0x324>
 800d438:	9b01      	ldr	r3, [sp, #4]
 800d43a:	429e      	cmp	r6, r3
 800d43c:	f67f aebe 	bls.w	800d1bc <_scanf_float+0x84>
 800d440:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d444:	464a      	mov	r2, r9
 800d446:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d44a:	4640      	mov	r0, r8
 800d44c:	4798      	blx	r3
 800d44e:	6923      	ldr	r3, [r4, #16]
 800d450:	3b01      	subs	r3, #1
 800d452:	6123      	str	r3, [r4, #16]
 800d454:	e7f0      	b.n	800d438 <_scanf_float+0x300>
 800d456:	46aa      	mov	sl, r5
 800d458:	46b3      	mov	fp, r6
 800d45a:	e7de      	b.n	800d41a <_scanf_float+0x2e2>
 800d45c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d460:	1e75      	subs	r5, r6, #1
 800d462:	6923      	ldr	r3, [r4, #16]
 800d464:	2965      	cmp	r1, #101	@ 0x65
 800d466:	f103 33ff 	add.w	r3, r3, #4294967295
 800d46a:	6123      	str	r3, [r4, #16]
 800d46c:	d00c      	beq.n	800d488 <_scanf_float+0x350>
 800d46e:	2945      	cmp	r1, #69	@ 0x45
 800d470:	d00a      	beq.n	800d488 <_scanf_float+0x350>
 800d472:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d476:	464a      	mov	r2, r9
 800d478:	4640      	mov	r0, r8
 800d47a:	1eb5      	subs	r5, r6, #2
 800d47c:	4798      	blx	r3
 800d47e:	6923      	ldr	r3, [r4, #16]
 800d480:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d484:	3b01      	subs	r3, #1
 800d486:	6123      	str	r3, [r4, #16]
 800d488:	462e      	mov	r6, r5
 800d48a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d48e:	464a      	mov	r2, r9
 800d490:	4640      	mov	r0, r8
 800d492:	4798      	blx	r3
 800d494:	6822      	ldr	r2, [r4, #0]
 800d496:	f012 0210 	ands.w	r2, r2, #16
 800d49a:	d001      	beq.n	800d4a0 <_scanf_float+0x368>
 800d49c:	2000      	movs	r0, #0
 800d49e:	e68e      	b.n	800d1be <_scanf_float+0x86>
 800d4a0:	7032      	strb	r2, [r6, #0]
 800d4a2:	6823      	ldr	r3, [r4, #0]
 800d4a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d4a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d4ac:	d125      	bne.n	800d4fa <_scanf_float+0x3c2>
 800d4ae:	9b02      	ldr	r3, [sp, #8]
 800d4b0:	429f      	cmp	r7, r3
 800d4b2:	d00a      	beq.n	800d4ca <_scanf_float+0x392>
 800d4b4:	1bda      	subs	r2, r3, r7
 800d4b6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d4ba:	4924      	ldr	r1, [pc, #144]	@ (800d54c <_scanf_float+0x414>)
 800d4bc:	429e      	cmp	r6, r3
 800d4be:	bf28      	it	cs
 800d4c0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d4c4:	4630      	mov	r0, r6
 800d4c6:	f000 f907 	bl	800d6d8 <siprintf>
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	9901      	ldr	r1, [sp, #4]
 800d4ce:	4640      	mov	r0, r8
 800d4d0:	f002 fc22 	bl	800fd18 <_strtod_r>
 800d4d4:	6821      	ldr	r1, [r4, #0]
 800d4d6:	9b03      	ldr	r3, [sp, #12]
 800d4d8:	f011 0f02 	tst.w	r1, #2
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	ec57 6b10 	vmov	r6, r7, d0
 800d4e2:	f103 0204 	add.w	r2, r3, #4
 800d4e6:	d015      	beq.n	800d514 <_scanf_float+0x3dc>
 800d4e8:	9903      	ldr	r1, [sp, #12]
 800d4ea:	600a      	str	r2, [r1, #0]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	e9c3 6700 	strd	r6, r7, [r3]
 800d4f2:	68e3      	ldr	r3, [r4, #12]
 800d4f4:	3301      	adds	r3, #1
 800d4f6:	60e3      	str	r3, [r4, #12]
 800d4f8:	e7d0      	b.n	800d49c <_scanf_float+0x364>
 800d4fa:	9b04      	ldr	r3, [sp, #16]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d0e4      	beq.n	800d4ca <_scanf_float+0x392>
 800d500:	9905      	ldr	r1, [sp, #20]
 800d502:	230a      	movs	r3, #10
 800d504:	4640      	mov	r0, r8
 800d506:	3101      	adds	r1, #1
 800d508:	f002 fc86 	bl	800fe18 <_strtol_r>
 800d50c:	9b04      	ldr	r3, [sp, #16]
 800d50e:	9e05      	ldr	r6, [sp, #20]
 800d510:	1ac2      	subs	r2, r0, r3
 800d512:	e7d0      	b.n	800d4b6 <_scanf_float+0x37e>
 800d514:	f011 0f04 	tst.w	r1, #4
 800d518:	9903      	ldr	r1, [sp, #12]
 800d51a:	600a      	str	r2, [r1, #0]
 800d51c:	d1e6      	bne.n	800d4ec <_scanf_float+0x3b4>
 800d51e:	681d      	ldr	r5, [r3, #0]
 800d520:	4632      	mov	r2, r6
 800d522:	463b      	mov	r3, r7
 800d524:	4630      	mov	r0, r6
 800d526:	4639      	mov	r1, r7
 800d528:	f7f3 fb04 	bl	8000b34 <__aeabi_dcmpun>
 800d52c:	b128      	cbz	r0, 800d53a <_scanf_float+0x402>
 800d52e:	4808      	ldr	r0, [pc, #32]	@ (800d550 <_scanf_float+0x418>)
 800d530:	f000 f9d2 	bl	800d8d8 <nanf>
 800d534:	ed85 0a00 	vstr	s0, [r5]
 800d538:	e7db      	b.n	800d4f2 <_scanf_float+0x3ba>
 800d53a:	4630      	mov	r0, r6
 800d53c:	4639      	mov	r1, r7
 800d53e:	f7f3 fb57 	bl	8000bf0 <__aeabi_d2f>
 800d542:	6028      	str	r0, [r5, #0]
 800d544:	e7d5      	b.n	800d4f2 <_scanf_float+0x3ba>
 800d546:	2700      	movs	r7, #0
 800d548:	e62e      	b.n	800d1a8 <_scanf_float+0x70>
 800d54a:	bf00      	nop
 800d54c:	0802e898 	.word	0x0802e898
 800d550:	0802e9d9 	.word	0x0802e9d9

0800d554 <std>:
 800d554:	2300      	movs	r3, #0
 800d556:	b510      	push	{r4, lr}
 800d558:	4604      	mov	r4, r0
 800d55a:	6083      	str	r3, [r0, #8]
 800d55c:	8181      	strh	r1, [r0, #12]
 800d55e:	4619      	mov	r1, r3
 800d560:	6643      	str	r3, [r0, #100]	@ 0x64
 800d562:	81c2      	strh	r2, [r0, #14]
 800d564:	2208      	movs	r2, #8
 800d566:	6183      	str	r3, [r0, #24]
 800d568:	e9c0 3300 	strd	r3, r3, [r0]
 800d56c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d570:	305c      	adds	r0, #92	@ 0x5c
 800d572:	f000 f916 	bl	800d7a2 <memset>
 800d576:	4b0d      	ldr	r3, [pc, #52]	@ (800d5ac <std+0x58>)
 800d578:	6224      	str	r4, [r4, #32]
 800d57a:	6263      	str	r3, [r4, #36]	@ 0x24
 800d57c:	4b0c      	ldr	r3, [pc, #48]	@ (800d5b0 <std+0x5c>)
 800d57e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d580:	4b0c      	ldr	r3, [pc, #48]	@ (800d5b4 <std+0x60>)
 800d582:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d584:	4b0c      	ldr	r3, [pc, #48]	@ (800d5b8 <std+0x64>)
 800d586:	6323      	str	r3, [r4, #48]	@ 0x30
 800d588:	4b0c      	ldr	r3, [pc, #48]	@ (800d5bc <std+0x68>)
 800d58a:	429c      	cmp	r4, r3
 800d58c:	d006      	beq.n	800d59c <std+0x48>
 800d58e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d592:	4294      	cmp	r4, r2
 800d594:	d002      	beq.n	800d59c <std+0x48>
 800d596:	33d0      	adds	r3, #208	@ 0xd0
 800d598:	429c      	cmp	r4, r3
 800d59a:	d105      	bne.n	800d5a8 <std+0x54>
 800d59c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d5a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5a4:	f000 b97a 	b.w	800d89c <__retarget_lock_init_recursive>
 800d5a8:	bd10      	pop	{r4, pc}
 800d5aa:	bf00      	nop
 800d5ac:	0800d71d 	.word	0x0800d71d
 800d5b0:	0800d73f 	.word	0x0800d73f
 800d5b4:	0800d777 	.word	0x0800d777
 800d5b8:	0800d79b 	.word	0x0800d79b
 800d5bc:	20012e3c 	.word	0x20012e3c

0800d5c0 <stdio_exit_handler>:
 800d5c0:	4a02      	ldr	r2, [pc, #8]	@ (800d5cc <stdio_exit_handler+0xc>)
 800d5c2:	4903      	ldr	r1, [pc, #12]	@ (800d5d0 <stdio_exit_handler+0x10>)
 800d5c4:	4803      	ldr	r0, [pc, #12]	@ (800d5d4 <stdio_exit_handler+0x14>)
 800d5c6:	f000 b869 	b.w	800d69c <_fwalk_sglue>
 800d5ca:	bf00      	nop
 800d5cc:	20000024 	.word	0x20000024
 800d5d0:	080101d5 	.word	0x080101d5
 800d5d4:	20000034 	.word	0x20000034

0800d5d8 <cleanup_stdio>:
 800d5d8:	6841      	ldr	r1, [r0, #4]
 800d5da:	4b0c      	ldr	r3, [pc, #48]	@ (800d60c <cleanup_stdio+0x34>)
 800d5dc:	4299      	cmp	r1, r3
 800d5de:	b510      	push	{r4, lr}
 800d5e0:	4604      	mov	r4, r0
 800d5e2:	d001      	beq.n	800d5e8 <cleanup_stdio+0x10>
 800d5e4:	f002 fdf6 	bl	80101d4 <_fflush_r>
 800d5e8:	68a1      	ldr	r1, [r4, #8]
 800d5ea:	4b09      	ldr	r3, [pc, #36]	@ (800d610 <cleanup_stdio+0x38>)
 800d5ec:	4299      	cmp	r1, r3
 800d5ee:	d002      	beq.n	800d5f6 <cleanup_stdio+0x1e>
 800d5f0:	4620      	mov	r0, r4
 800d5f2:	f002 fdef 	bl	80101d4 <_fflush_r>
 800d5f6:	68e1      	ldr	r1, [r4, #12]
 800d5f8:	4b06      	ldr	r3, [pc, #24]	@ (800d614 <cleanup_stdio+0x3c>)
 800d5fa:	4299      	cmp	r1, r3
 800d5fc:	d004      	beq.n	800d608 <cleanup_stdio+0x30>
 800d5fe:	4620      	mov	r0, r4
 800d600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d604:	f002 bde6 	b.w	80101d4 <_fflush_r>
 800d608:	bd10      	pop	{r4, pc}
 800d60a:	bf00      	nop
 800d60c:	20012e3c 	.word	0x20012e3c
 800d610:	20012ea4 	.word	0x20012ea4
 800d614:	20012f0c 	.word	0x20012f0c

0800d618 <global_stdio_init.part.0>:
 800d618:	b510      	push	{r4, lr}
 800d61a:	4b0b      	ldr	r3, [pc, #44]	@ (800d648 <global_stdio_init.part.0+0x30>)
 800d61c:	2104      	movs	r1, #4
 800d61e:	4c0b      	ldr	r4, [pc, #44]	@ (800d64c <global_stdio_init.part.0+0x34>)
 800d620:	4a0b      	ldr	r2, [pc, #44]	@ (800d650 <global_stdio_init.part.0+0x38>)
 800d622:	4620      	mov	r0, r4
 800d624:	601a      	str	r2, [r3, #0]
 800d626:	2200      	movs	r2, #0
 800d628:	f7ff ff94 	bl	800d554 <std>
 800d62c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d630:	2201      	movs	r2, #1
 800d632:	2109      	movs	r1, #9
 800d634:	f7ff ff8e 	bl	800d554 <std>
 800d638:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d63c:	2202      	movs	r2, #2
 800d63e:	2112      	movs	r1, #18
 800d640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d644:	f7ff bf86 	b.w	800d554 <std>
 800d648:	20012f74 	.word	0x20012f74
 800d64c:	20012e3c 	.word	0x20012e3c
 800d650:	0800d5c1 	.word	0x0800d5c1

0800d654 <__sfp_lock_acquire>:
 800d654:	4801      	ldr	r0, [pc, #4]	@ (800d65c <__sfp_lock_acquire+0x8>)
 800d656:	f000 b922 	b.w	800d89e <__retarget_lock_acquire_recursive>
 800d65a:	bf00      	nop
 800d65c:	20012f7d 	.word	0x20012f7d

0800d660 <__sfp_lock_release>:
 800d660:	4801      	ldr	r0, [pc, #4]	@ (800d668 <__sfp_lock_release+0x8>)
 800d662:	f000 b91d 	b.w	800d8a0 <__retarget_lock_release_recursive>
 800d666:	bf00      	nop
 800d668:	20012f7d 	.word	0x20012f7d

0800d66c <__sinit>:
 800d66c:	b510      	push	{r4, lr}
 800d66e:	4604      	mov	r4, r0
 800d670:	f7ff fff0 	bl	800d654 <__sfp_lock_acquire>
 800d674:	6a23      	ldr	r3, [r4, #32]
 800d676:	b11b      	cbz	r3, 800d680 <__sinit+0x14>
 800d678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d67c:	f7ff bff0 	b.w	800d660 <__sfp_lock_release>
 800d680:	4b04      	ldr	r3, [pc, #16]	@ (800d694 <__sinit+0x28>)
 800d682:	6223      	str	r3, [r4, #32]
 800d684:	4b04      	ldr	r3, [pc, #16]	@ (800d698 <__sinit+0x2c>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d1f5      	bne.n	800d678 <__sinit+0xc>
 800d68c:	f7ff ffc4 	bl	800d618 <global_stdio_init.part.0>
 800d690:	e7f2      	b.n	800d678 <__sinit+0xc>
 800d692:	bf00      	nop
 800d694:	0800d5d9 	.word	0x0800d5d9
 800d698:	20012f74 	.word	0x20012f74

0800d69c <_fwalk_sglue>:
 800d69c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6a0:	4607      	mov	r7, r0
 800d6a2:	4688      	mov	r8, r1
 800d6a4:	4614      	mov	r4, r2
 800d6a6:	2600      	movs	r6, #0
 800d6a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d6ac:	f1b9 0901 	subs.w	r9, r9, #1
 800d6b0:	d505      	bpl.n	800d6be <_fwalk_sglue+0x22>
 800d6b2:	6824      	ldr	r4, [r4, #0]
 800d6b4:	2c00      	cmp	r4, #0
 800d6b6:	d1f7      	bne.n	800d6a8 <_fwalk_sglue+0xc>
 800d6b8:	4630      	mov	r0, r6
 800d6ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6be:	89ab      	ldrh	r3, [r5, #12]
 800d6c0:	2b01      	cmp	r3, #1
 800d6c2:	d907      	bls.n	800d6d4 <_fwalk_sglue+0x38>
 800d6c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d6c8:	3301      	adds	r3, #1
 800d6ca:	d003      	beq.n	800d6d4 <_fwalk_sglue+0x38>
 800d6cc:	4629      	mov	r1, r5
 800d6ce:	4638      	mov	r0, r7
 800d6d0:	47c0      	blx	r8
 800d6d2:	4306      	orrs	r6, r0
 800d6d4:	3568      	adds	r5, #104	@ 0x68
 800d6d6:	e7e9      	b.n	800d6ac <_fwalk_sglue+0x10>

0800d6d8 <siprintf>:
 800d6d8:	b40e      	push	{r1, r2, r3}
 800d6da:	b510      	push	{r4, lr}
 800d6dc:	b09d      	sub	sp, #116	@ 0x74
 800d6de:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d6e2:	2400      	movs	r4, #0
 800d6e4:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d6e6:	9002      	str	r0, [sp, #8]
 800d6e8:	9006      	str	r0, [sp, #24]
 800d6ea:	9107      	str	r1, [sp, #28]
 800d6ec:	9104      	str	r1, [sp, #16]
 800d6ee:	4809      	ldr	r0, [pc, #36]	@ (800d714 <siprintf+0x3c>)
 800d6f0:	4909      	ldr	r1, [pc, #36]	@ (800d718 <siprintf+0x40>)
 800d6f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6f6:	9105      	str	r1, [sp, #20]
 800d6f8:	a902      	add	r1, sp, #8
 800d6fa:	6800      	ldr	r0, [r0, #0]
 800d6fc:	9301      	str	r3, [sp, #4]
 800d6fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d700:	f002 fbe8 	bl	800fed4 <_svfiprintf_r>
 800d704:	9b02      	ldr	r3, [sp, #8]
 800d706:	701c      	strb	r4, [r3, #0]
 800d708:	b01d      	add	sp, #116	@ 0x74
 800d70a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d70e:	b003      	add	sp, #12
 800d710:	4770      	bx	lr
 800d712:	bf00      	nop
 800d714:	20000030 	.word	0x20000030
 800d718:	ffff0208 	.word	0xffff0208

0800d71c <__sread>:
 800d71c:	b510      	push	{r4, lr}
 800d71e:	460c      	mov	r4, r1
 800d720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d724:	f000 f86c 	bl	800d800 <_read_r>
 800d728:	2800      	cmp	r0, #0
 800d72a:	bfab      	itete	ge
 800d72c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d72e:	89a3      	ldrhlt	r3, [r4, #12]
 800d730:	181b      	addge	r3, r3, r0
 800d732:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d736:	bfac      	ite	ge
 800d738:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d73a:	81a3      	strhlt	r3, [r4, #12]
 800d73c:	bd10      	pop	{r4, pc}

0800d73e <__swrite>:
 800d73e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d742:	461f      	mov	r7, r3
 800d744:	898b      	ldrh	r3, [r1, #12]
 800d746:	4605      	mov	r5, r0
 800d748:	460c      	mov	r4, r1
 800d74a:	05db      	lsls	r3, r3, #23
 800d74c:	4616      	mov	r6, r2
 800d74e:	d505      	bpl.n	800d75c <__swrite+0x1e>
 800d750:	2302      	movs	r3, #2
 800d752:	2200      	movs	r2, #0
 800d754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d758:	f000 f840 	bl	800d7dc <_lseek_r>
 800d75c:	89a3      	ldrh	r3, [r4, #12]
 800d75e:	4632      	mov	r2, r6
 800d760:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d764:	4628      	mov	r0, r5
 800d766:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d76a:	81a3      	strh	r3, [r4, #12]
 800d76c:	463b      	mov	r3, r7
 800d76e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d772:	f000 b857 	b.w	800d824 <_write_r>

0800d776 <__sseek>:
 800d776:	b510      	push	{r4, lr}
 800d778:	460c      	mov	r4, r1
 800d77a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d77e:	f000 f82d 	bl	800d7dc <_lseek_r>
 800d782:	1c43      	adds	r3, r0, #1
 800d784:	89a3      	ldrh	r3, [r4, #12]
 800d786:	bf15      	itete	ne
 800d788:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d78a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d78e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d792:	81a3      	strheq	r3, [r4, #12]
 800d794:	bf18      	it	ne
 800d796:	81a3      	strhne	r3, [r4, #12]
 800d798:	bd10      	pop	{r4, pc}

0800d79a <__sclose>:
 800d79a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d79e:	f000 b80d 	b.w	800d7bc <_close_r>

0800d7a2 <memset>:
 800d7a2:	4402      	add	r2, r0
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	4293      	cmp	r3, r2
 800d7a8:	d100      	bne.n	800d7ac <memset+0xa>
 800d7aa:	4770      	bx	lr
 800d7ac:	f803 1b01 	strb.w	r1, [r3], #1
 800d7b0:	e7f9      	b.n	800d7a6 <memset+0x4>
	...

0800d7b4 <_localeconv_r>:
 800d7b4:	4800      	ldr	r0, [pc, #0]	@ (800d7b8 <_localeconv_r+0x4>)
 800d7b6:	4770      	bx	lr
 800d7b8:	20000170 	.word	0x20000170

0800d7bc <_close_r>:
 800d7bc:	b538      	push	{r3, r4, r5, lr}
 800d7be:	2300      	movs	r3, #0
 800d7c0:	4d05      	ldr	r5, [pc, #20]	@ (800d7d8 <_close_r+0x1c>)
 800d7c2:	4604      	mov	r4, r0
 800d7c4:	4608      	mov	r0, r1
 800d7c6:	602b      	str	r3, [r5, #0]
 800d7c8:	f7f4 fdc4 	bl	8002354 <_close>
 800d7cc:	1c43      	adds	r3, r0, #1
 800d7ce:	d102      	bne.n	800d7d6 <_close_r+0x1a>
 800d7d0:	682b      	ldr	r3, [r5, #0]
 800d7d2:	b103      	cbz	r3, 800d7d6 <_close_r+0x1a>
 800d7d4:	6023      	str	r3, [r4, #0]
 800d7d6:	bd38      	pop	{r3, r4, r5, pc}
 800d7d8:	20012f78 	.word	0x20012f78

0800d7dc <_lseek_r>:
 800d7dc:	b538      	push	{r3, r4, r5, lr}
 800d7de:	4604      	mov	r4, r0
 800d7e0:	4d06      	ldr	r5, [pc, #24]	@ (800d7fc <_lseek_r+0x20>)
 800d7e2:	4608      	mov	r0, r1
 800d7e4:	4611      	mov	r1, r2
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	602a      	str	r2, [r5, #0]
 800d7ea:	461a      	mov	r2, r3
 800d7ec:	f7f4 fdd9 	bl	80023a2 <_lseek>
 800d7f0:	1c43      	adds	r3, r0, #1
 800d7f2:	d102      	bne.n	800d7fa <_lseek_r+0x1e>
 800d7f4:	682b      	ldr	r3, [r5, #0]
 800d7f6:	b103      	cbz	r3, 800d7fa <_lseek_r+0x1e>
 800d7f8:	6023      	str	r3, [r4, #0]
 800d7fa:	bd38      	pop	{r3, r4, r5, pc}
 800d7fc:	20012f78 	.word	0x20012f78

0800d800 <_read_r>:
 800d800:	b538      	push	{r3, r4, r5, lr}
 800d802:	4604      	mov	r4, r0
 800d804:	4d06      	ldr	r5, [pc, #24]	@ (800d820 <_read_r+0x20>)
 800d806:	4608      	mov	r0, r1
 800d808:	4611      	mov	r1, r2
 800d80a:	2200      	movs	r2, #0
 800d80c:	602a      	str	r2, [r5, #0]
 800d80e:	461a      	mov	r2, r3
 800d810:	f7f4 fd67 	bl	80022e2 <_read>
 800d814:	1c43      	adds	r3, r0, #1
 800d816:	d102      	bne.n	800d81e <_read_r+0x1e>
 800d818:	682b      	ldr	r3, [r5, #0]
 800d81a:	b103      	cbz	r3, 800d81e <_read_r+0x1e>
 800d81c:	6023      	str	r3, [r4, #0]
 800d81e:	bd38      	pop	{r3, r4, r5, pc}
 800d820:	20012f78 	.word	0x20012f78

0800d824 <_write_r>:
 800d824:	b538      	push	{r3, r4, r5, lr}
 800d826:	4604      	mov	r4, r0
 800d828:	4d06      	ldr	r5, [pc, #24]	@ (800d844 <_write_r+0x20>)
 800d82a:	4608      	mov	r0, r1
 800d82c:	4611      	mov	r1, r2
 800d82e:	2200      	movs	r2, #0
 800d830:	602a      	str	r2, [r5, #0]
 800d832:	461a      	mov	r2, r3
 800d834:	f7f4 fd72 	bl	800231c <_write>
 800d838:	1c43      	adds	r3, r0, #1
 800d83a:	d102      	bne.n	800d842 <_write_r+0x1e>
 800d83c:	682b      	ldr	r3, [r5, #0]
 800d83e:	b103      	cbz	r3, 800d842 <_write_r+0x1e>
 800d840:	6023      	str	r3, [r4, #0]
 800d842:	bd38      	pop	{r3, r4, r5, pc}
 800d844:	20012f78 	.word	0x20012f78

0800d848 <__errno>:
 800d848:	4b01      	ldr	r3, [pc, #4]	@ (800d850 <__errno+0x8>)
 800d84a:	6818      	ldr	r0, [r3, #0]
 800d84c:	4770      	bx	lr
 800d84e:	bf00      	nop
 800d850:	20000030 	.word	0x20000030

0800d854 <__libc_init_array>:
 800d854:	b570      	push	{r4, r5, r6, lr}
 800d856:	4d0d      	ldr	r5, [pc, #52]	@ (800d88c <__libc_init_array+0x38>)
 800d858:	2600      	movs	r6, #0
 800d85a:	4c0d      	ldr	r4, [pc, #52]	@ (800d890 <__libc_init_array+0x3c>)
 800d85c:	1b64      	subs	r4, r4, r5
 800d85e:	10a4      	asrs	r4, r4, #2
 800d860:	42a6      	cmp	r6, r4
 800d862:	d109      	bne.n	800d878 <__libc_init_array+0x24>
 800d864:	4d0b      	ldr	r5, [pc, #44]	@ (800d894 <__libc_init_array+0x40>)
 800d866:	2600      	movs	r6, #0
 800d868:	4c0b      	ldr	r4, [pc, #44]	@ (800d898 <__libc_init_array+0x44>)
 800d86a:	f003 fd35 	bl	80112d8 <_init>
 800d86e:	1b64      	subs	r4, r4, r5
 800d870:	10a4      	asrs	r4, r4, #2
 800d872:	42a6      	cmp	r6, r4
 800d874:	d105      	bne.n	800d882 <__libc_init_array+0x2e>
 800d876:	bd70      	pop	{r4, r5, r6, pc}
 800d878:	f855 3b04 	ldr.w	r3, [r5], #4
 800d87c:	3601      	adds	r6, #1
 800d87e:	4798      	blx	r3
 800d880:	e7ee      	b.n	800d860 <__libc_init_array+0xc>
 800d882:	f855 3b04 	ldr.w	r3, [r5], #4
 800d886:	3601      	adds	r6, #1
 800d888:	4798      	blx	r3
 800d88a:	e7f2      	b.n	800d872 <__libc_init_array+0x1e>
 800d88c:	0802ec94 	.word	0x0802ec94
 800d890:	0802ec94 	.word	0x0802ec94
 800d894:	0802ec94 	.word	0x0802ec94
 800d898:	0802ec98 	.word	0x0802ec98

0800d89c <__retarget_lock_init_recursive>:
 800d89c:	4770      	bx	lr

0800d89e <__retarget_lock_acquire_recursive>:
 800d89e:	4770      	bx	lr

0800d8a0 <__retarget_lock_release_recursive>:
 800d8a0:	4770      	bx	lr

0800d8a2 <memchr>:
 800d8a2:	b2c9      	uxtb	r1, r1
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	4402      	add	r2, r0
 800d8a8:	b510      	push	{r4, lr}
 800d8aa:	4293      	cmp	r3, r2
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	d101      	bne.n	800d8b4 <memchr+0x12>
 800d8b0:	2000      	movs	r0, #0
 800d8b2:	e003      	b.n	800d8bc <memchr+0x1a>
 800d8b4:	7804      	ldrb	r4, [r0, #0]
 800d8b6:	3301      	adds	r3, #1
 800d8b8:	428c      	cmp	r4, r1
 800d8ba:	d1f6      	bne.n	800d8aa <memchr+0x8>
 800d8bc:	bd10      	pop	{r4, pc}

0800d8be <memcpy>:
 800d8be:	440a      	add	r2, r1
 800d8c0:	1e43      	subs	r3, r0, #1
 800d8c2:	4291      	cmp	r1, r2
 800d8c4:	d100      	bne.n	800d8c8 <memcpy+0xa>
 800d8c6:	4770      	bx	lr
 800d8c8:	b510      	push	{r4, lr}
 800d8ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8ce:	4291      	cmp	r1, r2
 800d8d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d8d4:	d1f9      	bne.n	800d8ca <memcpy+0xc>
 800d8d6:	bd10      	pop	{r4, pc}

0800d8d8 <nanf>:
 800d8d8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d8e0 <nanf+0x8>
 800d8dc:	4770      	bx	lr
 800d8de:	bf00      	nop
 800d8e0:	7fc00000 	.word	0x7fc00000

0800d8e4 <quorem>:
 800d8e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e8:	6903      	ldr	r3, [r0, #16]
 800d8ea:	4607      	mov	r7, r0
 800d8ec:	690c      	ldr	r4, [r1, #16]
 800d8ee:	42a3      	cmp	r3, r4
 800d8f0:	f2c0 8083 	blt.w	800d9fa <quorem+0x116>
 800d8f4:	3c01      	subs	r4, #1
 800d8f6:	f100 0514 	add.w	r5, r0, #20
 800d8fa:	f101 0814 	add.w	r8, r1, #20
 800d8fe:	00a3      	lsls	r3, r4, #2
 800d900:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d904:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d908:	9300      	str	r3, [sp, #0]
 800d90a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d90e:	9301      	str	r3, [sp, #4]
 800d910:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d914:	3301      	adds	r3, #1
 800d916:	429a      	cmp	r2, r3
 800d918:	fbb2 f6f3 	udiv	r6, r2, r3
 800d91c:	d331      	bcc.n	800d982 <quorem+0x9e>
 800d91e:	f04f 0a00 	mov.w	sl, #0
 800d922:	46c4      	mov	ip, r8
 800d924:	46ae      	mov	lr, r5
 800d926:	46d3      	mov	fp, sl
 800d928:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d92c:	b298      	uxth	r0, r3
 800d92e:	45e1      	cmp	r9, ip
 800d930:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d934:	fb06 a000 	mla	r0, r6, r0, sl
 800d938:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d93c:	b280      	uxth	r0, r0
 800d93e:	fb06 2303 	mla	r3, r6, r3, r2
 800d942:	f8de 2000 	ldr.w	r2, [lr]
 800d946:	b292      	uxth	r2, r2
 800d948:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d94c:	eba2 0200 	sub.w	r2, r2, r0
 800d950:	b29b      	uxth	r3, r3
 800d952:	f8de 0000 	ldr.w	r0, [lr]
 800d956:	445a      	add	r2, fp
 800d958:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d95c:	b292      	uxth	r2, r2
 800d95e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d962:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d966:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d96a:	f84e 2b04 	str.w	r2, [lr], #4
 800d96e:	d2db      	bcs.n	800d928 <quorem+0x44>
 800d970:	9b00      	ldr	r3, [sp, #0]
 800d972:	58eb      	ldr	r3, [r5, r3]
 800d974:	b92b      	cbnz	r3, 800d982 <quorem+0x9e>
 800d976:	9b01      	ldr	r3, [sp, #4]
 800d978:	3b04      	subs	r3, #4
 800d97a:	429d      	cmp	r5, r3
 800d97c:	461a      	mov	r2, r3
 800d97e:	d330      	bcc.n	800d9e2 <quorem+0xfe>
 800d980:	613c      	str	r4, [r7, #16]
 800d982:	4638      	mov	r0, r7
 800d984:	f001 f9ce 	bl	800ed24 <__mcmp>
 800d988:	2800      	cmp	r0, #0
 800d98a:	db26      	blt.n	800d9da <quorem+0xf6>
 800d98c:	4629      	mov	r1, r5
 800d98e:	2000      	movs	r0, #0
 800d990:	f858 2b04 	ldr.w	r2, [r8], #4
 800d994:	f8d1 c000 	ldr.w	ip, [r1]
 800d998:	fa1f fe82 	uxth.w	lr, r2
 800d99c:	45c1      	cmp	r9, r8
 800d99e:	fa1f f38c 	uxth.w	r3, ip
 800d9a2:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d9a6:	eba3 030e 	sub.w	r3, r3, lr
 800d9aa:	4403      	add	r3, r0
 800d9ac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d9b0:	b29b      	uxth	r3, r3
 800d9b2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d9b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d9ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d9be:	f841 3b04 	str.w	r3, [r1], #4
 800d9c2:	d2e5      	bcs.n	800d990 <quorem+0xac>
 800d9c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d9c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d9cc:	b922      	cbnz	r2, 800d9d8 <quorem+0xf4>
 800d9ce:	3b04      	subs	r3, #4
 800d9d0:	429d      	cmp	r5, r3
 800d9d2:	461a      	mov	r2, r3
 800d9d4:	d30b      	bcc.n	800d9ee <quorem+0x10a>
 800d9d6:	613c      	str	r4, [r7, #16]
 800d9d8:	3601      	adds	r6, #1
 800d9da:	4630      	mov	r0, r6
 800d9dc:	b003      	add	sp, #12
 800d9de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9e2:	6812      	ldr	r2, [r2, #0]
 800d9e4:	3b04      	subs	r3, #4
 800d9e6:	2a00      	cmp	r2, #0
 800d9e8:	d1ca      	bne.n	800d980 <quorem+0x9c>
 800d9ea:	3c01      	subs	r4, #1
 800d9ec:	e7c5      	b.n	800d97a <quorem+0x96>
 800d9ee:	6812      	ldr	r2, [r2, #0]
 800d9f0:	3b04      	subs	r3, #4
 800d9f2:	2a00      	cmp	r2, #0
 800d9f4:	d1ef      	bne.n	800d9d6 <quorem+0xf2>
 800d9f6:	3c01      	subs	r4, #1
 800d9f8:	e7ea      	b.n	800d9d0 <quorem+0xec>
 800d9fa:	2000      	movs	r0, #0
 800d9fc:	e7ee      	b.n	800d9dc <quorem+0xf8>
	...

0800da00 <_dtoa_r>:
 800da00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da04:	69c7      	ldr	r7, [r0, #28]
 800da06:	b097      	sub	sp, #92	@ 0x5c
 800da08:	4681      	mov	r9, r0
 800da0a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800da0c:	9107      	str	r1, [sp, #28]
 800da0e:	920c      	str	r2, [sp, #48]	@ 0x30
 800da10:	9311      	str	r3, [sp, #68]	@ 0x44
 800da12:	ec55 4b10 	vmov	r4, r5, d0
 800da16:	ed8d 0b04 	vstr	d0, [sp, #16]
 800da1a:	b97f      	cbnz	r7, 800da3c <_dtoa_r+0x3c>
 800da1c:	2010      	movs	r0, #16
 800da1e:	f000 fe0b 	bl	800e638 <malloc>
 800da22:	4602      	mov	r2, r0
 800da24:	f8c9 001c 	str.w	r0, [r9, #28]
 800da28:	b920      	cbnz	r0, 800da34 <_dtoa_r+0x34>
 800da2a:	4ba9      	ldr	r3, [pc, #676]	@ (800dcd0 <_dtoa_r+0x2d0>)
 800da2c:	21ef      	movs	r1, #239	@ 0xef
 800da2e:	48a9      	ldr	r0, [pc, #676]	@ (800dcd4 <_dtoa_r+0x2d4>)
 800da30:	f002 fc3e 	bl	80102b0 <__assert_func>
 800da34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800da38:	6007      	str	r7, [r0, #0]
 800da3a:	60c7      	str	r7, [r0, #12]
 800da3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da40:	6819      	ldr	r1, [r3, #0]
 800da42:	b159      	cbz	r1, 800da5c <_dtoa_r+0x5c>
 800da44:	685a      	ldr	r2, [r3, #4]
 800da46:	2301      	movs	r3, #1
 800da48:	4648      	mov	r0, r9
 800da4a:	4093      	lsls	r3, r2
 800da4c:	604a      	str	r2, [r1, #4]
 800da4e:	608b      	str	r3, [r1, #8]
 800da50:	f000 fee8 	bl	800e824 <_Bfree>
 800da54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da58:	2200      	movs	r2, #0
 800da5a:	601a      	str	r2, [r3, #0]
 800da5c:	1e2b      	subs	r3, r5, #0
 800da5e:	bfb7      	itett	lt
 800da60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800da64:	2300      	movge	r3, #0
 800da66:	2201      	movlt	r2, #1
 800da68:	9305      	strlt	r3, [sp, #20]
 800da6a:	bfa8      	it	ge
 800da6c:	6033      	strge	r3, [r6, #0]
 800da6e:	9f05      	ldr	r7, [sp, #20]
 800da70:	4b99      	ldr	r3, [pc, #612]	@ (800dcd8 <_dtoa_r+0x2d8>)
 800da72:	bfb8      	it	lt
 800da74:	6032      	strlt	r2, [r6, #0]
 800da76:	43bb      	bics	r3, r7
 800da78:	d112      	bne.n	800daa0 <_dtoa_r+0xa0>
 800da7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800da7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800da80:	6013      	str	r3, [r2, #0]
 800da82:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800da86:	4323      	orrs	r3, r4
 800da88:	f000 855a 	beq.w	800e540 <_dtoa_r+0xb40>
 800da8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800da8e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800dcec <_dtoa_r+0x2ec>
 800da92:	2b00      	cmp	r3, #0
 800da94:	f000 855c 	beq.w	800e550 <_dtoa_r+0xb50>
 800da98:	f10a 0303 	add.w	r3, sl, #3
 800da9c:	f000 bd56 	b.w	800e54c <_dtoa_r+0xb4c>
 800daa0:	ed9d 7b04 	vldr	d7, [sp, #16]
 800daa4:	2200      	movs	r2, #0
 800daa6:	2300      	movs	r3, #0
 800daa8:	ec51 0b17 	vmov	r0, r1, d7
 800daac:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800dab0:	f7f3 f80e 	bl	8000ad0 <__aeabi_dcmpeq>
 800dab4:	4680      	mov	r8, r0
 800dab6:	b158      	cbz	r0, 800dad0 <_dtoa_r+0xd0>
 800dab8:	2301      	movs	r3, #1
 800daba:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dabc:	6013      	str	r3, [r2, #0]
 800dabe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dac0:	b113      	cbz	r3, 800dac8 <_dtoa_r+0xc8>
 800dac2:	4b86      	ldr	r3, [pc, #536]	@ (800dcdc <_dtoa_r+0x2dc>)
 800dac4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dac6:	6013      	str	r3, [r2, #0]
 800dac8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800dcf0 <_dtoa_r+0x2f0>
 800dacc:	f000 bd40 	b.w	800e550 <_dtoa_r+0xb50>
 800dad0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dad4:	aa14      	add	r2, sp, #80	@ 0x50
 800dad6:	a915      	add	r1, sp, #84	@ 0x54
 800dad8:	4648      	mov	r0, r9
 800dada:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800dade:	f001 fa49 	bl	800ef74 <__d2b>
 800dae2:	9002      	str	r0, [sp, #8]
 800dae4:	2e00      	cmp	r6, #0
 800dae6:	d076      	beq.n	800dbd6 <_dtoa_r+0x1d6>
 800dae8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800daea:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800daee:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800daf2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800daf6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dafa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dafe:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800db02:	4619      	mov	r1, r3
 800db04:	2200      	movs	r2, #0
 800db06:	4b76      	ldr	r3, [pc, #472]	@ (800dce0 <_dtoa_r+0x2e0>)
 800db08:	f7f2 fbc2 	bl	8000290 <__aeabi_dsub>
 800db0c:	a36a      	add	r3, pc, #424	@ (adr r3, 800dcb8 <_dtoa_r+0x2b8>)
 800db0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db12:	f7f2 fd75 	bl	8000600 <__aeabi_dmul>
 800db16:	a36a      	add	r3, pc, #424	@ (adr r3, 800dcc0 <_dtoa_r+0x2c0>)
 800db18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1c:	f7f2 fbba 	bl	8000294 <__adddf3>
 800db20:	4604      	mov	r4, r0
 800db22:	460d      	mov	r5, r1
 800db24:	4630      	mov	r0, r6
 800db26:	f7f2 fd01 	bl	800052c <__aeabi_i2d>
 800db2a:	a367      	add	r3, pc, #412	@ (adr r3, 800dcc8 <_dtoa_r+0x2c8>)
 800db2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db30:	f7f2 fd66 	bl	8000600 <__aeabi_dmul>
 800db34:	4602      	mov	r2, r0
 800db36:	460b      	mov	r3, r1
 800db38:	4620      	mov	r0, r4
 800db3a:	4629      	mov	r1, r5
 800db3c:	f7f2 fbaa 	bl	8000294 <__adddf3>
 800db40:	4604      	mov	r4, r0
 800db42:	460d      	mov	r5, r1
 800db44:	f7f3 f80c 	bl	8000b60 <__aeabi_d2iz>
 800db48:	2200      	movs	r2, #0
 800db4a:	4607      	mov	r7, r0
 800db4c:	2300      	movs	r3, #0
 800db4e:	4620      	mov	r0, r4
 800db50:	4629      	mov	r1, r5
 800db52:	f7f2 ffc7 	bl	8000ae4 <__aeabi_dcmplt>
 800db56:	b140      	cbz	r0, 800db6a <_dtoa_r+0x16a>
 800db58:	4638      	mov	r0, r7
 800db5a:	f7f2 fce7 	bl	800052c <__aeabi_i2d>
 800db5e:	4622      	mov	r2, r4
 800db60:	462b      	mov	r3, r5
 800db62:	f7f2 ffb5 	bl	8000ad0 <__aeabi_dcmpeq>
 800db66:	b900      	cbnz	r0, 800db6a <_dtoa_r+0x16a>
 800db68:	3f01      	subs	r7, #1
 800db6a:	2f16      	cmp	r7, #22
 800db6c:	d852      	bhi.n	800dc14 <_dtoa_r+0x214>
 800db6e:	4b5d      	ldr	r3, [pc, #372]	@ (800dce4 <_dtoa_r+0x2e4>)
 800db70:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800db74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800db78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db7c:	f7f2 ffb2 	bl	8000ae4 <__aeabi_dcmplt>
 800db80:	2800      	cmp	r0, #0
 800db82:	d049      	beq.n	800dc18 <_dtoa_r+0x218>
 800db84:	3f01      	subs	r7, #1
 800db86:	2300      	movs	r3, #0
 800db88:	9310      	str	r3, [sp, #64]	@ 0x40
 800db8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800db8c:	1b9b      	subs	r3, r3, r6
 800db8e:	1e5a      	subs	r2, r3, #1
 800db90:	bf4c      	ite	mi
 800db92:	f1c3 0301 	rsbmi	r3, r3, #1
 800db96:	2300      	movpl	r3, #0
 800db98:	9206      	str	r2, [sp, #24]
 800db9a:	bf45      	ittet	mi
 800db9c:	9300      	strmi	r3, [sp, #0]
 800db9e:	2300      	movmi	r3, #0
 800dba0:	9300      	strpl	r3, [sp, #0]
 800dba2:	9306      	strmi	r3, [sp, #24]
 800dba4:	2f00      	cmp	r7, #0
 800dba6:	db39      	blt.n	800dc1c <_dtoa_r+0x21c>
 800dba8:	9b06      	ldr	r3, [sp, #24]
 800dbaa:	970d      	str	r7, [sp, #52]	@ 0x34
 800dbac:	443b      	add	r3, r7
 800dbae:	9306      	str	r3, [sp, #24]
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	9308      	str	r3, [sp, #32]
 800dbb4:	9b07      	ldr	r3, [sp, #28]
 800dbb6:	2b09      	cmp	r3, #9
 800dbb8:	d863      	bhi.n	800dc82 <_dtoa_r+0x282>
 800dbba:	2b05      	cmp	r3, #5
 800dbbc:	bfc5      	ittet	gt
 800dbbe:	3b04      	subgt	r3, #4
 800dbc0:	2400      	movgt	r4, #0
 800dbc2:	2401      	movle	r4, #1
 800dbc4:	9307      	strgt	r3, [sp, #28]
 800dbc6:	9b07      	ldr	r3, [sp, #28]
 800dbc8:	3b02      	subs	r3, #2
 800dbca:	2b03      	cmp	r3, #3
 800dbcc:	d865      	bhi.n	800dc9a <_dtoa_r+0x29a>
 800dbce:	e8df f003 	tbb	[pc, r3]
 800dbd2:	5654      	.short	0x5654
 800dbd4:	2d39      	.short	0x2d39
 800dbd6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dbda:	441e      	add	r6, r3
 800dbdc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dbe0:	2b20      	cmp	r3, #32
 800dbe2:	bfc9      	itett	gt
 800dbe4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dbe8:	f1c3 0320 	rsble	r3, r3, #32
 800dbec:	409f      	lslgt	r7, r3
 800dbee:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dbf2:	bfd8      	it	le
 800dbf4:	fa04 f003 	lslle.w	r0, r4, r3
 800dbf8:	f106 36ff 	add.w	r6, r6, #4294967295
 800dbfc:	bfc4      	itt	gt
 800dbfe:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dc02:	ea47 0003 	orrgt.w	r0, r7, r3
 800dc06:	f7f2 fc81 	bl	800050c <__aeabi_ui2d>
 800dc0a:	2201      	movs	r2, #1
 800dc0c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dc10:	9212      	str	r2, [sp, #72]	@ 0x48
 800dc12:	e776      	b.n	800db02 <_dtoa_r+0x102>
 800dc14:	2301      	movs	r3, #1
 800dc16:	e7b7      	b.n	800db88 <_dtoa_r+0x188>
 800dc18:	9010      	str	r0, [sp, #64]	@ 0x40
 800dc1a:	e7b6      	b.n	800db8a <_dtoa_r+0x18a>
 800dc1c:	9b00      	ldr	r3, [sp, #0]
 800dc1e:	1bdb      	subs	r3, r3, r7
 800dc20:	9300      	str	r3, [sp, #0]
 800dc22:	427b      	negs	r3, r7
 800dc24:	9308      	str	r3, [sp, #32]
 800dc26:	2300      	movs	r3, #0
 800dc28:	930d      	str	r3, [sp, #52]	@ 0x34
 800dc2a:	e7c3      	b.n	800dbb4 <_dtoa_r+0x1b4>
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc32:	eb07 0b03 	add.w	fp, r7, r3
 800dc36:	f10b 0301 	add.w	r3, fp, #1
 800dc3a:	2b01      	cmp	r3, #1
 800dc3c:	9303      	str	r3, [sp, #12]
 800dc3e:	bfb8      	it	lt
 800dc40:	2301      	movlt	r3, #1
 800dc42:	e006      	b.n	800dc52 <_dtoa_r+0x252>
 800dc44:	2301      	movs	r3, #1
 800dc46:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	dd28      	ble.n	800dca0 <_dtoa_r+0x2a0>
 800dc4e:	469b      	mov	fp, r3
 800dc50:	9303      	str	r3, [sp, #12]
 800dc52:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dc56:	2100      	movs	r1, #0
 800dc58:	2204      	movs	r2, #4
 800dc5a:	f102 0514 	add.w	r5, r2, #20
 800dc5e:	429d      	cmp	r5, r3
 800dc60:	d926      	bls.n	800dcb0 <_dtoa_r+0x2b0>
 800dc62:	6041      	str	r1, [r0, #4]
 800dc64:	4648      	mov	r0, r9
 800dc66:	f000 fd9d 	bl	800e7a4 <_Balloc>
 800dc6a:	4682      	mov	sl, r0
 800dc6c:	2800      	cmp	r0, #0
 800dc6e:	d141      	bne.n	800dcf4 <_dtoa_r+0x2f4>
 800dc70:	4b1d      	ldr	r3, [pc, #116]	@ (800dce8 <_dtoa_r+0x2e8>)
 800dc72:	4602      	mov	r2, r0
 800dc74:	f240 11af 	movw	r1, #431	@ 0x1af
 800dc78:	e6d9      	b.n	800da2e <_dtoa_r+0x2e>
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	e7e3      	b.n	800dc46 <_dtoa_r+0x246>
 800dc7e:	2300      	movs	r3, #0
 800dc80:	e7d5      	b.n	800dc2e <_dtoa_r+0x22e>
 800dc82:	2401      	movs	r4, #1
 800dc84:	2300      	movs	r3, #0
 800dc86:	9409      	str	r4, [sp, #36]	@ 0x24
 800dc88:	9307      	str	r3, [sp, #28]
 800dc8a:	f04f 3bff 	mov.w	fp, #4294967295
 800dc8e:	2200      	movs	r2, #0
 800dc90:	2312      	movs	r3, #18
 800dc92:	f8cd b00c 	str.w	fp, [sp, #12]
 800dc96:	920c      	str	r2, [sp, #48]	@ 0x30
 800dc98:	e7db      	b.n	800dc52 <_dtoa_r+0x252>
 800dc9a:	2301      	movs	r3, #1
 800dc9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc9e:	e7f4      	b.n	800dc8a <_dtoa_r+0x28a>
 800dca0:	f04f 0b01 	mov.w	fp, #1
 800dca4:	465b      	mov	r3, fp
 800dca6:	f8cd b00c 	str.w	fp, [sp, #12]
 800dcaa:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800dcae:	e7d0      	b.n	800dc52 <_dtoa_r+0x252>
 800dcb0:	3101      	adds	r1, #1
 800dcb2:	0052      	lsls	r2, r2, #1
 800dcb4:	e7d1      	b.n	800dc5a <_dtoa_r+0x25a>
 800dcb6:	bf00      	nop
 800dcb8:	636f4361 	.word	0x636f4361
 800dcbc:	3fd287a7 	.word	0x3fd287a7
 800dcc0:	8b60c8b3 	.word	0x8b60c8b3
 800dcc4:	3fc68a28 	.word	0x3fc68a28
 800dcc8:	509f79fb 	.word	0x509f79fb
 800dccc:	3fd34413 	.word	0x3fd34413
 800dcd0:	0802e8aa 	.word	0x0802e8aa
 800dcd4:	0802e8c1 	.word	0x0802e8c1
 800dcd8:	7ff00000 	.word	0x7ff00000
 800dcdc:	0802e875 	.word	0x0802e875
 800dce0:	3ff80000 	.word	0x3ff80000
 800dce4:	0802ea70 	.word	0x0802ea70
 800dce8:	0802e919 	.word	0x0802e919
 800dcec:	0802e8a6 	.word	0x0802e8a6
 800dcf0:	0802e874 	.word	0x0802e874
 800dcf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dcf8:	6018      	str	r0, [r3, #0]
 800dcfa:	9b03      	ldr	r3, [sp, #12]
 800dcfc:	2b0e      	cmp	r3, #14
 800dcfe:	f200 80a1 	bhi.w	800de44 <_dtoa_r+0x444>
 800dd02:	2c00      	cmp	r4, #0
 800dd04:	f000 809e 	beq.w	800de44 <_dtoa_r+0x444>
 800dd08:	2f00      	cmp	r7, #0
 800dd0a:	dd33      	ble.n	800dd74 <_dtoa_r+0x374>
 800dd0c:	f007 020f 	and.w	r2, r7, #15
 800dd10:	4b9b      	ldr	r3, [pc, #620]	@ (800df80 <_dtoa_r+0x580>)
 800dd12:	05f8      	lsls	r0, r7, #23
 800dd14:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dd18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd1c:	ed93 7b00 	vldr	d7, [r3]
 800dd20:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dd24:	d516      	bpl.n	800dd54 <_dtoa_r+0x354>
 800dd26:	4b97      	ldr	r3, [pc, #604]	@ (800df84 <_dtoa_r+0x584>)
 800dd28:	f004 040f 	and.w	r4, r4, #15
 800dd2c:	2603      	movs	r6, #3
 800dd2e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dd32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dd36:	f7f2 fd8d 	bl	8000854 <__aeabi_ddiv>
 800dd3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd3e:	4d91      	ldr	r5, [pc, #580]	@ (800df84 <_dtoa_r+0x584>)
 800dd40:	b954      	cbnz	r4, 800dd58 <_dtoa_r+0x358>
 800dd42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dd46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd4a:	f7f2 fd83 	bl	8000854 <__aeabi_ddiv>
 800dd4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd52:	e028      	b.n	800dda6 <_dtoa_r+0x3a6>
 800dd54:	2602      	movs	r6, #2
 800dd56:	e7f2      	b.n	800dd3e <_dtoa_r+0x33e>
 800dd58:	07e1      	lsls	r1, r4, #31
 800dd5a:	d508      	bpl.n	800dd6e <_dtoa_r+0x36e>
 800dd5c:	3601      	adds	r6, #1
 800dd5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dd62:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dd66:	f7f2 fc4b 	bl	8000600 <__aeabi_dmul>
 800dd6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dd6e:	1064      	asrs	r4, r4, #1
 800dd70:	3508      	adds	r5, #8
 800dd72:	e7e5      	b.n	800dd40 <_dtoa_r+0x340>
 800dd74:	f000 80af 	beq.w	800ded6 <_dtoa_r+0x4d6>
 800dd78:	427c      	negs	r4, r7
 800dd7a:	4b81      	ldr	r3, [pc, #516]	@ (800df80 <_dtoa_r+0x580>)
 800dd7c:	4d81      	ldr	r5, [pc, #516]	@ (800df84 <_dtoa_r+0x584>)
 800dd7e:	2602      	movs	r6, #2
 800dd80:	f004 020f 	and.w	r2, r4, #15
 800dd84:	1124      	asrs	r4, r4, #4
 800dd86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd92:	f7f2 fc35 	bl	8000600 <__aeabi_dmul>
 800dd96:	2300      	movs	r3, #0
 800dd98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd9c:	2c00      	cmp	r4, #0
 800dd9e:	f040 808f 	bne.w	800dec0 <_dtoa_r+0x4c0>
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d1d3      	bne.n	800dd4e <_dtoa_r+0x34e>
 800dda6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dda8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	f000 8094 	beq.w	800deda <_dtoa_r+0x4da>
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	4b74      	ldr	r3, [pc, #464]	@ (800df88 <_dtoa_r+0x588>)
 800ddb6:	4620      	mov	r0, r4
 800ddb8:	4629      	mov	r1, r5
 800ddba:	f7f2 fe93 	bl	8000ae4 <__aeabi_dcmplt>
 800ddbe:	2800      	cmp	r0, #0
 800ddc0:	f000 808b 	beq.w	800deda <_dtoa_r+0x4da>
 800ddc4:	9b03      	ldr	r3, [sp, #12]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	f000 8087 	beq.w	800deda <_dtoa_r+0x4da>
 800ddcc:	f1bb 0f00 	cmp.w	fp, #0
 800ddd0:	dd34      	ble.n	800de3c <_dtoa_r+0x43c>
 800ddd2:	4620      	mov	r0, r4
 800ddd4:	f107 38ff 	add.w	r8, r7, #4294967295
 800ddd8:	3601      	adds	r6, #1
 800ddda:	465c      	mov	r4, fp
 800dddc:	2200      	movs	r2, #0
 800ddde:	4b6b      	ldr	r3, [pc, #428]	@ (800df8c <_dtoa_r+0x58c>)
 800dde0:	4629      	mov	r1, r5
 800dde2:	f7f2 fc0d 	bl	8000600 <__aeabi_dmul>
 800dde6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ddea:	4630      	mov	r0, r6
 800ddec:	f7f2 fb9e 	bl	800052c <__aeabi_i2d>
 800ddf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddf4:	f7f2 fc04 	bl	8000600 <__aeabi_dmul>
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	4b65      	ldr	r3, [pc, #404]	@ (800df90 <_dtoa_r+0x590>)
 800ddfc:	f7f2 fa4a 	bl	8000294 <__adddf3>
 800de00:	4605      	mov	r5, r0
 800de02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800de06:	2c00      	cmp	r4, #0
 800de08:	d16a      	bne.n	800dee0 <_dtoa_r+0x4e0>
 800de0a:	2200      	movs	r2, #0
 800de0c:	4b61      	ldr	r3, [pc, #388]	@ (800df94 <_dtoa_r+0x594>)
 800de0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de12:	f7f2 fa3d 	bl	8000290 <__aeabi_dsub>
 800de16:	4602      	mov	r2, r0
 800de18:	460b      	mov	r3, r1
 800de1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800de1e:	462a      	mov	r2, r5
 800de20:	4633      	mov	r3, r6
 800de22:	f7f2 fe7d 	bl	8000b20 <__aeabi_dcmpgt>
 800de26:	2800      	cmp	r0, #0
 800de28:	f040 8298 	bne.w	800e35c <_dtoa_r+0x95c>
 800de2c:	462a      	mov	r2, r5
 800de2e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800de32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de36:	f7f2 fe55 	bl	8000ae4 <__aeabi_dcmplt>
 800de3a:	bb38      	cbnz	r0, 800de8c <_dtoa_r+0x48c>
 800de3c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800de40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800de44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800de46:	2b00      	cmp	r3, #0
 800de48:	f2c0 8157 	blt.w	800e0fa <_dtoa_r+0x6fa>
 800de4c:	2f0e      	cmp	r7, #14
 800de4e:	f300 8154 	bgt.w	800e0fa <_dtoa_r+0x6fa>
 800de52:	4b4b      	ldr	r3, [pc, #300]	@ (800df80 <_dtoa_r+0x580>)
 800de54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800de58:	ed93 7b00 	vldr	d7, [r3]
 800de5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800de5e:	2b00      	cmp	r3, #0
 800de60:	ed8d 7b00 	vstr	d7, [sp]
 800de64:	f280 80e5 	bge.w	800e032 <_dtoa_r+0x632>
 800de68:	9b03      	ldr	r3, [sp, #12]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	f300 80e1 	bgt.w	800e032 <_dtoa_r+0x632>
 800de70:	d10c      	bne.n	800de8c <_dtoa_r+0x48c>
 800de72:	2200      	movs	r2, #0
 800de74:	4b47      	ldr	r3, [pc, #284]	@ (800df94 <_dtoa_r+0x594>)
 800de76:	ec51 0b17 	vmov	r0, r1, d7
 800de7a:	f7f2 fbc1 	bl	8000600 <__aeabi_dmul>
 800de7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de82:	f7f2 fe43 	bl	8000b0c <__aeabi_dcmpge>
 800de86:	2800      	cmp	r0, #0
 800de88:	f000 8266 	beq.w	800e358 <_dtoa_r+0x958>
 800de8c:	2400      	movs	r4, #0
 800de8e:	4625      	mov	r5, r4
 800de90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800de92:	4656      	mov	r6, sl
 800de94:	ea6f 0803 	mvn.w	r8, r3
 800de98:	2700      	movs	r7, #0
 800de9a:	4621      	mov	r1, r4
 800de9c:	4648      	mov	r0, r9
 800de9e:	f000 fcc1 	bl	800e824 <_Bfree>
 800dea2:	2d00      	cmp	r5, #0
 800dea4:	f000 80bd 	beq.w	800e022 <_dtoa_r+0x622>
 800dea8:	b12f      	cbz	r7, 800deb6 <_dtoa_r+0x4b6>
 800deaa:	42af      	cmp	r7, r5
 800deac:	d003      	beq.n	800deb6 <_dtoa_r+0x4b6>
 800deae:	4639      	mov	r1, r7
 800deb0:	4648      	mov	r0, r9
 800deb2:	f000 fcb7 	bl	800e824 <_Bfree>
 800deb6:	4629      	mov	r1, r5
 800deb8:	4648      	mov	r0, r9
 800deba:	f000 fcb3 	bl	800e824 <_Bfree>
 800debe:	e0b0      	b.n	800e022 <_dtoa_r+0x622>
 800dec0:	07e2      	lsls	r2, r4, #31
 800dec2:	d505      	bpl.n	800ded0 <_dtoa_r+0x4d0>
 800dec4:	3601      	adds	r6, #1
 800dec6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800deca:	f7f2 fb99 	bl	8000600 <__aeabi_dmul>
 800dece:	2301      	movs	r3, #1
 800ded0:	1064      	asrs	r4, r4, #1
 800ded2:	3508      	adds	r5, #8
 800ded4:	e762      	b.n	800dd9c <_dtoa_r+0x39c>
 800ded6:	2602      	movs	r6, #2
 800ded8:	e765      	b.n	800dda6 <_dtoa_r+0x3a6>
 800deda:	46b8      	mov	r8, r7
 800dedc:	9c03      	ldr	r4, [sp, #12]
 800dede:	e784      	b.n	800ddea <_dtoa_r+0x3ea>
 800dee0:	4b27      	ldr	r3, [pc, #156]	@ (800df80 <_dtoa_r+0x580>)
 800dee2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dee4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dee8:	4454      	add	r4, sl
 800deea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800deee:	2900      	cmp	r1, #0
 800def0:	d054      	beq.n	800df9c <_dtoa_r+0x59c>
 800def2:	2000      	movs	r0, #0
 800def4:	4928      	ldr	r1, [pc, #160]	@ (800df98 <_dtoa_r+0x598>)
 800def6:	f7f2 fcad 	bl	8000854 <__aeabi_ddiv>
 800defa:	4633      	mov	r3, r6
 800defc:	4656      	mov	r6, sl
 800defe:	462a      	mov	r2, r5
 800df00:	f7f2 f9c6 	bl	8000290 <__aeabi_dsub>
 800df04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800df08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df0c:	f7f2 fe28 	bl	8000b60 <__aeabi_d2iz>
 800df10:	4605      	mov	r5, r0
 800df12:	f7f2 fb0b 	bl	800052c <__aeabi_i2d>
 800df16:	4602      	mov	r2, r0
 800df18:	460b      	mov	r3, r1
 800df1a:	3530      	adds	r5, #48	@ 0x30
 800df1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df20:	f7f2 f9b6 	bl	8000290 <__aeabi_dsub>
 800df24:	4602      	mov	r2, r0
 800df26:	460b      	mov	r3, r1
 800df28:	f806 5b01 	strb.w	r5, [r6], #1
 800df2c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800df30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800df34:	f7f2 fdd6 	bl	8000ae4 <__aeabi_dcmplt>
 800df38:	2800      	cmp	r0, #0
 800df3a:	d172      	bne.n	800e022 <_dtoa_r+0x622>
 800df3c:	2000      	movs	r0, #0
 800df3e:	4912      	ldr	r1, [pc, #72]	@ (800df88 <_dtoa_r+0x588>)
 800df40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df44:	f7f2 f9a4 	bl	8000290 <__aeabi_dsub>
 800df48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800df4c:	f7f2 fdca 	bl	8000ae4 <__aeabi_dcmplt>
 800df50:	2800      	cmp	r0, #0
 800df52:	f040 80b4 	bne.w	800e0be <_dtoa_r+0x6be>
 800df56:	42a6      	cmp	r6, r4
 800df58:	f43f af70 	beq.w	800de3c <_dtoa_r+0x43c>
 800df5c:	2200      	movs	r2, #0
 800df5e:	4b0b      	ldr	r3, [pc, #44]	@ (800df8c <_dtoa_r+0x58c>)
 800df60:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800df64:	f7f2 fb4c 	bl	8000600 <__aeabi_dmul>
 800df68:	2200      	movs	r2, #0
 800df6a:	4b08      	ldr	r3, [pc, #32]	@ (800df8c <_dtoa_r+0x58c>)
 800df6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800df70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df74:	f7f2 fb44 	bl	8000600 <__aeabi_dmul>
 800df78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df7c:	e7c4      	b.n	800df08 <_dtoa_r+0x508>
 800df7e:	bf00      	nop
 800df80:	0802ea70 	.word	0x0802ea70
 800df84:	0802ea48 	.word	0x0802ea48
 800df88:	3ff00000 	.word	0x3ff00000
 800df8c:	40240000 	.word	0x40240000
 800df90:	401c0000 	.word	0x401c0000
 800df94:	40140000 	.word	0x40140000
 800df98:	3fe00000 	.word	0x3fe00000
 800df9c:	4631      	mov	r1, r6
 800df9e:	4656      	mov	r6, sl
 800dfa0:	4628      	mov	r0, r5
 800dfa2:	f7f2 fb2d 	bl	8000600 <__aeabi_dmul>
 800dfa6:	9413      	str	r4, [sp, #76]	@ 0x4c
 800dfa8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dfac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfb0:	f7f2 fdd6 	bl	8000b60 <__aeabi_d2iz>
 800dfb4:	4605      	mov	r5, r0
 800dfb6:	f7f2 fab9 	bl	800052c <__aeabi_i2d>
 800dfba:	4602      	mov	r2, r0
 800dfbc:	3530      	adds	r5, #48	@ 0x30
 800dfbe:	460b      	mov	r3, r1
 800dfc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfc4:	f7f2 f964 	bl	8000290 <__aeabi_dsub>
 800dfc8:	f806 5b01 	strb.w	r5, [r6], #1
 800dfcc:	4602      	mov	r2, r0
 800dfce:	460b      	mov	r3, r1
 800dfd0:	42a6      	cmp	r6, r4
 800dfd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dfd6:	f04f 0200 	mov.w	r2, #0
 800dfda:	d124      	bne.n	800e026 <_dtoa_r+0x626>
 800dfdc:	4baf      	ldr	r3, [pc, #700]	@ (800e29c <_dtoa_r+0x89c>)
 800dfde:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dfe2:	f7f2 f957 	bl	8000294 <__adddf3>
 800dfe6:	4602      	mov	r2, r0
 800dfe8:	460b      	mov	r3, r1
 800dfea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfee:	f7f2 fd97 	bl	8000b20 <__aeabi_dcmpgt>
 800dff2:	2800      	cmp	r0, #0
 800dff4:	d163      	bne.n	800e0be <_dtoa_r+0x6be>
 800dff6:	2000      	movs	r0, #0
 800dff8:	49a8      	ldr	r1, [pc, #672]	@ (800e29c <_dtoa_r+0x89c>)
 800dffa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dffe:	f7f2 f947 	bl	8000290 <__aeabi_dsub>
 800e002:	4602      	mov	r2, r0
 800e004:	460b      	mov	r3, r1
 800e006:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e00a:	f7f2 fd6b 	bl	8000ae4 <__aeabi_dcmplt>
 800e00e:	2800      	cmp	r0, #0
 800e010:	f43f af14 	beq.w	800de3c <_dtoa_r+0x43c>
 800e014:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e016:	1e73      	subs	r3, r6, #1
 800e018:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e01a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e01e:	2b30      	cmp	r3, #48	@ 0x30
 800e020:	d0f8      	beq.n	800e014 <_dtoa_r+0x614>
 800e022:	4647      	mov	r7, r8
 800e024:	e03b      	b.n	800e09e <_dtoa_r+0x69e>
 800e026:	4b9e      	ldr	r3, [pc, #632]	@ (800e2a0 <_dtoa_r+0x8a0>)
 800e028:	f7f2 faea 	bl	8000600 <__aeabi_dmul>
 800e02c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e030:	e7bc      	b.n	800dfac <_dtoa_r+0x5ac>
 800e032:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e036:	4656      	mov	r6, sl
 800e038:	4620      	mov	r0, r4
 800e03a:	4629      	mov	r1, r5
 800e03c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e040:	f7f2 fc08 	bl	8000854 <__aeabi_ddiv>
 800e044:	f7f2 fd8c 	bl	8000b60 <__aeabi_d2iz>
 800e048:	4680      	mov	r8, r0
 800e04a:	f7f2 fa6f 	bl	800052c <__aeabi_i2d>
 800e04e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e052:	f7f2 fad5 	bl	8000600 <__aeabi_dmul>
 800e056:	4602      	mov	r2, r0
 800e058:	4620      	mov	r0, r4
 800e05a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e05e:	460b      	mov	r3, r1
 800e060:	4629      	mov	r1, r5
 800e062:	f7f2 f915 	bl	8000290 <__aeabi_dsub>
 800e066:	9d03      	ldr	r5, [sp, #12]
 800e068:	f806 4b01 	strb.w	r4, [r6], #1
 800e06c:	eba6 040a 	sub.w	r4, r6, sl
 800e070:	4602      	mov	r2, r0
 800e072:	460b      	mov	r3, r1
 800e074:	42a5      	cmp	r5, r4
 800e076:	d133      	bne.n	800e0e0 <_dtoa_r+0x6e0>
 800e078:	f7f2 f90c 	bl	8000294 <__adddf3>
 800e07c:	4604      	mov	r4, r0
 800e07e:	460d      	mov	r5, r1
 800e080:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e084:	f7f2 fd4c 	bl	8000b20 <__aeabi_dcmpgt>
 800e088:	b9c0      	cbnz	r0, 800e0bc <_dtoa_r+0x6bc>
 800e08a:	4620      	mov	r0, r4
 800e08c:	4629      	mov	r1, r5
 800e08e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e092:	f7f2 fd1d 	bl	8000ad0 <__aeabi_dcmpeq>
 800e096:	b110      	cbz	r0, 800e09e <_dtoa_r+0x69e>
 800e098:	f018 0f01 	tst.w	r8, #1
 800e09c:	d10e      	bne.n	800e0bc <_dtoa_r+0x6bc>
 800e09e:	9902      	ldr	r1, [sp, #8]
 800e0a0:	4648      	mov	r0, r9
 800e0a2:	f000 fbbf 	bl	800e824 <_Bfree>
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	3701      	adds	r7, #1
 800e0aa:	7033      	strb	r3, [r6, #0]
 800e0ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e0ae:	601f      	str	r7, [r3, #0]
 800e0b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	f000 824c 	beq.w	800e550 <_dtoa_r+0xb50>
 800e0b8:	601e      	str	r6, [r3, #0]
 800e0ba:	e249      	b.n	800e550 <_dtoa_r+0xb50>
 800e0bc:	46b8      	mov	r8, r7
 800e0be:	4633      	mov	r3, r6
 800e0c0:	461e      	mov	r6, r3
 800e0c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e0c6:	2a39      	cmp	r2, #57	@ 0x39
 800e0c8:	d106      	bne.n	800e0d8 <_dtoa_r+0x6d8>
 800e0ca:	459a      	cmp	sl, r3
 800e0cc:	d1f8      	bne.n	800e0c0 <_dtoa_r+0x6c0>
 800e0ce:	2230      	movs	r2, #48	@ 0x30
 800e0d0:	f108 0801 	add.w	r8, r8, #1
 800e0d4:	f88a 2000 	strb.w	r2, [sl]
 800e0d8:	781a      	ldrb	r2, [r3, #0]
 800e0da:	3201      	adds	r2, #1
 800e0dc:	701a      	strb	r2, [r3, #0]
 800e0de:	e7a0      	b.n	800e022 <_dtoa_r+0x622>
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	4b6f      	ldr	r3, [pc, #444]	@ (800e2a0 <_dtoa_r+0x8a0>)
 800e0e4:	f7f2 fa8c 	bl	8000600 <__aeabi_dmul>
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	4604      	mov	r4, r0
 800e0ee:	460d      	mov	r5, r1
 800e0f0:	f7f2 fcee 	bl	8000ad0 <__aeabi_dcmpeq>
 800e0f4:	2800      	cmp	r0, #0
 800e0f6:	d09f      	beq.n	800e038 <_dtoa_r+0x638>
 800e0f8:	e7d1      	b.n	800e09e <_dtoa_r+0x69e>
 800e0fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0fc:	2a00      	cmp	r2, #0
 800e0fe:	f000 80ea 	beq.w	800e2d6 <_dtoa_r+0x8d6>
 800e102:	9a07      	ldr	r2, [sp, #28]
 800e104:	2a01      	cmp	r2, #1
 800e106:	f300 80cd 	bgt.w	800e2a4 <_dtoa_r+0x8a4>
 800e10a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e10c:	2a00      	cmp	r2, #0
 800e10e:	f000 80c1 	beq.w	800e294 <_dtoa_r+0x894>
 800e112:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e116:	9c08      	ldr	r4, [sp, #32]
 800e118:	9e00      	ldr	r6, [sp, #0]
 800e11a:	9a00      	ldr	r2, [sp, #0]
 800e11c:	2101      	movs	r1, #1
 800e11e:	4648      	mov	r0, r9
 800e120:	441a      	add	r2, r3
 800e122:	9200      	str	r2, [sp, #0]
 800e124:	9a06      	ldr	r2, [sp, #24]
 800e126:	441a      	add	r2, r3
 800e128:	9206      	str	r2, [sp, #24]
 800e12a:	f000 fc7b 	bl	800ea24 <__i2b>
 800e12e:	4605      	mov	r5, r0
 800e130:	b166      	cbz	r6, 800e14c <_dtoa_r+0x74c>
 800e132:	9b06      	ldr	r3, [sp, #24]
 800e134:	2b00      	cmp	r3, #0
 800e136:	dd09      	ble.n	800e14c <_dtoa_r+0x74c>
 800e138:	42b3      	cmp	r3, r6
 800e13a:	9a00      	ldr	r2, [sp, #0]
 800e13c:	bfa8      	it	ge
 800e13e:	4633      	movge	r3, r6
 800e140:	1ad2      	subs	r2, r2, r3
 800e142:	1af6      	subs	r6, r6, r3
 800e144:	9200      	str	r2, [sp, #0]
 800e146:	9a06      	ldr	r2, [sp, #24]
 800e148:	1ad3      	subs	r3, r2, r3
 800e14a:	9306      	str	r3, [sp, #24]
 800e14c:	9b08      	ldr	r3, [sp, #32]
 800e14e:	b30b      	cbz	r3, 800e194 <_dtoa_r+0x794>
 800e150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e152:	2b00      	cmp	r3, #0
 800e154:	f000 80c6 	beq.w	800e2e4 <_dtoa_r+0x8e4>
 800e158:	2c00      	cmp	r4, #0
 800e15a:	f000 80c0 	beq.w	800e2de <_dtoa_r+0x8de>
 800e15e:	4629      	mov	r1, r5
 800e160:	4622      	mov	r2, r4
 800e162:	4648      	mov	r0, r9
 800e164:	f000 fd18 	bl	800eb98 <__pow5mult>
 800e168:	9a02      	ldr	r2, [sp, #8]
 800e16a:	4601      	mov	r1, r0
 800e16c:	4605      	mov	r5, r0
 800e16e:	4648      	mov	r0, r9
 800e170:	f000 fc6e 	bl	800ea50 <__multiply>
 800e174:	9902      	ldr	r1, [sp, #8]
 800e176:	4680      	mov	r8, r0
 800e178:	4648      	mov	r0, r9
 800e17a:	f000 fb53 	bl	800e824 <_Bfree>
 800e17e:	9b08      	ldr	r3, [sp, #32]
 800e180:	1b1b      	subs	r3, r3, r4
 800e182:	9308      	str	r3, [sp, #32]
 800e184:	f000 80b1 	beq.w	800e2ea <_dtoa_r+0x8ea>
 800e188:	9a08      	ldr	r2, [sp, #32]
 800e18a:	4641      	mov	r1, r8
 800e18c:	4648      	mov	r0, r9
 800e18e:	f000 fd03 	bl	800eb98 <__pow5mult>
 800e192:	9002      	str	r0, [sp, #8]
 800e194:	2101      	movs	r1, #1
 800e196:	4648      	mov	r0, r9
 800e198:	f000 fc44 	bl	800ea24 <__i2b>
 800e19c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e19e:	4604      	mov	r4, r0
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	f000 81d9 	beq.w	800e558 <_dtoa_r+0xb58>
 800e1a6:	461a      	mov	r2, r3
 800e1a8:	4601      	mov	r1, r0
 800e1aa:	4648      	mov	r0, r9
 800e1ac:	f000 fcf4 	bl	800eb98 <__pow5mult>
 800e1b0:	9b07      	ldr	r3, [sp, #28]
 800e1b2:	4604      	mov	r4, r0
 800e1b4:	2b01      	cmp	r3, #1
 800e1b6:	f300 809f 	bgt.w	800e2f8 <_dtoa_r+0x8f8>
 800e1ba:	9b04      	ldr	r3, [sp, #16]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	f040 8097 	bne.w	800e2f0 <_dtoa_r+0x8f0>
 800e1c2:	9b05      	ldr	r3, [sp, #20]
 800e1c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	f040 8093 	bne.w	800e2f4 <_dtoa_r+0x8f4>
 800e1ce:	9b05      	ldr	r3, [sp, #20]
 800e1d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e1d4:	0d1b      	lsrs	r3, r3, #20
 800e1d6:	051b      	lsls	r3, r3, #20
 800e1d8:	b133      	cbz	r3, 800e1e8 <_dtoa_r+0x7e8>
 800e1da:	9b00      	ldr	r3, [sp, #0]
 800e1dc:	3301      	adds	r3, #1
 800e1de:	9300      	str	r3, [sp, #0]
 800e1e0:	9b06      	ldr	r3, [sp, #24]
 800e1e2:	3301      	adds	r3, #1
 800e1e4:	9306      	str	r3, [sp, #24]
 800e1e6:	2301      	movs	r3, #1
 800e1e8:	9308      	str	r3, [sp, #32]
 800e1ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	f000 81b9 	beq.w	800e564 <_dtoa_r+0xb64>
 800e1f2:	6923      	ldr	r3, [r4, #16]
 800e1f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e1f8:	6918      	ldr	r0, [r3, #16]
 800e1fa:	f000 fbc7 	bl	800e98c <__hi0bits>
 800e1fe:	f1c0 0020 	rsb	r0, r0, #32
 800e202:	9b06      	ldr	r3, [sp, #24]
 800e204:	4418      	add	r0, r3
 800e206:	f010 001f 	ands.w	r0, r0, #31
 800e20a:	f000 8082 	beq.w	800e312 <_dtoa_r+0x912>
 800e20e:	f1c0 0320 	rsb	r3, r0, #32
 800e212:	2b04      	cmp	r3, #4
 800e214:	dd73      	ble.n	800e2fe <_dtoa_r+0x8fe>
 800e216:	f1c0 001c 	rsb	r0, r0, #28
 800e21a:	9b00      	ldr	r3, [sp, #0]
 800e21c:	4403      	add	r3, r0
 800e21e:	4406      	add	r6, r0
 800e220:	9300      	str	r3, [sp, #0]
 800e222:	9b06      	ldr	r3, [sp, #24]
 800e224:	4403      	add	r3, r0
 800e226:	9306      	str	r3, [sp, #24]
 800e228:	9b00      	ldr	r3, [sp, #0]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	dd05      	ble.n	800e23a <_dtoa_r+0x83a>
 800e22e:	461a      	mov	r2, r3
 800e230:	9902      	ldr	r1, [sp, #8]
 800e232:	4648      	mov	r0, r9
 800e234:	f000 fd0a 	bl	800ec4c <__lshift>
 800e238:	9002      	str	r0, [sp, #8]
 800e23a:	9b06      	ldr	r3, [sp, #24]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	dd05      	ble.n	800e24c <_dtoa_r+0x84c>
 800e240:	4621      	mov	r1, r4
 800e242:	461a      	mov	r2, r3
 800e244:	4648      	mov	r0, r9
 800e246:	f000 fd01 	bl	800ec4c <__lshift>
 800e24a:	4604      	mov	r4, r0
 800e24c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d061      	beq.n	800e316 <_dtoa_r+0x916>
 800e252:	4621      	mov	r1, r4
 800e254:	9802      	ldr	r0, [sp, #8]
 800e256:	f000 fd65 	bl	800ed24 <__mcmp>
 800e25a:	2800      	cmp	r0, #0
 800e25c:	da5b      	bge.n	800e316 <_dtoa_r+0x916>
 800e25e:	2300      	movs	r3, #0
 800e260:	220a      	movs	r2, #10
 800e262:	9902      	ldr	r1, [sp, #8]
 800e264:	4648      	mov	r0, r9
 800e266:	f000 faff 	bl	800e868 <__multadd>
 800e26a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e26c:	f107 38ff 	add.w	r8, r7, #4294967295
 800e270:	9002      	str	r0, [sp, #8]
 800e272:	2b00      	cmp	r3, #0
 800e274:	f000 8178 	beq.w	800e568 <_dtoa_r+0xb68>
 800e278:	4629      	mov	r1, r5
 800e27a:	2300      	movs	r3, #0
 800e27c:	220a      	movs	r2, #10
 800e27e:	4648      	mov	r0, r9
 800e280:	f000 faf2 	bl	800e868 <__multadd>
 800e284:	f1bb 0f00 	cmp.w	fp, #0
 800e288:	4605      	mov	r5, r0
 800e28a:	dc6f      	bgt.n	800e36c <_dtoa_r+0x96c>
 800e28c:	9b07      	ldr	r3, [sp, #28]
 800e28e:	2b02      	cmp	r3, #2
 800e290:	dc49      	bgt.n	800e326 <_dtoa_r+0x926>
 800e292:	e06b      	b.n	800e36c <_dtoa_r+0x96c>
 800e294:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e296:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e29a:	e73c      	b.n	800e116 <_dtoa_r+0x716>
 800e29c:	3fe00000 	.word	0x3fe00000
 800e2a0:	40240000 	.word	0x40240000
 800e2a4:	9b03      	ldr	r3, [sp, #12]
 800e2a6:	1e5c      	subs	r4, r3, #1
 800e2a8:	9b08      	ldr	r3, [sp, #32]
 800e2aa:	42a3      	cmp	r3, r4
 800e2ac:	db09      	blt.n	800e2c2 <_dtoa_r+0x8c2>
 800e2ae:	1b1c      	subs	r4, r3, r4
 800e2b0:	9b03      	ldr	r3, [sp, #12]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	f6bf af30 	bge.w	800e118 <_dtoa_r+0x718>
 800e2b8:	9b00      	ldr	r3, [sp, #0]
 800e2ba:	9a03      	ldr	r2, [sp, #12]
 800e2bc:	1a9e      	subs	r6, r3, r2
 800e2be:	2300      	movs	r3, #0
 800e2c0:	e72b      	b.n	800e11a <_dtoa_r+0x71a>
 800e2c2:	9b08      	ldr	r3, [sp, #32]
 800e2c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e2c6:	1ae3      	subs	r3, r4, r3
 800e2c8:	9408      	str	r4, [sp, #32]
 800e2ca:	9e00      	ldr	r6, [sp, #0]
 800e2cc:	2400      	movs	r4, #0
 800e2ce:	441a      	add	r2, r3
 800e2d0:	9b03      	ldr	r3, [sp, #12]
 800e2d2:	920d      	str	r2, [sp, #52]	@ 0x34
 800e2d4:	e721      	b.n	800e11a <_dtoa_r+0x71a>
 800e2d6:	9c08      	ldr	r4, [sp, #32]
 800e2d8:	9e00      	ldr	r6, [sp, #0]
 800e2da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e2dc:	e728      	b.n	800e130 <_dtoa_r+0x730>
 800e2de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e2e2:	e751      	b.n	800e188 <_dtoa_r+0x788>
 800e2e4:	9a08      	ldr	r2, [sp, #32]
 800e2e6:	9902      	ldr	r1, [sp, #8]
 800e2e8:	e750      	b.n	800e18c <_dtoa_r+0x78c>
 800e2ea:	f8cd 8008 	str.w	r8, [sp, #8]
 800e2ee:	e751      	b.n	800e194 <_dtoa_r+0x794>
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	e779      	b.n	800e1e8 <_dtoa_r+0x7e8>
 800e2f4:	9b04      	ldr	r3, [sp, #16]
 800e2f6:	e777      	b.n	800e1e8 <_dtoa_r+0x7e8>
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	9308      	str	r3, [sp, #32]
 800e2fc:	e779      	b.n	800e1f2 <_dtoa_r+0x7f2>
 800e2fe:	d093      	beq.n	800e228 <_dtoa_r+0x828>
 800e300:	331c      	adds	r3, #28
 800e302:	9a00      	ldr	r2, [sp, #0]
 800e304:	441a      	add	r2, r3
 800e306:	441e      	add	r6, r3
 800e308:	9200      	str	r2, [sp, #0]
 800e30a:	9a06      	ldr	r2, [sp, #24]
 800e30c:	441a      	add	r2, r3
 800e30e:	9206      	str	r2, [sp, #24]
 800e310:	e78a      	b.n	800e228 <_dtoa_r+0x828>
 800e312:	4603      	mov	r3, r0
 800e314:	e7f4      	b.n	800e300 <_dtoa_r+0x900>
 800e316:	9b03      	ldr	r3, [sp, #12]
 800e318:	46b8      	mov	r8, r7
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	dc20      	bgt.n	800e360 <_dtoa_r+0x960>
 800e31e:	469b      	mov	fp, r3
 800e320:	9b07      	ldr	r3, [sp, #28]
 800e322:	2b02      	cmp	r3, #2
 800e324:	dd1e      	ble.n	800e364 <_dtoa_r+0x964>
 800e326:	f1bb 0f00 	cmp.w	fp, #0
 800e32a:	f47f adb1 	bne.w	800de90 <_dtoa_r+0x490>
 800e32e:	4621      	mov	r1, r4
 800e330:	465b      	mov	r3, fp
 800e332:	2205      	movs	r2, #5
 800e334:	4648      	mov	r0, r9
 800e336:	f000 fa97 	bl	800e868 <__multadd>
 800e33a:	4601      	mov	r1, r0
 800e33c:	4604      	mov	r4, r0
 800e33e:	9802      	ldr	r0, [sp, #8]
 800e340:	f000 fcf0 	bl	800ed24 <__mcmp>
 800e344:	2800      	cmp	r0, #0
 800e346:	f77f ada3 	ble.w	800de90 <_dtoa_r+0x490>
 800e34a:	4656      	mov	r6, sl
 800e34c:	2331      	movs	r3, #49	@ 0x31
 800e34e:	f108 0801 	add.w	r8, r8, #1
 800e352:	f806 3b01 	strb.w	r3, [r6], #1
 800e356:	e59f      	b.n	800de98 <_dtoa_r+0x498>
 800e358:	46b8      	mov	r8, r7
 800e35a:	9c03      	ldr	r4, [sp, #12]
 800e35c:	4625      	mov	r5, r4
 800e35e:	e7f4      	b.n	800e34a <_dtoa_r+0x94a>
 800e360:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e364:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e366:	2b00      	cmp	r3, #0
 800e368:	f000 8102 	beq.w	800e570 <_dtoa_r+0xb70>
 800e36c:	2e00      	cmp	r6, #0
 800e36e:	dd05      	ble.n	800e37c <_dtoa_r+0x97c>
 800e370:	4629      	mov	r1, r5
 800e372:	4632      	mov	r2, r6
 800e374:	4648      	mov	r0, r9
 800e376:	f000 fc69 	bl	800ec4c <__lshift>
 800e37a:	4605      	mov	r5, r0
 800e37c:	9b08      	ldr	r3, [sp, #32]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d05c      	beq.n	800e43c <_dtoa_r+0xa3c>
 800e382:	6869      	ldr	r1, [r5, #4]
 800e384:	4648      	mov	r0, r9
 800e386:	f000 fa0d 	bl	800e7a4 <_Balloc>
 800e38a:	4606      	mov	r6, r0
 800e38c:	b928      	cbnz	r0, 800e39a <_dtoa_r+0x99a>
 800e38e:	4b83      	ldr	r3, [pc, #524]	@ (800e59c <_dtoa_r+0xb9c>)
 800e390:	4602      	mov	r2, r0
 800e392:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e396:	f7ff bb4a 	b.w	800da2e <_dtoa_r+0x2e>
 800e39a:	692a      	ldr	r2, [r5, #16]
 800e39c:	f105 010c 	add.w	r1, r5, #12
 800e3a0:	300c      	adds	r0, #12
 800e3a2:	3202      	adds	r2, #2
 800e3a4:	0092      	lsls	r2, r2, #2
 800e3a6:	f7ff fa8a 	bl	800d8be <memcpy>
 800e3aa:	2201      	movs	r2, #1
 800e3ac:	4631      	mov	r1, r6
 800e3ae:	4648      	mov	r0, r9
 800e3b0:	f000 fc4c 	bl	800ec4c <__lshift>
 800e3b4:	f10a 0301 	add.w	r3, sl, #1
 800e3b8:	462f      	mov	r7, r5
 800e3ba:	4605      	mov	r5, r0
 800e3bc:	9300      	str	r3, [sp, #0]
 800e3be:	eb0a 030b 	add.w	r3, sl, fp
 800e3c2:	9308      	str	r3, [sp, #32]
 800e3c4:	9b04      	ldr	r3, [sp, #16]
 800e3c6:	f003 0301 	and.w	r3, r3, #1
 800e3ca:	9306      	str	r3, [sp, #24]
 800e3cc:	9b00      	ldr	r3, [sp, #0]
 800e3ce:	4621      	mov	r1, r4
 800e3d0:	9802      	ldr	r0, [sp, #8]
 800e3d2:	f103 3bff 	add.w	fp, r3, #4294967295
 800e3d6:	f7ff fa85 	bl	800d8e4 <quorem>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	4639      	mov	r1, r7
 800e3de:	9003      	str	r0, [sp, #12]
 800e3e0:	3330      	adds	r3, #48	@ 0x30
 800e3e2:	9802      	ldr	r0, [sp, #8]
 800e3e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3e6:	f000 fc9d 	bl	800ed24 <__mcmp>
 800e3ea:	462a      	mov	r2, r5
 800e3ec:	9004      	str	r0, [sp, #16]
 800e3ee:	4621      	mov	r1, r4
 800e3f0:	4648      	mov	r0, r9
 800e3f2:	f000 fcb3 	bl	800ed5c <__mdiff>
 800e3f6:	68c2      	ldr	r2, [r0, #12]
 800e3f8:	4606      	mov	r6, r0
 800e3fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3fc:	bb02      	cbnz	r2, 800e440 <_dtoa_r+0xa40>
 800e3fe:	4601      	mov	r1, r0
 800e400:	9802      	ldr	r0, [sp, #8]
 800e402:	f000 fc8f 	bl	800ed24 <__mcmp>
 800e406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e408:	4602      	mov	r2, r0
 800e40a:	4631      	mov	r1, r6
 800e40c:	4648      	mov	r0, r9
 800e40e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e410:	9309      	str	r3, [sp, #36]	@ 0x24
 800e412:	f000 fa07 	bl	800e824 <_Bfree>
 800e416:	9b07      	ldr	r3, [sp, #28]
 800e418:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e41a:	9e00      	ldr	r6, [sp, #0]
 800e41c:	ea42 0103 	orr.w	r1, r2, r3
 800e420:	9b06      	ldr	r3, [sp, #24]
 800e422:	4319      	orrs	r1, r3
 800e424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e426:	d10d      	bne.n	800e444 <_dtoa_r+0xa44>
 800e428:	2b39      	cmp	r3, #57	@ 0x39
 800e42a:	d027      	beq.n	800e47c <_dtoa_r+0xa7c>
 800e42c:	9a04      	ldr	r2, [sp, #16]
 800e42e:	2a00      	cmp	r2, #0
 800e430:	dd01      	ble.n	800e436 <_dtoa_r+0xa36>
 800e432:	9b03      	ldr	r3, [sp, #12]
 800e434:	3331      	adds	r3, #49	@ 0x31
 800e436:	f88b 3000 	strb.w	r3, [fp]
 800e43a:	e52e      	b.n	800de9a <_dtoa_r+0x49a>
 800e43c:	4628      	mov	r0, r5
 800e43e:	e7b9      	b.n	800e3b4 <_dtoa_r+0x9b4>
 800e440:	2201      	movs	r2, #1
 800e442:	e7e2      	b.n	800e40a <_dtoa_r+0xa0a>
 800e444:	9904      	ldr	r1, [sp, #16]
 800e446:	2900      	cmp	r1, #0
 800e448:	db04      	blt.n	800e454 <_dtoa_r+0xa54>
 800e44a:	9807      	ldr	r0, [sp, #28]
 800e44c:	4301      	orrs	r1, r0
 800e44e:	9806      	ldr	r0, [sp, #24]
 800e450:	4301      	orrs	r1, r0
 800e452:	d120      	bne.n	800e496 <_dtoa_r+0xa96>
 800e454:	2a00      	cmp	r2, #0
 800e456:	ddee      	ble.n	800e436 <_dtoa_r+0xa36>
 800e458:	2201      	movs	r2, #1
 800e45a:	9902      	ldr	r1, [sp, #8]
 800e45c:	4648      	mov	r0, r9
 800e45e:	9300      	str	r3, [sp, #0]
 800e460:	f000 fbf4 	bl	800ec4c <__lshift>
 800e464:	4621      	mov	r1, r4
 800e466:	9002      	str	r0, [sp, #8]
 800e468:	f000 fc5c 	bl	800ed24 <__mcmp>
 800e46c:	2800      	cmp	r0, #0
 800e46e:	9b00      	ldr	r3, [sp, #0]
 800e470:	dc02      	bgt.n	800e478 <_dtoa_r+0xa78>
 800e472:	d1e0      	bne.n	800e436 <_dtoa_r+0xa36>
 800e474:	07da      	lsls	r2, r3, #31
 800e476:	d5de      	bpl.n	800e436 <_dtoa_r+0xa36>
 800e478:	2b39      	cmp	r3, #57	@ 0x39
 800e47a:	d1da      	bne.n	800e432 <_dtoa_r+0xa32>
 800e47c:	2339      	movs	r3, #57	@ 0x39
 800e47e:	f88b 3000 	strb.w	r3, [fp]
 800e482:	4633      	mov	r3, r6
 800e484:	461e      	mov	r6, r3
 800e486:	3b01      	subs	r3, #1
 800e488:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e48c:	2a39      	cmp	r2, #57	@ 0x39
 800e48e:	d04f      	beq.n	800e530 <_dtoa_r+0xb30>
 800e490:	3201      	adds	r2, #1
 800e492:	701a      	strb	r2, [r3, #0]
 800e494:	e501      	b.n	800de9a <_dtoa_r+0x49a>
 800e496:	2a00      	cmp	r2, #0
 800e498:	dd03      	ble.n	800e4a2 <_dtoa_r+0xaa2>
 800e49a:	2b39      	cmp	r3, #57	@ 0x39
 800e49c:	d0ee      	beq.n	800e47c <_dtoa_r+0xa7c>
 800e49e:	3301      	adds	r3, #1
 800e4a0:	e7c9      	b.n	800e436 <_dtoa_r+0xa36>
 800e4a2:	9a00      	ldr	r2, [sp, #0]
 800e4a4:	9908      	ldr	r1, [sp, #32]
 800e4a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e4aa:	428a      	cmp	r2, r1
 800e4ac:	d029      	beq.n	800e502 <_dtoa_r+0xb02>
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	220a      	movs	r2, #10
 800e4b2:	9902      	ldr	r1, [sp, #8]
 800e4b4:	4648      	mov	r0, r9
 800e4b6:	f000 f9d7 	bl	800e868 <__multadd>
 800e4ba:	42af      	cmp	r7, r5
 800e4bc:	9002      	str	r0, [sp, #8]
 800e4be:	f04f 0300 	mov.w	r3, #0
 800e4c2:	f04f 020a 	mov.w	r2, #10
 800e4c6:	4639      	mov	r1, r7
 800e4c8:	4648      	mov	r0, r9
 800e4ca:	d107      	bne.n	800e4dc <_dtoa_r+0xadc>
 800e4cc:	f000 f9cc 	bl	800e868 <__multadd>
 800e4d0:	4607      	mov	r7, r0
 800e4d2:	4605      	mov	r5, r0
 800e4d4:	9b00      	ldr	r3, [sp, #0]
 800e4d6:	3301      	adds	r3, #1
 800e4d8:	9300      	str	r3, [sp, #0]
 800e4da:	e777      	b.n	800e3cc <_dtoa_r+0x9cc>
 800e4dc:	f000 f9c4 	bl	800e868 <__multadd>
 800e4e0:	4629      	mov	r1, r5
 800e4e2:	4607      	mov	r7, r0
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	220a      	movs	r2, #10
 800e4e8:	4648      	mov	r0, r9
 800e4ea:	f000 f9bd 	bl	800e868 <__multadd>
 800e4ee:	4605      	mov	r5, r0
 800e4f0:	e7f0      	b.n	800e4d4 <_dtoa_r+0xad4>
 800e4f2:	f1bb 0f00 	cmp.w	fp, #0
 800e4f6:	f04f 0700 	mov.w	r7, #0
 800e4fa:	bfcc      	ite	gt
 800e4fc:	465e      	movgt	r6, fp
 800e4fe:	2601      	movle	r6, #1
 800e500:	4456      	add	r6, sl
 800e502:	2201      	movs	r2, #1
 800e504:	9902      	ldr	r1, [sp, #8]
 800e506:	4648      	mov	r0, r9
 800e508:	9300      	str	r3, [sp, #0]
 800e50a:	f000 fb9f 	bl	800ec4c <__lshift>
 800e50e:	4621      	mov	r1, r4
 800e510:	9002      	str	r0, [sp, #8]
 800e512:	f000 fc07 	bl	800ed24 <__mcmp>
 800e516:	2800      	cmp	r0, #0
 800e518:	dcb3      	bgt.n	800e482 <_dtoa_r+0xa82>
 800e51a:	d102      	bne.n	800e522 <_dtoa_r+0xb22>
 800e51c:	9b00      	ldr	r3, [sp, #0]
 800e51e:	07db      	lsls	r3, r3, #31
 800e520:	d4af      	bmi.n	800e482 <_dtoa_r+0xa82>
 800e522:	4633      	mov	r3, r6
 800e524:	461e      	mov	r6, r3
 800e526:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e52a:	2a30      	cmp	r2, #48	@ 0x30
 800e52c:	d0fa      	beq.n	800e524 <_dtoa_r+0xb24>
 800e52e:	e4b4      	b.n	800de9a <_dtoa_r+0x49a>
 800e530:	459a      	cmp	sl, r3
 800e532:	d1a7      	bne.n	800e484 <_dtoa_r+0xa84>
 800e534:	2331      	movs	r3, #49	@ 0x31
 800e536:	f108 0801 	add.w	r8, r8, #1
 800e53a:	f88a 3000 	strb.w	r3, [sl]
 800e53e:	e4ac      	b.n	800de9a <_dtoa_r+0x49a>
 800e540:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e542:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e5a0 <_dtoa_r+0xba0>
 800e546:	b11b      	cbz	r3, 800e550 <_dtoa_r+0xb50>
 800e548:	f10a 0308 	add.w	r3, sl, #8
 800e54c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e54e:	6013      	str	r3, [r2, #0]
 800e550:	4650      	mov	r0, sl
 800e552:	b017      	add	sp, #92	@ 0x5c
 800e554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e558:	9b07      	ldr	r3, [sp, #28]
 800e55a:	2b01      	cmp	r3, #1
 800e55c:	f77f ae2d 	ble.w	800e1ba <_dtoa_r+0x7ba>
 800e560:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e562:	9308      	str	r3, [sp, #32]
 800e564:	2001      	movs	r0, #1
 800e566:	e64c      	b.n	800e202 <_dtoa_r+0x802>
 800e568:	f1bb 0f00 	cmp.w	fp, #0
 800e56c:	f77f aed8 	ble.w	800e320 <_dtoa_r+0x920>
 800e570:	4656      	mov	r6, sl
 800e572:	4621      	mov	r1, r4
 800e574:	9802      	ldr	r0, [sp, #8]
 800e576:	f7ff f9b5 	bl	800d8e4 <quorem>
 800e57a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e57e:	f806 3b01 	strb.w	r3, [r6], #1
 800e582:	eba6 020a 	sub.w	r2, r6, sl
 800e586:	4593      	cmp	fp, r2
 800e588:	ddb3      	ble.n	800e4f2 <_dtoa_r+0xaf2>
 800e58a:	2300      	movs	r3, #0
 800e58c:	220a      	movs	r2, #10
 800e58e:	9902      	ldr	r1, [sp, #8]
 800e590:	4648      	mov	r0, r9
 800e592:	f000 f969 	bl	800e868 <__multadd>
 800e596:	9002      	str	r0, [sp, #8]
 800e598:	e7eb      	b.n	800e572 <_dtoa_r+0xb72>
 800e59a:	bf00      	nop
 800e59c:	0802e919 	.word	0x0802e919
 800e5a0:	0802e89d 	.word	0x0802e89d

0800e5a4 <_free_r>:
 800e5a4:	b538      	push	{r3, r4, r5, lr}
 800e5a6:	4605      	mov	r5, r0
 800e5a8:	2900      	cmp	r1, #0
 800e5aa:	d041      	beq.n	800e630 <_free_r+0x8c>
 800e5ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e5b0:	1f0c      	subs	r4, r1, #4
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	bfb8      	it	lt
 800e5b6:	18e4      	addlt	r4, r4, r3
 800e5b8:	f000 f8e8 	bl	800e78c <__malloc_lock>
 800e5bc:	4a1d      	ldr	r2, [pc, #116]	@ (800e634 <_free_r+0x90>)
 800e5be:	6813      	ldr	r3, [r2, #0]
 800e5c0:	b933      	cbnz	r3, 800e5d0 <_free_r+0x2c>
 800e5c2:	6063      	str	r3, [r4, #4]
 800e5c4:	6014      	str	r4, [r2, #0]
 800e5c6:	4628      	mov	r0, r5
 800e5c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e5cc:	f000 b8e4 	b.w	800e798 <__malloc_unlock>
 800e5d0:	42a3      	cmp	r3, r4
 800e5d2:	d908      	bls.n	800e5e6 <_free_r+0x42>
 800e5d4:	6820      	ldr	r0, [r4, #0]
 800e5d6:	1821      	adds	r1, r4, r0
 800e5d8:	428b      	cmp	r3, r1
 800e5da:	bf01      	itttt	eq
 800e5dc:	6819      	ldreq	r1, [r3, #0]
 800e5de:	685b      	ldreq	r3, [r3, #4]
 800e5e0:	1809      	addeq	r1, r1, r0
 800e5e2:	6021      	streq	r1, [r4, #0]
 800e5e4:	e7ed      	b.n	800e5c2 <_free_r+0x1e>
 800e5e6:	461a      	mov	r2, r3
 800e5e8:	685b      	ldr	r3, [r3, #4]
 800e5ea:	b10b      	cbz	r3, 800e5f0 <_free_r+0x4c>
 800e5ec:	42a3      	cmp	r3, r4
 800e5ee:	d9fa      	bls.n	800e5e6 <_free_r+0x42>
 800e5f0:	6811      	ldr	r1, [r2, #0]
 800e5f2:	1850      	adds	r0, r2, r1
 800e5f4:	42a0      	cmp	r0, r4
 800e5f6:	d10b      	bne.n	800e610 <_free_r+0x6c>
 800e5f8:	6820      	ldr	r0, [r4, #0]
 800e5fa:	4401      	add	r1, r0
 800e5fc:	1850      	adds	r0, r2, r1
 800e5fe:	6011      	str	r1, [r2, #0]
 800e600:	4283      	cmp	r3, r0
 800e602:	d1e0      	bne.n	800e5c6 <_free_r+0x22>
 800e604:	6818      	ldr	r0, [r3, #0]
 800e606:	685b      	ldr	r3, [r3, #4]
 800e608:	4408      	add	r0, r1
 800e60a:	6053      	str	r3, [r2, #4]
 800e60c:	6010      	str	r0, [r2, #0]
 800e60e:	e7da      	b.n	800e5c6 <_free_r+0x22>
 800e610:	d902      	bls.n	800e618 <_free_r+0x74>
 800e612:	230c      	movs	r3, #12
 800e614:	602b      	str	r3, [r5, #0]
 800e616:	e7d6      	b.n	800e5c6 <_free_r+0x22>
 800e618:	6820      	ldr	r0, [r4, #0]
 800e61a:	1821      	adds	r1, r4, r0
 800e61c:	428b      	cmp	r3, r1
 800e61e:	bf02      	ittt	eq
 800e620:	6819      	ldreq	r1, [r3, #0]
 800e622:	685b      	ldreq	r3, [r3, #4]
 800e624:	1809      	addeq	r1, r1, r0
 800e626:	6063      	str	r3, [r4, #4]
 800e628:	bf08      	it	eq
 800e62a:	6021      	streq	r1, [r4, #0]
 800e62c:	6054      	str	r4, [r2, #4]
 800e62e:	e7ca      	b.n	800e5c6 <_free_r+0x22>
 800e630:	bd38      	pop	{r3, r4, r5, pc}
 800e632:	bf00      	nop
 800e634:	20012f84 	.word	0x20012f84

0800e638 <malloc>:
 800e638:	4b02      	ldr	r3, [pc, #8]	@ (800e644 <malloc+0xc>)
 800e63a:	4601      	mov	r1, r0
 800e63c:	6818      	ldr	r0, [r3, #0]
 800e63e:	f000 b825 	b.w	800e68c <_malloc_r>
 800e642:	bf00      	nop
 800e644:	20000030 	.word	0x20000030

0800e648 <sbrk_aligned>:
 800e648:	b570      	push	{r4, r5, r6, lr}
 800e64a:	4e0f      	ldr	r6, [pc, #60]	@ (800e688 <sbrk_aligned+0x40>)
 800e64c:	460c      	mov	r4, r1
 800e64e:	4605      	mov	r5, r0
 800e650:	6831      	ldr	r1, [r6, #0]
 800e652:	b911      	cbnz	r1, 800e65a <sbrk_aligned+0x12>
 800e654:	f001 fe12 	bl	801027c <_sbrk_r>
 800e658:	6030      	str	r0, [r6, #0]
 800e65a:	4621      	mov	r1, r4
 800e65c:	4628      	mov	r0, r5
 800e65e:	f001 fe0d 	bl	801027c <_sbrk_r>
 800e662:	1c43      	adds	r3, r0, #1
 800e664:	d103      	bne.n	800e66e <sbrk_aligned+0x26>
 800e666:	f04f 34ff 	mov.w	r4, #4294967295
 800e66a:	4620      	mov	r0, r4
 800e66c:	bd70      	pop	{r4, r5, r6, pc}
 800e66e:	1cc4      	adds	r4, r0, #3
 800e670:	f024 0403 	bic.w	r4, r4, #3
 800e674:	42a0      	cmp	r0, r4
 800e676:	d0f8      	beq.n	800e66a <sbrk_aligned+0x22>
 800e678:	1a21      	subs	r1, r4, r0
 800e67a:	4628      	mov	r0, r5
 800e67c:	f001 fdfe 	bl	801027c <_sbrk_r>
 800e680:	3001      	adds	r0, #1
 800e682:	d1f2      	bne.n	800e66a <sbrk_aligned+0x22>
 800e684:	e7ef      	b.n	800e666 <sbrk_aligned+0x1e>
 800e686:	bf00      	nop
 800e688:	20012f80 	.word	0x20012f80

0800e68c <_malloc_r>:
 800e68c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e690:	1ccd      	adds	r5, r1, #3
 800e692:	4606      	mov	r6, r0
 800e694:	f025 0503 	bic.w	r5, r5, #3
 800e698:	3508      	adds	r5, #8
 800e69a:	2d0c      	cmp	r5, #12
 800e69c:	bf38      	it	cc
 800e69e:	250c      	movcc	r5, #12
 800e6a0:	2d00      	cmp	r5, #0
 800e6a2:	db01      	blt.n	800e6a8 <_malloc_r+0x1c>
 800e6a4:	42a9      	cmp	r1, r5
 800e6a6:	d904      	bls.n	800e6b2 <_malloc_r+0x26>
 800e6a8:	230c      	movs	r3, #12
 800e6aa:	6033      	str	r3, [r6, #0]
 800e6ac:	2000      	movs	r0, #0
 800e6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e788 <_malloc_r+0xfc>
 800e6b6:	f000 f869 	bl	800e78c <__malloc_lock>
 800e6ba:	f8d8 3000 	ldr.w	r3, [r8]
 800e6be:	461c      	mov	r4, r3
 800e6c0:	bb44      	cbnz	r4, 800e714 <_malloc_r+0x88>
 800e6c2:	4629      	mov	r1, r5
 800e6c4:	4630      	mov	r0, r6
 800e6c6:	f7ff ffbf 	bl	800e648 <sbrk_aligned>
 800e6ca:	1c43      	adds	r3, r0, #1
 800e6cc:	4604      	mov	r4, r0
 800e6ce:	d158      	bne.n	800e782 <_malloc_r+0xf6>
 800e6d0:	f8d8 4000 	ldr.w	r4, [r8]
 800e6d4:	4627      	mov	r7, r4
 800e6d6:	2f00      	cmp	r7, #0
 800e6d8:	d143      	bne.n	800e762 <_malloc_r+0xd6>
 800e6da:	2c00      	cmp	r4, #0
 800e6dc:	d04b      	beq.n	800e776 <_malloc_r+0xea>
 800e6de:	6823      	ldr	r3, [r4, #0]
 800e6e0:	4639      	mov	r1, r7
 800e6e2:	4630      	mov	r0, r6
 800e6e4:	eb04 0903 	add.w	r9, r4, r3
 800e6e8:	f001 fdc8 	bl	801027c <_sbrk_r>
 800e6ec:	4581      	cmp	r9, r0
 800e6ee:	d142      	bne.n	800e776 <_malloc_r+0xea>
 800e6f0:	6821      	ldr	r1, [r4, #0]
 800e6f2:	4630      	mov	r0, r6
 800e6f4:	1a6d      	subs	r5, r5, r1
 800e6f6:	4629      	mov	r1, r5
 800e6f8:	f7ff ffa6 	bl	800e648 <sbrk_aligned>
 800e6fc:	3001      	adds	r0, #1
 800e6fe:	d03a      	beq.n	800e776 <_malloc_r+0xea>
 800e700:	6823      	ldr	r3, [r4, #0]
 800e702:	442b      	add	r3, r5
 800e704:	6023      	str	r3, [r4, #0]
 800e706:	f8d8 3000 	ldr.w	r3, [r8]
 800e70a:	685a      	ldr	r2, [r3, #4]
 800e70c:	bb62      	cbnz	r2, 800e768 <_malloc_r+0xdc>
 800e70e:	f8c8 7000 	str.w	r7, [r8]
 800e712:	e00f      	b.n	800e734 <_malloc_r+0xa8>
 800e714:	6822      	ldr	r2, [r4, #0]
 800e716:	1b52      	subs	r2, r2, r5
 800e718:	d420      	bmi.n	800e75c <_malloc_r+0xd0>
 800e71a:	2a0b      	cmp	r2, #11
 800e71c:	d917      	bls.n	800e74e <_malloc_r+0xc2>
 800e71e:	1961      	adds	r1, r4, r5
 800e720:	42a3      	cmp	r3, r4
 800e722:	6025      	str	r5, [r4, #0]
 800e724:	bf18      	it	ne
 800e726:	6059      	strne	r1, [r3, #4]
 800e728:	6863      	ldr	r3, [r4, #4]
 800e72a:	bf08      	it	eq
 800e72c:	f8c8 1000 	streq.w	r1, [r8]
 800e730:	5162      	str	r2, [r4, r5]
 800e732:	604b      	str	r3, [r1, #4]
 800e734:	4630      	mov	r0, r6
 800e736:	f000 f82f 	bl	800e798 <__malloc_unlock>
 800e73a:	f104 000b 	add.w	r0, r4, #11
 800e73e:	1d23      	adds	r3, r4, #4
 800e740:	f020 0007 	bic.w	r0, r0, #7
 800e744:	1ac2      	subs	r2, r0, r3
 800e746:	bf1c      	itt	ne
 800e748:	1a1b      	subne	r3, r3, r0
 800e74a:	50a3      	strne	r3, [r4, r2]
 800e74c:	e7af      	b.n	800e6ae <_malloc_r+0x22>
 800e74e:	6862      	ldr	r2, [r4, #4]
 800e750:	42a3      	cmp	r3, r4
 800e752:	bf0c      	ite	eq
 800e754:	f8c8 2000 	streq.w	r2, [r8]
 800e758:	605a      	strne	r2, [r3, #4]
 800e75a:	e7eb      	b.n	800e734 <_malloc_r+0xa8>
 800e75c:	4623      	mov	r3, r4
 800e75e:	6864      	ldr	r4, [r4, #4]
 800e760:	e7ae      	b.n	800e6c0 <_malloc_r+0x34>
 800e762:	463c      	mov	r4, r7
 800e764:	687f      	ldr	r7, [r7, #4]
 800e766:	e7b6      	b.n	800e6d6 <_malloc_r+0x4a>
 800e768:	461a      	mov	r2, r3
 800e76a:	685b      	ldr	r3, [r3, #4]
 800e76c:	42a3      	cmp	r3, r4
 800e76e:	d1fb      	bne.n	800e768 <_malloc_r+0xdc>
 800e770:	2300      	movs	r3, #0
 800e772:	6053      	str	r3, [r2, #4]
 800e774:	e7de      	b.n	800e734 <_malloc_r+0xa8>
 800e776:	230c      	movs	r3, #12
 800e778:	4630      	mov	r0, r6
 800e77a:	6033      	str	r3, [r6, #0]
 800e77c:	f000 f80c 	bl	800e798 <__malloc_unlock>
 800e780:	e794      	b.n	800e6ac <_malloc_r+0x20>
 800e782:	6005      	str	r5, [r0, #0]
 800e784:	e7d6      	b.n	800e734 <_malloc_r+0xa8>
 800e786:	bf00      	nop
 800e788:	20012f84 	.word	0x20012f84

0800e78c <__malloc_lock>:
 800e78c:	4801      	ldr	r0, [pc, #4]	@ (800e794 <__malloc_lock+0x8>)
 800e78e:	f7ff b886 	b.w	800d89e <__retarget_lock_acquire_recursive>
 800e792:	bf00      	nop
 800e794:	20012f7c 	.word	0x20012f7c

0800e798 <__malloc_unlock>:
 800e798:	4801      	ldr	r0, [pc, #4]	@ (800e7a0 <__malloc_unlock+0x8>)
 800e79a:	f7ff b881 	b.w	800d8a0 <__retarget_lock_release_recursive>
 800e79e:	bf00      	nop
 800e7a0:	20012f7c 	.word	0x20012f7c

0800e7a4 <_Balloc>:
 800e7a4:	b570      	push	{r4, r5, r6, lr}
 800e7a6:	69c6      	ldr	r6, [r0, #28]
 800e7a8:	4604      	mov	r4, r0
 800e7aa:	460d      	mov	r5, r1
 800e7ac:	b976      	cbnz	r6, 800e7cc <_Balloc+0x28>
 800e7ae:	2010      	movs	r0, #16
 800e7b0:	f7ff ff42 	bl	800e638 <malloc>
 800e7b4:	4602      	mov	r2, r0
 800e7b6:	61e0      	str	r0, [r4, #28]
 800e7b8:	b920      	cbnz	r0, 800e7c4 <_Balloc+0x20>
 800e7ba:	4b18      	ldr	r3, [pc, #96]	@ (800e81c <_Balloc+0x78>)
 800e7bc:	216b      	movs	r1, #107	@ 0x6b
 800e7be:	4818      	ldr	r0, [pc, #96]	@ (800e820 <_Balloc+0x7c>)
 800e7c0:	f001 fd76 	bl	80102b0 <__assert_func>
 800e7c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7c8:	6006      	str	r6, [r0, #0]
 800e7ca:	60c6      	str	r6, [r0, #12]
 800e7cc:	69e6      	ldr	r6, [r4, #28]
 800e7ce:	68f3      	ldr	r3, [r6, #12]
 800e7d0:	b183      	cbz	r3, 800e7f4 <_Balloc+0x50>
 800e7d2:	69e3      	ldr	r3, [r4, #28]
 800e7d4:	68db      	ldr	r3, [r3, #12]
 800e7d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e7da:	b9b8      	cbnz	r0, 800e80c <_Balloc+0x68>
 800e7dc:	2101      	movs	r1, #1
 800e7de:	4620      	mov	r0, r4
 800e7e0:	fa01 f605 	lsl.w	r6, r1, r5
 800e7e4:	1d72      	adds	r2, r6, #5
 800e7e6:	0092      	lsls	r2, r2, #2
 800e7e8:	f001 fd80 	bl	80102ec <_calloc_r>
 800e7ec:	b160      	cbz	r0, 800e808 <_Balloc+0x64>
 800e7ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e7f2:	e00e      	b.n	800e812 <_Balloc+0x6e>
 800e7f4:	2221      	movs	r2, #33	@ 0x21
 800e7f6:	2104      	movs	r1, #4
 800e7f8:	4620      	mov	r0, r4
 800e7fa:	f001 fd77 	bl	80102ec <_calloc_r>
 800e7fe:	69e3      	ldr	r3, [r4, #28]
 800e800:	60f0      	str	r0, [r6, #12]
 800e802:	68db      	ldr	r3, [r3, #12]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d1e4      	bne.n	800e7d2 <_Balloc+0x2e>
 800e808:	2000      	movs	r0, #0
 800e80a:	bd70      	pop	{r4, r5, r6, pc}
 800e80c:	6802      	ldr	r2, [r0, #0]
 800e80e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e812:	2300      	movs	r3, #0
 800e814:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e818:	e7f7      	b.n	800e80a <_Balloc+0x66>
 800e81a:	bf00      	nop
 800e81c:	0802e8aa 	.word	0x0802e8aa
 800e820:	0802e92a 	.word	0x0802e92a

0800e824 <_Bfree>:
 800e824:	b570      	push	{r4, r5, r6, lr}
 800e826:	69c6      	ldr	r6, [r0, #28]
 800e828:	4605      	mov	r5, r0
 800e82a:	460c      	mov	r4, r1
 800e82c:	b976      	cbnz	r6, 800e84c <_Bfree+0x28>
 800e82e:	2010      	movs	r0, #16
 800e830:	f7ff ff02 	bl	800e638 <malloc>
 800e834:	4602      	mov	r2, r0
 800e836:	61e8      	str	r0, [r5, #28]
 800e838:	b920      	cbnz	r0, 800e844 <_Bfree+0x20>
 800e83a:	4b09      	ldr	r3, [pc, #36]	@ (800e860 <_Bfree+0x3c>)
 800e83c:	218f      	movs	r1, #143	@ 0x8f
 800e83e:	4809      	ldr	r0, [pc, #36]	@ (800e864 <_Bfree+0x40>)
 800e840:	f001 fd36 	bl	80102b0 <__assert_func>
 800e844:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e848:	6006      	str	r6, [r0, #0]
 800e84a:	60c6      	str	r6, [r0, #12]
 800e84c:	b13c      	cbz	r4, 800e85e <_Bfree+0x3a>
 800e84e:	69eb      	ldr	r3, [r5, #28]
 800e850:	6862      	ldr	r2, [r4, #4]
 800e852:	68db      	ldr	r3, [r3, #12]
 800e854:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e858:	6021      	str	r1, [r4, #0]
 800e85a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e85e:	bd70      	pop	{r4, r5, r6, pc}
 800e860:	0802e8aa 	.word	0x0802e8aa
 800e864:	0802e92a 	.word	0x0802e92a

0800e868 <__multadd>:
 800e868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e86c:	f101 0c14 	add.w	ip, r1, #20
 800e870:	4607      	mov	r7, r0
 800e872:	460c      	mov	r4, r1
 800e874:	461e      	mov	r6, r3
 800e876:	690d      	ldr	r5, [r1, #16]
 800e878:	2000      	movs	r0, #0
 800e87a:	f8dc 3000 	ldr.w	r3, [ip]
 800e87e:	3001      	adds	r0, #1
 800e880:	b299      	uxth	r1, r3
 800e882:	4285      	cmp	r5, r0
 800e884:	fb02 6101 	mla	r1, r2, r1, r6
 800e888:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e88c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e890:	b289      	uxth	r1, r1
 800e892:	fb02 3306 	mla	r3, r2, r6, r3
 800e896:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e89a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e89e:	f84c 1b04 	str.w	r1, [ip], #4
 800e8a2:	dcea      	bgt.n	800e87a <__multadd+0x12>
 800e8a4:	b30e      	cbz	r6, 800e8ea <__multadd+0x82>
 800e8a6:	68a3      	ldr	r3, [r4, #8]
 800e8a8:	42ab      	cmp	r3, r5
 800e8aa:	dc19      	bgt.n	800e8e0 <__multadd+0x78>
 800e8ac:	6861      	ldr	r1, [r4, #4]
 800e8ae:	4638      	mov	r0, r7
 800e8b0:	3101      	adds	r1, #1
 800e8b2:	f7ff ff77 	bl	800e7a4 <_Balloc>
 800e8b6:	4680      	mov	r8, r0
 800e8b8:	b928      	cbnz	r0, 800e8c6 <__multadd+0x5e>
 800e8ba:	4602      	mov	r2, r0
 800e8bc:	4b0c      	ldr	r3, [pc, #48]	@ (800e8f0 <__multadd+0x88>)
 800e8be:	21ba      	movs	r1, #186	@ 0xba
 800e8c0:	480c      	ldr	r0, [pc, #48]	@ (800e8f4 <__multadd+0x8c>)
 800e8c2:	f001 fcf5 	bl	80102b0 <__assert_func>
 800e8c6:	6922      	ldr	r2, [r4, #16]
 800e8c8:	f104 010c 	add.w	r1, r4, #12
 800e8cc:	300c      	adds	r0, #12
 800e8ce:	3202      	adds	r2, #2
 800e8d0:	0092      	lsls	r2, r2, #2
 800e8d2:	f7fe fff4 	bl	800d8be <memcpy>
 800e8d6:	4621      	mov	r1, r4
 800e8d8:	4644      	mov	r4, r8
 800e8da:	4638      	mov	r0, r7
 800e8dc:	f7ff ffa2 	bl	800e824 <_Bfree>
 800e8e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e8e4:	3501      	adds	r5, #1
 800e8e6:	615e      	str	r6, [r3, #20]
 800e8e8:	6125      	str	r5, [r4, #16]
 800e8ea:	4620      	mov	r0, r4
 800e8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8f0:	0802e919 	.word	0x0802e919
 800e8f4:	0802e92a 	.word	0x0802e92a

0800e8f8 <__s2b>:
 800e8f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8fc:	4615      	mov	r5, r2
 800e8fe:	461f      	mov	r7, r3
 800e900:	2209      	movs	r2, #9
 800e902:	3308      	adds	r3, #8
 800e904:	460c      	mov	r4, r1
 800e906:	4606      	mov	r6, r0
 800e908:	2100      	movs	r1, #0
 800e90a:	fb93 f3f2 	sdiv	r3, r3, r2
 800e90e:	2201      	movs	r2, #1
 800e910:	429a      	cmp	r2, r3
 800e912:	db09      	blt.n	800e928 <__s2b+0x30>
 800e914:	4630      	mov	r0, r6
 800e916:	f7ff ff45 	bl	800e7a4 <_Balloc>
 800e91a:	b940      	cbnz	r0, 800e92e <__s2b+0x36>
 800e91c:	4602      	mov	r2, r0
 800e91e:	4b19      	ldr	r3, [pc, #100]	@ (800e984 <__s2b+0x8c>)
 800e920:	21d3      	movs	r1, #211	@ 0xd3
 800e922:	4819      	ldr	r0, [pc, #100]	@ (800e988 <__s2b+0x90>)
 800e924:	f001 fcc4 	bl	80102b0 <__assert_func>
 800e928:	0052      	lsls	r2, r2, #1
 800e92a:	3101      	adds	r1, #1
 800e92c:	e7f0      	b.n	800e910 <__s2b+0x18>
 800e92e:	9b08      	ldr	r3, [sp, #32]
 800e930:	2d09      	cmp	r5, #9
 800e932:	6143      	str	r3, [r0, #20]
 800e934:	f04f 0301 	mov.w	r3, #1
 800e938:	6103      	str	r3, [r0, #16]
 800e93a:	dd16      	ble.n	800e96a <__s2b+0x72>
 800e93c:	f104 0909 	add.w	r9, r4, #9
 800e940:	442c      	add	r4, r5
 800e942:	46c8      	mov	r8, r9
 800e944:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e948:	4601      	mov	r1, r0
 800e94a:	220a      	movs	r2, #10
 800e94c:	4630      	mov	r0, r6
 800e94e:	3b30      	subs	r3, #48	@ 0x30
 800e950:	f7ff ff8a 	bl	800e868 <__multadd>
 800e954:	45a0      	cmp	r8, r4
 800e956:	d1f5      	bne.n	800e944 <__s2b+0x4c>
 800e958:	f1a5 0408 	sub.w	r4, r5, #8
 800e95c:	444c      	add	r4, r9
 800e95e:	1b2d      	subs	r5, r5, r4
 800e960:	1963      	adds	r3, r4, r5
 800e962:	42bb      	cmp	r3, r7
 800e964:	db04      	blt.n	800e970 <__s2b+0x78>
 800e966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e96a:	340a      	adds	r4, #10
 800e96c:	2509      	movs	r5, #9
 800e96e:	e7f6      	b.n	800e95e <__s2b+0x66>
 800e970:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e974:	4601      	mov	r1, r0
 800e976:	220a      	movs	r2, #10
 800e978:	4630      	mov	r0, r6
 800e97a:	3b30      	subs	r3, #48	@ 0x30
 800e97c:	f7ff ff74 	bl	800e868 <__multadd>
 800e980:	e7ee      	b.n	800e960 <__s2b+0x68>
 800e982:	bf00      	nop
 800e984:	0802e919 	.word	0x0802e919
 800e988:	0802e92a 	.word	0x0802e92a

0800e98c <__hi0bits>:
 800e98c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e990:	4603      	mov	r3, r0
 800e992:	bf36      	itet	cc
 800e994:	0403      	lslcc	r3, r0, #16
 800e996:	2000      	movcs	r0, #0
 800e998:	2010      	movcc	r0, #16
 800e99a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e99e:	bf3c      	itt	cc
 800e9a0:	021b      	lslcc	r3, r3, #8
 800e9a2:	3008      	addcc	r0, #8
 800e9a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e9a8:	bf3c      	itt	cc
 800e9aa:	011b      	lslcc	r3, r3, #4
 800e9ac:	3004      	addcc	r0, #4
 800e9ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e9b2:	bf3c      	itt	cc
 800e9b4:	009b      	lslcc	r3, r3, #2
 800e9b6:	3002      	addcc	r0, #2
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	db05      	blt.n	800e9c8 <__hi0bits+0x3c>
 800e9bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e9c0:	f100 0001 	add.w	r0, r0, #1
 800e9c4:	bf08      	it	eq
 800e9c6:	2020      	moveq	r0, #32
 800e9c8:	4770      	bx	lr

0800e9ca <__lo0bits>:
 800e9ca:	6803      	ldr	r3, [r0, #0]
 800e9cc:	4602      	mov	r2, r0
 800e9ce:	f013 0007 	ands.w	r0, r3, #7
 800e9d2:	d00b      	beq.n	800e9ec <__lo0bits+0x22>
 800e9d4:	07d9      	lsls	r1, r3, #31
 800e9d6:	d421      	bmi.n	800ea1c <__lo0bits+0x52>
 800e9d8:	0798      	lsls	r0, r3, #30
 800e9da:	bf47      	ittee	mi
 800e9dc:	085b      	lsrmi	r3, r3, #1
 800e9de:	2001      	movmi	r0, #1
 800e9e0:	089b      	lsrpl	r3, r3, #2
 800e9e2:	2002      	movpl	r0, #2
 800e9e4:	bf4c      	ite	mi
 800e9e6:	6013      	strmi	r3, [r2, #0]
 800e9e8:	6013      	strpl	r3, [r2, #0]
 800e9ea:	4770      	bx	lr
 800e9ec:	b299      	uxth	r1, r3
 800e9ee:	b909      	cbnz	r1, 800e9f4 <__lo0bits+0x2a>
 800e9f0:	0c1b      	lsrs	r3, r3, #16
 800e9f2:	2010      	movs	r0, #16
 800e9f4:	b2d9      	uxtb	r1, r3
 800e9f6:	b909      	cbnz	r1, 800e9fc <__lo0bits+0x32>
 800e9f8:	3008      	adds	r0, #8
 800e9fa:	0a1b      	lsrs	r3, r3, #8
 800e9fc:	0719      	lsls	r1, r3, #28
 800e9fe:	bf04      	itt	eq
 800ea00:	091b      	lsreq	r3, r3, #4
 800ea02:	3004      	addeq	r0, #4
 800ea04:	0799      	lsls	r1, r3, #30
 800ea06:	bf04      	itt	eq
 800ea08:	089b      	lsreq	r3, r3, #2
 800ea0a:	3002      	addeq	r0, #2
 800ea0c:	07d9      	lsls	r1, r3, #31
 800ea0e:	d403      	bmi.n	800ea18 <__lo0bits+0x4e>
 800ea10:	085b      	lsrs	r3, r3, #1
 800ea12:	f100 0001 	add.w	r0, r0, #1
 800ea16:	d003      	beq.n	800ea20 <__lo0bits+0x56>
 800ea18:	6013      	str	r3, [r2, #0]
 800ea1a:	4770      	bx	lr
 800ea1c:	2000      	movs	r0, #0
 800ea1e:	4770      	bx	lr
 800ea20:	2020      	movs	r0, #32
 800ea22:	4770      	bx	lr

0800ea24 <__i2b>:
 800ea24:	b510      	push	{r4, lr}
 800ea26:	460c      	mov	r4, r1
 800ea28:	2101      	movs	r1, #1
 800ea2a:	f7ff febb 	bl	800e7a4 <_Balloc>
 800ea2e:	4602      	mov	r2, r0
 800ea30:	b928      	cbnz	r0, 800ea3e <__i2b+0x1a>
 800ea32:	4b05      	ldr	r3, [pc, #20]	@ (800ea48 <__i2b+0x24>)
 800ea34:	f240 1145 	movw	r1, #325	@ 0x145
 800ea38:	4804      	ldr	r0, [pc, #16]	@ (800ea4c <__i2b+0x28>)
 800ea3a:	f001 fc39 	bl	80102b0 <__assert_func>
 800ea3e:	2301      	movs	r3, #1
 800ea40:	6144      	str	r4, [r0, #20]
 800ea42:	6103      	str	r3, [r0, #16]
 800ea44:	bd10      	pop	{r4, pc}
 800ea46:	bf00      	nop
 800ea48:	0802e919 	.word	0x0802e919
 800ea4c:	0802e92a 	.word	0x0802e92a

0800ea50 <__multiply>:
 800ea50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea54:	4617      	mov	r7, r2
 800ea56:	690a      	ldr	r2, [r1, #16]
 800ea58:	4689      	mov	r9, r1
 800ea5a:	b085      	sub	sp, #20
 800ea5c:	693b      	ldr	r3, [r7, #16]
 800ea5e:	429a      	cmp	r2, r3
 800ea60:	bfa2      	ittt	ge
 800ea62:	463b      	movge	r3, r7
 800ea64:	460f      	movge	r7, r1
 800ea66:	4699      	movge	r9, r3
 800ea68:	693d      	ldr	r5, [r7, #16]
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ea70:	6879      	ldr	r1, [r7, #4]
 800ea72:	eb05 060a 	add.w	r6, r5, sl
 800ea76:	42b3      	cmp	r3, r6
 800ea78:	bfb8      	it	lt
 800ea7a:	3101      	addlt	r1, #1
 800ea7c:	f7ff fe92 	bl	800e7a4 <_Balloc>
 800ea80:	b930      	cbnz	r0, 800ea90 <__multiply+0x40>
 800ea82:	4602      	mov	r2, r0
 800ea84:	4b42      	ldr	r3, [pc, #264]	@ (800eb90 <__multiply+0x140>)
 800ea86:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ea8a:	4842      	ldr	r0, [pc, #264]	@ (800eb94 <__multiply+0x144>)
 800ea8c:	f001 fc10 	bl	80102b0 <__assert_func>
 800ea90:	f100 0414 	add.w	r4, r0, #20
 800ea94:	2200      	movs	r2, #0
 800ea96:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ea9a:	4623      	mov	r3, r4
 800ea9c:	4573      	cmp	r3, lr
 800ea9e:	d320      	bcc.n	800eae2 <__multiply+0x92>
 800eaa0:	f107 0814 	add.w	r8, r7, #20
 800eaa4:	f109 0114 	add.w	r1, r9, #20
 800eaa8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800eaac:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800eab0:	9302      	str	r3, [sp, #8]
 800eab2:	1beb      	subs	r3, r5, r7
 800eab4:	3715      	adds	r7, #21
 800eab6:	3b15      	subs	r3, #21
 800eab8:	f023 0303 	bic.w	r3, r3, #3
 800eabc:	3304      	adds	r3, #4
 800eabe:	42bd      	cmp	r5, r7
 800eac0:	bf38      	it	cc
 800eac2:	2304      	movcc	r3, #4
 800eac4:	9301      	str	r3, [sp, #4]
 800eac6:	9b02      	ldr	r3, [sp, #8]
 800eac8:	9103      	str	r1, [sp, #12]
 800eaca:	428b      	cmp	r3, r1
 800eacc:	d80c      	bhi.n	800eae8 <__multiply+0x98>
 800eace:	2e00      	cmp	r6, #0
 800ead0:	dd03      	ble.n	800eada <__multiply+0x8a>
 800ead2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d057      	beq.n	800eb8a <__multiply+0x13a>
 800eada:	6106      	str	r6, [r0, #16]
 800eadc:	b005      	add	sp, #20
 800eade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eae2:	f843 2b04 	str.w	r2, [r3], #4
 800eae6:	e7d9      	b.n	800ea9c <__multiply+0x4c>
 800eae8:	f8b1 a000 	ldrh.w	sl, [r1]
 800eaec:	f1ba 0f00 	cmp.w	sl, #0
 800eaf0:	d021      	beq.n	800eb36 <__multiply+0xe6>
 800eaf2:	46c4      	mov	ip, r8
 800eaf4:	46a1      	mov	r9, r4
 800eaf6:	2700      	movs	r7, #0
 800eaf8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eafc:	f8d9 3000 	ldr.w	r3, [r9]
 800eb00:	fa1f fb82 	uxth.w	fp, r2
 800eb04:	4565      	cmp	r5, ip
 800eb06:	b29b      	uxth	r3, r3
 800eb08:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800eb0c:	fb0a 330b 	mla	r3, sl, fp, r3
 800eb10:	443b      	add	r3, r7
 800eb12:	f8d9 7000 	ldr.w	r7, [r9]
 800eb16:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800eb1a:	fb0a 7202 	mla	r2, sl, r2, r7
 800eb1e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800eb22:	b29b      	uxth	r3, r3
 800eb24:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800eb28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb2c:	f849 3b04 	str.w	r3, [r9], #4
 800eb30:	d8e2      	bhi.n	800eaf8 <__multiply+0xa8>
 800eb32:	9b01      	ldr	r3, [sp, #4]
 800eb34:	50e7      	str	r7, [r4, r3]
 800eb36:	9b03      	ldr	r3, [sp, #12]
 800eb38:	3104      	adds	r1, #4
 800eb3a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800eb3e:	f1b9 0f00 	cmp.w	r9, #0
 800eb42:	d020      	beq.n	800eb86 <__multiply+0x136>
 800eb44:	6823      	ldr	r3, [r4, #0]
 800eb46:	4647      	mov	r7, r8
 800eb48:	46a4      	mov	ip, r4
 800eb4a:	f04f 0a00 	mov.w	sl, #0
 800eb4e:	f8b7 b000 	ldrh.w	fp, [r7]
 800eb52:	b29b      	uxth	r3, r3
 800eb54:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800eb58:	fb09 220b 	mla	r2, r9, fp, r2
 800eb5c:	4452      	add	r2, sl
 800eb5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb62:	f84c 3b04 	str.w	r3, [ip], #4
 800eb66:	f857 3b04 	ldr.w	r3, [r7], #4
 800eb6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb6e:	f8bc 3000 	ldrh.w	r3, [ip]
 800eb72:	42bd      	cmp	r5, r7
 800eb74:	fb09 330a 	mla	r3, r9, sl, r3
 800eb78:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800eb7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb80:	d8e5      	bhi.n	800eb4e <__multiply+0xfe>
 800eb82:	9a01      	ldr	r2, [sp, #4]
 800eb84:	50a3      	str	r3, [r4, r2]
 800eb86:	3404      	adds	r4, #4
 800eb88:	e79d      	b.n	800eac6 <__multiply+0x76>
 800eb8a:	3e01      	subs	r6, #1
 800eb8c:	e79f      	b.n	800eace <__multiply+0x7e>
 800eb8e:	bf00      	nop
 800eb90:	0802e919 	.word	0x0802e919
 800eb94:	0802e92a 	.word	0x0802e92a

0800eb98 <__pow5mult>:
 800eb98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb9c:	4615      	mov	r5, r2
 800eb9e:	f012 0203 	ands.w	r2, r2, #3
 800eba2:	4607      	mov	r7, r0
 800eba4:	460e      	mov	r6, r1
 800eba6:	d007      	beq.n	800ebb8 <__pow5mult+0x20>
 800eba8:	3a01      	subs	r2, #1
 800ebaa:	4c25      	ldr	r4, [pc, #148]	@ (800ec40 <__pow5mult+0xa8>)
 800ebac:	2300      	movs	r3, #0
 800ebae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ebb2:	f7ff fe59 	bl	800e868 <__multadd>
 800ebb6:	4606      	mov	r6, r0
 800ebb8:	10ad      	asrs	r5, r5, #2
 800ebba:	d03d      	beq.n	800ec38 <__pow5mult+0xa0>
 800ebbc:	69fc      	ldr	r4, [r7, #28]
 800ebbe:	b97c      	cbnz	r4, 800ebe0 <__pow5mult+0x48>
 800ebc0:	2010      	movs	r0, #16
 800ebc2:	f7ff fd39 	bl	800e638 <malloc>
 800ebc6:	4602      	mov	r2, r0
 800ebc8:	61f8      	str	r0, [r7, #28]
 800ebca:	b928      	cbnz	r0, 800ebd8 <__pow5mult+0x40>
 800ebcc:	4b1d      	ldr	r3, [pc, #116]	@ (800ec44 <__pow5mult+0xac>)
 800ebce:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ebd2:	481d      	ldr	r0, [pc, #116]	@ (800ec48 <__pow5mult+0xb0>)
 800ebd4:	f001 fb6c 	bl	80102b0 <__assert_func>
 800ebd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ebdc:	6004      	str	r4, [r0, #0]
 800ebde:	60c4      	str	r4, [r0, #12]
 800ebe0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ebe4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ebe8:	b94c      	cbnz	r4, 800ebfe <__pow5mult+0x66>
 800ebea:	f240 2171 	movw	r1, #625	@ 0x271
 800ebee:	4638      	mov	r0, r7
 800ebf0:	f7ff ff18 	bl	800ea24 <__i2b>
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	f8c8 0008 	str.w	r0, [r8, #8]
 800ebfc:	6003      	str	r3, [r0, #0]
 800ebfe:	f04f 0900 	mov.w	r9, #0
 800ec02:	07eb      	lsls	r3, r5, #31
 800ec04:	d50a      	bpl.n	800ec1c <__pow5mult+0x84>
 800ec06:	4631      	mov	r1, r6
 800ec08:	4622      	mov	r2, r4
 800ec0a:	4638      	mov	r0, r7
 800ec0c:	f7ff ff20 	bl	800ea50 <__multiply>
 800ec10:	4680      	mov	r8, r0
 800ec12:	4631      	mov	r1, r6
 800ec14:	4638      	mov	r0, r7
 800ec16:	4646      	mov	r6, r8
 800ec18:	f7ff fe04 	bl	800e824 <_Bfree>
 800ec1c:	106d      	asrs	r5, r5, #1
 800ec1e:	d00b      	beq.n	800ec38 <__pow5mult+0xa0>
 800ec20:	6820      	ldr	r0, [r4, #0]
 800ec22:	b938      	cbnz	r0, 800ec34 <__pow5mult+0x9c>
 800ec24:	4622      	mov	r2, r4
 800ec26:	4621      	mov	r1, r4
 800ec28:	4638      	mov	r0, r7
 800ec2a:	f7ff ff11 	bl	800ea50 <__multiply>
 800ec2e:	6020      	str	r0, [r4, #0]
 800ec30:	f8c0 9000 	str.w	r9, [r0]
 800ec34:	4604      	mov	r4, r0
 800ec36:	e7e4      	b.n	800ec02 <__pow5mult+0x6a>
 800ec38:	4630      	mov	r0, r6
 800ec3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec3e:	bf00      	nop
 800ec40:	0802ea3c 	.word	0x0802ea3c
 800ec44:	0802e8aa 	.word	0x0802e8aa
 800ec48:	0802e92a 	.word	0x0802e92a

0800ec4c <__lshift>:
 800ec4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec50:	460c      	mov	r4, r1
 800ec52:	4607      	mov	r7, r0
 800ec54:	4691      	mov	r9, r2
 800ec56:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ec5a:	6923      	ldr	r3, [r4, #16]
 800ec5c:	6849      	ldr	r1, [r1, #4]
 800ec5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ec62:	68a3      	ldr	r3, [r4, #8]
 800ec64:	f108 0601 	add.w	r6, r8, #1
 800ec68:	42b3      	cmp	r3, r6
 800ec6a:	db0b      	blt.n	800ec84 <__lshift+0x38>
 800ec6c:	4638      	mov	r0, r7
 800ec6e:	f7ff fd99 	bl	800e7a4 <_Balloc>
 800ec72:	4605      	mov	r5, r0
 800ec74:	b948      	cbnz	r0, 800ec8a <__lshift+0x3e>
 800ec76:	4602      	mov	r2, r0
 800ec78:	4b28      	ldr	r3, [pc, #160]	@ (800ed1c <__lshift+0xd0>)
 800ec7a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ec7e:	4828      	ldr	r0, [pc, #160]	@ (800ed20 <__lshift+0xd4>)
 800ec80:	f001 fb16 	bl	80102b0 <__assert_func>
 800ec84:	3101      	adds	r1, #1
 800ec86:	005b      	lsls	r3, r3, #1
 800ec88:	e7ee      	b.n	800ec68 <__lshift+0x1c>
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	f100 0114 	add.w	r1, r0, #20
 800ec90:	f100 0210 	add.w	r2, r0, #16
 800ec94:	4618      	mov	r0, r3
 800ec96:	4553      	cmp	r3, sl
 800ec98:	db33      	blt.n	800ed02 <__lshift+0xb6>
 800ec9a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ec9e:	f104 0314 	add.w	r3, r4, #20
 800eca2:	6920      	ldr	r0, [r4, #16]
 800eca4:	f019 091f 	ands.w	r9, r9, #31
 800eca8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ecac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ecb0:	d02b      	beq.n	800ed0a <__lshift+0xbe>
 800ecb2:	f1c9 0e20 	rsb	lr, r9, #32
 800ecb6:	468a      	mov	sl, r1
 800ecb8:	2200      	movs	r2, #0
 800ecba:	6818      	ldr	r0, [r3, #0]
 800ecbc:	fa00 f009 	lsl.w	r0, r0, r9
 800ecc0:	4310      	orrs	r0, r2
 800ecc2:	f84a 0b04 	str.w	r0, [sl], #4
 800ecc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecca:	459c      	cmp	ip, r3
 800eccc:	fa22 f20e 	lsr.w	r2, r2, lr
 800ecd0:	d8f3      	bhi.n	800ecba <__lshift+0x6e>
 800ecd2:	ebac 0304 	sub.w	r3, ip, r4
 800ecd6:	f104 0015 	add.w	r0, r4, #21
 800ecda:	3b15      	subs	r3, #21
 800ecdc:	f023 0303 	bic.w	r3, r3, #3
 800ece0:	3304      	adds	r3, #4
 800ece2:	4560      	cmp	r0, ip
 800ece4:	bf88      	it	hi
 800ece6:	2304      	movhi	r3, #4
 800ece8:	50ca      	str	r2, [r1, r3]
 800ecea:	b10a      	cbz	r2, 800ecf0 <__lshift+0xa4>
 800ecec:	f108 0602 	add.w	r6, r8, #2
 800ecf0:	3e01      	subs	r6, #1
 800ecf2:	4638      	mov	r0, r7
 800ecf4:	4621      	mov	r1, r4
 800ecf6:	612e      	str	r6, [r5, #16]
 800ecf8:	f7ff fd94 	bl	800e824 <_Bfree>
 800ecfc:	4628      	mov	r0, r5
 800ecfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed02:	3301      	adds	r3, #1
 800ed04:	f842 0f04 	str.w	r0, [r2, #4]!
 800ed08:	e7c5      	b.n	800ec96 <__lshift+0x4a>
 800ed0a:	3904      	subs	r1, #4
 800ed0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed10:	459c      	cmp	ip, r3
 800ed12:	f841 2f04 	str.w	r2, [r1, #4]!
 800ed16:	d8f9      	bhi.n	800ed0c <__lshift+0xc0>
 800ed18:	e7ea      	b.n	800ecf0 <__lshift+0xa4>
 800ed1a:	bf00      	nop
 800ed1c:	0802e919 	.word	0x0802e919
 800ed20:	0802e92a 	.word	0x0802e92a

0800ed24 <__mcmp>:
 800ed24:	4603      	mov	r3, r0
 800ed26:	690a      	ldr	r2, [r1, #16]
 800ed28:	6900      	ldr	r0, [r0, #16]
 800ed2a:	1a80      	subs	r0, r0, r2
 800ed2c:	b530      	push	{r4, r5, lr}
 800ed2e:	d10e      	bne.n	800ed4e <__mcmp+0x2a>
 800ed30:	3314      	adds	r3, #20
 800ed32:	3114      	adds	r1, #20
 800ed34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ed38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ed3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ed40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ed44:	4295      	cmp	r5, r2
 800ed46:	d003      	beq.n	800ed50 <__mcmp+0x2c>
 800ed48:	d205      	bcs.n	800ed56 <__mcmp+0x32>
 800ed4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ed4e:	bd30      	pop	{r4, r5, pc}
 800ed50:	42a3      	cmp	r3, r4
 800ed52:	d3f3      	bcc.n	800ed3c <__mcmp+0x18>
 800ed54:	e7fb      	b.n	800ed4e <__mcmp+0x2a>
 800ed56:	2001      	movs	r0, #1
 800ed58:	e7f9      	b.n	800ed4e <__mcmp+0x2a>
	...

0800ed5c <__mdiff>:
 800ed5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed60:	4689      	mov	r9, r1
 800ed62:	4606      	mov	r6, r0
 800ed64:	4611      	mov	r1, r2
 800ed66:	4614      	mov	r4, r2
 800ed68:	4648      	mov	r0, r9
 800ed6a:	f7ff ffdb 	bl	800ed24 <__mcmp>
 800ed6e:	1e05      	subs	r5, r0, #0
 800ed70:	d112      	bne.n	800ed98 <__mdiff+0x3c>
 800ed72:	4629      	mov	r1, r5
 800ed74:	4630      	mov	r0, r6
 800ed76:	f7ff fd15 	bl	800e7a4 <_Balloc>
 800ed7a:	4602      	mov	r2, r0
 800ed7c:	b928      	cbnz	r0, 800ed8a <__mdiff+0x2e>
 800ed7e:	4b41      	ldr	r3, [pc, #260]	@ (800ee84 <__mdiff+0x128>)
 800ed80:	f240 2137 	movw	r1, #567	@ 0x237
 800ed84:	4840      	ldr	r0, [pc, #256]	@ (800ee88 <__mdiff+0x12c>)
 800ed86:	f001 fa93 	bl	80102b0 <__assert_func>
 800ed8a:	2301      	movs	r3, #1
 800ed8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ed90:	4610      	mov	r0, r2
 800ed92:	b003      	add	sp, #12
 800ed94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed98:	bfbc      	itt	lt
 800ed9a:	464b      	movlt	r3, r9
 800ed9c:	46a1      	movlt	r9, r4
 800ed9e:	4630      	mov	r0, r6
 800eda0:	bfb8      	it	lt
 800eda2:	2501      	movlt	r5, #1
 800eda4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800eda8:	bfb4      	ite	lt
 800edaa:	461c      	movlt	r4, r3
 800edac:	2500      	movge	r5, #0
 800edae:	f7ff fcf9 	bl	800e7a4 <_Balloc>
 800edb2:	4602      	mov	r2, r0
 800edb4:	b918      	cbnz	r0, 800edbe <__mdiff+0x62>
 800edb6:	4b33      	ldr	r3, [pc, #204]	@ (800ee84 <__mdiff+0x128>)
 800edb8:	f240 2145 	movw	r1, #581	@ 0x245
 800edbc:	e7e2      	b.n	800ed84 <__mdiff+0x28>
 800edbe:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800edc2:	f104 0e14 	add.w	lr, r4, #20
 800edc6:	6926      	ldr	r6, [r4, #16]
 800edc8:	f100 0b14 	add.w	fp, r0, #20
 800edcc:	60c5      	str	r5, [r0, #12]
 800edce:	f109 0514 	add.w	r5, r9, #20
 800edd2:	f109 0310 	add.w	r3, r9, #16
 800edd6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800edda:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800edde:	46d9      	mov	r9, fp
 800ede0:	f04f 0c00 	mov.w	ip, #0
 800ede4:	9301      	str	r3, [sp, #4]
 800ede6:	9b01      	ldr	r3, [sp, #4]
 800ede8:	f85e 0b04 	ldr.w	r0, [lr], #4
 800edec:	f853 af04 	ldr.w	sl, [r3, #4]!
 800edf0:	4576      	cmp	r6, lr
 800edf2:	9301      	str	r3, [sp, #4]
 800edf4:	fa1f f38a 	uxth.w	r3, sl
 800edf8:	4619      	mov	r1, r3
 800edfa:	b283      	uxth	r3, r0
 800edfc:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ee00:	eba1 0303 	sub.w	r3, r1, r3
 800ee04:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ee08:	4463      	add	r3, ip
 800ee0a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ee0e:	b29b      	uxth	r3, r3
 800ee10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ee18:	f849 3b04 	str.w	r3, [r9], #4
 800ee1c:	d8e3      	bhi.n	800ede6 <__mdiff+0x8a>
 800ee1e:	1b33      	subs	r3, r6, r4
 800ee20:	3415      	adds	r4, #21
 800ee22:	3b15      	subs	r3, #21
 800ee24:	f023 0303 	bic.w	r3, r3, #3
 800ee28:	3304      	adds	r3, #4
 800ee2a:	42a6      	cmp	r6, r4
 800ee2c:	bf38      	it	cc
 800ee2e:	2304      	movcc	r3, #4
 800ee30:	441d      	add	r5, r3
 800ee32:	445b      	add	r3, fp
 800ee34:	462c      	mov	r4, r5
 800ee36:	461e      	mov	r6, r3
 800ee38:	4544      	cmp	r4, r8
 800ee3a:	d30e      	bcc.n	800ee5a <__mdiff+0xfe>
 800ee3c:	f108 0103 	add.w	r1, r8, #3
 800ee40:	1b49      	subs	r1, r1, r5
 800ee42:	3d03      	subs	r5, #3
 800ee44:	f021 0103 	bic.w	r1, r1, #3
 800ee48:	45a8      	cmp	r8, r5
 800ee4a:	bf38      	it	cc
 800ee4c:	2100      	movcc	r1, #0
 800ee4e:	440b      	add	r3, r1
 800ee50:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee54:	b199      	cbz	r1, 800ee7e <__mdiff+0x122>
 800ee56:	6117      	str	r7, [r2, #16]
 800ee58:	e79a      	b.n	800ed90 <__mdiff+0x34>
 800ee5a:	f854 1b04 	ldr.w	r1, [r4], #4
 800ee5e:	46e6      	mov	lr, ip
 800ee60:	fa1f fc81 	uxth.w	ip, r1
 800ee64:	0c08      	lsrs	r0, r1, #16
 800ee66:	4471      	add	r1, lr
 800ee68:	44f4      	add	ip, lr
 800ee6a:	b289      	uxth	r1, r1
 800ee6c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ee70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ee74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee78:	f846 1b04 	str.w	r1, [r6], #4
 800ee7c:	e7dc      	b.n	800ee38 <__mdiff+0xdc>
 800ee7e:	3f01      	subs	r7, #1
 800ee80:	e7e6      	b.n	800ee50 <__mdiff+0xf4>
 800ee82:	bf00      	nop
 800ee84:	0802e919 	.word	0x0802e919
 800ee88:	0802e92a 	.word	0x0802e92a

0800ee8c <__ulp>:
 800ee8c:	b082      	sub	sp, #8
 800ee8e:	4b11      	ldr	r3, [pc, #68]	@ (800eed4 <__ulp+0x48>)
 800ee90:	ed8d 0b00 	vstr	d0, [sp]
 800ee94:	9a01      	ldr	r2, [sp, #4]
 800ee96:	4013      	ands	r3, r2
 800ee98:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	dc08      	bgt.n	800eeb2 <__ulp+0x26>
 800eea0:	425b      	negs	r3, r3
 800eea2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800eea6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800eeaa:	da04      	bge.n	800eeb6 <__ulp+0x2a>
 800eeac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800eeb0:	4113      	asrs	r3, r2
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	e008      	b.n	800eec8 <__ulp+0x3c>
 800eeb6:	f1a2 0314 	sub.w	r3, r2, #20
 800eeba:	2b1e      	cmp	r3, #30
 800eebc:	bfd6      	itet	le
 800eebe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800eec2:	2201      	movgt	r2, #1
 800eec4:	40da      	lsrle	r2, r3
 800eec6:	2300      	movs	r3, #0
 800eec8:	4619      	mov	r1, r3
 800eeca:	4610      	mov	r0, r2
 800eecc:	ec41 0b10 	vmov	d0, r0, r1
 800eed0:	b002      	add	sp, #8
 800eed2:	4770      	bx	lr
 800eed4:	7ff00000 	.word	0x7ff00000

0800eed8 <__b2d>:
 800eed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eedc:	6906      	ldr	r6, [r0, #16]
 800eede:	f100 0814 	add.w	r8, r0, #20
 800eee2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800eee6:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800eeea:	1f37      	subs	r7, r6, #4
 800eeec:	4610      	mov	r0, r2
 800eeee:	f7ff fd4d 	bl	800e98c <__hi0bits>
 800eef2:	f1c0 0320 	rsb	r3, r0, #32
 800eef6:	280a      	cmp	r0, #10
 800eef8:	600b      	str	r3, [r1, #0]
 800eefa:	491d      	ldr	r1, [pc, #116]	@ (800ef70 <__b2d+0x98>)
 800eefc:	dc16      	bgt.n	800ef2c <__b2d+0x54>
 800eefe:	f1c0 0c0b 	rsb	ip, r0, #11
 800ef02:	45b8      	cmp	r8, r7
 800ef04:	f100 0015 	add.w	r0, r0, #21
 800ef08:	fa22 f30c 	lsr.w	r3, r2, ip
 800ef0c:	fa02 f000 	lsl.w	r0, r2, r0
 800ef10:	ea43 0501 	orr.w	r5, r3, r1
 800ef14:	bf34      	ite	cc
 800ef16:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ef1a:	2300      	movcs	r3, #0
 800ef1c:	fa23 f30c 	lsr.w	r3, r3, ip
 800ef20:	4303      	orrs	r3, r0
 800ef22:	461c      	mov	r4, r3
 800ef24:	ec45 4b10 	vmov	d0, r4, r5
 800ef28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef2c:	45b8      	cmp	r8, r7
 800ef2e:	bf3a      	itte	cc
 800ef30:	f1a6 0708 	subcc.w	r7, r6, #8
 800ef34:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ef38:	2300      	movcs	r3, #0
 800ef3a:	380b      	subs	r0, #11
 800ef3c:	d014      	beq.n	800ef68 <__b2d+0x90>
 800ef3e:	f1c0 0120 	rsb	r1, r0, #32
 800ef42:	4082      	lsls	r2, r0
 800ef44:	4547      	cmp	r7, r8
 800ef46:	fa23 f401 	lsr.w	r4, r3, r1
 800ef4a:	fa03 f300 	lsl.w	r3, r3, r0
 800ef4e:	ea42 0204 	orr.w	r2, r2, r4
 800ef52:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ef56:	bf8c      	ite	hi
 800ef58:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ef5c:	2200      	movls	r2, #0
 800ef5e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ef62:	40ca      	lsrs	r2, r1
 800ef64:	4313      	orrs	r3, r2
 800ef66:	e7dc      	b.n	800ef22 <__b2d+0x4a>
 800ef68:	ea42 0501 	orr.w	r5, r2, r1
 800ef6c:	e7d9      	b.n	800ef22 <__b2d+0x4a>
 800ef6e:	bf00      	nop
 800ef70:	3ff00000 	.word	0x3ff00000

0800ef74 <__d2b>:
 800ef74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ef78:	460f      	mov	r7, r1
 800ef7a:	2101      	movs	r1, #1
 800ef7c:	4616      	mov	r6, r2
 800ef7e:	ec59 8b10 	vmov	r8, r9, d0
 800ef82:	f7ff fc0f 	bl	800e7a4 <_Balloc>
 800ef86:	4604      	mov	r4, r0
 800ef88:	b930      	cbnz	r0, 800ef98 <__d2b+0x24>
 800ef8a:	4602      	mov	r2, r0
 800ef8c:	4b23      	ldr	r3, [pc, #140]	@ (800f01c <__d2b+0xa8>)
 800ef8e:	f240 310f 	movw	r1, #783	@ 0x30f
 800ef92:	4823      	ldr	r0, [pc, #140]	@ (800f020 <__d2b+0xac>)
 800ef94:	f001 f98c 	bl	80102b0 <__assert_func>
 800ef98:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ef9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800efa0:	b10d      	cbz	r5, 800efa6 <__d2b+0x32>
 800efa2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800efa6:	9301      	str	r3, [sp, #4]
 800efa8:	f1b8 0300 	subs.w	r3, r8, #0
 800efac:	d023      	beq.n	800eff6 <__d2b+0x82>
 800efae:	4668      	mov	r0, sp
 800efb0:	9300      	str	r3, [sp, #0]
 800efb2:	f7ff fd0a 	bl	800e9ca <__lo0bits>
 800efb6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800efba:	b1d0      	cbz	r0, 800eff2 <__d2b+0x7e>
 800efbc:	f1c0 0320 	rsb	r3, r0, #32
 800efc0:	fa02 f303 	lsl.w	r3, r2, r3
 800efc4:	40c2      	lsrs	r2, r0
 800efc6:	430b      	orrs	r3, r1
 800efc8:	9201      	str	r2, [sp, #4]
 800efca:	6163      	str	r3, [r4, #20]
 800efcc:	9b01      	ldr	r3, [sp, #4]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	61a3      	str	r3, [r4, #24]
 800efd2:	bf0c      	ite	eq
 800efd4:	2201      	moveq	r2, #1
 800efd6:	2202      	movne	r2, #2
 800efd8:	6122      	str	r2, [r4, #16]
 800efda:	b1a5      	cbz	r5, 800f006 <__d2b+0x92>
 800efdc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800efe0:	4405      	add	r5, r0
 800efe2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800efe6:	603d      	str	r5, [r7, #0]
 800efe8:	6030      	str	r0, [r6, #0]
 800efea:	4620      	mov	r0, r4
 800efec:	b003      	add	sp, #12
 800efee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eff2:	6161      	str	r1, [r4, #20]
 800eff4:	e7ea      	b.n	800efcc <__d2b+0x58>
 800eff6:	a801      	add	r0, sp, #4
 800eff8:	f7ff fce7 	bl	800e9ca <__lo0bits>
 800effc:	9b01      	ldr	r3, [sp, #4]
 800effe:	3020      	adds	r0, #32
 800f000:	2201      	movs	r2, #1
 800f002:	6163      	str	r3, [r4, #20]
 800f004:	e7e8      	b.n	800efd8 <__d2b+0x64>
 800f006:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f00a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f00e:	6038      	str	r0, [r7, #0]
 800f010:	6918      	ldr	r0, [r3, #16]
 800f012:	f7ff fcbb 	bl	800e98c <__hi0bits>
 800f016:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f01a:	e7e5      	b.n	800efe8 <__d2b+0x74>
 800f01c:	0802e919 	.word	0x0802e919
 800f020:	0802e92a 	.word	0x0802e92a

0800f024 <__ratio>:
 800f024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f028:	b085      	sub	sp, #20
 800f02a:	e9cd 1000 	strd	r1, r0, [sp]
 800f02e:	a902      	add	r1, sp, #8
 800f030:	f7ff ff52 	bl	800eed8 <__b2d>
 800f034:	a903      	add	r1, sp, #12
 800f036:	9800      	ldr	r0, [sp, #0]
 800f038:	ec55 4b10 	vmov	r4, r5, d0
 800f03c:	f7ff ff4c 	bl	800eed8 <__b2d>
 800f040:	9b01      	ldr	r3, [sp, #4]
 800f042:	462f      	mov	r7, r5
 800f044:	4620      	mov	r0, r4
 800f046:	6919      	ldr	r1, [r3, #16]
 800f048:	9b00      	ldr	r3, [sp, #0]
 800f04a:	691b      	ldr	r3, [r3, #16]
 800f04c:	1ac9      	subs	r1, r1, r3
 800f04e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f052:	ec5b ab10 	vmov	sl, fp, d0
 800f056:	1a9b      	subs	r3, r3, r2
 800f058:	46d9      	mov	r9, fp
 800f05a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f05e:	2b00      	cmp	r3, #0
 800f060:	bfcd      	iteet	gt
 800f062:	462a      	movgt	r2, r5
 800f064:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f068:	465a      	movle	r2, fp
 800f06a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f06e:	bfd8      	it	le
 800f070:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f074:	4652      	mov	r2, sl
 800f076:	4639      	mov	r1, r7
 800f078:	464b      	mov	r3, r9
 800f07a:	f7f1 fbeb 	bl	8000854 <__aeabi_ddiv>
 800f07e:	ec41 0b10 	vmov	d0, r0, r1
 800f082:	b005      	add	sp, #20
 800f084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f088 <__copybits>:
 800f088:	3901      	subs	r1, #1
 800f08a:	f102 0314 	add.w	r3, r2, #20
 800f08e:	1149      	asrs	r1, r1, #5
 800f090:	b570      	push	{r4, r5, r6, lr}
 800f092:	3101      	adds	r1, #1
 800f094:	6914      	ldr	r4, [r2, #16]
 800f096:	1f05      	subs	r5, r0, #4
 800f098:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f09c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f0a0:	42a3      	cmp	r3, r4
 800f0a2:	d30c      	bcc.n	800f0be <__copybits+0x36>
 800f0a4:	1aa3      	subs	r3, r4, r2
 800f0a6:	3211      	adds	r2, #17
 800f0a8:	3b11      	subs	r3, #17
 800f0aa:	f023 0303 	bic.w	r3, r3, #3
 800f0ae:	42a2      	cmp	r2, r4
 800f0b0:	bf88      	it	hi
 800f0b2:	2300      	movhi	r3, #0
 800f0b4:	4418      	add	r0, r3
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	4288      	cmp	r0, r1
 800f0ba:	d305      	bcc.n	800f0c8 <__copybits+0x40>
 800f0bc:	bd70      	pop	{r4, r5, r6, pc}
 800f0be:	f853 6b04 	ldr.w	r6, [r3], #4
 800f0c2:	f845 6f04 	str.w	r6, [r5, #4]!
 800f0c6:	e7eb      	b.n	800f0a0 <__copybits+0x18>
 800f0c8:	f840 3b04 	str.w	r3, [r0], #4
 800f0cc:	e7f4      	b.n	800f0b8 <__copybits+0x30>

0800f0ce <__any_on>:
 800f0ce:	f100 0214 	add.w	r2, r0, #20
 800f0d2:	114b      	asrs	r3, r1, #5
 800f0d4:	6900      	ldr	r0, [r0, #16]
 800f0d6:	4298      	cmp	r0, r3
 800f0d8:	b510      	push	{r4, lr}
 800f0da:	db11      	blt.n	800f100 <__any_on+0x32>
 800f0dc:	dd0a      	ble.n	800f0f4 <__any_on+0x26>
 800f0de:	f011 011f 	ands.w	r1, r1, #31
 800f0e2:	d007      	beq.n	800f0f4 <__any_on+0x26>
 800f0e4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f0e8:	fa24 f001 	lsr.w	r0, r4, r1
 800f0ec:	fa00 f101 	lsl.w	r1, r0, r1
 800f0f0:	428c      	cmp	r4, r1
 800f0f2:	d10b      	bne.n	800f10c <__any_on+0x3e>
 800f0f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f0f8:	4293      	cmp	r3, r2
 800f0fa:	d803      	bhi.n	800f104 <__any_on+0x36>
 800f0fc:	2000      	movs	r0, #0
 800f0fe:	bd10      	pop	{r4, pc}
 800f100:	4603      	mov	r3, r0
 800f102:	e7f7      	b.n	800f0f4 <__any_on+0x26>
 800f104:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f108:	2900      	cmp	r1, #0
 800f10a:	d0f5      	beq.n	800f0f8 <__any_on+0x2a>
 800f10c:	2001      	movs	r0, #1
 800f10e:	e7f6      	b.n	800f0fe <__any_on+0x30>

0800f110 <sulp>:
 800f110:	b570      	push	{r4, r5, r6, lr}
 800f112:	4604      	mov	r4, r0
 800f114:	460d      	mov	r5, r1
 800f116:	4616      	mov	r6, r2
 800f118:	ec45 4b10 	vmov	d0, r4, r5
 800f11c:	f7ff feb6 	bl	800ee8c <__ulp>
 800f120:	ec51 0b10 	vmov	r0, r1, d0
 800f124:	b17e      	cbz	r6, 800f146 <sulp+0x36>
 800f126:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f12a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f12e:	2b00      	cmp	r3, #0
 800f130:	dd09      	ble.n	800f146 <sulp+0x36>
 800f132:	051b      	lsls	r3, r3, #20
 800f134:	2400      	movs	r4, #0
 800f136:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f13a:	4622      	mov	r2, r4
 800f13c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f140:	462b      	mov	r3, r5
 800f142:	f7f1 fa5d 	bl	8000600 <__aeabi_dmul>
 800f146:	ec41 0b10 	vmov	d0, r0, r1
 800f14a:	bd70      	pop	{r4, r5, r6, pc}
 800f14c:	0000      	movs	r0, r0
	...

0800f150 <_strtod_l>:
 800f150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f154:	b09f      	sub	sp, #124	@ 0x7c
 800f156:	460c      	mov	r4, r1
 800f158:	f04f 0a00 	mov.w	sl, #0
 800f15c:	f04f 0b00 	mov.w	fp, #0
 800f160:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f162:	2200      	movs	r2, #0
 800f164:	9005      	str	r0, [sp, #20]
 800f166:	921a      	str	r2, [sp, #104]	@ 0x68
 800f168:	460a      	mov	r2, r1
 800f16a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f16c:	7811      	ldrb	r1, [r2, #0]
 800f16e:	292b      	cmp	r1, #43	@ 0x2b
 800f170:	d04a      	beq.n	800f208 <_strtod_l+0xb8>
 800f172:	d838      	bhi.n	800f1e6 <_strtod_l+0x96>
 800f174:	290d      	cmp	r1, #13
 800f176:	d832      	bhi.n	800f1de <_strtod_l+0x8e>
 800f178:	2908      	cmp	r1, #8
 800f17a:	d832      	bhi.n	800f1e2 <_strtod_l+0x92>
 800f17c:	2900      	cmp	r1, #0
 800f17e:	d03b      	beq.n	800f1f8 <_strtod_l+0xa8>
 800f180:	2200      	movs	r2, #0
 800f182:	920e      	str	r2, [sp, #56]	@ 0x38
 800f184:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f186:	782a      	ldrb	r2, [r5, #0]
 800f188:	2a30      	cmp	r2, #48	@ 0x30
 800f18a:	f040 80b2 	bne.w	800f2f2 <_strtod_l+0x1a2>
 800f18e:	786a      	ldrb	r2, [r5, #1]
 800f190:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f194:	2a58      	cmp	r2, #88	@ 0x58
 800f196:	d16e      	bne.n	800f276 <_strtod_l+0x126>
 800f198:	9302      	str	r3, [sp, #8]
 800f19a:	a919      	add	r1, sp, #100	@ 0x64
 800f19c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f19e:	4a90      	ldr	r2, [pc, #576]	@ (800f3e0 <_strtod_l+0x290>)
 800f1a0:	9301      	str	r3, [sp, #4]
 800f1a2:	ab1a      	add	r3, sp, #104	@ 0x68
 800f1a4:	9805      	ldr	r0, [sp, #20]
 800f1a6:	9300      	str	r3, [sp, #0]
 800f1a8:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f1aa:	f001 f919 	bl	80103e0 <__gethex>
 800f1ae:	f010 060f 	ands.w	r6, r0, #15
 800f1b2:	4604      	mov	r4, r0
 800f1b4:	d005      	beq.n	800f1c2 <_strtod_l+0x72>
 800f1b6:	2e06      	cmp	r6, #6
 800f1b8:	d128      	bne.n	800f20c <_strtod_l+0xbc>
 800f1ba:	3501      	adds	r5, #1
 800f1bc:	2300      	movs	r3, #0
 800f1be:	9519      	str	r5, [sp, #100]	@ 0x64
 800f1c0:	930e      	str	r3, [sp, #56]	@ 0x38
 800f1c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	f040 858e 	bne.w	800fce6 <_strtod_l+0xb96>
 800f1ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1cc:	b1cb      	cbz	r3, 800f202 <_strtod_l+0xb2>
 800f1ce:	4652      	mov	r2, sl
 800f1d0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f1d4:	ec43 2b10 	vmov	d0, r2, r3
 800f1d8:	b01f      	add	sp, #124	@ 0x7c
 800f1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1de:	2920      	cmp	r1, #32
 800f1e0:	d1ce      	bne.n	800f180 <_strtod_l+0x30>
 800f1e2:	3201      	adds	r2, #1
 800f1e4:	e7c1      	b.n	800f16a <_strtod_l+0x1a>
 800f1e6:	292d      	cmp	r1, #45	@ 0x2d
 800f1e8:	d1ca      	bne.n	800f180 <_strtod_l+0x30>
 800f1ea:	2101      	movs	r1, #1
 800f1ec:	910e      	str	r1, [sp, #56]	@ 0x38
 800f1ee:	1c51      	adds	r1, r2, #1
 800f1f0:	9119      	str	r1, [sp, #100]	@ 0x64
 800f1f2:	7852      	ldrb	r2, [r2, #1]
 800f1f4:	2a00      	cmp	r2, #0
 800f1f6:	d1c5      	bne.n	800f184 <_strtod_l+0x34>
 800f1f8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f1fa:	9419      	str	r4, [sp, #100]	@ 0x64
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	f040 8570 	bne.w	800fce2 <_strtod_l+0xb92>
 800f202:	4652      	mov	r2, sl
 800f204:	465b      	mov	r3, fp
 800f206:	e7e5      	b.n	800f1d4 <_strtod_l+0x84>
 800f208:	2100      	movs	r1, #0
 800f20a:	e7ef      	b.n	800f1ec <_strtod_l+0x9c>
 800f20c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f20e:	b13a      	cbz	r2, 800f220 <_strtod_l+0xd0>
 800f210:	2135      	movs	r1, #53	@ 0x35
 800f212:	a81c      	add	r0, sp, #112	@ 0x70
 800f214:	f7ff ff38 	bl	800f088 <__copybits>
 800f218:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f21a:	9805      	ldr	r0, [sp, #20]
 800f21c:	f7ff fb02 	bl	800e824 <_Bfree>
 800f220:	3e01      	subs	r6, #1
 800f222:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f224:	2e04      	cmp	r6, #4
 800f226:	d806      	bhi.n	800f236 <_strtod_l+0xe6>
 800f228:	e8df f006 	tbb	[pc, r6]
 800f22c:	201d0314 	.word	0x201d0314
 800f230:	14          	.byte	0x14
 800f231:	00          	.byte	0x00
 800f232:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f236:	05e1      	lsls	r1, r4, #23
 800f238:	bf48      	it	mi
 800f23a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f23e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f242:	0d1b      	lsrs	r3, r3, #20
 800f244:	051b      	lsls	r3, r3, #20
 800f246:	2b00      	cmp	r3, #0
 800f248:	d1bb      	bne.n	800f1c2 <_strtod_l+0x72>
 800f24a:	f7fe fafd 	bl	800d848 <__errno>
 800f24e:	2322      	movs	r3, #34	@ 0x22
 800f250:	6003      	str	r3, [r0, #0]
 800f252:	e7b6      	b.n	800f1c2 <_strtod_l+0x72>
 800f254:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f258:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f25c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f260:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f264:	e7e7      	b.n	800f236 <_strtod_l+0xe6>
 800f266:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f3e8 <_strtod_l+0x298>
 800f26a:	e7e4      	b.n	800f236 <_strtod_l+0xe6>
 800f26c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f270:	f04f 3aff 	mov.w	sl, #4294967295
 800f274:	e7df      	b.n	800f236 <_strtod_l+0xe6>
 800f276:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f278:	1c5a      	adds	r2, r3, #1
 800f27a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f27c:	785b      	ldrb	r3, [r3, #1]
 800f27e:	2b30      	cmp	r3, #48	@ 0x30
 800f280:	d0f9      	beq.n	800f276 <_strtod_l+0x126>
 800f282:	2b00      	cmp	r3, #0
 800f284:	d09d      	beq.n	800f1c2 <_strtod_l+0x72>
 800f286:	2301      	movs	r3, #1
 800f288:	2700      	movs	r7, #0
 800f28a:	9308      	str	r3, [sp, #32]
 800f28c:	220a      	movs	r2, #10
 800f28e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f290:	46b9      	mov	r9, r7
 800f292:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f294:	930c      	str	r3, [sp, #48]	@ 0x30
 800f296:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f298:	7805      	ldrb	r5, [r0, #0]
 800f29a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f29e:	b2d9      	uxtb	r1, r3
 800f2a0:	2909      	cmp	r1, #9
 800f2a2:	d928      	bls.n	800f2f6 <_strtod_l+0x1a6>
 800f2a4:	2201      	movs	r2, #1
 800f2a6:	494f      	ldr	r1, [pc, #316]	@ (800f3e4 <_strtod_l+0x294>)
 800f2a8:	f000 ffd6 	bl	8010258 <strncmp>
 800f2ac:	2800      	cmp	r0, #0
 800f2ae:	d032      	beq.n	800f316 <_strtod_l+0x1c6>
 800f2b0:	2000      	movs	r0, #0
 800f2b2:	462a      	mov	r2, r5
 800f2b4:	464d      	mov	r5, r9
 800f2b6:	4603      	mov	r3, r0
 800f2b8:	900a      	str	r0, [sp, #40]	@ 0x28
 800f2ba:	2a65      	cmp	r2, #101	@ 0x65
 800f2bc:	d001      	beq.n	800f2c2 <_strtod_l+0x172>
 800f2be:	2a45      	cmp	r2, #69	@ 0x45
 800f2c0:	d114      	bne.n	800f2ec <_strtod_l+0x19c>
 800f2c2:	b91d      	cbnz	r5, 800f2cc <_strtod_l+0x17c>
 800f2c4:	9a08      	ldr	r2, [sp, #32]
 800f2c6:	4302      	orrs	r2, r0
 800f2c8:	d096      	beq.n	800f1f8 <_strtod_l+0xa8>
 800f2ca:	2500      	movs	r5, #0
 800f2cc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f2ce:	1c62      	adds	r2, r4, #1
 800f2d0:	9219      	str	r2, [sp, #100]	@ 0x64
 800f2d2:	7862      	ldrb	r2, [r4, #1]
 800f2d4:	2a2b      	cmp	r2, #43	@ 0x2b
 800f2d6:	d079      	beq.n	800f3cc <_strtod_l+0x27c>
 800f2d8:	2a2d      	cmp	r2, #45	@ 0x2d
 800f2da:	d07d      	beq.n	800f3d8 <_strtod_l+0x288>
 800f2dc:	f04f 0c00 	mov.w	ip, #0
 800f2e0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f2e4:	2909      	cmp	r1, #9
 800f2e6:	f240 8085 	bls.w	800f3f4 <_strtod_l+0x2a4>
 800f2ea:	9419      	str	r4, [sp, #100]	@ 0x64
 800f2ec:	f04f 0800 	mov.w	r8, #0
 800f2f0:	e0a5      	b.n	800f43e <_strtod_l+0x2ee>
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	e7c8      	b.n	800f288 <_strtod_l+0x138>
 800f2f6:	f1b9 0f08 	cmp.w	r9, #8
 800f2fa:	f100 0001 	add.w	r0, r0, #1
 800f2fe:	f109 0901 	add.w	r9, r9, #1
 800f302:	bfd4      	ite	le
 800f304:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f306:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f30a:	9019      	str	r0, [sp, #100]	@ 0x64
 800f30c:	bfdc      	itt	le
 800f30e:	fb02 3301 	mlale	r3, r2, r1, r3
 800f312:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f314:	e7bf      	b.n	800f296 <_strtod_l+0x146>
 800f316:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f318:	1c5a      	adds	r2, r3, #1
 800f31a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f31c:	785a      	ldrb	r2, [r3, #1]
 800f31e:	f1b9 0f00 	cmp.w	r9, #0
 800f322:	d03a      	beq.n	800f39a <_strtod_l+0x24a>
 800f324:	464d      	mov	r5, r9
 800f326:	900a      	str	r0, [sp, #40]	@ 0x28
 800f328:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f32c:	2b09      	cmp	r3, #9
 800f32e:	d912      	bls.n	800f356 <_strtod_l+0x206>
 800f330:	2301      	movs	r3, #1
 800f332:	e7c2      	b.n	800f2ba <_strtod_l+0x16a>
 800f334:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f336:	3001      	adds	r0, #1
 800f338:	1c5a      	adds	r2, r3, #1
 800f33a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f33c:	785a      	ldrb	r2, [r3, #1]
 800f33e:	2a30      	cmp	r2, #48	@ 0x30
 800f340:	d0f8      	beq.n	800f334 <_strtod_l+0x1e4>
 800f342:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f346:	2b08      	cmp	r3, #8
 800f348:	f200 84d2 	bhi.w	800fcf0 <_strtod_l+0xba0>
 800f34c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f34e:	2000      	movs	r0, #0
 800f350:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f352:	4605      	mov	r5, r0
 800f354:	930c      	str	r3, [sp, #48]	@ 0x30
 800f356:	3a30      	subs	r2, #48	@ 0x30
 800f358:	f100 0301 	add.w	r3, r0, #1
 800f35c:	d017      	beq.n	800f38e <_strtod_l+0x23e>
 800f35e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f360:	462e      	mov	r6, r5
 800f362:	f04f 0e0a 	mov.w	lr, #10
 800f366:	4419      	add	r1, r3
 800f368:	910a      	str	r1, [sp, #40]	@ 0x28
 800f36a:	1c71      	adds	r1, r6, #1
 800f36c:	eba1 0c05 	sub.w	ip, r1, r5
 800f370:	4563      	cmp	r3, ip
 800f372:	dc14      	bgt.n	800f39e <_strtod_l+0x24e>
 800f374:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f378:	182b      	adds	r3, r5, r0
 800f37a:	3501      	adds	r5, #1
 800f37c:	2b08      	cmp	r3, #8
 800f37e:	4405      	add	r5, r0
 800f380:	dc1a      	bgt.n	800f3b8 <_strtod_l+0x268>
 800f382:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f384:	230a      	movs	r3, #10
 800f386:	fb03 2301 	mla	r3, r3, r1, r2
 800f38a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f38c:	2300      	movs	r3, #0
 800f38e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f390:	4618      	mov	r0, r3
 800f392:	1c51      	adds	r1, r2, #1
 800f394:	9119      	str	r1, [sp, #100]	@ 0x64
 800f396:	7852      	ldrb	r2, [r2, #1]
 800f398:	e7c6      	b.n	800f328 <_strtod_l+0x1d8>
 800f39a:	4648      	mov	r0, r9
 800f39c:	e7cf      	b.n	800f33e <_strtod_l+0x1ee>
 800f39e:	2e08      	cmp	r6, #8
 800f3a0:	dc05      	bgt.n	800f3ae <_strtod_l+0x25e>
 800f3a2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f3a4:	fb0e f606 	mul.w	r6, lr, r6
 800f3a8:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f3aa:	460e      	mov	r6, r1
 800f3ac:	e7dd      	b.n	800f36a <_strtod_l+0x21a>
 800f3ae:	2910      	cmp	r1, #16
 800f3b0:	bfd8      	it	le
 800f3b2:	fb0e f707 	mulle.w	r7, lr, r7
 800f3b6:	e7f8      	b.n	800f3aa <_strtod_l+0x25a>
 800f3b8:	2b0f      	cmp	r3, #15
 800f3ba:	bfdc      	itt	le
 800f3bc:	230a      	movle	r3, #10
 800f3be:	fb03 2707 	mlale	r7, r3, r7, r2
 800f3c2:	e7e3      	b.n	800f38c <_strtod_l+0x23c>
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f3c8:	2301      	movs	r3, #1
 800f3ca:	e77b      	b.n	800f2c4 <_strtod_l+0x174>
 800f3cc:	f04f 0c00 	mov.w	ip, #0
 800f3d0:	1ca2      	adds	r2, r4, #2
 800f3d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800f3d4:	78a2      	ldrb	r2, [r4, #2]
 800f3d6:	e783      	b.n	800f2e0 <_strtod_l+0x190>
 800f3d8:	f04f 0c01 	mov.w	ip, #1
 800f3dc:	e7f8      	b.n	800f3d0 <_strtod_l+0x280>
 800f3de:	bf00      	nop
 800f3e0:	0802eb4c 	.word	0x0802eb4c
 800f3e4:	0802e983 	.word	0x0802e983
 800f3e8:	7ff00000 	.word	0x7ff00000
 800f3ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f3ee:	1c51      	adds	r1, r2, #1
 800f3f0:	9119      	str	r1, [sp, #100]	@ 0x64
 800f3f2:	7852      	ldrb	r2, [r2, #1]
 800f3f4:	2a30      	cmp	r2, #48	@ 0x30
 800f3f6:	d0f9      	beq.n	800f3ec <_strtod_l+0x29c>
 800f3f8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f3fc:	2908      	cmp	r1, #8
 800f3fe:	f63f af75 	bhi.w	800f2ec <_strtod_l+0x19c>
 800f402:	3a30      	subs	r2, #48	@ 0x30
 800f404:	f04f 080a 	mov.w	r8, #10
 800f408:	9209      	str	r2, [sp, #36]	@ 0x24
 800f40a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f40c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f40e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f410:	1c56      	adds	r6, r2, #1
 800f412:	9619      	str	r6, [sp, #100]	@ 0x64
 800f414:	7852      	ldrb	r2, [r2, #1]
 800f416:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f41a:	f1be 0f09 	cmp.w	lr, #9
 800f41e:	d939      	bls.n	800f494 <_strtod_l+0x344>
 800f420:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f422:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f426:	1a76      	subs	r6, r6, r1
 800f428:	2e08      	cmp	r6, #8
 800f42a:	dc03      	bgt.n	800f434 <_strtod_l+0x2e4>
 800f42c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f42e:	4588      	cmp	r8, r1
 800f430:	bfa8      	it	ge
 800f432:	4688      	movge	r8, r1
 800f434:	f1bc 0f00 	cmp.w	ip, #0
 800f438:	d001      	beq.n	800f43e <_strtod_l+0x2ee>
 800f43a:	f1c8 0800 	rsb	r8, r8, #0
 800f43e:	2d00      	cmp	r5, #0
 800f440:	d14e      	bne.n	800f4e0 <_strtod_l+0x390>
 800f442:	9908      	ldr	r1, [sp, #32]
 800f444:	4308      	orrs	r0, r1
 800f446:	f47f aebc 	bne.w	800f1c2 <_strtod_l+0x72>
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	f47f aed4 	bne.w	800f1f8 <_strtod_l+0xa8>
 800f450:	2a69      	cmp	r2, #105	@ 0x69
 800f452:	d028      	beq.n	800f4a6 <_strtod_l+0x356>
 800f454:	dc25      	bgt.n	800f4a2 <_strtod_l+0x352>
 800f456:	2a49      	cmp	r2, #73	@ 0x49
 800f458:	d025      	beq.n	800f4a6 <_strtod_l+0x356>
 800f45a:	2a4e      	cmp	r2, #78	@ 0x4e
 800f45c:	f47f aecc 	bne.w	800f1f8 <_strtod_l+0xa8>
 800f460:	499a      	ldr	r1, [pc, #616]	@ (800f6cc <_strtod_l+0x57c>)
 800f462:	a819      	add	r0, sp, #100	@ 0x64
 800f464:	f001 f9dc 	bl	8010820 <__match>
 800f468:	2800      	cmp	r0, #0
 800f46a:	f43f aec5 	beq.w	800f1f8 <_strtod_l+0xa8>
 800f46e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f470:	781b      	ldrb	r3, [r3, #0]
 800f472:	2b28      	cmp	r3, #40	@ 0x28
 800f474:	d12e      	bne.n	800f4d4 <_strtod_l+0x384>
 800f476:	aa1c      	add	r2, sp, #112	@ 0x70
 800f478:	4995      	ldr	r1, [pc, #596]	@ (800f6d0 <_strtod_l+0x580>)
 800f47a:	a819      	add	r0, sp, #100	@ 0x64
 800f47c:	f001 f9e4 	bl	8010848 <__hexnan>
 800f480:	2805      	cmp	r0, #5
 800f482:	d127      	bne.n	800f4d4 <_strtod_l+0x384>
 800f484:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f486:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f48a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f48e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f492:	e696      	b.n	800f1c2 <_strtod_l+0x72>
 800f494:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f496:	fb08 2101 	mla	r1, r8, r1, r2
 800f49a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f49e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f4a0:	e7b5      	b.n	800f40e <_strtod_l+0x2be>
 800f4a2:	2a6e      	cmp	r2, #110	@ 0x6e
 800f4a4:	e7da      	b.n	800f45c <_strtod_l+0x30c>
 800f4a6:	498b      	ldr	r1, [pc, #556]	@ (800f6d4 <_strtod_l+0x584>)
 800f4a8:	a819      	add	r0, sp, #100	@ 0x64
 800f4aa:	f001 f9b9 	bl	8010820 <__match>
 800f4ae:	2800      	cmp	r0, #0
 800f4b0:	f43f aea2 	beq.w	800f1f8 <_strtod_l+0xa8>
 800f4b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f4b6:	a819      	add	r0, sp, #100	@ 0x64
 800f4b8:	4987      	ldr	r1, [pc, #540]	@ (800f6d8 <_strtod_l+0x588>)
 800f4ba:	3b01      	subs	r3, #1
 800f4bc:	9319      	str	r3, [sp, #100]	@ 0x64
 800f4be:	f001 f9af 	bl	8010820 <__match>
 800f4c2:	b910      	cbnz	r0, 800f4ca <_strtod_l+0x37a>
 800f4c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f4c6:	3301      	adds	r3, #1
 800f4c8:	9319      	str	r3, [sp, #100]	@ 0x64
 800f4ca:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f6e8 <_strtod_l+0x598>
 800f4ce:	f04f 0a00 	mov.w	sl, #0
 800f4d2:	e676      	b.n	800f1c2 <_strtod_l+0x72>
 800f4d4:	4881      	ldr	r0, [pc, #516]	@ (800f6dc <_strtod_l+0x58c>)
 800f4d6:	f000 fee3 	bl	80102a0 <nan>
 800f4da:	ec5b ab10 	vmov	sl, fp, d0
 800f4de:	e670      	b.n	800f1c2 <_strtod_l+0x72>
 800f4e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4e2:	f1b9 0f00 	cmp.w	r9, #0
 800f4e6:	bf08      	it	eq
 800f4e8:	46a9      	moveq	r9, r5
 800f4ea:	2d10      	cmp	r5, #16
 800f4ec:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f4ee:	eba8 0303 	sub.w	r3, r8, r3
 800f4f2:	462c      	mov	r4, r5
 800f4f4:	bfa8      	it	ge
 800f4f6:	2410      	movge	r4, #16
 800f4f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f4fa:	f7f1 f807 	bl	800050c <__aeabi_ui2d>
 800f4fe:	2d09      	cmp	r5, #9
 800f500:	4682      	mov	sl, r0
 800f502:	468b      	mov	fp, r1
 800f504:	dc13      	bgt.n	800f52e <_strtod_l+0x3de>
 800f506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f508:	2b00      	cmp	r3, #0
 800f50a:	f43f ae5a 	beq.w	800f1c2 <_strtod_l+0x72>
 800f50e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f510:	dd78      	ble.n	800f604 <_strtod_l+0x4b4>
 800f512:	2b16      	cmp	r3, #22
 800f514:	dc5f      	bgt.n	800f5d6 <_strtod_l+0x486>
 800f516:	4972      	ldr	r1, [pc, #456]	@ (800f6e0 <_strtod_l+0x590>)
 800f518:	4652      	mov	r2, sl
 800f51a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f51e:	465b      	mov	r3, fp
 800f520:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f524:	f7f1 f86c 	bl	8000600 <__aeabi_dmul>
 800f528:	4682      	mov	sl, r0
 800f52a:	468b      	mov	fp, r1
 800f52c:	e649      	b.n	800f1c2 <_strtod_l+0x72>
 800f52e:	4b6c      	ldr	r3, [pc, #432]	@ (800f6e0 <_strtod_l+0x590>)
 800f530:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f534:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f538:	f7f1 f862 	bl	8000600 <__aeabi_dmul>
 800f53c:	4682      	mov	sl, r0
 800f53e:	468b      	mov	fp, r1
 800f540:	4638      	mov	r0, r7
 800f542:	f7f0 ffe3 	bl	800050c <__aeabi_ui2d>
 800f546:	4602      	mov	r2, r0
 800f548:	460b      	mov	r3, r1
 800f54a:	4650      	mov	r0, sl
 800f54c:	4659      	mov	r1, fp
 800f54e:	f7f0 fea1 	bl	8000294 <__adddf3>
 800f552:	2d0f      	cmp	r5, #15
 800f554:	4682      	mov	sl, r0
 800f556:	468b      	mov	fp, r1
 800f558:	ddd5      	ble.n	800f506 <_strtod_l+0x3b6>
 800f55a:	1b2c      	subs	r4, r5, r4
 800f55c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f55e:	441c      	add	r4, r3
 800f560:	2c00      	cmp	r4, #0
 800f562:	f340 8093 	ble.w	800f68c <_strtod_l+0x53c>
 800f566:	f014 030f 	ands.w	r3, r4, #15
 800f56a:	d00a      	beq.n	800f582 <_strtod_l+0x432>
 800f56c:	495c      	ldr	r1, [pc, #368]	@ (800f6e0 <_strtod_l+0x590>)
 800f56e:	4652      	mov	r2, sl
 800f570:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f574:	465b      	mov	r3, fp
 800f576:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f57a:	f7f1 f841 	bl	8000600 <__aeabi_dmul>
 800f57e:	4682      	mov	sl, r0
 800f580:	468b      	mov	fp, r1
 800f582:	f034 040f 	bics.w	r4, r4, #15
 800f586:	d073      	beq.n	800f670 <_strtod_l+0x520>
 800f588:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f58c:	dd49      	ble.n	800f622 <_strtod_l+0x4d2>
 800f58e:	2400      	movs	r4, #0
 800f590:	46a0      	mov	r8, r4
 800f592:	46a1      	mov	r9, r4
 800f594:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f596:	2322      	movs	r3, #34	@ 0x22
 800f598:	9a05      	ldr	r2, [sp, #20]
 800f59a:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f6e8 <_strtod_l+0x598>
 800f59e:	f04f 0a00 	mov.w	sl, #0
 800f5a2:	6013      	str	r3, [r2, #0]
 800f5a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	f43f ae0b 	beq.w	800f1c2 <_strtod_l+0x72>
 800f5ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f5ae:	9805      	ldr	r0, [sp, #20]
 800f5b0:	f7ff f938 	bl	800e824 <_Bfree>
 800f5b4:	4649      	mov	r1, r9
 800f5b6:	9805      	ldr	r0, [sp, #20]
 800f5b8:	f7ff f934 	bl	800e824 <_Bfree>
 800f5bc:	4641      	mov	r1, r8
 800f5be:	9805      	ldr	r0, [sp, #20]
 800f5c0:	f7ff f930 	bl	800e824 <_Bfree>
 800f5c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f5c6:	9805      	ldr	r0, [sp, #20]
 800f5c8:	f7ff f92c 	bl	800e824 <_Bfree>
 800f5cc:	4621      	mov	r1, r4
 800f5ce:	9805      	ldr	r0, [sp, #20]
 800f5d0:	f7ff f928 	bl	800e824 <_Bfree>
 800f5d4:	e5f5      	b.n	800f1c2 <_strtod_l+0x72>
 800f5d6:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f5da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f5dc:	4293      	cmp	r3, r2
 800f5de:	dbbc      	blt.n	800f55a <_strtod_l+0x40a>
 800f5e0:	f1c5 050f 	rsb	r5, r5, #15
 800f5e4:	4c3e      	ldr	r4, [pc, #248]	@ (800f6e0 <_strtod_l+0x590>)
 800f5e6:	4652      	mov	r2, sl
 800f5e8:	465b      	mov	r3, fp
 800f5ea:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f5ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f5f2:	f7f1 f805 	bl	8000600 <__aeabi_dmul>
 800f5f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5f8:	1b5d      	subs	r5, r3, r5
 800f5fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f5fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f602:	e78f      	b.n	800f524 <_strtod_l+0x3d4>
 800f604:	3316      	adds	r3, #22
 800f606:	dba8      	blt.n	800f55a <_strtod_l+0x40a>
 800f608:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f60a:	4650      	mov	r0, sl
 800f60c:	4659      	mov	r1, fp
 800f60e:	eba3 0808 	sub.w	r8, r3, r8
 800f612:	4b33      	ldr	r3, [pc, #204]	@ (800f6e0 <_strtod_l+0x590>)
 800f614:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f618:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f61c:	f7f1 f91a 	bl	8000854 <__aeabi_ddiv>
 800f620:	e782      	b.n	800f528 <_strtod_l+0x3d8>
 800f622:	2300      	movs	r3, #0
 800f624:	1124      	asrs	r4, r4, #4
 800f626:	4650      	mov	r0, sl
 800f628:	4659      	mov	r1, fp
 800f62a:	4f2e      	ldr	r7, [pc, #184]	@ (800f6e4 <_strtod_l+0x594>)
 800f62c:	461e      	mov	r6, r3
 800f62e:	2c01      	cmp	r4, #1
 800f630:	dc21      	bgt.n	800f676 <_strtod_l+0x526>
 800f632:	b10b      	cbz	r3, 800f638 <_strtod_l+0x4e8>
 800f634:	4682      	mov	sl, r0
 800f636:	468b      	mov	fp, r1
 800f638:	492a      	ldr	r1, [pc, #168]	@ (800f6e4 <_strtod_l+0x594>)
 800f63a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f63e:	4652      	mov	r2, sl
 800f640:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f644:	465b      	mov	r3, fp
 800f646:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f64a:	f7f0 ffd9 	bl	8000600 <__aeabi_dmul>
 800f64e:	4b26      	ldr	r3, [pc, #152]	@ (800f6e8 <_strtod_l+0x598>)
 800f650:	460a      	mov	r2, r1
 800f652:	4682      	mov	sl, r0
 800f654:	400b      	ands	r3, r1
 800f656:	4925      	ldr	r1, [pc, #148]	@ (800f6ec <_strtod_l+0x59c>)
 800f658:	428b      	cmp	r3, r1
 800f65a:	d898      	bhi.n	800f58e <_strtod_l+0x43e>
 800f65c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f660:	428b      	cmp	r3, r1
 800f662:	bf86      	itte	hi
 800f664:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f6f0 <_strtod_l+0x5a0>
 800f668:	f04f 3aff 	movhi.w	sl, #4294967295
 800f66c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f670:	2300      	movs	r3, #0
 800f672:	9308      	str	r3, [sp, #32]
 800f674:	e076      	b.n	800f764 <_strtod_l+0x614>
 800f676:	07e2      	lsls	r2, r4, #31
 800f678:	d504      	bpl.n	800f684 <_strtod_l+0x534>
 800f67a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f67e:	f7f0 ffbf 	bl	8000600 <__aeabi_dmul>
 800f682:	2301      	movs	r3, #1
 800f684:	3601      	adds	r6, #1
 800f686:	1064      	asrs	r4, r4, #1
 800f688:	3708      	adds	r7, #8
 800f68a:	e7d0      	b.n	800f62e <_strtod_l+0x4de>
 800f68c:	d0f0      	beq.n	800f670 <_strtod_l+0x520>
 800f68e:	4264      	negs	r4, r4
 800f690:	f014 020f 	ands.w	r2, r4, #15
 800f694:	d00a      	beq.n	800f6ac <_strtod_l+0x55c>
 800f696:	4b12      	ldr	r3, [pc, #72]	@ (800f6e0 <_strtod_l+0x590>)
 800f698:	4650      	mov	r0, sl
 800f69a:	4659      	mov	r1, fp
 800f69c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a4:	f7f1 f8d6 	bl	8000854 <__aeabi_ddiv>
 800f6a8:	4682      	mov	sl, r0
 800f6aa:	468b      	mov	fp, r1
 800f6ac:	1124      	asrs	r4, r4, #4
 800f6ae:	d0df      	beq.n	800f670 <_strtod_l+0x520>
 800f6b0:	2c1f      	cmp	r4, #31
 800f6b2:	dd1f      	ble.n	800f6f4 <_strtod_l+0x5a4>
 800f6b4:	2400      	movs	r4, #0
 800f6b6:	46a0      	mov	r8, r4
 800f6b8:	46a1      	mov	r9, r4
 800f6ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f6bc:	2322      	movs	r3, #34	@ 0x22
 800f6be:	9a05      	ldr	r2, [sp, #20]
 800f6c0:	f04f 0a00 	mov.w	sl, #0
 800f6c4:	f04f 0b00 	mov.w	fp, #0
 800f6c8:	6013      	str	r3, [r2, #0]
 800f6ca:	e76b      	b.n	800f5a4 <_strtod_l+0x454>
 800f6cc:	0802e871 	.word	0x0802e871
 800f6d0:	0802eb38 	.word	0x0802eb38
 800f6d4:	0802e869 	.word	0x0802e869
 800f6d8:	0802e8a0 	.word	0x0802e8a0
 800f6dc:	0802e9d9 	.word	0x0802e9d9
 800f6e0:	0802ea70 	.word	0x0802ea70
 800f6e4:	0802ea48 	.word	0x0802ea48
 800f6e8:	7ff00000 	.word	0x7ff00000
 800f6ec:	7ca00000 	.word	0x7ca00000
 800f6f0:	7fefffff 	.word	0x7fefffff
 800f6f4:	f014 0310 	ands.w	r3, r4, #16
 800f6f8:	4650      	mov	r0, sl
 800f6fa:	4659      	mov	r1, fp
 800f6fc:	4ea9      	ldr	r6, [pc, #676]	@ (800f9a4 <_strtod_l+0x854>)
 800f6fe:	bf18      	it	ne
 800f700:	236a      	movne	r3, #106	@ 0x6a
 800f702:	9308      	str	r3, [sp, #32]
 800f704:	2300      	movs	r3, #0
 800f706:	07e7      	lsls	r7, r4, #31
 800f708:	d504      	bpl.n	800f714 <_strtod_l+0x5c4>
 800f70a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f70e:	f7f0 ff77 	bl	8000600 <__aeabi_dmul>
 800f712:	2301      	movs	r3, #1
 800f714:	1064      	asrs	r4, r4, #1
 800f716:	f106 0608 	add.w	r6, r6, #8
 800f71a:	d1f4      	bne.n	800f706 <_strtod_l+0x5b6>
 800f71c:	b10b      	cbz	r3, 800f722 <_strtod_l+0x5d2>
 800f71e:	4682      	mov	sl, r0
 800f720:	468b      	mov	fp, r1
 800f722:	9b08      	ldr	r3, [sp, #32]
 800f724:	b1b3      	cbz	r3, 800f754 <_strtod_l+0x604>
 800f726:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f72a:	4659      	mov	r1, fp
 800f72c:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f730:	2b00      	cmp	r3, #0
 800f732:	dd0f      	ble.n	800f754 <_strtod_l+0x604>
 800f734:	2b1f      	cmp	r3, #31
 800f736:	dd56      	ble.n	800f7e6 <_strtod_l+0x696>
 800f738:	2b34      	cmp	r3, #52	@ 0x34
 800f73a:	f04f 0a00 	mov.w	sl, #0
 800f73e:	bfdb      	ittet	le
 800f740:	f04f 33ff 	movle.w	r3, #4294967295
 800f744:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f748:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f74c:	4093      	lslle	r3, r2
 800f74e:	bfd8      	it	le
 800f750:	ea03 0b01 	andle.w	fp, r3, r1
 800f754:	2200      	movs	r2, #0
 800f756:	2300      	movs	r3, #0
 800f758:	4650      	mov	r0, sl
 800f75a:	4659      	mov	r1, fp
 800f75c:	f7f1 f9b8 	bl	8000ad0 <__aeabi_dcmpeq>
 800f760:	2800      	cmp	r0, #0
 800f762:	d1a7      	bne.n	800f6b4 <_strtod_l+0x564>
 800f764:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f766:	464a      	mov	r2, r9
 800f768:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f76a:	9300      	str	r3, [sp, #0]
 800f76c:	462b      	mov	r3, r5
 800f76e:	9805      	ldr	r0, [sp, #20]
 800f770:	f7ff f8c2 	bl	800e8f8 <__s2b>
 800f774:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f776:	2800      	cmp	r0, #0
 800f778:	f43f af09 	beq.w	800f58e <_strtod_l+0x43e>
 800f77c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f77e:	2400      	movs	r4, #0
 800f780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f782:	2a00      	cmp	r2, #0
 800f784:	eba3 0308 	sub.w	r3, r3, r8
 800f788:	46a0      	mov	r8, r4
 800f78a:	bfa8      	it	ge
 800f78c:	2300      	movge	r3, #0
 800f78e:	9312      	str	r3, [sp, #72]	@ 0x48
 800f790:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f794:	9316      	str	r3, [sp, #88]	@ 0x58
 800f796:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f798:	9805      	ldr	r0, [sp, #20]
 800f79a:	6859      	ldr	r1, [r3, #4]
 800f79c:	f7ff f802 	bl	800e7a4 <_Balloc>
 800f7a0:	4681      	mov	r9, r0
 800f7a2:	2800      	cmp	r0, #0
 800f7a4:	f43f aef7 	beq.w	800f596 <_strtod_l+0x446>
 800f7a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f7aa:	300c      	adds	r0, #12
 800f7ac:	691a      	ldr	r2, [r3, #16]
 800f7ae:	f103 010c 	add.w	r1, r3, #12
 800f7b2:	3202      	adds	r2, #2
 800f7b4:	0092      	lsls	r2, r2, #2
 800f7b6:	f7fe f882 	bl	800d8be <memcpy>
 800f7ba:	aa1c      	add	r2, sp, #112	@ 0x70
 800f7bc:	a91b      	add	r1, sp, #108	@ 0x6c
 800f7be:	9805      	ldr	r0, [sp, #20]
 800f7c0:	ec4b ab10 	vmov	d0, sl, fp
 800f7c4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f7c8:	f7ff fbd4 	bl	800ef74 <__d2b>
 800f7cc:	901a      	str	r0, [sp, #104]	@ 0x68
 800f7ce:	2800      	cmp	r0, #0
 800f7d0:	f43f aee1 	beq.w	800f596 <_strtod_l+0x446>
 800f7d4:	2101      	movs	r1, #1
 800f7d6:	9805      	ldr	r0, [sp, #20]
 800f7d8:	f7ff f924 	bl	800ea24 <__i2b>
 800f7dc:	4680      	mov	r8, r0
 800f7de:	b948      	cbnz	r0, 800f7f4 <_strtod_l+0x6a4>
 800f7e0:	f04f 0800 	mov.w	r8, #0
 800f7e4:	e6d7      	b.n	800f596 <_strtod_l+0x446>
 800f7e6:	f04f 32ff 	mov.w	r2, #4294967295
 800f7ea:	fa02 f303 	lsl.w	r3, r2, r3
 800f7ee:	ea03 0a0a 	and.w	sl, r3, sl
 800f7f2:	e7af      	b.n	800f754 <_strtod_l+0x604>
 800f7f4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f7f6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f7f8:	2d00      	cmp	r5, #0
 800f7fa:	bfa9      	itett	ge
 800f7fc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f7fe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f800:	18ef      	addge	r7, r5, r3
 800f802:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f804:	bfb8      	it	lt
 800f806:	1b5e      	sublt	r6, r3, r5
 800f808:	9b08      	ldr	r3, [sp, #32]
 800f80a:	bfb8      	it	lt
 800f80c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f80e:	1aed      	subs	r5, r5, r3
 800f810:	4b65      	ldr	r3, [pc, #404]	@ (800f9a8 <_strtod_l+0x858>)
 800f812:	4415      	add	r5, r2
 800f814:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f818:	3d01      	subs	r5, #1
 800f81a:	429d      	cmp	r5, r3
 800f81c:	da4f      	bge.n	800f8be <_strtod_l+0x76e>
 800f81e:	1b5b      	subs	r3, r3, r5
 800f820:	2101      	movs	r1, #1
 800f822:	2b1f      	cmp	r3, #31
 800f824:	eba2 0203 	sub.w	r2, r2, r3
 800f828:	dc3d      	bgt.n	800f8a6 <_strtod_l+0x756>
 800f82a:	fa01 f303 	lsl.w	r3, r1, r3
 800f82e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f830:	2300      	movs	r3, #0
 800f832:	9310      	str	r3, [sp, #64]	@ 0x40
 800f834:	18bd      	adds	r5, r7, r2
 800f836:	9b08      	ldr	r3, [sp, #32]
 800f838:	4416      	add	r6, r2
 800f83a:	42af      	cmp	r7, r5
 800f83c:	441e      	add	r6, r3
 800f83e:	463b      	mov	r3, r7
 800f840:	bfa8      	it	ge
 800f842:	462b      	movge	r3, r5
 800f844:	42b3      	cmp	r3, r6
 800f846:	bfa8      	it	ge
 800f848:	4633      	movge	r3, r6
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	bfc2      	ittt	gt
 800f84e:	1aed      	subgt	r5, r5, r3
 800f850:	1af6      	subgt	r6, r6, r3
 800f852:	1aff      	subgt	r7, r7, r3
 800f854:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f856:	2b00      	cmp	r3, #0
 800f858:	dd16      	ble.n	800f888 <_strtod_l+0x738>
 800f85a:	4641      	mov	r1, r8
 800f85c:	461a      	mov	r2, r3
 800f85e:	9805      	ldr	r0, [sp, #20]
 800f860:	f7ff f99a 	bl	800eb98 <__pow5mult>
 800f864:	4680      	mov	r8, r0
 800f866:	2800      	cmp	r0, #0
 800f868:	d0ba      	beq.n	800f7e0 <_strtod_l+0x690>
 800f86a:	4601      	mov	r1, r0
 800f86c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f86e:	9805      	ldr	r0, [sp, #20]
 800f870:	f7ff f8ee 	bl	800ea50 <__multiply>
 800f874:	900a      	str	r0, [sp, #40]	@ 0x28
 800f876:	2800      	cmp	r0, #0
 800f878:	f43f ae8d 	beq.w	800f596 <_strtod_l+0x446>
 800f87c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f87e:	9805      	ldr	r0, [sp, #20]
 800f880:	f7fe ffd0 	bl	800e824 <_Bfree>
 800f884:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f886:	931a      	str	r3, [sp, #104]	@ 0x68
 800f888:	2d00      	cmp	r5, #0
 800f88a:	dc1d      	bgt.n	800f8c8 <_strtod_l+0x778>
 800f88c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f88e:	2b00      	cmp	r3, #0
 800f890:	dd23      	ble.n	800f8da <_strtod_l+0x78a>
 800f892:	4649      	mov	r1, r9
 800f894:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f896:	9805      	ldr	r0, [sp, #20]
 800f898:	f7ff f97e 	bl	800eb98 <__pow5mult>
 800f89c:	4681      	mov	r9, r0
 800f89e:	b9e0      	cbnz	r0, 800f8da <_strtod_l+0x78a>
 800f8a0:	f04f 0900 	mov.w	r9, #0
 800f8a4:	e677      	b.n	800f596 <_strtod_l+0x446>
 800f8a6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f8aa:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f8ac:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f8b0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f8b4:	35e2      	adds	r5, #226	@ 0xe2
 800f8b6:	fa01 f305 	lsl.w	r3, r1, r5
 800f8ba:	9310      	str	r3, [sp, #64]	@ 0x40
 800f8bc:	e7ba      	b.n	800f834 <_strtod_l+0x6e4>
 800f8be:	2300      	movs	r3, #0
 800f8c0:	9310      	str	r3, [sp, #64]	@ 0x40
 800f8c2:	2301      	movs	r3, #1
 800f8c4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f8c6:	e7b5      	b.n	800f834 <_strtod_l+0x6e4>
 800f8c8:	462a      	mov	r2, r5
 800f8ca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f8cc:	9805      	ldr	r0, [sp, #20]
 800f8ce:	f7ff f9bd 	bl	800ec4c <__lshift>
 800f8d2:	901a      	str	r0, [sp, #104]	@ 0x68
 800f8d4:	2800      	cmp	r0, #0
 800f8d6:	d1d9      	bne.n	800f88c <_strtod_l+0x73c>
 800f8d8:	e65d      	b.n	800f596 <_strtod_l+0x446>
 800f8da:	2e00      	cmp	r6, #0
 800f8dc:	dd07      	ble.n	800f8ee <_strtod_l+0x79e>
 800f8de:	4649      	mov	r1, r9
 800f8e0:	4632      	mov	r2, r6
 800f8e2:	9805      	ldr	r0, [sp, #20]
 800f8e4:	f7ff f9b2 	bl	800ec4c <__lshift>
 800f8e8:	4681      	mov	r9, r0
 800f8ea:	2800      	cmp	r0, #0
 800f8ec:	d0d8      	beq.n	800f8a0 <_strtod_l+0x750>
 800f8ee:	2f00      	cmp	r7, #0
 800f8f0:	dd08      	ble.n	800f904 <_strtod_l+0x7b4>
 800f8f2:	4641      	mov	r1, r8
 800f8f4:	463a      	mov	r2, r7
 800f8f6:	9805      	ldr	r0, [sp, #20]
 800f8f8:	f7ff f9a8 	bl	800ec4c <__lshift>
 800f8fc:	4680      	mov	r8, r0
 800f8fe:	2800      	cmp	r0, #0
 800f900:	f43f ae49 	beq.w	800f596 <_strtod_l+0x446>
 800f904:	464a      	mov	r2, r9
 800f906:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f908:	9805      	ldr	r0, [sp, #20]
 800f90a:	f7ff fa27 	bl	800ed5c <__mdiff>
 800f90e:	4604      	mov	r4, r0
 800f910:	2800      	cmp	r0, #0
 800f912:	f43f ae40 	beq.w	800f596 <_strtod_l+0x446>
 800f916:	68c3      	ldr	r3, [r0, #12]
 800f918:	4641      	mov	r1, r8
 800f91a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f91c:	2300      	movs	r3, #0
 800f91e:	60c3      	str	r3, [r0, #12]
 800f920:	f7ff fa00 	bl	800ed24 <__mcmp>
 800f924:	2800      	cmp	r0, #0
 800f926:	da45      	bge.n	800f9b4 <_strtod_l+0x864>
 800f928:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f92a:	ea53 030a 	orrs.w	r3, r3, sl
 800f92e:	d16b      	bne.n	800fa08 <_strtod_l+0x8b8>
 800f930:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f934:	2b00      	cmp	r3, #0
 800f936:	d167      	bne.n	800fa08 <_strtod_l+0x8b8>
 800f938:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f93c:	0d1b      	lsrs	r3, r3, #20
 800f93e:	051b      	lsls	r3, r3, #20
 800f940:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f944:	d960      	bls.n	800fa08 <_strtod_l+0x8b8>
 800f946:	6963      	ldr	r3, [r4, #20]
 800f948:	b913      	cbnz	r3, 800f950 <_strtod_l+0x800>
 800f94a:	6923      	ldr	r3, [r4, #16]
 800f94c:	2b01      	cmp	r3, #1
 800f94e:	dd5b      	ble.n	800fa08 <_strtod_l+0x8b8>
 800f950:	4621      	mov	r1, r4
 800f952:	2201      	movs	r2, #1
 800f954:	9805      	ldr	r0, [sp, #20]
 800f956:	f7ff f979 	bl	800ec4c <__lshift>
 800f95a:	4641      	mov	r1, r8
 800f95c:	4604      	mov	r4, r0
 800f95e:	f7ff f9e1 	bl	800ed24 <__mcmp>
 800f962:	2800      	cmp	r0, #0
 800f964:	dd50      	ble.n	800fa08 <_strtod_l+0x8b8>
 800f966:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f96a:	9a08      	ldr	r2, [sp, #32]
 800f96c:	0d1b      	lsrs	r3, r3, #20
 800f96e:	051b      	lsls	r3, r3, #20
 800f970:	2a00      	cmp	r2, #0
 800f972:	d06a      	beq.n	800fa4a <_strtod_l+0x8fa>
 800f974:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f978:	d867      	bhi.n	800fa4a <_strtod_l+0x8fa>
 800f97a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f97e:	f67f ae9d 	bls.w	800f6bc <_strtod_l+0x56c>
 800f982:	4b0a      	ldr	r3, [pc, #40]	@ (800f9ac <_strtod_l+0x85c>)
 800f984:	4650      	mov	r0, sl
 800f986:	4659      	mov	r1, fp
 800f988:	2200      	movs	r2, #0
 800f98a:	f7f0 fe39 	bl	8000600 <__aeabi_dmul>
 800f98e:	4b08      	ldr	r3, [pc, #32]	@ (800f9b0 <_strtod_l+0x860>)
 800f990:	4682      	mov	sl, r0
 800f992:	468b      	mov	fp, r1
 800f994:	400b      	ands	r3, r1
 800f996:	2b00      	cmp	r3, #0
 800f998:	f47f ae08 	bne.w	800f5ac <_strtod_l+0x45c>
 800f99c:	2322      	movs	r3, #34	@ 0x22
 800f99e:	9a05      	ldr	r2, [sp, #20]
 800f9a0:	6013      	str	r3, [r2, #0]
 800f9a2:	e603      	b.n	800f5ac <_strtod_l+0x45c>
 800f9a4:	0802eb60 	.word	0x0802eb60
 800f9a8:	fffffc02 	.word	0xfffffc02
 800f9ac:	39500000 	.word	0x39500000
 800f9b0:	7ff00000 	.word	0x7ff00000
 800f9b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f9b8:	d165      	bne.n	800fa86 <_strtod_l+0x936>
 800f9ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f9bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f9c0:	b35a      	cbz	r2, 800fa1a <_strtod_l+0x8ca>
 800f9c2:	4a9f      	ldr	r2, [pc, #636]	@ (800fc40 <_strtod_l+0xaf0>)
 800f9c4:	4293      	cmp	r3, r2
 800f9c6:	d12b      	bne.n	800fa20 <_strtod_l+0x8d0>
 800f9c8:	9b08      	ldr	r3, [sp, #32]
 800f9ca:	4651      	mov	r1, sl
 800f9cc:	b303      	cbz	r3, 800fa10 <_strtod_l+0x8c0>
 800f9ce:	465a      	mov	r2, fp
 800f9d0:	4b9c      	ldr	r3, [pc, #624]	@ (800fc44 <_strtod_l+0xaf4>)
 800f9d2:	4013      	ands	r3, r2
 800f9d4:	f04f 32ff 	mov.w	r2, #4294967295
 800f9d8:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f9dc:	d81b      	bhi.n	800fa16 <_strtod_l+0x8c6>
 800f9de:	0d1b      	lsrs	r3, r3, #20
 800f9e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f9e4:	fa02 f303 	lsl.w	r3, r2, r3
 800f9e8:	4299      	cmp	r1, r3
 800f9ea:	d119      	bne.n	800fa20 <_strtod_l+0x8d0>
 800f9ec:	4b96      	ldr	r3, [pc, #600]	@ (800fc48 <_strtod_l+0xaf8>)
 800f9ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f9f0:	429a      	cmp	r2, r3
 800f9f2:	d102      	bne.n	800f9fa <_strtod_l+0x8aa>
 800f9f4:	3101      	adds	r1, #1
 800f9f6:	f43f adce 	beq.w	800f596 <_strtod_l+0x446>
 800f9fa:	4b92      	ldr	r3, [pc, #584]	@ (800fc44 <_strtod_l+0xaf4>)
 800f9fc:	f04f 0a00 	mov.w	sl, #0
 800fa00:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fa02:	401a      	ands	r2, r3
 800fa04:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800fa08:	9b08      	ldr	r3, [sp, #32]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d1b9      	bne.n	800f982 <_strtod_l+0x832>
 800fa0e:	e5cd      	b.n	800f5ac <_strtod_l+0x45c>
 800fa10:	f04f 33ff 	mov.w	r3, #4294967295
 800fa14:	e7e8      	b.n	800f9e8 <_strtod_l+0x898>
 800fa16:	4613      	mov	r3, r2
 800fa18:	e7e6      	b.n	800f9e8 <_strtod_l+0x898>
 800fa1a:	ea53 030a 	orrs.w	r3, r3, sl
 800fa1e:	d0a2      	beq.n	800f966 <_strtod_l+0x816>
 800fa20:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fa22:	b1db      	cbz	r3, 800fa5c <_strtod_l+0x90c>
 800fa24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fa26:	4213      	tst	r3, r2
 800fa28:	d0ee      	beq.n	800fa08 <_strtod_l+0x8b8>
 800fa2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa2c:	4650      	mov	r0, sl
 800fa2e:	9a08      	ldr	r2, [sp, #32]
 800fa30:	4659      	mov	r1, fp
 800fa32:	b1bb      	cbz	r3, 800fa64 <_strtod_l+0x914>
 800fa34:	f7ff fb6c 	bl	800f110 <sulp>
 800fa38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fa3c:	ec53 2b10 	vmov	r2, r3, d0
 800fa40:	f7f0 fc28 	bl	8000294 <__adddf3>
 800fa44:	4682      	mov	sl, r0
 800fa46:	468b      	mov	fp, r1
 800fa48:	e7de      	b.n	800fa08 <_strtod_l+0x8b8>
 800fa4a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800fa4e:	f04f 3aff 	mov.w	sl, #4294967295
 800fa52:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800fa56:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800fa5a:	e7d5      	b.n	800fa08 <_strtod_l+0x8b8>
 800fa5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800fa5e:	ea13 0f0a 	tst.w	r3, sl
 800fa62:	e7e1      	b.n	800fa28 <_strtod_l+0x8d8>
 800fa64:	f7ff fb54 	bl	800f110 <sulp>
 800fa68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fa6c:	ec53 2b10 	vmov	r2, r3, d0
 800fa70:	f7f0 fc0e 	bl	8000290 <__aeabi_dsub>
 800fa74:	2200      	movs	r2, #0
 800fa76:	2300      	movs	r3, #0
 800fa78:	4682      	mov	sl, r0
 800fa7a:	468b      	mov	fp, r1
 800fa7c:	f7f1 f828 	bl	8000ad0 <__aeabi_dcmpeq>
 800fa80:	2800      	cmp	r0, #0
 800fa82:	d0c1      	beq.n	800fa08 <_strtod_l+0x8b8>
 800fa84:	e61a      	b.n	800f6bc <_strtod_l+0x56c>
 800fa86:	4641      	mov	r1, r8
 800fa88:	4620      	mov	r0, r4
 800fa8a:	f7ff facb 	bl	800f024 <__ratio>
 800fa8e:	2200      	movs	r2, #0
 800fa90:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fa94:	ec57 6b10 	vmov	r6, r7, d0
 800fa98:	4630      	mov	r0, r6
 800fa9a:	4639      	mov	r1, r7
 800fa9c:	f7f1 f82c 	bl	8000af8 <__aeabi_dcmple>
 800faa0:	2800      	cmp	r0, #0
 800faa2:	d06f      	beq.n	800fb84 <_strtod_l+0xa34>
 800faa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d17a      	bne.n	800fba0 <_strtod_l+0xa50>
 800faaa:	f1ba 0f00 	cmp.w	sl, #0
 800faae:	d158      	bne.n	800fb62 <_strtod_l+0xa12>
 800fab0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fab2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d15a      	bne.n	800fb70 <_strtod_l+0xa20>
 800faba:	2200      	movs	r2, #0
 800fabc:	4b63      	ldr	r3, [pc, #396]	@ (800fc4c <_strtod_l+0xafc>)
 800fabe:	4630      	mov	r0, r6
 800fac0:	4639      	mov	r1, r7
 800fac2:	f7f1 f80f 	bl	8000ae4 <__aeabi_dcmplt>
 800fac6:	2800      	cmp	r0, #0
 800fac8:	d159      	bne.n	800fb7e <_strtod_l+0xa2e>
 800faca:	4630      	mov	r0, r6
 800facc:	4639      	mov	r1, r7
 800face:	2200      	movs	r2, #0
 800fad0:	4b5f      	ldr	r3, [pc, #380]	@ (800fc50 <_strtod_l+0xb00>)
 800fad2:	f7f0 fd95 	bl	8000600 <__aeabi_dmul>
 800fad6:	4606      	mov	r6, r0
 800fad8:	460f      	mov	r7, r1
 800fada:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800fade:	9606      	str	r6, [sp, #24]
 800fae0:	9307      	str	r3, [sp, #28]
 800fae2:	4d58      	ldr	r5, [pc, #352]	@ (800fc44 <_strtod_l+0xaf4>)
 800fae4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fae8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800faec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800faee:	401d      	ands	r5, r3
 800faf0:	4b58      	ldr	r3, [pc, #352]	@ (800fc54 <_strtod_l+0xb04>)
 800faf2:	429d      	cmp	r5, r3
 800faf4:	f040 80b2 	bne.w	800fc5c <_strtod_l+0xb0c>
 800faf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fafa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800fafe:	ec4b ab10 	vmov	d0, sl, fp
 800fb02:	f7ff f9c3 	bl	800ee8c <__ulp>
 800fb06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fb0a:	ec51 0b10 	vmov	r0, r1, d0
 800fb0e:	f7f0 fd77 	bl	8000600 <__aeabi_dmul>
 800fb12:	4652      	mov	r2, sl
 800fb14:	465b      	mov	r3, fp
 800fb16:	f7f0 fbbd 	bl	8000294 <__adddf3>
 800fb1a:	460b      	mov	r3, r1
 800fb1c:	4949      	ldr	r1, [pc, #292]	@ (800fc44 <_strtod_l+0xaf4>)
 800fb1e:	4682      	mov	sl, r0
 800fb20:	4a4d      	ldr	r2, [pc, #308]	@ (800fc58 <_strtod_l+0xb08>)
 800fb22:	4019      	ands	r1, r3
 800fb24:	4291      	cmp	r1, r2
 800fb26:	d942      	bls.n	800fbae <_strtod_l+0xa5e>
 800fb28:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fb2a:	4b47      	ldr	r3, [pc, #284]	@ (800fc48 <_strtod_l+0xaf8>)
 800fb2c:	429a      	cmp	r2, r3
 800fb2e:	d103      	bne.n	800fb38 <_strtod_l+0x9e8>
 800fb30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fb32:	3301      	adds	r3, #1
 800fb34:	f43f ad2f 	beq.w	800f596 <_strtod_l+0x446>
 800fb38:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800fc48 <_strtod_l+0xaf8>
 800fb3c:	f04f 3aff 	mov.w	sl, #4294967295
 800fb40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fb42:	9805      	ldr	r0, [sp, #20]
 800fb44:	f7fe fe6e 	bl	800e824 <_Bfree>
 800fb48:	4649      	mov	r1, r9
 800fb4a:	9805      	ldr	r0, [sp, #20]
 800fb4c:	f7fe fe6a 	bl	800e824 <_Bfree>
 800fb50:	4641      	mov	r1, r8
 800fb52:	9805      	ldr	r0, [sp, #20]
 800fb54:	f7fe fe66 	bl	800e824 <_Bfree>
 800fb58:	4621      	mov	r1, r4
 800fb5a:	9805      	ldr	r0, [sp, #20]
 800fb5c:	f7fe fe62 	bl	800e824 <_Bfree>
 800fb60:	e619      	b.n	800f796 <_strtod_l+0x646>
 800fb62:	f1ba 0f01 	cmp.w	sl, #1
 800fb66:	d103      	bne.n	800fb70 <_strtod_l+0xa20>
 800fb68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	f43f ada6 	beq.w	800f6bc <_strtod_l+0x56c>
 800fb70:	2600      	movs	r6, #0
 800fb72:	4f36      	ldr	r7, [pc, #216]	@ (800fc4c <_strtod_l+0xafc>)
 800fb74:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800fc20 <_strtod_l+0xad0>
 800fb78:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fb7c:	e7b1      	b.n	800fae2 <_strtod_l+0x992>
 800fb7e:	2600      	movs	r6, #0
 800fb80:	4f33      	ldr	r7, [pc, #204]	@ (800fc50 <_strtod_l+0xb00>)
 800fb82:	e7aa      	b.n	800fada <_strtod_l+0x98a>
 800fb84:	4b32      	ldr	r3, [pc, #200]	@ (800fc50 <_strtod_l+0xb00>)
 800fb86:	4630      	mov	r0, r6
 800fb88:	4639      	mov	r1, r7
 800fb8a:	2200      	movs	r2, #0
 800fb8c:	f7f0 fd38 	bl	8000600 <__aeabi_dmul>
 800fb90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb92:	4606      	mov	r6, r0
 800fb94:	460f      	mov	r7, r1
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d09f      	beq.n	800fada <_strtod_l+0x98a>
 800fb9a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800fb9e:	e7a0      	b.n	800fae2 <_strtod_l+0x992>
 800fba0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800fc28 <_strtod_l+0xad8>
 800fba4:	ec57 6b17 	vmov	r6, r7, d7
 800fba8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fbac:	e799      	b.n	800fae2 <_strtod_l+0x992>
 800fbae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800fbb2:	9b08      	ldr	r3, [sp, #32]
 800fbb4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d1c1      	bne.n	800fb40 <_strtod_l+0x9f0>
 800fbbc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fbc0:	0d1b      	lsrs	r3, r3, #20
 800fbc2:	051b      	lsls	r3, r3, #20
 800fbc4:	429d      	cmp	r5, r3
 800fbc6:	d1bb      	bne.n	800fb40 <_strtod_l+0x9f0>
 800fbc8:	4630      	mov	r0, r6
 800fbca:	4639      	mov	r1, r7
 800fbcc:	f7f1 f878 	bl	8000cc0 <__aeabi_d2lz>
 800fbd0:	f7f0 fce8 	bl	80005a4 <__aeabi_l2d>
 800fbd4:	4602      	mov	r2, r0
 800fbd6:	460b      	mov	r3, r1
 800fbd8:	4630      	mov	r0, r6
 800fbda:	4639      	mov	r1, r7
 800fbdc:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800fbe0:	f7f0 fb56 	bl	8000290 <__aeabi_dsub>
 800fbe4:	460b      	mov	r3, r1
 800fbe6:	4602      	mov	r2, r0
 800fbe8:	ea46 060a 	orr.w	r6, r6, sl
 800fbec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800fbf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbf2:	431e      	orrs	r6, r3
 800fbf4:	d06f      	beq.n	800fcd6 <_strtod_l+0xb86>
 800fbf6:	a30e      	add	r3, pc, #56	@ (adr r3, 800fc30 <_strtod_l+0xae0>)
 800fbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbfc:	f7f0 ff72 	bl	8000ae4 <__aeabi_dcmplt>
 800fc00:	2800      	cmp	r0, #0
 800fc02:	f47f acd3 	bne.w	800f5ac <_strtod_l+0x45c>
 800fc06:	a30c      	add	r3, pc, #48	@ (adr r3, 800fc38 <_strtod_l+0xae8>)
 800fc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fc10:	f7f0 ff86 	bl	8000b20 <__aeabi_dcmpgt>
 800fc14:	2800      	cmp	r0, #0
 800fc16:	d093      	beq.n	800fb40 <_strtod_l+0x9f0>
 800fc18:	e4c8      	b.n	800f5ac <_strtod_l+0x45c>
 800fc1a:	bf00      	nop
 800fc1c:	f3af 8000 	nop.w
 800fc20:	00000000 	.word	0x00000000
 800fc24:	bff00000 	.word	0xbff00000
 800fc28:	00000000 	.word	0x00000000
 800fc2c:	3ff00000 	.word	0x3ff00000
 800fc30:	94a03595 	.word	0x94a03595
 800fc34:	3fdfffff 	.word	0x3fdfffff
 800fc38:	35afe535 	.word	0x35afe535
 800fc3c:	3fe00000 	.word	0x3fe00000
 800fc40:	000fffff 	.word	0x000fffff
 800fc44:	7ff00000 	.word	0x7ff00000
 800fc48:	7fefffff 	.word	0x7fefffff
 800fc4c:	3ff00000 	.word	0x3ff00000
 800fc50:	3fe00000 	.word	0x3fe00000
 800fc54:	7fe00000 	.word	0x7fe00000
 800fc58:	7c9fffff 	.word	0x7c9fffff
 800fc5c:	9b08      	ldr	r3, [sp, #32]
 800fc5e:	b323      	cbz	r3, 800fcaa <_strtod_l+0xb5a>
 800fc60:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800fc64:	d821      	bhi.n	800fcaa <_strtod_l+0xb5a>
 800fc66:	4630      	mov	r0, r6
 800fc68:	4639      	mov	r1, r7
 800fc6a:	a327      	add	r3, pc, #156	@ (adr r3, 800fd08 <_strtod_l+0xbb8>)
 800fc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc70:	f7f0 ff42 	bl	8000af8 <__aeabi_dcmple>
 800fc74:	b1a0      	cbz	r0, 800fca0 <_strtod_l+0xb50>
 800fc76:	4639      	mov	r1, r7
 800fc78:	4630      	mov	r0, r6
 800fc7a:	f7f0 ff99 	bl	8000bb0 <__aeabi_d2uiz>
 800fc7e:	2801      	cmp	r0, #1
 800fc80:	bf38      	it	cc
 800fc82:	2001      	movcc	r0, #1
 800fc84:	f7f0 fc42 	bl	800050c <__aeabi_ui2d>
 800fc88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc8a:	4606      	mov	r6, r0
 800fc8c:	460f      	mov	r7, r1
 800fc8e:	b9fb      	cbnz	r3, 800fcd0 <_strtod_l+0xb80>
 800fc90:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fc94:	9014      	str	r0, [sp, #80]	@ 0x50
 800fc96:	9315      	str	r3, [sp, #84]	@ 0x54
 800fc98:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800fc9c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fca0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fca2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800fca6:	1b5b      	subs	r3, r3, r5
 800fca8:	9311      	str	r3, [sp, #68]	@ 0x44
 800fcaa:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800fcae:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fcb2:	f7ff f8eb 	bl	800ee8c <__ulp>
 800fcb6:	4650      	mov	r0, sl
 800fcb8:	4659      	mov	r1, fp
 800fcba:	ec53 2b10 	vmov	r2, r3, d0
 800fcbe:	f7f0 fc9f 	bl	8000600 <__aeabi_dmul>
 800fcc2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800fcc6:	f7f0 fae5 	bl	8000294 <__adddf3>
 800fcca:	4682      	mov	sl, r0
 800fccc:	468b      	mov	fp, r1
 800fcce:	e770      	b.n	800fbb2 <_strtod_l+0xa62>
 800fcd0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800fcd4:	e7e0      	b.n	800fc98 <_strtod_l+0xb48>
 800fcd6:	a30e      	add	r3, pc, #56	@ (adr r3, 800fd10 <_strtod_l+0xbc0>)
 800fcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcdc:	f7f0 ff02 	bl	8000ae4 <__aeabi_dcmplt>
 800fce0:	e798      	b.n	800fc14 <_strtod_l+0xac4>
 800fce2:	2300      	movs	r3, #0
 800fce4:	930e      	str	r3, [sp, #56]	@ 0x38
 800fce6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fce8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fcea:	6013      	str	r3, [r2, #0]
 800fcec:	f7ff ba6d 	b.w	800f1ca <_strtod_l+0x7a>
 800fcf0:	2a65      	cmp	r2, #101	@ 0x65
 800fcf2:	f43f ab67 	beq.w	800f3c4 <_strtod_l+0x274>
 800fcf6:	2a45      	cmp	r2, #69	@ 0x45
 800fcf8:	f43f ab64 	beq.w	800f3c4 <_strtod_l+0x274>
 800fcfc:	2301      	movs	r3, #1
 800fcfe:	f7ff bba0 	b.w	800f442 <_strtod_l+0x2f2>
 800fd02:	bf00      	nop
 800fd04:	f3af 8000 	nop.w
 800fd08:	ffc00000 	.word	0xffc00000
 800fd0c:	41dfffff 	.word	0x41dfffff
 800fd10:	94a03595 	.word	0x94a03595
 800fd14:	3fcfffff 	.word	0x3fcfffff

0800fd18 <_strtod_r>:
 800fd18:	4b01      	ldr	r3, [pc, #4]	@ (800fd20 <_strtod_r+0x8>)
 800fd1a:	f7ff ba19 	b.w	800f150 <_strtod_l>
 800fd1e:	bf00      	nop
 800fd20:	20000080 	.word	0x20000080

0800fd24 <_strtol_l.isra.0>:
 800fd24:	2b24      	cmp	r3, #36	@ 0x24
 800fd26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd2a:	4686      	mov	lr, r0
 800fd2c:	4690      	mov	r8, r2
 800fd2e:	d801      	bhi.n	800fd34 <_strtol_l.isra.0+0x10>
 800fd30:	2b01      	cmp	r3, #1
 800fd32:	d106      	bne.n	800fd42 <_strtol_l.isra.0+0x1e>
 800fd34:	f7fd fd88 	bl	800d848 <__errno>
 800fd38:	2316      	movs	r3, #22
 800fd3a:	6003      	str	r3, [r0, #0]
 800fd3c:	2000      	movs	r0, #0
 800fd3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd42:	460d      	mov	r5, r1
 800fd44:	4833      	ldr	r0, [pc, #204]	@ (800fe14 <_strtol_l.isra.0+0xf0>)
 800fd46:	462a      	mov	r2, r5
 800fd48:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fd4c:	5d06      	ldrb	r6, [r0, r4]
 800fd4e:	f016 0608 	ands.w	r6, r6, #8
 800fd52:	d1f8      	bne.n	800fd46 <_strtol_l.isra.0+0x22>
 800fd54:	2c2d      	cmp	r4, #45	@ 0x2d
 800fd56:	d110      	bne.n	800fd7a <_strtol_l.isra.0+0x56>
 800fd58:	782c      	ldrb	r4, [r5, #0]
 800fd5a:	2601      	movs	r6, #1
 800fd5c:	1c95      	adds	r5, r2, #2
 800fd5e:	f033 0210 	bics.w	r2, r3, #16
 800fd62:	d115      	bne.n	800fd90 <_strtol_l.isra.0+0x6c>
 800fd64:	2c30      	cmp	r4, #48	@ 0x30
 800fd66:	d10d      	bne.n	800fd84 <_strtol_l.isra.0+0x60>
 800fd68:	782a      	ldrb	r2, [r5, #0]
 800fd6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fd6e:	2a58      	cmp	r2, #88	@ 0x58
 800fd70:	d108      	bne.n	800fd84 <_strtol_l.isra.0+0x60>
 800fd72:	786c      	ldrb	r4, [r5, #1]
 800fd74:	3502      	adds	r5, #2
 800fd76:	2310      	movs	r3, #16
 800fd78:	e00a      	b.n	800fd90 <_strtol_l.isra.0+0x6c>
 800fd7a:	2c2b      	cmp	r4, #43	@ 0x2b
 800fd7c:	bf04      	itt	eq
 800fd7e:	782c      	ldrbeq	r4, [r5, #0]
 800fd80:	1c95      	addeq	r5, r2, #2
 800fd82:	e7ec      	b.n	800fd5e <_strtol_l.isra.0+0x3a>
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d1f6      	bne.n	800fd76 <_strtol_l.isra.0+0x52>
 800fd88:	2c30      	cmp	r4, #48	@ 0x30
 800fd8a:	bf14      	ite	ne
 800fd8c:	230a      	movne	r3, #10
 800fd8e:	2308      	moveq	r3, #8
 800fd90:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fd94:	2200      	movs	r2, #0
 800fd96:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fd9a:	4610      	mov	r0, r2
 800fd9c:	fbbc f9f3 	udiv	r9, ip, r3
 800fda0:	fb03 ca19 	mls	sl, r3, r9, ip
 800fda4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fda8:	2f09      	cmp	r7, #9
 800fdaa:	d80f      	bhi.n	800fdcc <_strtol_l.isra.0+0xa8>
 800fdac:	463c      	mov	r4, r7
 800fdae:	42a3      	cmp	r3, r4
 800fdb0:	dd1b      	ble.n	800fdea <_strtol_l.isra.0+0xc6>
 800fdb2:	1c57      	adds	r7, r2, #1
 800fdb4:	d007      	beq.n	800fdc6 <_strtol_l.isra.0+0xa2>
 800fdb6:	4581      	cmp	r9, r0
 800fdb8:	d314      	bcc.n	800fde4 <_strtol_l.isra.0+0xc0>
 800fdba:	d101      	bne.n	800fdc0 <_strtol_l.isra.0+0x9c>
 800fdbc:	45a2      	cmp	sl, r4
 800fdbe:	db11      	blt.n	800fde4 <_strtol_l.isra.0+0xc0>
 800fdc0:	fb00 4003 	mla	r0, r0, r3, r4
 800fdc4:	2201      	movs	r2, #1
 800fdc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fdca:	e7eb      	b.n	800fda4 <_strtol_l.isra.0+0x80>
 800fdcc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fdd0:	2f19      	cmp	r7, #25
 800fdd2:	d801      	bhi.n	800fdd8 <_strtol_l.isra.0+0xb4>
 800fdd4:	3c37      	subs	r4, #55	@ 0x37
 800fdd6:	e7ea      	b.n	800fdae <_strtol_l.isra.0+0x8a>
 800fdd8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fddc:	2f19      	cmp	r7, #25
 800fdde:	d804      	bhi.n	800fdea <_strtol_l.isra.0+0xc6>
 800fde0:	3c57      	subs	r4, #87	@ 0x57
 800fde2:	e7e4      	b.n	800fdae <_strtol_l.isra.0+0x8a>
 800fde4:	f04f 32ff 	mov.w	r2, #4294967295
 800fde8:	e7ed      	b.n	800fdc6 <_strtol_l.isra.0+0xa2>
 800fdea:	1c53      	adds	r3, r2, #1
 800fdec:	d108      	bne.n	800fe00 <_strtol_l.isra.0+0xdc>
 800fdee:	2322      	movs	r3, #34	@ 0x22
 800fdf0:	4660      	mov	r0, ip
 800fdf2:	f8ce 3000 	str.w	r3, [lr]
 800fdf6:	f1b8 0f00 	cmp.w	r8, #0
 800fdfa:	d0a0      	beq.n	800fd3e <_strtol_l.isra.0+0x1a>
 800fdfc:	1e69      	subs	r1, r5, #1
 800fdfe:	e006      	b.n	800fe0e <_strtol_l.isra.0+0xea>
 800fe00:	b106      	cbz	r6, 800fe04 <_strtol_l.isra.0+0xe0>
 800fe02:	4240      	negs	r0, r0
 800fe04:	f1b8 0f00 	cmp.w	r8, #0
 800fe08:	d099      	beq.n	800fd3e <_strtol_l.isra.0+0x1a>
 800fe0a:	2a00      	cmp	r2, #0
 800fe0c:	d1f6      	bne.n	800fdfc <_strtol_l.isra.0+0xd8>
 800fe0e:	f8c8 1000 	str.w	r1, [r8]
 800fe12:	e794      	b.n	800fd3e <_strtol_l.isra.0+0x1a>
 800fe14:	0802eb89 	.word	0x0802eb89

0800fe18 <_strtol_r>:
 800fe18:	f7ff bf84 	b.w	800fd24 <_strtol_l.isra.0>

0800fe1c <__ssputs_r>:
 800fe1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe20:	461f      	mov	r7, r3
 800fe22:	688e      	ldr	r6, [r1, #8]
 800fe24:	4682      	mov	sl, r0
 800fe26:	460c      	mov	r4, r1
 800fe28:	42be      	cmp	r6, r7
 800fe2a:	4690      	mov	r8, r2
 800fe2c:	680b      	ldr	r3, [r1, #0]
 800fe2e:	d82d      	bhi.n	800fe8c <__ssputs_r+0x70>
 800fe30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fe34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fe38:	d026      	beq.n	800fe88 <__ssputs_r+0x6c>
 800fe3a:	6965      	ldr	r5, [r4, #20]
 800fe3c:	6909      	ldr	r1, [r1, #16]
 800fe3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fe42:	eba3 0901 	sub.w	r9, r3, r1
 800fe46:	1c7b      	adds	r3, r7, #1
 800fe48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fe4c:	444b      	add	r3, r9
 800fe4e:	106d      	asrs	r5, r5, #1
 800fe50:	429d      	cmp	r5, r3
 800fe52:	bf38      	it	cc
 800fe54:	461d      	movcc	r5, r3
 800fe56:	0553      	lsls	r3, r2, #21
 800fe58:	d527      	bpl.n	800feaa <__ssputs_r+0x8e>
 800fe5a:	4629      	mov	r1, r5
 800fe5c:	f7fe fc16 	bl	800e68c <_malloc_r>
 800fe60:	4606      	mov	r6, r0
 800fe62:	b360      	cbz	r0, 800febe <__ssputs_r+0xa2>
 800fe64:	464a      	mov	r2, r9
 800fe66:	6921      	ldr	r1, [r4, #16]
 800fe68:	f7fd fd29 	bl	800d8be <memcpy>
 800fe6c:	89a3      	ldrh	r3, [r4, #12]
 800fe6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fe72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe76:	81a3      	strh	r3, [r4, #12]
 800fe78:	6126      	str	r6, [r4, #16]
 800fe7a:	444e      	add	r6, r9
 800fe7c:	6165      	str	r5, [r4, #20]
 800fe7e:	eba5 0509 	sub.w	r5, r5, r9
 800fe82:	6026      	str	r6, [r4, #0]
 800fe84:	463e      	mov	r6, r7
 800fe86:	60a5      	str	r5, [r4, #8]
 800fe88:	42be      	cmp	r6, r7
 800fe8a:	d900      	bls.n	800fe8e <__ssputs_r+0x72>
 800fe8c:	463e      	mov	r6, r7
 800fe8e:	4632      	mov	r2, r6
 800fe90:	4641      	mov	r1, r8
 800fe92:	6820      	ldr	r0, [r4, #0]
 800fe94:	f000 f9c6 	bl	8010224 <memmove>
 800fe98:	68a3      	ldr	r3, [r4, #8]
 800fe9a:	2000      	movs	r0, #0
 800fe9c:	1b9b      	subs	r3, r3, r6
 800fe9e:	60a3      	str	r3, [r4, #8]
 800fea0:	6823      	ldr	r3, [r4, #0]
 800fea2:	4433      	add	r3, r6
 800fea4:	6023      	str	r3, [r4, #0]
 800fea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800feaa:	462a      	mov	r2, r5
 800feac:	f000 fd79 	bl	80109a2 <_realloc_r>
 800feb0:	4606      	mov	r6, r0
 800feb2:	2800      	cmp	r0, #0
 800feb4:	d1e0      	bne.n	800fe78 <__ssputs_r+0x5c>
 800feb6:	6921      	ldr	r1, [r4, #16]
 800feb8:	4650      	mov	r0, sl
 800feba:	f7fe fb73 	bl	800e5a4 <_free_r>
 800febe:	230c      	movs	r3, #12
 800fec0:	f04f 30ff 	mov.w	r0, #4294967295
 800fec4:	f8ca 3000 	str.w	r3, [sl]
 800fec8:	89a3      	ldrh	r3, [r4, #12]
 800feca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fece:	81a3      	strh	r3, [r4, #12]
 800fed0:	e7e9      	b.n	800fea6 <__ssputs_r+0x8a>
	...

0800fed4 <_svfiprintf_r>:
 800fed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed8:	4698      	mov	r8, r3
 800feda:	898b      	ldrh	r3, [r1, #12]
 800fedc:	b09d      	sub	sp, #116	@ 0x74
 800fede:	4607      	mov	r7, r0
 800fee0:	061b      	lsls	r3, r3, #24
 800fee2:	460d      	mov	r5, r1
 800fee4:	4614      	mov	r4, r2
 800fee6:	d510      	bpl.n	800ff0a <_svfiprintf_r+0x36>
 800fee8:	690b      	ldr	r3, [r1, #16]
 800feea:	b973      	cbnz	r3, 800ff0a <_svfiprintf_r+0x36>
 800feec:	2140      	movs	r1, #64	@ 0x40
 800feee:	f7fe fbcd 	bl	800e68c <_malloc_r>
 800fef2:	6028      	str	r0, [r5, #0]
 800fef4:	6128      	str	r0, [r5, #16]
 800fef6:	b930      	cbnz	r0, 800ff06 <_svfiprintf_r+0x32>
 800fef8:	230c      	movs	r3, #12
 800fefa:	603b      	str	r3, [r7, #0]
 800fefc:	f04f 30ff 	mov.w	r0, #4294967295
 800ff00:	b01d      	add	sp, #116	@ 0x74
 800ff02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff06:	2340      	movs	r3, #64	@ 0x40
 800ff08:	616b      	str	r3, [r5, #20]
 800ff0a:	2300      	movs	r3, #0
 800ff0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff10:	f04f 0901 	mov.w	r9, #1
 800ff14:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 80100b8 <_svfiprintf_r+0x1e4>
 800ff18:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff1a:	2320      	movs	r3, #32
 800ff1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ff20:	2330      	movs	r3, #48	@ 0x30
 800ff22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ff26:	4623      	mov	r3, r4
 800ff28:	469a      	mov	sl, r3
 800ff2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff2e:	b10a      	cbz	r2, 800ff34 <_svfiprintf_r+0x60>
 800ff30:	2a25      	cmp	r2, #37	@ 0x25
 800ff32:	d1f9      	bne.n	800ff28 <_svfiprintf_r+0x54>
 800ff34:	ebba 0b04 	subs.w	fp, sl, r4
 800ff38:	d00b      	beq.n	800ff52 <_svfiprintf_r+0x7e>
 800ff3a:	465b      	mov	r3, fp
 800ff3c:	4622      	mov	r2, r4
 800ff3e:	4629      	mov	r1, r5
 800ff40:	4638      	mov	r0, r7
 800ff42:	f7ff ff6b 	bl	800fe1c <__ssputs_r>
 800ff46:	3001      	adds	r0, #1
 800ff48:	f000 80a7 	beq.w	801009a <_svfiprintf_r+0x1c6>
 800ff4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ff4e:	445a      	add	r2, fp
 800ff50:	9209      	str	r2, [sp, #36]	@ 0x24
 800ff52:	f89a 3000 	ldrb.w	r3, [sl]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	f000 809f 	beq.w	801009a <_svfiprintf_r+0x1c6>
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	f04f 32ff 	mov.w	r2, #4294967295
 800ff62:	f10a 0a01 	add.w	sl, sl, #1
 800ff66:	9304      	str	r3, [sp, #16]
 800ff68:	9307      	str	r3, [sp, #28]
 800ff6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ff6e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ff70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ff74:	4654      	mov	r4, sl
 800ff76:	2205      	movs	r2, #5
 800ff78:	484f      	ldr	r0, [pc, #316]	@ (80100b8 <_svfiprintf_r+0x1e4>)
 800ff7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff7e:	f7fd fc90 	bl	800d8a2 <memchr>
 800ff82:	9a04      	ldr	r2, [sp, #16]
 800ff84:	b9d8      	cbnz	r0, 800ffbe <_svfiprintf_r+0xea>
 800ff86:	06d0      	lsls	r0, r2, #27
 800ff88:	bf44      	itt	mi
 800ff8a:	2320      	movmi	r3, #32
 800ff8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff90:	0711      	lsls	r1, r2, #28
 800ff92:	bf44      	itt	mi
 800ff94:	232b      	movmi	r3, #43	@ 0x2b
 800ff96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff9a:	f89a 3000 	ldrb.w	r3, [sl]
 800ff9e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ffa0:	d015      	beq.n	800ffce <_svfiprintf_r+0xfa>
 800ffa2:	9a07      	ldr	r2, [sp, #28]
 800ffa4:	4654      	mov	r4, sl
 800ffa6:	2000      	movs	r0, #0
 800ffa8:	f04f 0c0a 	mov.w	ip, #10
 800ffac:	4621      	mov	r1, r4
 800ffae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ffb2:	3b30      	subs	r3, #48	@ 0x30
 800ffb4:	2b09      	cmp	r3, #9
 800ffb6:	d94b      	bls.n	8010050 <_svfiprintf_r+0x17c>
 800ffb8:	b1b0      	cbz	r0, 800ffe8 <_svfiprintf_r+0x114>
 800ffba:	9207      	str	r2, [sp, #28]
 800ffbc:	e014      	b.n	800ffe8 <_svfiprintf_r+0x114>
 800ffbe:	eba0 0308 	sub.w	r3, r0, r8
 800ffc2:	46a2      	mov	sl, r4
 800ffc4:	fa09 f303 	lsl.w	r3, r9, r3
 800ffc8:	4313      	orrs	r3, r2
 800ffca:	9304      	str	r3, [sp, #16]
 800ffcc:	e7d2      	b.n	800ff74 <_svfiprintf_r+0xa0>
 800ffce:	9b03      	ldr	r3, [sp, #12]
 800ffd0:	1d19      	adds	r1, r3, #4
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	9103      	str	r1, [sp, #12]
 800ffd8:	bfbb      	ittet	lt
 800ffda:	425b      	neglt	r3, r3
 800ffdc:	f042 0202 	orrlt.w	r2, r2, #2
 800ffe0:	9307      	strge	r3, [sp, #28]
 800ffe2:	9307      	strlt	r3, [sp, #28]
 800ffe4:	bfb8      	it	lt
 800ffe6:	9204      	strlt	r2, [sp, #16]
 800ffe8:	7823      	ldrb	r3, [r4, #0]
 800ffea:	2b2e      	cmp	r3, #46	@ 0x2e
 800ffec:	d10a      	bne.n	8010004 <_svfiprintf_r+0x130>
 800ffee:	7863      	ldrb	r3, [r4, #1]
 800fff0:	2b2a      	cmp	r3, #42	@ 0x2a
 800fff2:	d132      	bne.n	801005a <_svfiprintf_r+0x186>
 800fff4:	9b03      	ldr	r3, [sp, #12]
 800fff6:	3402      	adds	r4, #2
 800fff8:	1d1a      	adds	r2, r3, #4
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010000:	9203      	str	r2, [sp, #12]
 8010002:	9305      	str	r3, [sp, #20]
 8010004:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80100c8 <_svfiprintf_r+0x1f4>
 8010008:	2203      	movs	r2, #3
 801000a:	7821      	ldrb	r1, [r4, #0]
 801000c:	4650      	mov	r0, sl
 801000e:	f7fd fc48 	bl	800d8a2 <memchr>
 8010012:	b138      	cbz	r0, 8010024 <_svfiprintf_r+0x150>
 8010014:	eba0 000a 	sub.w	r0, r0, sl
 8010018:	2240      	movs	r2, #64	@ 0x40
 801001a:	9b04      	ldr	r3, [sp, #16]
 801001c:	3401      	adds	r4, #1
 801001e:	4082      	lsls	r2, r0
 8010020:	4313      	orrs	r3, r2
 8010022:	9304      	str	r3, [sp, #16]
 8010024:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010028:	2206      	movs	r2, #6
 801002a:	4824      	ldr	r0, [pc, #144]	@ (80100bc <_svfiprintf_r+0x1e8>)
 801002c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010030:	f7fd fc37 	bl	800d8a2 <memchr>
 8010034:	2800      	cmp	r0, #0
 8010036:	d036      	beq.n	80100a6 <_svfiprintf_r+0x1d2>
 8010038:	4b21      	ldr	r3, [pc, #132]	@ (80100c0 <_svfiprintf_r+0x1ec>)
 801003a:	bb1b      	cbnz	r3, 8010084 <_svfiprintf_r+0x1b0>
 801003c:	9b03      	ldr	r3, [sp, #12]
 801003e:	3307      	adds	r3, #7
 8010040:	f023 0307 	bic.w	r3, r3, #7
 8010044:	3308      	adds	r3, #8
 8010046:	9303      	str	r3, [sp, #12]
 8010048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801004a:	4433      	add	r3, r6
 801004c:	9309      	str	r3, [sp, #36]	@ 0x24
 801004e:	e76a      	b.n	800ff26 <_svfiprintf_r+0x52>
 8010050:	fb0c 3202 	mla	r2, ip, r2, r3
 8010054:	460c      	mov	r4, r1
 8010056:	2001      	movs	r0, #1
 8010058:	e7a8      	b.n	800ffac <_svfiprintf_r+0xd8>
 801005a:	2300      	movs	r3, #0
 801005c:	3401      	adds	r4, #1
 801005e:	f04f 0c0a 	mov.w	ip, #10
 8010062:	4619      	mov	r1, r3
 8010064:	9305      	str	r3, [sp, #20]
 8010066:	4620      	mov	r0, r4
 8010068:	f810 2b01 	ldrb.w	r2, [r0], #1
 801006c:	3a30      	subs	r2, #48	@ 0x30
 801006e:	2a09      	cmp	r2, #9
 8010070:	d903      	bls.n	801007a <_svfiprintf_r+0x1a6>
 8010072:	2b00      	cmp	r3, #0
 8010074:	d0c6      	beq.n	8010004 <_svfiprintf_r+0x130>
 8010076:	9105      	str	r1, [sp, #20]
 8010078:	e7c4      	b.n	8010004 <_svfiprintf_r+0x130>
 801007a:	fb0c 2101 	mla	r1, ip, r1, r2
 801007e:	4604      	mov	r4, r0
 8010080:	2301      	movs	r3, #1
 8010082:	e7f0      	b.n	8010066 <_svfiprintf_r+0x192>
 8010084:	ab03      	add	r3, sp, #12
 8010086:	462a      	mov	r2, r5
 8010088:	a904      	add	r1, sp, #16
 801008a:	4638      	mov	r0, r7
 801008c:	9300      	str	r3, [sp, #0]
 801008e:	4b0d      	ldr	r3, [pc, #52]	@ (80100c4 <_svfiprintf_r+0x1f0>)
 8010090:	f7fc fc98 	bl	800c9c4 <_printf_float>
 8010094:	1c42      	adds	r2, r0, #1
 8010096:	4606      	mov	r6, r0
 8010098:	d1d6      	bne.n	8010048 <_svfiprintf_r+0x174>
 801009a:	89ab      	ldrh	r3, [r5, #12]
 801009c:	065b      	lsls	r3, r3, #25
 801009e:	f53f af2d 	bmi.w	800fefc <_svfiprintf_r+0x28>
 80100a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80100a4:	e72c      	b.n	800ff00 <_svfiprintf_r+0x2c>
 80100a6:	ab03      	add	r3, sp, #12
 80100a8:	462a      	mov	r2, r5
 80100aa:	a904      	add	r1, sp, #16
 80100ac:	4638      	mov	r0, r7
 80100ae:	9300      	str	r3, [sp, #0]
 80100b0:	4b04      	ldr	r3, [pc, #16]	@ (80100c4 <_svfiprintf_r+0x1f0>)
 80100b2:	f7fc ff23 	bl	800cefc <_printf_i>
 80100b6:	e7ed      	b.n	8010094 <_svfiprintf_r+0x1c0>
 80100b8:	0802e985 	.word	0x0802e985
 80100bc:	0802e98f 	.word	0x0802e98f
 80100c0:	0800c9c5 	.word	0x0800c9c5
 80100c4:	0800fe1d 	.word	0x0800fe1d
 80100c8:	0802e98b 	.word	0x0802e98b

080100cc <__sflush_r>:
 80100cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80100d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100d4:	0716      	lsls	r6, r2, #28
 80100d6:	4605      	mov	r5, r0
 80100d8:	460c      	mov	r4, r1
 80100da:	d454      	bmi.n	8010186 <__sflush_r+0xba>
 80100dc:	684b      	ldr	r3, [r1, #4]
 80100de:	2b00      	cmp	r3, #0
 80100e0:	dc02      	bgt.n	80100e8 <__sflush_r+0x1c>
 80100e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	dd48      	ble.n	801017a <__sflush_r+0xae>
 80100e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80100ea:	2e00      	cmp	r6, #0
 80100ec:	d045      	beq.n	801017a <__sflush_r+0xae>
 80100ee:	2300      	movs	r3, #0
 80100f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80100f4:	682f      	ldr	r7, [r5, #0]
 80100f6:	6a21      	ldr	r1, [r4, #32]
 80100f8:	602b      	str	r3, [r5, #0]
 80100fa:	d030      	beq.n	801015e <__sflush_r+0x92>
 80100fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80100fe:	89a3      	ldrh	r3, [r4, #12]
 8010100:	0759      	lsls	r1, r3, #29
 8010102:	d505      	bpl.n	8010110 <__sflush_r+0x44>
 8010104:	6863      	ldr	r3, [r4, #4]
 8010106:	1ad2      	subs	r2, r2, r3
 8010108:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801010a:	b10b      	cbz	r3, 8010110 <__sflush_r+0x44>
 801010c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801010e:	1ad2      	subs	r2, r2, r3
 8010110:	2300      	movs	r3, #0
 8010112:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010114:	6a21      	ldr	r1, [r4, #32]
 8010116:	4628      	mov	r0, r5
 8010118:	47b0      	blx	r6
 801011a:	1c43      	adds	r3, r0, #1
 801011c:	89a3      	ldrh	r3, [r4, #12]
 801011e:	d106      	bne.n	801012e <__sflush_r+0x62>
 8010120:	6829      	ldr	r1, [r5, #0]
 8010122:	291d      	cmp	r1, #29
 8010124:	d82b      	bhi.n	801017e <__sflush_r+0xb2>
 8010126:	4a2a      	ldr	r2, [pc, #168]	@ (80101d0 <__sflush_r+0x104>)
 8010128:	40ca      	lsrs	r2, r1
 801012a:	07d6      	lsls	r6, r2, #31
 801012c:	d527      	bpl.n	801017e <__sflush_r+0xb2>
 801012e:	2200      	movs	r2, #0
 8010130:	04d9      	lsls	r1, r3, #19
 8010132:	6062      	str	r2, [r4, #4]
 8010134:	6922      	ldr	r2, [r4, #16]
 8010136:	6022      	str	r2, [r4, #0]
 8010138:	d504      	bpl.n	8010144 <__sflush_r+0x78>
 801013a:	1c42      	adds	r2, r0, #1
 801013c:	d101      	bne.n	8010142 <__sflush_r+0x76>
 801013e:	682b      	ldr	r3, [r5, #0]
 8010140:	b903      	cbnz	r3, 8010144 <__sflush_r+0x78>
 8010142:	6560      	str	r0, [r4, #84]	@ 0x54
 8010144:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010146:	602f      	str	r7, [r5, #0]
 8010148:	b1b9      	cbz	r1, 801017a <__sflush_r+0xae>
 801014a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801014e:	4299      	cmp	r1, r3
 8010150:	d002      	beq.n	8010158 <__sflush_r+0x8c>
 8010152:	4628      	mov	r0, r5
 8010154:	f7fe fa26 	bl	800e5a4 <_free_r>
 8010158:	2300      	movs	r3, #0
 801015a:	6363      	str	r3, [r4, #52]	@ 0x34
 801015c:	e00d      	b.n	801017a <__sflush_r+0xae>
 801015e:	2301      	movs	r3, #1
 8010160:	4628      	mov	r0, r5
 8010162:	47b0      	blx	r6
 8010164:	4602      	mov	r2, r0
 8010166:	1c50      	adds	r0, r2, #1
 8010168:	d1c9      	bne.n	80100fe <__sflush_r+0x32>
 801016a:	682b      	ldr	r3, [r5, #0]
 801016c:	2b00      	cmp	r3, #0
 801016e:	d0c6      	beq.n	80100fe <__sflush_r+0x32>
 8010170:	2b1d      	cmp	r3, #29
 8010172:	d001      	beq.n	8010178 <__sflush_r+0xac>
 8010174:	2b16      	cmp	r3, #22
 8010176:	d11d      	bne.n	80101b4 <__sflush_r+0xe8>
 8010178:	602f      	str	r7, [r5, #0]
 801017a:	2000      	movs	r0, #0
 801017c:	e021      	b.n	80101c2 <__sflush_r+0xf6>
 801017e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010182:	b21b      	sxth	r3, r3
 8010184:	e01a      	b.n	80101bc <__sflush_r+0xf0>
 8010186:	690f      	ldr	r7, [r1, #16]
 8010188:	2f00      	cmp	r7, #0
 801018a:	d0f6      	beq.n	801017a <__sflush_r+0xae>
 801018c:	0793      	lsls	r3, r2, #30
 801018e:	680e      	ldr	r6, [r1, #0]
 8010190:	600f      	str	r7, [r1, #0]
 8010192:	bf0c      	ite	eq
 8010194:	694b      	ldreq	r3, [r1, #20]
 8010196:	2300      	movne	r3, #0
 8010198:	eba6 0807 	sub.w	r8, r6, r7
 801019c:	608b      	str	r3, [r1, #8]
 801019e:	f1b8 0f00 	cmp.w	r8, #0
 80101a2:	ddea      	ble.n	801017a <__sflush_r+0xae>
 80101a4:	4643      	mov	r3, r8
 80101a6:	463a      	mov	r2, r7
 80101a8:	6a21      	ldr	r1, [r4, #32]
 80101aa:	4628      	mov	r0, r5
 80101ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80101ae:	47b0      	blx	r6
 80101b0:	2800      	cmp	r0, #0
 80101b2:	dc08      	bgt.n	80101c6 <__sflush_r+0xfa>
 80101b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80101bc:	f04f 30ff 	mov.w	r0, #4294967295
 80101c0:	81a3      	strh	r3, [r4, #12]
 80101c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101c6:	4407      	add	r7, r0
 80101c8:	eba8 0800 	sub.w	r8, r8, r0
 80101cc:	e7e7      	b.n	801019e <__sflush_r+0xd2>
 80101ce:	bf00      	nop
 80101d0:	20400001 	.word	0x20400001

080101d4 <_fflush_r>:
 80101d4:	b538      	push	{r3, r4, r5, lr}
 80101d6:	690b      	ldr	r3, [r1, #16]
 80101d8:	4605      	mov	r5, r0
 80101da:	460c      	mov	r4, r1
 80101dc:	b913      	cbnz	r3, 80101e4 <_fflush_r+0x10>
 80101de:	2500      	movs	r5, #0
 80101e0:	4628      	mov	r0, r5
 80101e2:	bd38      	pop	{r3, r4, r5, pc}
 80101e4:	b118      	cbz	r0, 80101ee <_fflush_r+0x1a>
 80101e6:	6a03      	ldr	r3, [r0, #32]
 80101e8:	b90b      	cbnz	r3, 80101ee <_fflush_r+0x1a>
 80101ea:	f7fd fa3f 	bl	800d66c <__sinit>
 80101ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d0f3      	beq.n	80101de <_fflush_r+0xa>
 80101f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80101f8:	07d0      	lsls	r0, r2, #31
 80101fa:	d404      	bmi.n	8010206 <_fflush_r+0x32>
 80101fc:	0599      	lsls	r1, r3, #22
 80101fe:	d402      	bmi.n	8010206 <_fflush_r+0x32>
 8010200:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010202:	f7fd fb4c 	bl	800d89e <__retarget_lock_acquire_recursive>
 8010206:	4628      	mov	r0, r5
 8010208:	4621      	mov	r1, r4
 801020a:	f7ff ff5f 	bl	80100cc <__sflush_r>
 801020e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010210:	4605      	mov	r5, r0
 8010212:	07da      	lsls	r2, r3, #31
 8010214:	d4e4      	bmi.n	80101e0 <_fflush_r+0xc>
 8010216:	89a3      	ldrh	r3, [r4, #12]
 8010218:	059b      	lsls	r3, r3, #22
 801021a:	d4e1      	bmi.n	80101e0 <_fflush_r+0xc>
 801021c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801021e:	f7fd fb3f 	bl	800d8a0 <__retarget_lock_release_recursive>
 8010222:	e7dd      	b.n	80101e0 <_fflush_r+0xc>

08010224 <memmove>:
 8010224:	4288      	cmp	r0, r1
 8010226:	b510      	push	{r4, lr}
 8010228:	eb01 0402 	add.w	r4, r1, r2
 801022c:	d902      	bls.n	8010234 <memmove+0x10>
 801022e:	4284      	cmp	r4, r0
 8010230:	4623      	mov	r3, r4
 8010232:	d807      	bhi.n	8010244 <memmove+0x20>
 8010234:	1e43      	subs	r3, r0, #1
 8010236:	42a1      	cmp	r1, r4
 8010238:	d008      	beq.n	801024c <memmove+0x28>
 801023a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801023e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010242:	e7f8      	b.n	8010236 <memmove+0x12>
 8010244:	4402      	add	r2, r0
 8010246:	4601      	mov	r1, r0
 8010248:	428a      	cmp	r2, r1
 801024a:	d100      	bne.n	801024e <memmove+0x2a>
 801024c:	bd10      	pop	{r4, pc}
 801024e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010256:	e7f7      	b.n	8010248 <memmove+0x24>

08010258 <strncmp>:
 8010258:	b510      	push	{r4, lr}
 801025a:	b16a      	cbz	r2, 8010278 <strncmp+0x20>
 801025c:	3901      	subs	r1, #1
 801025e:	1884      	adds	r4, r0, r2
 8010260:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010264:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010268:	429a      	cmp	r2, r3
 801026a:	d103      	bne.n	8010274 <strncmp+0x1c>
 801026c:	42a0      	cmp	r0, r4
 801026e:	d001      	beq.n	8010274 <strncmp+0x1c>
 8010270:	2a00      	cmp	r2, #0
 8010272:	d1f5      	bne.n	8010260 <strncmp+0x8>
 8010274:	1ad0      	subs	r0, r2, r3
 8010276:	bd10      	pop	{r4, pc}
 8010278:	4610      	mov	r0, r2
 801027a:	e7fc      	b.n	8010276 <strncmp+0x1e>

0801027c <_sbrk_r>:
 801027c:	b538      	push	{r3, r4, r5, lr}
 801027e:	2300      	movs	r3, #0
 8010280:	4d05      	ldr	r5, [pc, #20]	@ (8010298 <_sbrk_r+0x1c>)
 8010282:	4604      	mov	r4, r0
 8010284:	4608      	mov	r0, r1
 8010286:	602b      	str	r3, [r5, #0]
 8010288:	f7f2 f898 	bl	80023bc <_sbrk>
 801028c:	1c43      	adds	r3, r0, #1
 801028e:	d102      	bne.n	8010296 <_sbrk_r+0x1a>
 8010290:	682b      	ldr	r3, [r5, #0]
 8010292:	b103      	cbz	r3, 8010296 <_sbrk_r+0x1a>
 8010294:	6023      	str	r3, [r4, #0]
 8010296:	bd38      	pop	{r3, r4, r5, pc}
 8010298:	20012f78 	.word	0x20012f78
 801029c:	00000000 	.word	0x00000000

080102a0 <nan>:
 80102a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80102a8 <nan+0x8>
 80102a4:	4770      	bx	lr
 80102a6:	bf00      	nop
 80102a8:	00000000 	.word	0x00000000
 80102ac:	7ff80000 	.word	0x7ff80000

080102b0 <__assert_func>:
 80102b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80102b2:	4614      	mov	r4, r2
 80102b4:	461a      	mov	r2, r3
 80102b6:	4b09      	ldr	r3, [pc, #36]	@ (80102dc <__assert_func+0x2c>)
 80102b8:	4605      	mov	r5, r0
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	68d8      	ldr	r0, [r3, #12]
 80102be:	b14c      	cbz	r4, 80102d4 <__assert_func+0x24>
 80102c0:	4b07      	ldr	r3, [pc, #28]	@ (80102e0 <__assert_func+0x30>)
 80102c2:	9100      	str	r1, [sp, #0]
 80102c4:	4907      	ldr	r1, [pc, #28]	@ (80102e4 <__assert_func+0x34>)
 80102c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80102ca:	462b      	mov	r3, r5
 80102cc:	f000 fba4 	bl	8010a18 <fiprintf>
 80102d0:	f000 fbb4 	bl	8010a3c <abort>
 80102d4:	4b04      	ldr	r3, [pc, #16]	@ (80102e8 <__assert_func+0x38>)
 80102d6:	461c      	mov	r4, r3
 80102d8:	e7f3      	b.n	80102c2 <__assert_func+0x12>
 80102da:	bf00      	nop
 80102dc:	20000030 	.word	0x20000030
 80102e0:	0802e99e 	.word	0x0802e99e
 80102e4:	0802e9ab 	.word	0x0802e9ab
 80102e8:	0802e9d9 	.word	0x0802e9d9

080102ec <_calloc_r>:
 80102ec:	b570      	push	{r4, r5, r6, lr}
 80102ee:	fba1 5402 	umull	r5, r4, r1, r2
 80102f2:	b934      	cbnz	r4, 8010302 <_calloc_r+0x16>
 80102f4:	4629      	mov	r1, r5
 80102f6:	f7fe f9c9 	bl	800e68c <_malloc_r>
 80102fa:	4606      	mov	r6, r0
 80102fc:	b928      	cbnz	r0, 801030a <_calloc_r+0x1e>
 80102fe:	4630      	mov	r0, r6
 8010300:	bd70      	pop	{r4, r5, r6, pc}
 8010302:	220c      	movs	r2, #12
 8010304:	2600      	movs	r6, #0
 8010306:	6002      	str	r2, [r0, #0]
 8010308:	e7f9      	b.n	80102fe <_calloc_r+0x12>
 801030a:	462a      	mov	r2, r5
 801030c:	4621      	mov	r1, r4
 801030e:	f7fd fa48 	bl	800d7a2 <memset>
 8010312:	e7f4      	b.n	80102fe <_calloc_r+0x12>

08010314 <rshift>:
 8010314:	6903      	ldr	r3, [r0, #16]
 8010316:	114a      	asrs	r2, r1, #5
 8010318:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801031c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010320:	f100 0414 	add.w	r4, r0, #20
 8010324:	dd45      	ble.n	80103b2 <rshift+0x9e>
 8010326:	f011 011f 	ands.w	r1, r1, #31
 801032a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801032e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010332:	d10c      	bne.n	801034e <rshift+0x3a>
 8010334:	f100 0710 	add.w	r7, r0, #16
 8010338:	4629      	mov	r1, r5
 801033a:	42b1      	cmp	r1, r6
 801033c:	d334      	bcc.n	80103a8 <rshift+0x94>
 801033e:	1a9b      	subs	r3, r3, r2
 8010340:	1eea      	subs	r2, r5, #3
 8010342:	009b      	lsls	r3, r3, #2
 8010344:	4296      	cmp	r6, r2
 8010346:	bf38      	it	cc
 8010348:	2300      	movcc	r3, #0
 801034a:	4423      	add	r3, r4
 801034c:	e015      	b.n	801037a <rshift+0x66>
 801034e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010352:	f1c1 0820 	rsb	r8, r1, #32
 8010356:	f105 0e04 	add.w	lr, r5, #4
 801035a:	46a1      	mov	r9, r4
 801035c:	40cf      	lsrs	r7, r1
 801035e:	4576      	cmp	r6, lr
 8010360:	46f4      	mov	ip, lr
 8010362:	d815      	bhi.n	8010390 <rshift+0x7c>
 8010364:	1a9a      	subs	r2, r3, r2
 8010366:	3501      	adds	r5, #1
 8010368:	0092      	lsls	r2, r2, #2
 801036a:	3a04      	subs	r2, #4
 801036c:	42ae      	cmp	r6, r5
 801036e:	bf38      	it	cc
 8010370:	2200      	movcc	r2, #0
 8010372:	18a3      	adds	r3, r4, r2
 8010374:	50a7      	str	r7, [r4, r2]
 8010376:	b107      	cbz	r7, 801037a <rshift+0x66>
 8010378:	3304      	adds	r3, #4
 801037a:	1b1a      	subs	r2, r3, r4
 801037c:	42a3      	cmp	r3, r4
 801037e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010382:	bf08      	it	eq
 8010384:	2300      	moveq	r3, #0
 8010386:	6102      	str	r2, [r0, #16]
 8010388:	bf08      	it	eq
 801038a:	6143      	streq	r3, [r0, #20]
 801038c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010390:	f8dc c000 	ldr.w	ip, [ip]
 8010394:	fa0c fc08 	lsl.w	ip, ip, r8
 8010398:	ea4c 0707 	orr.w	r7, ip, r7
 801039c:	f849 7b04 	str.w	r7, [r9], #4
 80103a0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80103a4:	40cf      	lsrs	r7, r1
 80103a6:	e7da      	b.n	801035e <rshift+0x4a>
 80103a8:	f851 cb04 	ldr.w	ip, [r1], #4
 80103ac:	f847 cf04 	str.w	ip, [r7, #4]!
 80103b0:	e7c3      	b.n	801033a <rshift+0x26>
 80103b2:	4623      	mov	r3, r4
 80103b4:	e7e1      	b.n	801037a <rshift+0x66>

080103b6 <__hexdig_fun>:
 80103b6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80103ba:	2b09      	cmp	r3, #9
 80103bc:	d802      	bhi.n	80103c4 <__hexdig_fun+0xe>
 80103be:	3820      	subs	r0, #32
 80103c0:	b2c0      	uxtb	r0, r0
 80103c2:	4770      	bx	lr
 80103c4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80103c8:	2b05      	cmp	r3, #5
 80103ca:	d801      	bhi.n	80103d0 <__hexdig_fun+0x1a>
 80103cc:	3847      	subs	r0, #71	@ 0x47
 80103ce:	e7f7      	b.n	80103c0 <__hexdig_fun+0xa>
 80103d0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80103d4:	2b05      	cmp	r3, #5
 80103d6:	d801      	bhi.n	80103dc <__hexdig_fun+0x26>
 80103d8:	3827      	subs	r0, #39	@ 0x27
 80103da:	e7f1      	b.n	80103c0 <__hexdig_fun+0xa>
 80103dc:	2000      	movs	r0, #0
 80103de:	4770      	bx	lr

080103e0 <__gethex>:
 80103e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103e4:	b085      	sub	sp, #20
 80103e6:	468a      	mov	sl, r1
 80103e8:	4690      	mov	r8, r2
 80103ea:	9302      	str	r3, [sp, #8]
 80103ec:	680b      	ldr	r3, [r1, #0]
 80103ee:	9001      	str	r0, [sp, #4]
 80103f0:	1c9c      	adds	r4, r3, #2
 80103f2:	46a1      	mov	r9, r4
 80103f4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80103f8:	2830      	cmp	r0, #48	@ 0x30
 80103fa:	d0fa      	beq.n	80103f2 <__gethex+0x12>
 80103fc:	eba9 0303 	sub.w	r3, r9, r3
 8010400:	f1a3 0b02 	sub.w	fp, r3, #2
 8010404:	f7ff ffd7 	bl	80103b6 <__hexdig_fun>
 8010408:	4605      	mov	r5, r0
 801040a:	2800      	cmp	r0, #0
 801040c:	d166      	bne.n	80104dc <__gethex+0xfc>
 801040e:	2201      	movs	r2, #1
 8010410:	499e      	ldr	r1, [pc, #632]	@ (801068c <__gethex+0x2ac>)
 8010412:	4648      	mov	r0, r9
 8010414:	f7ff ff20 	bl	8010258 <strncmp>
 8010418:	4607      	mov	r7, r0
 801041a:	2800      	cmp	r0, #0
 801041c:	d165      	bne.n	80104ea <__gethex+0x10a>
 801041e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010422:	4626      	mov	r6, r4
 8010424:	f7ff ffc7 	bl	80103b6 <__hexdig_fun>
 8010428:	2800      	cmp	r0, #0
 801042a:	d060      	beq.n	80104ee <__gethex+0x10e>
 801042c:	4623      	mov	r3, r4
 801042e:	7818      	ldrb	r0, [r3, #0]
 8010430:	4699      	mov	r9, r3
 8010432:	3301      	adds	r3, #1
 8010434:	2830      	cmp	r0, #48	@ 0x30
 8010436:	d0fa      	beq.n	801042e <__gethex+0x4e>
 8010438:	f7ff ffbd 	bl	80103b6 <__hexdig_fun>
 801043c:	fab0 f580 	clz	r5, r0
 8010440:	f04f 0b01 	mov.w	fp, #1
 8010444:	096d      	lsrs	r5, r5, #5
 8010446:	464a      	mov	r2, r9
 8010448:	4616      	mov	r6, r2
 801044a:	3201      	adds	r2, #1
 801044c:	7830      	ldrb	r0, [r6, #0]
 801044e:	f7ff ffb2 	bl	80103b6 <__hexdig_fun>
 8010452:	2800      	cmp	r0, #0
 8010454:	d1f8      	bne.n	8010448 <__gethex+0x68>
 8010456:	2201      	movs	r2, #1
 8010458:	498c      	ldr	r1, [pc, #560]	@ (801068c <__gethex+0x2ac>)
 801045a:	4630      	mov	r0, r6
 801045c:	f7ff fefc 	bl	8010258 <strncmp>
 8010460:	2800      	cmp	r0, #0
 8010462:	d13e      	bne.n	80104e2 <__gethex+0x102>
 8010464:	b944      	cbnz	r4, 8010478 <__gethex+0x98>
 8010466:	1c74      	adds	r4, r6, #1
 8010468:	4622      	mov	r2, r4
 801046a:	4616      	mov	r6, r2
 801046c:	3201      	adds	r2, #1
 801046e:	7830      	ldrb	r0, [r6, #0]
 8010470:	f7ff ffa1 	bl	80103b6 <__hexdig_fun>
 8010474:	2800      	cmp	r0, #0
 8010476:	d1f8      	bne.n	801046a <__gethex+0x8a>
 8010478:	1ba4      	subs	r4, r4, r6
 801047a:	00a7      	lsls	r7, r4, #2
 801047c:	7833      	ldrb	r3, [r6, #0]
 801047e:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010482:	2b50      	cmp	r3, #80	@ 0x50
 8010484:	d13d      	bne.n	8010502 <__gethex+0x122>
 8010486:	7873      	ldrb	r3, [r6, #1]
 8010488:	2b2b      	cmp	r3, #43	@ 0x2b
 801048a:	d032      	beq.n	80104f2 <__gethex+0x112>
 801048c:	2b2d      	cmp	r3, #45	@ 0x2d
 801048e:	d033      	beq.n	80104f8 <__gethex+0x118>
 8010490:	1c71      	adds	r1, r6, #1
 8010492:	2400      	movs	r4, #0
 8010494:	7808      	ldrb	r0, [r1, #0]
 8010496:	f7ff ff8e 	bl	80103b6 <__hexdig_fun>
 801049a:	1e43      	subs	r3, r0, #1
 801049c:	b2db      	uxtb	r3, r3
 801049e:	2b18      	cmp	r3, #24
 80104a0:	d82f      	bhi.n	8010502 <__gethex+0x122>
 80104a2:	f1a0 0210 	sub.w	r2, r0, #16
 80104a6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80104aa:	f7ff ff84 	bl	80103b6 <__hexdig_fun>
 80104ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80104b2:	230a      	movs	r3, #10
 80104b4:	fa5f fc8c 	uxtb.w	ip, ip
 80104b8:	f1bc 0f18 	cmp.w	ip, #24
 80104bc:	d91e      	bls.n	80104fc <__gethex+0x11c>
 80104be:	b104      	cbz	r4, 80104c2 <__gethex+0xe2>
 80104c0:	4252      	negs	r2, r2
 80104c2:	4417      	add	r7, r2
 80104c4:	f8ca 1000 	str.w	r1, [sl]
 80104c8:	b1ed      	cbz	r5, 8010506 <__gethex+0x126>
 80104ca:	f1bb 0f00 	cmp.w	fp, #0
 80104ce:	bf0c      	ite	eq
 80104d0:	2506      	moveq	r5, #6
 80104d2:	2500      	movne	r5, #0
 80104d4:	4628      	mov	r0, r5
 80104d6:	b005      	add	sp, #20
 80104d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104dc:	2500      	movs	r5, #0
 80104de:	462c      	mov	r4, r5
 80104e0:	e7b1      	b.n	8010446 <__gethex+0x66>
 80104e2:	2c00      	cmp	r4, #0
 80104e4:	d1c8      	bne.n	8010478 <__gethex+0x98>
 80104e6:	4627      	mov	r7, r4
 80104e8:	e7c8      	b.n	801047c <__gethex+0x9c>
 80104ea:	464e      	mov	r6, r9
 80104ec:	462f      	mov	r7, r5
 80104ee:	2501      	movs	r5, #1
 80104f0:	e7c4      	b.n	801047c <__gethex+0x9c>
 80104f2:	2400      	movs	r4, #0
 80104f4:	1cb1      	adds	r1, r6, #2
 80104f6:	e7cd      	b.n	8010494 <__gethex+0xb4>
 80104f8:	2401      	movs	r4, #1
 80104fa:	e7fb      	b.n	80104f4 <__gethex+0x114>
 80104fc:	fb03 0002 	mla	r0, r3, r2, r0
 8010500:	e7cf      	b.n	80104a2 <__gethex+0xc2>
 8010502:	4631      	mov	r1, r6
 8010504:	e7de      	b.n	80104c4 <__gethex+0xe4>
 8010506:	eba6 0309 	sub.w	r3, r6, r9
 801050a:	4629      	mov	r1, r5
 801050c:	3b01      	subs	r3, #1
 801050e:	2b07      	cmp	r3, #7
 8010510:	dc0a      	bgt.n	8010528 <__gethex+0x148>
 8010512:	9801      	ldr	r0, [sp, #4]
 8010514:	f7fe f946 	bl	800e7a4 <_Balloc>
 8010518:	4604      	mov	r4, r0
 801051a:	b940      	cbnz	r0, 801052e <__gethex+0x14e>
 801051c:	4b5c      	ldr	r3, [pc, #368]	@ (8010690 <__gethex+0x2b0>)
 801051e:	4602      	mov	r2, r0
 8010520:	21e4      	movs	r1, #228	@ 0xe4
 8010522:	485c      	ldr	r0, [pc, #368]	@ (8010694 <__gethex+0x2b4>)
 8010524:	f7ff fec4 	bl	80102b0 <__assert_func>
 8010528:	3101      	adds	r1, #1
 801052a:	105b      	asrs	r3, r3, #1
 801052c:	e7ef      	b.n	801050e <__gethex+0x12e>
 801052e:	f100 0a14 	add.w	sl, r0, #20
 8010532:	2300      	movs	r3, #0
 8010534:	4655      	mov	r5, sl
 8010536:	469b      	mov	fp, r3
 8010538:	45b1      	cmp	r9, r6
 801053a:	d337      	bcc.n	80105ac <__gethex+0x1cc>
 801053c:	f845 bb04 	str.w	fp, [r5], #4
 8010540:	eba5 050a 	sub.w	r5, r5, sl
 8010544:	4658      	mov	r0, fp
 8010546:	10ad      	asrs	r5, r5, #2
 8010548:	6125      	str	r5, [r4, #16]
 801054a:	016d      	lsls	r5, r5, #5
 801054c:	f7fe fa1e 	bl	800e98c <__hi0bits>
 8010550:	f8d8 6000 	ldr.w	r6, [r8]
 8010554:	1a2d      	subs	r5, r5, r0
 8010556:	42b5      	cmp	r5, r6
 8010558:	dd54      	ble.n	8010604 <__gethex+0x224>
 801055a:	1bad      	subs	r5, r5, r6
 801055c:	4620      	mov	r0, r4
 801055e:	4629      	mov	r1, r5
 8010560:	f7fe fdb5 	bl	800f0ce <__any_on>
 8010564:	4681      	mov	r9, r0
 8010566:	b178      	cbz	r0, 8010588 <__gethex+0x1a8>
 8010568:	1e6b      	subs	r3, r5, #1
 801056a:	f04f 0901 	mov.w	r9, #1
 801056e:	1159      	asrs	r1, r3, #5
 8010570:	f003 021f 	and.w	r2, r3, #31
 8010574:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010578:	fa09 f202 	lsl.w	r2, r9, r2
 801057c:	420a      	tst	r2, r1
 801057e:	d003      	beq.n	8010588 <__gethex+0x1a8>
 8010580:	454b      	cmp	r3, r9
 8010582:	dc36      	bgt.n	80105f2 <__gethex+0x212>
 8010584:	f04f 0902 	mov.w	r9, #2
 8010588:	442f      	add	r7, r5
 801058a:	4629      	mov	r1, r5
 801058c:	4620      	mov	r0, r4
 801058e:	f7ff fec1 	bl	8010314 <rshift>
 8010592:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010596:	42bb      	cmp	r3, r7
 8010598:	da42      	bge.n	8010620 <__gethex+0x240>
 801059a:	4621      	mov	r1, r4
 801059c:	9801      	ldr	r0, [sp, #4]
 801059e:	f7fe f941 	bl	800e824 <_Bfree>
 80105a2:	2300      	movs	r3, #0
 80105a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80105a6:	25a3      	movs	r5, #163	@ 0xa3
 80105a8:	6013      	str	r3, [r2, #0]
 80105aa:	e793      	b.n	80104d4 <__gethex+0xf4>
 80105ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80105b0:	2a2e      	cmp	r2, #46	@ 0x2e
 80105b2:	d012      	beq.n	80105da <__gethex+0x1fa>
 80105b4:	2b20      	cmp	r3, #32
 80105b6:	d104      	bne.n	80105c2 <__gethex+0x1e2>
 80105b8:	f845 bb04 	str.w	fp, [r5], #4
 80105bc:	f04f 0b00 	mov.w	fp, #0
 80105c0:	465b      	mov	r3, fp
 80105c2:	7830      	ldrb	r0, [r6, #0]
 80105c4:	9303      	str	r3, [sp, #12]
 80105c6:	f7ff fef6 	bl	80103b6 <__hexdig_fun>
 80105ca:	9b03      	ldr	r3, [sp, #12]
 80105cc:	f000 000f 	and.w	r0, r0, #15
 80105d0:	4098      	lsls	r0, r3
 80105d2:	3304      	adds	r3, #4
 80105d4:	ea4b 0b00 	orr.w	fp, fp, r0
 80105d8:	e7ae      	b.n	8010538 <__gethex+0x158>
 80105da:	45b1      	cmp	r9, r6
 80105dc:	d8ea      	bhi.n	80105b4 <__gethex+0x1d4>
 80105de:	2201      	movs	r2, #1
 80105e0:	492a      	ldr	r1, [pc, #168]	@ (801068c <__gethex+0x2ac>)
 80105e2:	4630      	mov	r0, r6
 80105e4:	9303      	str	r3, [sp, #12]
 80105e6:	f7ff fe37 	bl	8010258 <strncmp>
 80105ea:	9b03      	ldr	r3, [sp, #12]
 80105ec:	2800      	cmp	r0, #0
 80105ee:	d1e1      	bne.n	80105b4 <__gethex+0x1d4>
 80105f0:	e7a2      	b.n	8010538 <__gethex+0x158>
 80105f2:	1ea9      	subs	r1, r5, #2
 80105f4:	4620      	mov	r0, r4
 80105f6:	f7fe fd6a 	bl	800f0ce <__any_on>
 80105fa:	2800      	cmp	r0, #0
 80105fc:	d0c2      	beq.n	8010584 <__gethex+0x1a4>
 80105fe:	f04f 0903 	mov.w	r9, #3
 8010602:	e7c1      	b.n	8010588 <__gethex+0x1a8>
 8010604:	da09      	bge.n	801061a <__gethex+0x23a>
 8010606:	1b75      	subs	r5, r6, r5
 8010608:	4621      	mov	r1, r4
 801060a:	9801      	ldr	r0, [sp, #4]
 801060c:	462a      	mov	r2, r5
 801060e:	1b7f      	subs	r7, r7, r5
 8010610:	f7fe fb1c 	bl	800ec4c <__lshift>
 8010614:	4604      	mov	r4, r0
 8010616:	f100 0a14 	add.w	sl, r0, #20
 801061a:	f04f 0900 	mov.w	r9, #0
 801061e:	e7b8      	b.n	8010592 <__gethex+0x1b2>
 8010620:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010624:	42bd      	cmp	r5, r7
 8010626:	dd6f      	ble.n	8010708 <__gethex+0x328>
 8010628:	1bed      	subs	r5, r5, r7
 801062a:	42ae      	cmp	r6, r5
 801062c:	dc34      	bgt.n	8010698 <__gethex+0x2b8>
 801062e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010632:	2b02      	cmp	r3, #2
 8010634:	d022      	beq.n	801067c <__gethex+0x29c>
 8010636:	2b03      	cmp	r3, #3
 8010638:	d024      	beq.n	8010684 <__gethex+0x2a4>
 801063a:	2b01      	cmp	r3, #1
 801063c:	d115      	bne.n	801066a <__gethex+0x28a>
 801063e:	42ae      	cmp	r6, r5
 8010640:	d113      	bne.n	801066a <__gethex+0x28a>
 8010642:	2e01      	cmp	r6, #1
 8010644:	d10b      	bne.n	801065e <__gethex+0x27e>
 8010646:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801064a:	2562      	movs	r5, #98	@ 0x62
 801064c:	9a02      	ldr	r2, [sp, #8]
 801064e:	6013      	str	r3, [r2, #0]
 8010650:	2301      	movs	r3, #1
 8010652:	6123      	str	r3, [r4, #16]
 8010654:	f8ca 3000 	str.w	r3, [sl]
 8010658:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801065a:	601c      	str	r4, [r3, #0]
 801065c:	e73a      	b.n	80104d4 <__gethex+0xf4>
 801065e:	1e71      	subs	r1, r6, #1
 8010660:	4620      	mov	r0, r4
 8010662:	f7fe fd34 	bl	800f0ce <__any_on>
 8010666:	2800      	cmp	r0, #0
 8010668:	d1ed      	bne.n	8010646 <__gethex+0x266>
 801066a:	4621      	mov	r1, r4
 801066c:	9801      	ldr	r0, [sp, #4]
 801066e:	f7fe f8d9 	bl	800e824 <_Bfree>
 8010672:	2300      	movs	r3, #0
 8010674:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010676:	2550      	movs	r5, #80	@ 0x50
 8010678:	6013      	str	r3, [r2, #0]
 801067a:	e72b      	b.n	80104d4 <__gethex+0xf4>
 801067c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801067e:	2b00      	cmp	r3, #0
 8010680:	d1f3      	bne.n	801066a <__gethex+0x28a>
 8010682:	e7e0      	b.n	8010646 <__gethex+0x266>
 8010684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010686:	2b00      	cmp	r3, #0
 8010688:	d1dd      	bne.n	8010646 <__gethex+0x266>
 801068a:	e7ee      	b.n	801066a <__gethex+0x28a>
 801068c:	0802e983 	.word	0x0802e983
 8010690:	0802e919 	.word	0x0802e919
 8010694:	0802e9da 	.word	0x0802e9da
 8010698:	1e6f      	subs	r7, r5, #1
 801069a:	f1b9 0f00 	cmp.w	r9, #0
 801069e:	d130      	bne.n	8010702 <__gethex+0x322>
 80106a0:	b127      	cbz	r7, 80106ac <__gethex+0x2cc>
 80106a2:	4639      	mov	r1, r7
 80106a4:	4620      	mov	r0, r4
 80106a6:	f7fe fd12 	bl	800f0ce <__any_on>
 80106aa:	4681      	mov	r9, r0
 80106ac:	117a      	asrs	r2, r7, #5
 80106ae:	2301      	movs	r3, #1
 80106b0:	f007 071f 	and.w	r7, r7, #31
 80106b4:	4629      	mov	r1, r5
 80106b6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80106ba:	4620      	mov	r0, r4
 80106bc:	40bb      	lsls	r3, r7
 80106be:	1b76      	subs	r6, r6, r5
 80106c0:	2502      	movs	r5, #2
 80106c2:	4213      	tst	r3, r2
 80106c4:	bf18      	it	ne
 80106c6:	f049 0902 	orrne.w	r9, r9, #2
 80106ca:	f7ff fe23 	bl	8010314 <rshift>
 80106ce:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80106d2:	f1b9 0f00 	cmp.w	r9, #0
 80106d6:	d047      	beq.n	8010768 <__gethex+0x388>
 80106d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80106dc:	2b02      	cmp	r3, #2
 80106de:	d015      	beq.n	801070c <__gethex+0x32c>
 80106e0:	2b03      	cmp	r3, #3
 80106e2:	d017      	beq.n	8010714 <__gethex+0x334>
 80106e4:	2b01      	cmp	r3, #1
 80106e6:	d109      	bne.n	80106fc <__gethex+0x31c>
 80106e8:	f019 0f02 	tst.w	r9, #2
 80106ec:	d006      	beq.n	80106fc <__gethex+0x31c>
 80106ee:	f8da 3000 	ldr.w	r3, [sl]
 80106f2:	ea49 0903 	orr.w	r9, r9, r3
 80106f6:	f019 0f01 	tst.w	r9, #1
 80106fa:	d10e      	bne.n	801071a <__gethex+0x33a>
 80106fc:	f045 0510 	orr.w	r5, r5, #16
 8010700:	e032      	b.n	8010768 <__gethex+0x388>
 8010702:	f04f 0901 	mov.w	r9, #1
 8010706:	e7d1      	b.n	80106ac <__gethex+0x2cc>
 8010708:	2501      	movs	r5, #1
 801070a:	e7e2      	b.n	80106d2 <__gethex+0x2f2>
 801070c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801070e:	f1c3 0301 	rsb	r3, r3, #1
 8010712:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010716:	2b00      	cmp	r3, #0
 8010718:	d0f0      	beq.n	80106fc <__gethex+0x31c>
 801071a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801071e:	f104 0314 	add.w	r3, r4, #20
 8010722:	f04f 0c00 	mov.w	ip, #0
 8010726:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801072a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801072e:	4618      	mov	r0, r3
 8010730:	f853 2b04 	ldr.w	r2, [r3], #4
 8010734:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010738:	d01b      	beq.n	8010772 <__gethex+0x392>
 801073a:	3201      	adds	r2, #1
 801073c:	6002      	str	r2, [r0, #0]
 801073e:	2d02      	cmp	r5, #2
 8010740:	f104 0314 	add.w	r3, r4, #20
 8010744:	d13c      	bne.n	80107c0 <__gethex+0x3e0>
 8010746:	f8d8 2000 	ldr.w	r2, [r8]
 801074a:	3a01      	subs	r2, #1
 801074c:	42b2      	cmp	r2, r6
 801074e:	d109      	bne.n	8010764 <__gethex+0x384>
 8010750:	1171      	asrs	r1, r6, #5
 8010752:	2201      	movs	r2, #1
 8010754:	f006 061f 	and.w	r6, r6, #31
 8010758:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801075c:	fa02 f606 	lsl.w	r6, r2, r6
 8010760:	421e      	tst	r6, r3
 8010762:	d13a      	bne.n	80107da <__gethex+0x3fa>
 8010764:	f045 0520 	orr.w	r5, r5, #32
 8010768:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801076a:	601c      	str	r4, [r3, #0]
 801076c:	9b02      	ldr	r3, [sp, #8]
 801076e:	601f      	str	r7, [r3, #0]
 8010770:	e6b0      	b.n	80104d4 <__gethex+0xf4>
 8010772:	4299      	cmp	r1, r3
 8010774:	f843 cc04 	str.w	ip, [r3, #-4]
 8010778:	d8d9      	bhi.n	801072e <__gethex+0x34e>
 801077a:	68a3      	ldr	r3, [r4, #8]
 801077c:	459b      	cmp	fp, r3
 801077e:	db17      	blt.n	80107b0 <__gethex+0x3d0>
 8010780:	6861      	ldr	r1, [r4, #4]
 8010782:	9801      	ldr	r0, [sp, #4]
 8010784:	3101      	adds	r1, #1
 8010786:	f7fe f80d 	bl	800e7a4 <_Balloc>
 801078a:	4681      	mov	r9, r0
 801078c:	b918      	cbnz	r0, 8010796 <__gethex+0x3b6>
 801078e:	4b1a      	ldr	r3, [pc, #104]	@ (80107f8 <__gethex+0x418>)
 8010790:	4602      	mov	r2, r0
 8010792:	2184      	movs	r1, #132	@ 0x84
 8010794:	e6c5      	b.n	8010522 <__gethex+0x142>
 8010796:	6922      	ldr	r2, [r4, #16]
 8010798:	f104 010c 	add.w	r1, r4, #12
 801079c:	300c      	adds	r0, #12
 801079e:	3202      	adds	r2, #2
 80107a0:	0092      	lsls	r2, r2, #2
 80107a2:	f7fd f88c 	bl	800d8be <memcpy>
 80107a6:	4621      	mov	r1, r4
 80107a8:	464c      	mov	r4, r9
 80107aa:	9801      	ldr	r0, [sp, #4]
 80107ac:	f7fe f83a 	bl	800e824 <_Bfree>
 80107b0:	6923      	ldr	r3, [r4, #16]
 80107b2:	1c5a      	adds	r2, r3, #1
 80107b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80107b8:	6122      	str	r2, [r4, #16]
 80107ba:	2201      	movs	r2, #1
 80107bc:	615a      	str	r2, [r3, #20]
 80107be:	e7be      	b.n	801073e <__gethex+0x35e>
 80107c0:	6922      	ldr	r2, [r4, #16]
 80107c2:	455a      	cmp	r2, fp
 80107c4:	dd0b      	ble.n	80107de <__gethex+0x3fe>
 80107c6:	2101      	movs	r1, #1
 80107c8:	4620      	mov	r0, r4
 80107ca:	f7ff fda3 	bl	8010314 <rshift>
 80107ce:	3701      	adds	r7, #1
 80107d0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80107d4:	42bb      	cmp	r3, r7
 80107d6:	f6ff aee0 	blt.w	801059a <__gethex+0x1ba>
 80107da:	2501      	movs	r5, #1
 80107dc:	e7c2      	b.n	8010764 <__gethex+0x384>
 80107de:	f016 061f 	ands.w	r6, r6, #31
 80107e2:	d0fa      	beq.n	80107da <__gethex+0x3fa>
 80107e4:	4453      	add	r3, sl
 80107e6:	f1c6 0620 	rsb	r6, r6, #32
 80107ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80107ee:	f7fe f8cd 	bl	800e98c <__hi0bits>
 80107f2:	42b0      	cmp	r0, r6
 80107f4:	dbe7      	blt.n	80107c6 <__gethex+0x3e6>
 80107f6:	e7f0      	b.n	80107da <__gethex+0x3fa>
 80107f8:	0802e919 	.word	0x0802e919

080107fc <L_shift>:
 80107fc:	f1c2 0208 	rsb	r2, r2, #8
 8010800:	0092      	lsls	r2, r2, #2
 8010802:	b570      	push	{r4, r5, r6, lr}
 8010804:	f1c2 0620 	rsb	r6, r2, #32
 8010808:	6843      	ldr	r3, [r0, #4]
 801080a:	6804      	ldr	r4, [r0, #0]
 801080c:	fa03 f506 	lsl.w	r5, r3, r6
 8010810:	40d3      	lsrs	r3, r2
 8010812:	432c      	orrs	r4, r5
 8010814:	6004      	str	r4, [r0, #0]
 8010816:	f840 3f04 	str.w	r3, [r0, #4]!
 801081a:	4288      	cmp	r0, r1
 801081c:	d3f4      	bcc.n	8010808 <L_shift+0xc>
 801081e:	bd70      	pop	{r4, r5, r6, pc}

08010820 <__match>:
 8010820:	6803      	ldr	r3, [r0, #0]
 8010822:	3301      	adds	r3, #1
 8010824:	b530      	push	{r4, r5, lr}
 8010826:	f811 4b01 	ldrb.w	r4, [r1], #1
 801082a:	b914      	cbnz	r4, 8010832 <__match+0x12>
 801082c:	6003      	str	r3, [r0, #0]
 801082e:	2001      	movs	r0, #1
 8010830:	bd30      	pop	{r4, r5, pc}
 8010832:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010836:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801083a:	2d19      	cmp	r5, #25
 801083c:	bf98      	it	ls
 801083e:	3220      	addls	r2, #32
 8010840:	42a2      	cmp	r2, r4
 8010842:	d0f0      	beq.n	8010826 <__match+0x6>
 8010844:	2000      	movs	r0, #0
 8010846:	e7f3      	b.n	8010830 <__match+0x10>

08010848 <__hexnan>:
 8010848:	680b      	ldr	r3, [r1, #0]
 801084a:	6801      	ldr	r1, [r0, #0]
 801084c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010850:	115e      	asrs	r6, r3, #5
 8010852:	f013 031f 	ands.w	r3, r3, #31
 8010856:	f04f 0500 	mov.w	r5, #0
 801085a:	b087      	sub	sp, #28
 801085c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010860:	4682      	mov	sl, r0
 8010862:	4690      	mov	r8, r2
 8010864:	46ab      	mov	fp, r5
 8010866:	bf18      	it	ne
 8010868:	3604      	addne	r6, #4
 801086a:	9301      	str	r3, [sp, #4]
 801086c:	9502      	str	r5, [sp, #8]
 801086e:	1f37      	subs	r7, r6, #4
 8010870:	f846 5c04 	str.w	r5, [r6, #-4]
 8010874:	46b9      	mov	r9, r7
 8010876:	463c      	mov	r4, r7
 8010878:	1c4b      	adds	r3, r1, #1
 801087a:	784a      	ldrb	r2, [r1, #1]
 801087c:	9303      	str	r3, [sp, #12]
 801087e:	b342      	cbz	r2, 80108d2 <__hexnan+0x8a>
 8010880:	4610      	mov	r0, r2
 8010882:	9105      	str	r1, [sp, #20]
 8010884:	9204      	str	r2, [sp, #16]
 8010886:	f7ff fd96 	bl	80103b6 <__hexdig_fun>
 801088a:	2800      	cmp	r0, #0
 801088c:	d151      	bne.n	8010932 <__hexnan+0xea>
 801088e:	9a04      	ldr	r2, [sp, #16]
 8010890:	9905      	ldr	r1, [sp, #20]
 8010892:	2a20      	cmp	r2, #32
 8010894:	d818      	bhi.n	80108c8 <__hexnan+0x80>
 8010896:	9b02      	ldr	r3, [sp, #8]
 8010898:	459b      	cmp	fp, r3
 801089a:	dd13      	ble.n	80108c4 <__hexnan+0x7c>
 801089c:	454c      	cmp	r4, r9
 801089e:	d206      	bcs.n	80108ae <__hexnan+0x66>
 80108a0:	2d07      	cmp	r5, #7
 80108a2:	dc04      	bgt.n	80108ae <__hexnan+0x66>
 80108a4:	462a      	mov	r2, r5
 80108a6:	4649      	mov	r1, r9
 80108a8:	4620      	mov	r0, r4
 80108aa:	f7ff ffa7 	bl	80107fc <L_shift>
 80108ae:	4544      	cmp	r4, r8
 80108b0:	d951      	bls.n	8010956 <__hexnan+0x10e>
 80108b2:	2300      	movs	r3, #0
 80108b4:	f1a4 0904 	sub.w	r9, r4, #4
 80108b8:	f8cd b008 	str.w	fp, [sp, #8]
 80108bc:	f844 3c04 	str.w	r3, [r4, #-4]
 80108c0:	461d      	mov	r5, r3
 80108c2:	464c      	mov	r4, r9
 80108c4:	9903      	ldr	r1, [sp, #12]
 80108c6:	e7d7      	b.n	8010878 <__hexnan+0x30>
 80108c8:	2a29      	cmp	r2, #41	@ 0x29
 80108ca:	d156      	bne.n	801097a <__hexnan+0x132>
 80108cc:	3102      	adds	r1, #2
 80108ce:	f8ca 1000 	str.w	r1, [sl]
 80108d2:	f1bb 0f00 	cmp.w	fp, #0
 80108d6:	d050      	beq.n	801097a <__hexnan+0x132>
 80108d8:	454c      	cmp	r4, r9
 80108da:	d206      	bcs.n	80108ea <__hexnan+0xa2>
 80108dc:	2d07      	cmp	r5, #7
 80108de:	dc04      	bgt.n	80108ea <__hexnan+0xa2>
 80108e0:	462a      	mov	r2, r5
 80108e2:	4649      	mov	r1, r9
 80108e4:	4620      	mov	r0, r4
 80108e6:	f7ff ff89 	bl	80107fc <L_shift>
 80108ea:	4544      	cmp	r4, r8
 80108ec:	d935      	bls.n	801095a <__hexnan+0x112>
 80108ee:	f1a8 0204 	sub.w	r2, r8, #4
 80108f2:	4623      	mov	r3, r4
 80108f4:	f853 1b04 	ldr.w	r1, [r3], #4
 80108f8:	429f      	cmp	r7, r3
 80108fa:	f842 1f04 	str.w	r1, [r2, #4]!
 80108fe:	d2f9      	bcs.n	80108f4 <__hexnan+0xac>
 8010900:	1b3b      	subs	r3, r7, r4
 8010902:	3e03      	subs	r6, #3
 8010904:	3401      	adds	r4, #1
 8010906:	2200      	movs	r2, #0
 8010908:	f023 0303 	bic.w	r3, r3, #3
 801090c:	3304      	adds	r3, #4
 801090e:	42b4      	cmp	r4, r6
 8010910:	bf88      	it	hi
 8010912:	2304      	movhi	r3, #4
 8010914:	4443      	add	r3, r8
 8010916:	f843 2b04 	str.w	r2, [r3], #4
 801091a:	429f      	cmp	r7, r3
 801091c:	d2fb      	bcs.n	8010916 <__hexnan+0xce>
 801091e:	683b      	ldr	r3, [r7, #0]
 8010920:	b91b      	cbnz	r3, 801092a <__hexnan+0xe2>
 8010922:	4547      	cmp	r7, r8
 8010924:	d127      	bne.n	8010976 <__hexnan+0x12e>
 8010926:	2301      	movs	r3, #1
 8010928:	603b      	str	r3, [r7, #0]
 801092a:	2005      	movs	r0, #5
 801092c:	b007      	add	sp, #28
 801092e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010932:	3501      	adds	r5, #1
 8010934:	f10b 0b01 	add.w	fp, fp, #1
 8010938:	2d08      	cmp	r5, #8
 801093a:	dd05      	ble.n	8010948 <__hexnan+0x100>
 801093c:	4544      	cmp	r4, r8
 801093e:	d9c1      	bls.n	80108c4 <__hexnan+0x7c>
 8010940:	2300      	movs	r3, #0
 8010942:	3c04      	subs	r4, #4
 8010944:	2501      	movs	r5, #1
 8010946:	6023      	str	r3, [r4, #0]
 8010948:	6822      	ldr	r2, [r4, #0]
 801094a:	f000 000f 	and.w	r0, r0, #15
 801094e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010952:	6020      	str	r0, [r4, #0]
 8010954:	e7b6      	b.n	80108c4 <__hexnan+0x7c>
 8010956:	2508      	movs	r5, #8
 8010958:	e7b4      	b.n	80108c4 <__hexnan+0x7c>
 801095a:	9b01      	ldr	r3, [sp, #4]
 801095c:	2b00      	cmp	r3, #0
 801095e:	d0de      	beq.n	801091e <__hexnan+0xd6>
 8010960:	f1c3 0320 	rsb	r3, r3, #32
 8010964:	f04f 32ff 	mov.w	r2, #4294967295
 8010968:	40da      	lsrs	r2, r3
 801096a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801096e:	4013      	ands	r3, r2
 8010970:	f846 3c04 	str.w	r3, [r6, #-4]
 8010974:	e7d3      	b.n	801091e <__hexnan+0xd6>
 8010976:	3f04      	subs	r7, #4
 8010978:	e7d1      	b.n	801091e <__hexnan+0xd6>
 801097a:	2004      	movs	r0, #4
 801097c:	e7d6      	b.n	801092c <__hexnan+0xe4>

0801097e <__ascii_mbtowc>:
 801097e:	b082      	sub	sp, #8
 8010980:	b901      	cbnz	r1, 8010984 <__ascii_mbtowc+0x6>
 8010982:	a901      	add	r1, sp, #4
 8010984:	b142      	cbz	r2, 8010998 <__ascii_mbtowc+0x1a>
 8010986:	b14b      	cbz	r3, 801099c <__ascii_mbtowc+0x1e>
 8010988:	7813      	ldrb	r3, [r2, #0]
 801098a:	600b      	str	r3, [r1, #0]
 801098c:	7812      	ldrb	r2, [r2, #0]
 801098e:	1e10      	subs	r0, r2, #0
 8010990:	bf18      	it	ne
 8010992:	2001      	movne	r0, #1
 8010994:	b002      	add	sp, #8
 8010996:	4770      	bx	lr
 8010998:	4610      	mov	r0, r2
 801099a:	e7fb      	b.n	8010994 <__ascii_mbtowc+0x16>
 801099c:	f06f 0001 	mvn.w	r0, #1
 80109a0:	e7f8      	b.n	8010994 <__ascii_mbtowc+0x16>

080109a2 <_realloc_r>:
 80109a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109a6:	4607      	mov	r7, r0
 80109a8:	4614      	mov	r4, r2
 80109aa:	460d      	mov	r5, r1
 80109ac:	b921      	cbnz	r1, 80109b8 <_realloc_r+0x16>
 80109ae:	4611      	mov	r1, r2
 80109b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80109b4:	f7fd be6a 	b.w	800e68c <_malloc_r>
 80109b8:	b92a      	cbnz	r2, 80109c6 <_realloc_r+0x24>
 80109ba:	4625      	mov	r5, r4
 80109bc:	f7fd fdf2 	bl	800e5a4 <_free_r>
 80109c0:	4628      	mov	r0, r5
 80109c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109c6:	f000 f840 	bl	8010a4a <_malloc_usable_size_r>
 80109ca:	4284      	cmp	r4, r0
 80109cc:	4606      	mov	r6, r0
 80109ce:	d802      	bhi.n	80109d6 <_realloc_r+0x34>
 80109d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80109d4:	d8f4      	bhi.n	80109c0 <_realloc_r+0x1e>
 80109d6:	4621      	mov	r1, r4
 80109d8:	4638      	mov	r0, r7
 80109da:	f7fd fe57 	bl	800e68c <_malloc_r>
 80109de:	4680      	mov	r8, r0
 80109e0:	b908      	cbnz	r0, 80109e6 <_realloc_r+0x44>
 80109e2:	4645      	mov	r5, r8
 80109e4:	e7ec      	b.n	80109c0 <_realloc_r+0x1e>
 80109e6:	42b4      	cmp	r4, r6
 80109e8:	4622      	mov	r2, r4
 80109ea:	4629      	mov	r1, r5
 80109ec:	bf28      	it	cs
 80109ee:	4632      	movcs	r2, r6
 80109f0:	f7fc ff65 	bl	800d8be <memcpy>
 80109f4:	4629      	mov	r1, r5
 80109f6:	4638      	mov	r0, r7
 80109f8:	f7fd fdd4 	bl	800e5a4 <_free_r>
 80109fc:	e7f1      	b.n	80109e2 <_realloc_r+0x40>

080109fe <__ascii_wctomb>:
 80109fe:	4603      	mov	r3, r0
 8010a00:	4608      	mov	r0, r1
 8010a02:	b141      	cbz	r1, 8010a16 <__ascii_wctomb+0x18>
 8010a04:	2aff      	cmp	r2, #255	@ 0xff
 8010a06:	d904      	bls.n	8010a12 <__ascii_wctomb+0x14>
 8010a08:	228a      	movs	r2, #138	@ 0x8a
 8010a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a0e:	601a      	str	r2, [r3, #0]
 8010a10:	4770      	bx	lr
 8010a12:	2001      	movs	r0, #1
 8010a14:	700a      	strb	r2, [r1, #0]
 8010a16:	4770      	bx	lr

08010a18 <fiprintf>:
 8010a18:	b40e      	push	{r1, r2, r3}
 8010a1a:	b503      	push	{r0, r1, lr}
 8010a1c:	ab03      	add	r3, sp, #12
 8010a1e:	4601      	mov	r1, r0
 8010a20:	4805      	ldr	r0, [pc, #20]	@ (8010a38 <fiprintf+0x20>)
 8010a22:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a26:	6800      	ldr	r0, [r0, #0]
 8010a28:	9301      	str	r3, [sp, #4]
 8010a2a:	f000 f83f 	bl	8010aac <_vfiprintf_r>
 8010a2e:	b002      	add	sp, #8
 8010a30:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a34:	b003      	add	sp, #12
 8010a36:	4770      	bx	lr
 8010a38:	20000030 	.word	0x20000030

08010a3c <abort>:
 8010a3c:	2006      	movs	r0, #6
 8010a3e:	b508      	push	{r3, lr}
 8010a40:	f000 fa08 	bl	8010e54 <raise>
 8010a44:	2001      	movs	r0, #1
 8010a46:	f7f1 fc41 	bl	80022cc <_exit>

08010a4a <_malloc_usable_size_r>:
 8010a4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a4e:	1f18      	subs	r0, r3, #4
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	bfbc      	itt	lt
 8010a54:	580b      	ldrlt	r3, [r1, r0]
 8010a56:	18c0      	addlt	r0, r0, r3
 8010a58:	4770      	bx	lr

08010a5a <__sfputc_r>:
 8010a5a:	6893      	ldr	r3, [r2, #8]
 8010a5c:	3b01      	subs	r3, #1
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	b410      	push	{r4}
 8010a62:	6093      	str	r3, [r2, #8]
 8010a64:	da08      	bge.n	8010a78 <__sfputc_r+0x1e>
 8010a66:	6994      	ldr	r4, [r2, #24]
 8010a68:	42a3      	cmp	r3, r4
 8010a6a:	db01      	blt.n	8010a70 <__sfputc_r+0x16>
 8010a6c:	290a      	cmp	r1, #10
 8010a6e:	d103      	bne.n	8010a78 <__sfputc_r+0x1e>
 8010a70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a74:	f000 b932 	b.w	8010cdc <__swbuf_r>
 8010a78:	6813      	ldr	r3, [r2, #0]
 8010a7a:	1c58      	adds	r0, r3, #1
 8010a7c:	6010      	str	r0, [r2, #0]
 8010a7e:	4608      	mov	r0, r1
 8010a80:	7019      	strb	r1, [r3, #0]
 8010a82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a86:	4770      	bx	lr

08010a88 <__sfputs_r>:
 8010a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a8a:	4606      	mov	r6, r0
 8010a8c:	460f      	mov	r7, r1
 8010a8e:	4614      	mov	r4, r2
 8010a90:	18d5      	adds	r5, r2, r3
 8010a92:	42ac      	cmp	r4, r5
 8010a94:	d101      	bne.n	8010a9a <__sfputs_r+0x12>
 8010a96:	2000      	movs	r0, #0
 8010a98:	e007      	b.n	8010aaa <__sfputs_r+0x22>
 8010a9a:	463a      	mov	r2, r7
 8010a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010aa0:	4630      	mov	r0, r6
 8010aa2:	f7ff ffda 	bl	8010a5a <__sfputc_r>
 8010aa6:	1c43      	adds	r3, r0, #1
 8010aa8:	d1f3      	bne.n	8010a92 <__sfputs_r+0xa>
 8010aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010aac <_vfiprintf_r>:
 8010aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ab0:	460d      	mov	r5, r1
 8010ab2:	b09d      	sub	sp, #116	@ 0x74
 8010ab4:	4614      	mov	r4, r2
 8010ab6:	4698      	mov	r8, r3
 8010ab8:	4606      	mov	r6, r0
 8010aba:	b118      	cbz	r0, 8010ac4 <_vfiprintf_r+0x18>
 8010abc:	6a03      	ldr	r3, [r0, #32]
 8010abe:	b90b      	cbnz	r3, 8010ac4 <_vfiprintf_r+0x18>
 8010ac0:	f7fc fdd4 	bl	800d66c <__sinit>
 8010ac4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010ac6:	07d9      	lsls	r1, r3, #31
 8010ac8:	d405      	bmi.n	8010ad6 <_vfiprintf_r+0x2a>
 8010aca:	89ab      	ldrh	r3, [r5, #12]
 8010acc:	059a      	lsls	r2, r3, #22
 8010ace:	d402      	bmi.n	8010ad6 <_vfiprintf_r+0x2a>
 8010ad0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010ad2:	f7fc fee4 	bl	800d89e <__retarget_lock_acquire_recursive>
 8010ad6:	89ab      	ldrh	r3, [r5, #12]
 8010ad8:	071b      	lsls	r3, r3, #28
 8010ada:	d501      	bpl.n	8010ae0 <_vfiprintf_r+0x34>
 8010adc:	692b      	ldr	r3, [r5, #16]
 8010ade:	b99b      	cbnz	r3, 8010b08 <_vfiprintf_r+0x5c>
 8010ae0:	4629      	mov	r1, r5
 8010ae2:	4630      	mov	r0, r6
 8010ae4:	f000 f938 	bl	8010d58 <__swsetup_r>
 8010ae8:	b170      	cbz	r0, 8010b08 <_vfiprintf_r+0x5c>
 8010aea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010aec:	07dc      	lsls	r4, r3, #31
 8010aee:	d504      	bpl.n	8010afa <_vfiprintf_r+0x4e>
 8010af0:	f04f 30ff 	mov.w	r0, #4294967295
 8010af4:	b01d      	add	sp, #116	@ 0x74
 8010af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010afa:	89ab      	ldrh	r3, [r5, #12]
 8010afc:	0598      	lsls	r0, r3, #22
 8010afe:	d4f7      	bmi.n	8010af0 <_vfiprintf_r+0x44>
 8010b00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b02:	f7fc fecd 	bl	800d8a0 <__retarget_lock_release_recursive>
 8010b06:	e7f3      	b.n	8010af0 <_vfiprintf_r+0x44>
 8010b08:	2300      	movs	r3, #0
 8010b0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b0e:	f04f 0901 	mov.w	r9, #1
 8010b12:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8010cc8 <_vfiprintf_r+0x21c>
 8010b16:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b18:	2320      	movs	r3, #32
 8010b1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010b1e:	2330      	movs	r3, #48	@ 0x30
 8010b20:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010b24:	4623      	mov	r3, r4
 8010b26:	469a      	mov	sl, r3
 8010b28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b2c:	b10a      	cbz	r2, 8010b32 <_vfiprintf_r+0x86>
 8010b2e:	2a25      	cmp	r2, #37	@ 0x25
 8010b30:	d1f9      	bne.n	8010b26 <_vfiprintf_r+0x7a>
 8010b32:	ebba 0b04 	subs.w	fp, sl, r4
 8010b36:	d00b      	beq.n	8010b50 <_vfiprintf_r+0xa4>
 8010b38:	465b      	mov	r3, fp
 8010b3a:	4622      	mov	r2, r4
 8010b3c:	4629      	mov	r1, r5
 8010b3e:	4630      	mov	r0, r6
 8010b40:	f7ff ffa2 	bl	8010a88 <__sfputs_r>
 8010b44:	3001      	adds	r0, #1
 8010b46:	f000 80a7 	beq.w	8010c98 <_vfiprintf_r+0x1ec>
 8010b4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010b4c:	445a      	add	r2, fp
 8010b4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010b50:	f89a 3000 	ldrb.w	r3, [sl]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	f000 809f 	beq.w	8010c98 <_vfiprintf_r+0x1ec>
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8010b60:	f10a 0a01 	add.w	sl, sl, #1
 8010b64:	9304      	str	r3, [sp, #16]
 8010b66:	9307      	str	r3, [sp, #28]
 8010b68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010b6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8010b6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010b72:	4654      	mov	r4, sl
 8010b74:	2205      	movs	r2, #5
 8010b76:	4854      	ldr	r0, [pc, #336]	@ (8010cc8 <_vfiprintf_r+0x21c>)
 8010b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b7c:	f7fc fe91 	bl	800d8a2 <memchr>
 8010b80:	9a04      	ldr	r2, [sp, #16]
 8010b82:	b9d8      	cbnz	r0, 8010bbc <_vfiprintf_r+0x110>
 8010b84:	06d1      	lsls	r1, r2, #27
 8010b86:	bf44      	itt	mi
 8010b88:	2320      	movmi	r3, #32
 8010b8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010b8e:	0713      	lsls	r3, r2, #28
 8010b90:	bf44      	itt	mi
 8010b92:	232b      	movmi	r3, #43	@ 0x2b
 8010b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010b98:	f89a 3000 	ldrb.w	r3, [sl]
 8010b9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b9e:	d015      	beq.n	8010bcc <_vfiprintf_r+0x120>
 8010ba0:	9a07      	ldr	r2, [sp, #28]
 8010ba2:	4654      	mov	r4, sl
 8010ba4:	2000      	movs	r0, #0
 8010ba6:	f04f 0c0a 	mov.w	ip, #10
 8010baa:	4621      	mov	r1, r4
 8010bac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010bb0:	3b30      	subs	r3, #48	@ 0x30
 8010bb2:	2b09      	cmp	r3, #9
 8010bb4:	d94b      	bls.n	8010c4e <_vfiprintf_r+0x1a2>
 8010bb6:	b1b0      	cbz	r0, 8010be6 <_vfiprintf_r+0x13a>
 8010bb8:	9207      	str	r2, [sp, #28]
 8010bba:	e014      	b.n	8010be6 <_vfiprintf_r+0x13a>
 8010bbc:	eba0 0308 	sub.w	r3, r0, r8
 8010bc0:	46a2      	mov	sl, r4
 8010bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8010bc6:	4313      	orrs	r3, r2
 8010bc8:	9304      	str	r3, [sp, #16]
 8010bca:	e7d2      	b.n	8010b72 <_vfiprintf_r+0xc6>
 8010bcc:	9b03      	ldr	r3, [sp, #12]
 8010bce:	1d19      	adds	r1, r3, #4
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	9103      	str	r1, [sp, #12]
 8010bd6:	bfbb      	ittet	lt
 8010bd8:	425b      	neglt	r3, r3
 8010bda:	f042 0202 	orrlt.w	r2, r2, #2
 8010bde:	9307      	strge	r3, [sp, #28]
 8010be0:	9307      	strlt	r3, [sp, #28]
 8010be2:	bfb8      	it	lt
 8010be4:	9204      	strlt	r2, [sp, #16]
 8010be6:	7823      	ldrb	r3, [r4, #0]
 8010be8:	2b2e      	cmp	r3, #46	@ 0x2e
 8010bea:	d10a      	bne.n	8010c02 <_vfiprintf_r+0x156>
 8010bec:	7863      	ldrb	r3, [r4, #1]
 8010bee:	2b2a      	cmp	r3, #42	@ 0x2a
 8010bf0:	d132      	bne.n	8010c58 <_vfiprintf_r+0x1ac>
 8010bf2:	9b03      	ldr	r3, [sp, #12]
 8010bf4:	3402      	adds	r4, #2
 8010bf6:	1d1a      	adds	r2, r3, #4
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010bfe:	9203      	str	r2, [sp, #12]
 8010c00:	9305      	str	r3, [sp, #20]
 8010c02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010cd8 <_vfiprintf_r+0x22c>
 8010c06:	2203      	movs	r2, #3
 8010c08:	7821      	ldrb	r1, [r4, #0]
 8010c0a:	4650      	mov	r0, sl
 8010c0c:	f7fc fe49 	bl	800d8a2 <memchr>
 8010c10:	b138      	cbz	r0, 8010c22 <_vfiprintf_r+0x176>
 8010c12:	eba0 000a 	sub.w	r0, r0, sl
 8010c16:	2240      	movs	r2, #64	@ 0x40
 8010c18:	9b04      	ldr	r3, [sp, #16]
 8010c1a:	3401      	adds	r4, #1
 8010c1c:	4082      	lsls	r2, r0
 8010c1e:	4313      	orrs	r3, r2
 8010c20:	9304      	str	r3, [sp, #16]
 8010c22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c26:	2206      	movs	r2, #6
 8010c28:	4828      	ldr	r0, [pc, #160]	@ (8010ccc <_vfiprintf_r+0x220>)
 8010c2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010c2e:	f7fc fe38 	bl	800d8a2 <memchr>
 8010c32:	2800      	cmp	r0, #0
 8010c34:	d03f      	beq.n	8010cb6 <_vfiprintf_r+0x20a>
 8010c36:	4b26      	ldr	r3, [pc, #152]	@ (8010cd0 <_vfiprintf_r+0x224>)
 8010c38:	bb1b      	cbnz	r3, 8010c82 <_vfiprintf_r+0x1d6>
 8010c3a:	9b03      	ldr	r3, [sp, #12]
 8010c3c:	3307      	adds	r3, #7
 8010c3e:	f023 0307 	bic.w	r3, r3, #7
 8010c42:	3308      	adds	r3, #8
 8010c44:	9303      	str	r3, [sp, #12]
 8010c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c48:	443b      	add	r3, r7
 8010c4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c4c:	e76a      	b.n	8010b24 <_vfiprintf_r+0x78>
 8010c4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010c52:	460c      	mov	r4, r1
 8010c54:	2001      	movs	r0, #1
 8010c56:	e7a8      	b.n	8010baa <_vfiprintf_r+0xfe>
 8010c58:	2300      	movs	r3, #0
 8010c5a:	3401      	adds	r4, #1
 8010c5c:	f04f 0c0a 	mov.w	ip, #10
 8010c60:	4619      	mov	r1, r3
 8010c62:	9305      	str	r3, [sp, #20]
 8010c64:	4620      	mov	r0, r4
 8010c66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010c6a:	3a30      	subs	r2, #48	@ 0x30
 8010c6c:	2a09      	cmp	r2, #9
 8010c6e:	d903      	bls.n	8010c78 <_vfiprintf_r+0x1cc>
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d0c6      	beq.n	8010c02 <_vfiprintf_r+0x156>
 8010c74:	9105      	str	r1, [sp, #20]
 8010c76:	e7c4      	b.n	8010c02 <_vfiprintf_r+0x156>
 8010c78:	fb0c 2101 	mla	r1, ip, r1, r2
 8010c7c:	4604      	mov	r4, r0
 8010c7e:	2301      	movs	r3, #1
 8010c80:	e7f0      	b.n	8010c64 <_vfiprintf_r+0x1b8>
 8010c82:	ab03      	add	r3, sp, #12
 8010c84:	462a      	mov	r2, r5
 8010c86:	a904      	add	r1, sp, #16
 8010c88:	4630      	mov	r0, r6
 8010c8a:	9300      	str	r3, [sp, #0]
 8010c8c:	4b11      	ldr	r3, [pc, #68]	@ (8010cd4 <_vfiprintf_r+0x228>)
 8010c8e:	f7fb fe99 	bl	800c9c4 <_printf_float>
 8010c92:	4607      	mov	r7, r0
 8010c94:	1c78      	adds	r0, r7, #1
 8010c96:	d1d6      	bne.n	8010c46 <_vfiprintf_r+0x19a>
 8010c98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010c9a:	07d9      	lsls	r1, r3, #31
 8010c9c:	d405      	bmi.n	8010caa <_vfiprintf_r+0x1fe>
 8010c9e:	89ab      	ldrh	r3, [r5, #12]
 8010ca0:	059a      	lsls	r2, r3, #22
 8010ca2:	d402      	bmi.n	8010caa <_vfiprintf_r+0x1fe>
 8010ca4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010ca6:	f7fc fdfb 	bl	800d8a0 <__retarget_lock_release_recursive>
 8010caa:	89ab      	ldrh	r3, [r5, #12]
 8010cac:	065b      	lsls	r3, r3, #25
 8010cae:	f53f af1f 	bmi.w	8010af0 <_vfiprintf_r+0x44>
 8010cb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010cb4:	e71e      	b.n	8010af4 <_vfiprintf_r+0x48>
 8010cb6:	ab03      	add	r3, sp, #12
 8010cb8:	462a      	mov	r2, r5
 8010cba:	a904      	add	r1, sp, #16
 8010cbc:	4630      	mov	r0, r6
 8010cbe:	9300      	str	r3, [sp, #0]
 8010cc0:	4b04      	ldr	r3, [pc, #16]	@ (8010cd4 <_vfiprintf_r+0x228>)
 8010cc2:	f7fc f91b 	bl	800cefc <_printf_i>
 8010cc6:	e7e4      	b.n	8010c92 <_vfiprintf_r+0x1e6>
 8010cc8:	0802e985 	.word	0x0802e985
 8010ccc:	0802e98f 	.word	0x0802e98f
 8010cd0:	0800c9c5 	.word	0x0800c9c5
 8010cd4:	08010a89 	.word	0x08010a89
 8010cd8:	0802e98b 	.word	0x0802e98b

08010cdc <__swbuf_r>:
 8010cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cde:	460e      	mov	r6, r1
 8010ce0:	4614      	mov	r4, r2
 8010ce2:	4605      	mov	r5, r0
 8010ce4:	b118      	cbz	r0, 8010cee <__swbuf_r+0x12>
 8010ce6:	6a03      	ldr	r3, [r0, #32]
 8010ce8:	b90b      	cbnz	r3, 8010cee <__swbuf_r+0x12>
 8010cea:	f7fc fcbf 	bl	800d66c <__sinit>
 8010cee:	69a3      	ldr	r3, [r4, #24]
 8010cf0:	60a3      	str	r3, [r4, #8]
 8010cf2:	89a3      	ldrh	r3, [r4, #12]
 8010cf4:	071a      	lsls	r2, r3, #28
 8010cf6:	d501      	bpl.n	8010cfc <__swbuf_r+0x20>
 8010cf8:	6923      	ldr	r3, [r4, #16]
 8010cfa:	b943      	cbnz	r3, 8010d0e <__swbuf_r+0x32>
 8010cfc:	4621      	mov	r1, r4
 8010cfe:	4628      	mov	r0, r5
 8010d00:	f000 f82a 	bl	8010d58 <__swsetup_r>
 8010d04:	b118      	cbz	r0, 8010d0e <__swbuf_r+0x32>
 8010d06:	f04f 37ff 	mov.w	r7, #4294967295
 8010d0a:	4638      	mov	r0, r7
 8010d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d0e:	6823      	ldr	r3, [r4, #0]
 8010d10:	b2f6      	uxtb	r6, r6
 8010d12:	6922      	ldr	r2, [r4, #16]
 8010d14:	4637      	mov	r7, r6
 8010d16:	1a98      	subs	r0, r3, r2
 8010d18:	6963      	ldr	r3, [r4, #20]
 8010d1a:	4283      	cmp	r3, r0
 8010d1c:	dc05      	bgt.n	8010d2a <__swbuf_r+0x4e>
 8010d1e:	4621      	mov	r1, r4
 8010d20:	4628      	mov	r0, r5
 8010d22:	f7ff fa57 	bl	80101d4 <_fflush_r>
 8010d26:	2800      	cmp	r0, #0
 8010d28:	d1ed      	bne.n	8010d06 <__swbuf_r+0x2a>
 8010d2a:	68a3      	ldr	r3, [r4, #8]
 8010d2c:	3b01      	subs	r3, #1
 8010d2e:	60a3      	str	r3, [r4, #8]
 8010d30:	6823      	ldr	r3, [r4, #0]
 8010d32:	1c5a      	adds	r2, r3, #1
 8010d34:	6022      	str	r2, [r4, #0]
 8010d36:	701e      	strb	r6, [r3, #0]
 8010d38:	1c43      	adds	r3, r0, #1
 8010d3a:	6962      	ldr	r2, [r4, #20]
 8010d3c:	429a      	cmp	r2, r3
 8010d3e:	d004      	beq.n	8010d4a <__swbuf_r+0x6e>
 8010d40:	89a3      	ldrh	r3, [r4, #12]
 8010d42:	07db      	lsls	r3, r3, #31
 8010d44:	d5e1      	bpl.n	8010d0a <__swbuf_r+0x2e>
 8010d46:	2e0a      	cmp	r6, #10
 8010d48:	d1df      	bne.n	8010d0a <__swbuf_r+0x2e>
 8010d4a:	4621      	mov	r1, r4
 8010d4c:	4628      	mov	r0, r5
 8010d4e:	f7ff fa41 	bl	80101d4 <_fflush_r>
 8010d52:	2800      	cmp	r0, #0
 8010d54:	d0d9      	beq.n	8010d0a <__swbuf_r+0x2e>
 8010d56:	e7d6      	b.n	8010d06 <__swbuf_r+0x2a>

08010d58 <__swsetup_r>:
 8010d58:	b538      	push	{r3, r4, r5, lr}
 8010d5a:	4b29      	ldr	r3, [pc, #164]	@ (8010e00 <__swsetup_r+0xa8>)
 8010d5c:	4605      	mov	r5, r0
 8010d5e:	460c      	mov	r4, r1
 8010d60:	6818      	ldr	r0, [r3, #0]
 8010d62:	b118      	cbz	r0, 8010d6c <__swsetup_r+0x14>
 8010d64:	6a03      	ldr	r3, [r0, #32]
 8010d66:	b90b      	cbnz	r3, 8010d6c <__swsetup_r+0x14>
 8010d68:	f7fc fc80 	bl	800d66c <__sinit>
 8010d6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d70:	0719      	lsls	r1, r3, #28
 8010d72:	d422      	bmi.n	8010dba <__swsetup_r+0x62>
 8010d74:	06da      	lsls	r2, r3, #27
 8010d76:	d407      	bmi.n	8010d88 <__swsetup_r+0x30>
 8010d78:	2209      	movs	r2, #9
 8010d7a:	602a      	str	r2, [r5, #0]
 8010d7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010d80:	f04f 30ff 	mov.w	r0, #4294967295
 8010d84:	81a3      	strh	r3, [r4, #12]
 8010d86:	e033      	b.n	8010df0 <__swsetup_r+0x98>
 8010d88:	0758      	lsls	r0, r3, #29
 8010d8a:	d512      	bpl.n	8010db2 <__swsetup_r+0x5a>
 8010d8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010d8e:	b141      	cbz	r1, 8010da2 <__swsetup_r+0x4a>
 8010d90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010d94:	4299      	cmp	r1, r3
 8010d96:	d002      	beq.n	8010d9e <__swsetup_r+0x46>
 8010d98:	4628      	mov	r0, r5
 8010d9a:	f7fd fc03 	bl	800e5a4 <_free_r>
 8010d9e:	2300      	movs	r3, #0
 8010da0:	6363      	str	r3, [r4, #52]	@ 0x34
 8010da2:	89a3      	ldrh	r3, [r4, #12]
 8010da4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010da8:	81a3      	strh	r3, [r4, #12]
 8010daa:	2300      	movs	r3, #0
 8010dac:	6063      	str	r3, [r4, #4]
 8010dae:	6923      	ldr	r3, [r4, #16]
 8010db0:	6023      	str	r3, [r4, #0]
 8010db2:	89a3      	ldrh	r3, [r4, #12]
 8010db4:	f043 0308 	orr.w	r3, r3, #8
 8010db8:	81a3      	strh	r3, [r4, #12]
 8010dba:	6923      	ldr	r3, [r4, #16]
 8010dbc:	b94b      	cbnz	r3, 8010dd2 <__swsetup_r+0x7a>
 8010dbe:	89a3      	ldrh	r3, [r4, #12]
 8010dc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010dc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010dc8:	d003      	beq.n	8010dd2 <__swsetup_r+0x7a>
 8010dca:	4621      	mov	r1, r4
 8010dcc:	4628      	mov	r0, r5
 8010dce:	f000 f882 	bl	8010ed6 <__smakebuf_r>
 8010dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dd6:	f013 0201 	ands.w	r2, r3, #1
 8010dda:	d00a      	beq.n	8010df2 <__swsetup_r+0x9a>
 8010ddc:	2200      	movs	r2, #0
 8010dde:	60a2      	str	r2, [r4, #8]
 8010de0:	6962      	ldr	r2, [r4, #20]
 8010de2:	4252      	negs	r2, r2
 8010de4:	61a2      	str	r2, [r4, #24]
 8010de6:	6922      	ldr	r2, [r4, #16]
 8010de8:	b942      	cbnz	r2, 8010dfc <__swsetup_r+0xa4>
 8010dea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010dee:	d1c5      	bne.n	8010d7c <__swsetup_r+0x24>
 8010df0:	bd38      	pop	{r3, r4, r5, pc}
 8010df2:	0799      	lsls	r1, r3, #30
 8010df4:	bf58      	it	pl
 8010df6:	6962      	ldrpl	r2, [r4, #20]
 8010df8:	60a2      	str	r2, [r4, #8]
 8010dfa:	e7f4      	b.n	8010de6 <__swsetup_r+0x8e>
 8010dfc:	2000      	movs	r0, #0
 8010dfe:	e7f7      	b.n	8010df0 <__swsetup_r+0x98>
 8010e00:	20000030 	.word	0x20000030

08010e04 <_raise_r>:
 8010e04:	291f      	cmp	r1, #31
 8010e06:	b538      	push	{r3, r4, r5, lr}
 8010e08:	4605      	mov	r5, r0
 8010e0a:	460c      	mov	r4, r1
 8010e0c:	d904      	bls.n	8010e18 <_raise_r+0x14>
 8010e0e:	2316      	movs	r3, #22
 8010e10:	6003      	str	r3, [r0, #0]
 8010e12:	f04f 30ff 	mov.w	r0, #4294967295
 8010e16:	bd38      	pop	{r3, r4, r5, pc}
 8010e18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010e1a:	b112      	cbz	r2, 8010e22 <_raise_r+0x1e>
 8010e1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010e20:	b94b      	cbnz	r3, 8010e36 <_raise_r+0x32>
 8010e22:	4628      	mov	r0, r5
 8010e24:	f000 f830 	bl	8010e88 <_getpid_r>
 8010e28:	4622      	mov	r2, r4
 8010e2a:	4601      	mov	r1, r0
 8010e2c:	4628      	mov	r0, r5
 8010e2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e32:	f000 b817 	b.w	8010e64 <_kill_r>
 8010e36:	2b01      	cmp	r3, #1
 8010e38:	d00a      	beq.n	8010e50 <_raise_r+0x4c>
 8010e3a:	1c59      	adds	r1, r3, #1
 8010e3c:	d103      	bne.n	8010e46 <_raise_r+0x42>
 8010e3e:	2316      	movs	r3, #22
 8010e40:	6003      	str	r3, [r0, #0]
 8010e42:	2001      	movs	r0, #1
 8010e44:	e7e7      	b.n	8010e16 <_raise_r+0x12>
 8010e46:	2100      	movs	r1, #0
 8010e48:	4620      	mov	r0, r4
 8010e4a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010e4e:	4798      	blx	r3
 8010e50:	2000      	movs	r0, #0
 8010e52:	e7e0      	b.n	8010e16 <_raise_r+0x12>

08010e54 <raise>:
 8010e54:	4b02      	ldr	r3, [pc, #8]	@ (8010e60 <raise+0xc>)
 8010e56:	4601      	mov	r1, r0
 8010e58:	6818      	ldr	r0, [r3, #0]
 8010e5a:	f7ff bfd3 	b.w	8010e04 <_raise_r>
 8010e5e:	bf00      	nop
 8010e60:	20000030 	.word	0x20000030

08010e64 <_kill_r>:
 8010e64:	b538      	push	{r3, r4, r5, lr}
 8010e66:	2300      	movs	r3, #0
 8010e68:	4d06      	ldr	r5, [pc, #24]	@ (8010e84 <_kill_r+0x20>)
 8010e6a:	4604      	mov	r4, r0
 8010e6c:	4608      	mov	r0, r1
 8010e6e:	4611      	mov	r1, r2
 8010e70:	602b      	str	r3, [r5, #0]
 8010e72:	f7f1 fa1b 	bl	80022ac <_kill>
 8010e76:	1c43      	adds	r3, r0, #1
 8010e78:	d102      	bne.n	8010e80 <_kill_r+0x1c>
 8010e7a:	682b      	ldr	r3, [r5, #0]
 8010e7c:	b103      	cbz	r3, 8010e80 <_kill_r+0x1c>
 8010e7e:	6023      	str	r3, [r4, #0]
 8010e80:	bd38      	pop	{r3, r4, r5, pc}
 8010e82:	bf00      	nop
 8010e84:	20012f78 	.word	0x20012f78

08010e88 <_getpid_r>:
 8010e88:	f7f1 ba08 	b.w	800229c <_getpid>

08010e8c <__swhatbuf_r>:
 8010e8c:	b570      	push	{r4, r5, r6, lr}
 8010e8e:	460c      	mov	r4, r1
 8010e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e94:	b096      	sub	sp, #88	@ 0x58
 8010e96:	4615      	mov	r5, r2
 8010e98:	2900      	cmp	r1, #0
 8010e9a:	461e      	mov	r6, r3
 8010e9c:	da0c      	bge.n	8010eb8 <__swhatbuf_r+0x2c>
 8010e9e:	89a3      	ldrh	r3, [r4, #12]
 8010ea0:	2100      	movs	r1, #0
 8010ea2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010ea6:	bf14      	ite	ne
 8010ea8:	2340      	movne	r3, #64	@ 0x40
 8010eaa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010eae:	2000      	movs	r0, #0
 8010eb0:	6031      	str	r1, [r6, #0]
 8010eb2:	602b      	str	r3, [r5, #0]
 8010eb4:	b016      	add	sp, #88	@ 0x58
 8010eb6:	bd70      	pop	{r4, r5, r6, pc}
 8010eb8:	466a      	mov	r2, sp
 8010eba:	f000 f849 	bl	8010f50 <_fstat_r>
 8010ebe:	2800      	cmp	r0, #0
 8010ec0:	dbed      	blt.n	8010e9e <__swhatbuf_r+0x12>
 8010ec2:	9901      	ldr	r1, [sp, #4]
 8010ec4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010ec8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010ecc:	4259      	negs	r1, r3
 8010ece:	4159      	adcs	r1, r3
 8010ed0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ed4:	e7eb      	b.n	8010eae <__swhatbuf_r+0x22>

08010ed6 <__smakebuf_r>:
 8010ed6:	898b      	ldrh	r3, [r1, #12]
 8010ed8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010eda:	079d      	lsls	r5, r3, #30
 8010edc:	4606      	mov	r6, r0
 8010ede:	460c      	mov	r4, r1
 8010ee0:	d507      	bpl.n	8010ef2 <__smakebuf_r+0x1c>
 8010ee2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010ee6:	6023      	str	r3, [r4, #0]
 8010ee8:	6123      	str	r3, [r4, #16]
 8010eea:	2301      	movs	r3, #1
 8010eec:	6163      	str	r3, [r4, #20]
 8010eee:	b003      	add	sp, #12
 8010ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010ef2:	ab01      	add	r3, sp, #4
 8010ef4:	466a      	mov	r2, sp
 8010ef6:	f7ff ffc9 	bl	8010e8c <__swhatbuf_r>
 8010efa:	9f00      	ldr	r7, [sp, #0]
 8010efc:	4605      	mov	r5, r0
 8010efe:	4630      	mov	r0, r6
 8010f00:	4639      	mov	r1, r7
 8010f02:	f7fd fbc3 	bl	800e68c <_malloc_r>
 8010f06:	b948      	cbnz	r0, 8010f1c <__smakebuf_r+0x46>
 8010f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f0c:	059a      	lsls	r2, r3, #22
 8010f0e:	d4ee      	bmi.n	8010eee <__smakebuf_r+0x18>
 8010f10:	f023 0303 	bic.w	r3, r3, #3
 8010f14:	f043 0302 	orr.w	r3, r3, #2
 8010f18:	81a3      	strh	r3, [r4, #12]
 8010f1a:	e7e2      	b.n	8010ee2 <__smakebuf_r+0xc>
 8010f1c:	89a3      	ldrh	r3, [r4, #12]
 8010f1e:	6020      	str	r0, [r4, #0]
 8010f20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f24:	81a3      	strh	r3, [r4, #12]
 8010f26:	9b01      	ldr	r3, [sp, #4]
 8010f28:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010f2c:	b15b      	cbz	r3, 8010f46 <__smakebuf_r+0x70>
 8010f2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010f32:	4630      	mov	r0, r6
 8010f34:	f000 f81e 	bl	8010f74 <_isatty_r>
 8010f38:	b128      	cbz	r0, 8010f46 <__smakebuf_r+0x70>
 8010f3a:	89a3      	ldrh	r3, [r4, #12]
 8010f3c:	f023 0303 	bic.w	r3, r3, #3
 8010f40:	f043 0301 	orr.w	r3, r3, #1
 8010f44:	81a3      	strh	r3, [r4, #12]
 8010f46:	89a3      	ldrh	r3, [r4, #12]
 8010f48:	431d      	orrs	r5, r3
 8010f4a:	81a5      	strh	r5, [r4, #12]
 8010f4c:	e7cf      	b.n	8010eee <__smakebuf_r+0x18>
	...

08010f50 <_fstat_r>:
 8010f50:	b538      	push	{r3, r4, r5, lr}
 8010f52:	2300      	movs	r3, #0
 8010f54:	4d06      	ldr	r5, [pc, #24]	@ (8010f70 <_fstat_r+0x20>)
 8010f56:	4604      	mov	r4, r0
 8010f58:	4608      	mov	r0, r1
 8010f5a:	4611      	mov	r1, r2
 8010f5c:	602b      	str	r3, [r5, #0]
 8010f5e:	f7f1 fa05 	bl	800236c <_fstat>
 8010f62:	1c43      	adds	r3, r0, #1
 8010f64:	d102      	bne.n	8010f6c <_fstat_r+0x1c>
 8010f66:	682b      	ldr	r3, [r5, #0]
 8010f68:	b103      	cbz	r3, 8010f6c <_fstat_r+0x1c>
 8010f6a:	6023      	str	r3, [r4, #0]
 8010f6c:	bd38      	pop	{r3, r4, r5, pc}
 8010f6e:	bf00      	nop
 8010f70:	20012f78 	.word	0x20012f78

08010f74 <_isatty_r>:
 8010f74:	b538      	push	{r3, r4, r5, lr}
 8010f76:	2300      	movs	r3, #0
 8010f78:	4d05      	ldr	r5, [pc, #20]	@ (8010f90 <_isatty_r+0x1c>)
 8010f7a:	4604      	mov	r4, r0
 8010f7c:	4608      	mov	r0, r1
 8010f7e:	602b      	str	r3, [r5, #0]
 8010f80:	f7f1 fa04 	bl	800238c <_isatty>
 8010f84:	1c43      	adds	r3, r0, #1
 8010f86:	d102      	bne.n	8010f8e <_isatty_r+0x1a>
 8010f88:	682b      	ldr	r3, [r5, #0]
 8010f8a:	b103      	cbz	r3, 8010f8e <_isatty_r+0x1a>
 8010f8c:	6023      	str	r3, [r4, #0]
 8010f8e:	bd38      	pop	{r3, r4, r5, pc}
 8010f90:	20012f78 	.word	0x20012f78

08010f94 <acosf>:
 8010f94:	b508      	push	{r3, lr}
 8010f96:	ed2d 8b02 	vpush	{d8}
 8010f9a:	eeb0 8a40 	vmov.f32	s16, s0
 8010f9e:	f000 f8a5 	bl	80110ec <__ieee754_acosf>
 8010fa2:	eef0 8a40 	vmov.f32	s17, s0
 8010fa6:	eeb4 8a48 	vcmp.f32	s16, s16
 8010faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fae:	d615      	bvs.n	8010fdc <acosf+0x48>
 8010fb0:	eeb0 0a48 	vmov.f32	s0, s16
 8010fb4:	f000 f838 	bl	8011028 <fabsf>
 8010fb8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010fbc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fc4:	dd0a      	ble.n	8010fdc <acosf+0x48>
 8010fc6:	f7fc fc3f 	bl	800d848 <__errno>
 8010fca:	2321      	movs	r3, #33	@ 0x21
 8010fcc:	ecbd 8b02 	vpop	{d8}
 8010fd0:	6003      	str	r3, [r0, #0]
 8010fd2:	4805      	ldr	r0, [pc, #20]	@ (8010fe8 <acosf+0x54>)
 8010fd4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010fd8:	f7fc bc7e 	b.w	800d8d8 <nanf>
 8010fdc:	eeb0 0a68 	vmov.f32	s0, s17
 8010fe0:	ecbd 8b02 	vpop	{d8}
 8010fe4:	bd08      	pop	{r3, pc}
 8010fe6:	bf00      	nop
 8010fe8:	0802e9d9 	.word	0x0802e9d9

08010fec <sqrtf>:
 8010fec:	b508      	push	{r3, lr}
 8010fee:	ed2d 8b02 	vpush	{d8}
 8010ff2:	eeb0 8a40 	vmov.f32	s16, s0
 8010ff6:	f000 f875 	bl	80110e4 <__ieee754_sqrtf>
 8010ffa:	eeb4 8a48 	vcmp.f32	s16, s16
 8010ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011002:	d60c      	bvs.n	801101e <sqrtf+0x32>
 8011004:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8011024 <sqrtf+0x38>
 8011008:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801100c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011010:	d505      	bpl.n	801101e <sqrtf+0x32>
 8011012:	f7fc fc19 	bl	800d848 <__errno>
 8011016:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801101a:	2321      	movs	r3, #33	@ 0x21
 801101c:	6003      	str	r3, [r0, #0]
 801101e:	ecbd 8b02 	vpop	{d8}
 8011022:	bd08      	pop	{r3, pc}
 8011024:	00000000 	.word	0x00000000

08011028 <fabsf>:
 8011028:	ee10 3a10 	vmov	r3, s0
 801102c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011030:	ee00 3a10 	vmov	s0, r3
 8011034:	4770      	bx	lr

08011036 <fmaxf>:
 8011036:	b508      	push	{r3, lr}
 8011038:	ed2d 8b02 	vpush	{d8}
 801103c:	eeb0 8a40 	vmov.f32	s16, s0
 8011040:	eef0 8a60 	vmov.f32	s17, s1
 8011044:	f000 f832 	bl	80110ac <__fpclassifyf>
 8011048:	b930      	cbnz	r0, 8011058 <fmaxf+0x22>
 801104a:	eeb0 8a68 	vmov.f32	s16, s17
 801104e:	eeb0 0a48 	vmov.f32	s0, s16
 8011052:	ecbd 8b02 	vpop	{d8}
 8011056:	bd08      	pop	{r3, pc}
 8011058:	eeb0 0a68 	vmov.f32	s0, s17
 801105c:	f000 f826 	bl	80110ac <__fpclassifyf>
 8011060:	2800      	cmp	r0, #0
 8011062:	d0f4      	beq.n	801104e <fmaxf+0x18>
 8011064:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801106c:	dded      	ble.n	801104a <fmaxf+0x14>
 801106e:	e7ee      	b.n	801104e <fmaxf+0x18>

08011070 <fminf>:
 8011070:	b508      	push	{r3, lr}
 8011072:	ed2d 8b02 	vpush	{d8}
 8011076:	eeb0 8a40 	vmov.f32	s16, s0
 801107a:	eef0 8a60 	vmov.f32	s17, s1
 801107e:	f000 f815 	bl	80110ac <__fpclassifyf>
 8011082:	b930      	cbnz	r0, 8011092 <fminf+0x22>
 8011084:	eeb0 8a68 	vmov.f32	s16, s17
 8011088:	eeb0 0a48 	vmov.f32	s0, s16
 801108c:	ecbd 8b02 	vpop	{d8}
 8011090:	bd08      	pop	{r3, pc}
 8011092:	eeb0 0a68 	vmov.f32	s0, s17
 8011096:	f000 f809 	bl	80110ac <__fpclassifyf>
 801109a:	2800      	cmp	r0, #0
 801109c:	d0f4      	beq.n	8011088 <fminf+0x18>
 801109e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80110a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110a6:	d5ed      	bpl.n	8011084 <fminf+0x14>
 80110a8:	e7ee      	b.n	8011088 <fminf+0x18>
	...

080110ac <__fpclassifyf>:
 80110ac:	ee10 3a10 	vmov	r3, s0
 80110b0:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80110b4:	d00d      	beq.n	80110d2 <__fpclassifyf+0x26>
 80110b6:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80110ba:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80110be:	d30a      	bcc.n	80110d6 <__fpclassifyf+0x2a>
 80110c0:	1e42      	subs	r2, r0, #1
 80110c2:	4b07      	ldr	r3, [pc, #28]	@ (80110e0 <__fpclassifyf+0x34>)
 80110c4:	429a      	cmp	r2, r3
 80110c6:	d908      	bls.n	80110da <__fpclassifyf+0x2e>
 80110c8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80110cc:	4258      	negs	r0, r3
 80110ce:	4158      	adcs	r0, r3
 80110d0:	4770      	bx	lr
 80110d2:	2002      	movs	r0, #2
 80110d4:	4770      	bx	lr
 80110d6:	2004      	movs	r0, #4
 80110d8:	4770      	bx	lr
 80110da:	2003      	movs	r0, #3
 80110dc:	4770      	bx	lr
 80110de:	bf00      	nop
 80110e0:	007ffffe 	.word	0x007ffffe

080110e4 <__ieee754_sqrtf>:
 80110e4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80110e8:	4770      	bx	lr
	...

080110ec <__ieee754_acosf>:
 80110ec:	b508      	push	{r3, lr}
 80110ee:	ee10 3a10 	vmov	r3, s0
 80110f2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80110f6:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80110fa:	ed2d 8b0c 	vpush	{d8-d13}
 80110fe:	d109      	bne.n	8011114 <__ieee754_acosf+0x28>
 8011100:	2b00      	cmp	r3, #0
 8011102:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8011294 <__ieee754_acosf+0x1a8>
 8011106:	eddf 7a64 	vldr	s15, [pc, #400]	@ 8011298 <__ieee754_acosf+0x1ac>
 801110a:	fe37 0a80 	vselgt.f32	s0, s15, s0
 801110e:	ecbd 8b0c 	vpop	{d8-d13}
 8011112:	bd08      	pop	{r3, pc}
 8011114:	d904      	bls.n	8011120 <__ieee754_acosf+0x34>
 8011116:	ee30 8a40 	vsub.f32	s16, s0, s0
 801111a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801111e:	e7f6      	b.n	801110e <__ieee754_acosf+0x22>
 8011120:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8011124:	d23c      	bcs.n	80111a0 <__ieee754_acosf+0xb4>
 8011126:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 801112a:	f240 80af 	bls.w	801128c <__ieee754_acosf+0x1a0>
 801112e:	ee60 7a00 	vmul.f32	s15, s0, s0
 8011132:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 801129c <__ieee754_acosf+0x1b0>
 8011136:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80112a0 <__ieee754_acosf+0x1b4>
 801113a:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 80112a4 <__ieee754_acosf+0x1b8>
 801113e:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011142:	eddf 6a59 	vldr	s13, [pc, #356]	@ 80112a8 <__ieee754_acosf+0x1bc>
 8011146:	eee7 6a27 	vfma.f32	s13, s14, s15
 801114a:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80112ac <__ieee754_acosf+0x1c0>
 801114e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011152:	eddf 6a57 	vldr	s13, [pc, #348]	@ 80112b0 <__ieee754_acosf+0x1c4>
 8011156:	eee7 6a27 	vfma.f32	s13, s14, s15
 801115a:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 80112b4 <__ieee754_acosf+0x1c8>
 801115e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011162:	eddf 6a55 	vldr	s13, [pc, #340]	@ 80112b8 <__ieee754_acosf+0x1cc>
 8011166:	eea7 6aa6 	vfma.f32	s12, s15, s13
 801116a:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80112bc <__ieee754_acosf+0x1d0>
 801116e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011172:	eee6 6a27 	vfma.f32	s13, s12, s15
 8011176:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 80112c0 <__ieee754_acosf+0x1d4>
 801117a:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801117e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011182:	eee6 6a27 	vfma.f32	s13, s12, s15
 8011186:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 80112c4 <__ieee754_acosf+0x1d8>
 801118a:	ee87 6a26 	vdiv.f32	s12, s14, s13
 801118e:	eee0 7a46 	vfms.f32	s15, s0, s12
 8011192:	ee70 7a67 	vsub.f32	s15, s0, s15
 8011196:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 80112c8 <__ieee754_acosf+0x1dc>
 801119a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801119e:	e7b6      	b.n	801110e <__ieee754_acosf+0x22>
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 80111a6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80111aa:	eddf da3c 	vldr	s27, [pc, #240]	@ 801129c <__ieee754_acosf+0x1b0>
 80111ae:	eddf ca3c 	vldr	s25, [pc, #240]	@ 80112a0 <__ieee754_acosf+0x1b4>
 80111b2:	ed9f ca3d 	vldr	s24, [pc, #244]	@ 80112a8 <__ieee754_acosf+0x1bc>
 80111b6:	eddf ba3d 	vldr	s23, [pc, #244]	@ 80112ac <__ieee754_acosf+0x1c0>
 80111ba:	ed9f ba3d 	vldr	s22, [pc, #244]	@ 80112b0 <__ieee754_acosf+0x1c4>
 80111be:	eddf 8a3d 	vldr	s17, [pc, #244]	@ 80112b4 <__ieee754_acosf+0x1c8>
 80111c2:	ed9f da3d 	vldr	s26, [pc, #244]	@ 80112b8 <__ieee754_acosf+0x1cc>
 80111c6:	eddf aa37 	vldr	s21, [pc, #220]	@ 80112a4 <__ieee754_acosf+0x1b8>
 80111ca:	ed9f aa3c 	vldr	s20, [pc, #240]	@ 80112bc <__ieee754_acosf+0x1d0>
 80111ce:	eddf 9a3c 	vldr	s19, [pc, #240]	@ 80112c0 <__ieee754_acosf+0x1d4>
 80111d2:	da28      	bge.n	8011226 <__ieee754_acosf+0x13a>
 80111d4:	ee30 8a09 	vadd.f32	s16, s0, s18
 80111d8:	ee28 0a27 	vmul.f32	s0, s16, s15
 80111dc:	eee0 ca2d 	vfma.f32	s25, s0, s27
 80111e0:	eee0 aa0d 	vfma.f32	s21, s0, s26
 80111e4:	eeac ca80 	vfma.f32	s24, s25, s0
 80111e8:	eeaa aa80 	vfma.f32	s20, s21, s0
 80111ec:	eeec ba00 	vfma.f32	s23, s24, s0
 80111f0:	eeea 9a00 	vfma.f32	s19, s20, s0
 80111f4:	eeab ba80 	vfma.f32	s22, s23, s0
 80111f8:	eea9 9a80 	vfma.f32	s18, s19, s0
 80111fc:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8011200:	ee68 8a80 	vmul.f32	s17, s17, s0
 8011204:	f7ff ff6e 	bl	80110e4 <__ieee754_sqrtf>
 8011208:	eddf 7a30 	vldr	s15, [pc, #192]	@ 80112cc <__ieee754_acosf+0x1e0>
 801120c:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8011210:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011214:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8011218:	ee77 7a80 	vadd.f32	s15, s15, s0
 801121c:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 80112d0 <__ieee754_acosf+0x1e4>
 8011220:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8011224:	e773      	b.n	801110e <__ieee754_acosf+0x22>
 8011226:	ee39 8a40 	vsub.f32	s16, s18, s0
 801122a:	ee28 8a27 	vmul.f32	s16, s16, s15
 801122e:	eeb0 0a48 	vmov.f32	s0, s16
 8011232:	f7ff ff57 	bl	80110e4 <__ieee754_sqrtf>
 8011236:	eee8 ca2d 	vfma.f32	s25, s16, s27
 801123a:	eee8 aa0d 	vfma.f32	s21, s16, s26
 801123e:	ee10 3a10 	vmov	r3, s0
 8011242:	eeb0 6a48 	vmov.f32	s12, s16
 8011246:	f36f 030b 	bfc	r3, #0, #12
 801124a:	ee07 3a90 	vmov	s15, r3
 801124e:	eeac ca88 	vfma.f32	s24, s25, s16
 8011252:	eeaa aa88 	vfma.f32	s20, s21, s16
 8011256:	eea7 6ae7 	vfms.f32	s12, s15, s15
 801125a:	ee70 6a27 	vadd.f32	s13, s0, s15
 801125e:	eeec ba08 	vfma.f32	s23, s24, s16
 8011262:	eeea 9a08 	vfma.f32	s19, s20, s16
 8011266:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801126a:	eeab ba88 	vfma.f32	s22, s23, s16
 801126e:	eea9 9a88 	vfma.f32	s18, s19, s16
 8011272:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8011276:	ee68 8a88 	vmul.f32	s17, s17, s16
 801127a:	eec8 6a89 	vdiv.f32	s13, s17, s18
 801127e:	eea0 7a26 	vfma.f32	s14, s0, s13
 8011282:	ee37 0a87 	vadd.f32	s0, s15, s14
 8011286:	ee30 0a00 	vadd.f32	s0, s0, s0
 801128a:	e740      	b.n	801110e <__ieee754_acosf+0x22>
 801128c:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 80112d4 <__ieee754_acosf+0x1e8>
 8011290:	e73d      	b.n	801110e <__ieee754_acosf+0x22>
 8011292:	bf00      	nop
 8011294:	40490fdb 	.word	0x40490fdb
 8011298:	00000000 	.word	0x00000000
 801129c:	3811ef08 	.word	0x3811ef08
 80112a0:	3a4f7f04 	.word	0x3a4f7f04
 80112a4:	bf303361 	.word	0xbf303361
 80112a8:	bd241146 	.word	0xbd241146
 80112ac:	3e4e0aa8 	.word	0x3e4e0aa8
 80112b0:	bea6b090 	.word	0xbea6b090
 80112b4:	3e2aaaab 	.word	0x3e2aaaab
 80112b8:	3d9dc62e 	.word	0x3d9dc62e
 80112bc:	4001572d 	.word	0x4001572d
 80112c0:	c019d139 	.word	0xc019d139
 80112c4:	33a22168 	.word	0x33a22168
 80112c8:	3fc90fda 	.word	0x3fc90fda
 80112cc:	b3a22168 	.word	0xb3a22168
 80112d0:	40490fda 	.word	0x40490fda
 80112d4:	3fc90fdb 	.word	0x3fc90fdb

080112d8 <_init>:
 80112d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112da:	bf00      	nop
 80112dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112de:	bc08      	pop	{r3}
 80112e0:	469e      	mov	lr, r3
 80112e2:	4770      	bx	lr

080112e4 <_fini>:
 80112e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112e6:	bf00      	nop
 80112e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112ea:	bc08      	pop	{r3}
 80112ec:	469e      	mov	lr, r3
 80112ee:	4770      	bx	lr
