<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CTIDEVARCH</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CTIDEVARCH, CTI Device Architecture register</h1><p>The CTIDEVARCH characteristics are:</p><h2>Purpose</h2>
          <p>Identifies the programmers' model architecture of the CTI component.</p>
        <p>This 
        register
       is part of the Cross-Trigger Interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>SLK</th><th>Default</th></tr><tr><td>RO</td><td>RO</td></tr></table><h2>Configuration</h2><p>CTIDEVARCH is in the Debug power domain.
      </p><p>Implementation of this register is <arm-defined-word>OPTIONAL</arm-defined-word>.</p><h2>Attributes</h2>
          <p>CTIDEVARCH is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CTIDEVARCH bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="11"><a href="#ARCHITECT">ARCHITECT</a></td><td class="lr" colspan="1"><a href="#PRESENT">PRESENT</a></td><td class="lr" colspan="4"><a href="#REVISION">REVISION</a></td><td class="lr" colspan="16"><a href="#ARCHID">ARCHID</a></td></tr></tbody></table><h4 id="ARCHITECT">ARCHITECT, bits [31:21]
                  </h4>
              <p>Defines the architecture of the component. For CTI, this is ARM Limited.</p>
            
              <p>Bits [31:28] are the JEP 106 continuation code, <span class="hexnumber">0x4</span>.</p>
            
              <p>Bits [27:21] are the JEP 106 ID code, <span class="hexnumber">0x3B</span>.</p>
            <h4 id="PRESENT">PRESENT, bit [20]
              </h4>
              <p>When set to 1, indicates that the DEVARCH is present.</p>
            
              <p>This field is 1 in ARMv8.</p>
            <h4 id="REVISION">REVISION, bits [19:16]
                  </h4>
              <p>Defines the architecture revision. For architectures defined by ARM this is the minor revision.</p>
            
              <p>For CTI, the revision defined by ARMv8 is <span class="hexnumber">0x0</span>.</p>
            
              <p>All other values are reserved.</p>
            <h4 id="ARCHID">ARCHID, bits [15:0]
                  </h4>
              <p>Defines this part to be an ARMv8 debug component. For architectures defined by ARM this is further subdivided.</p>
            
              <p>For CTI:</p>
            
              <ul>
                <li>
                  Bits [15:12] are the architecture version, <span class="hexnumber">0x1</span>.
                </li>
                <li>
                  Bits [11:0] are the architecture part number, <span class="hexnumber">0xA14</span>.
                </li>
              </ul>
            
              <p>This corresponds to CTI architecture version CTIv2.</p>
            <h2>Accessing the CTIDEVARCH</h2><p>CTIDEVARCH can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>CTI</td><td>
          <span class="hexnumber">0xFBC</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
