Shail Aditya , B. Ramakrishna Rau , Vinod Kathail, Automatic Architectural Synthesis of VLIW and EPIC Processors, Proceedings of the 12th international symposium on System synthesis, p.107, November 01-04, 1999
Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Reducing the complexity of the register file in dynamic superscalar processors, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Andrea Capitanio , Nikil Dutt , Alexandru Nicolau, Partitioned register files for VLIWs: a preliminary analysis of tradeoffs, Proceedings of the 25th annual international symposium on Microarchitecture, p.292-300, December 01-04, 1992, Portland, Oregon, USA
Lakshmi N. Chakrapani , John Gyllenhaal , Wen-mei W. Hwu , Scott A. Mahlke , Krishna V. Palem , Rodric M. Rabbah, Trimaran: an infrastructure for research in instruction-level parallelism, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.32-41, September 22-24, 2004, West Lafayette, IN[doi>10.1007/11532378_4]
Henk Corporaal, TTAs: missing the ILP complexity wall, Journal of Systems Architecture: the EUROMICRO Journal, v.45 n.12-13, p.949-973, June 1999[doi>10.1016/S1383-7621(98)00046-0]
José-Lorenzo Cruz , Antonio González , Mateo Valero , Nigel P. Topham, Multiple-banked register file architectures, Proceedings of the 27th annual international symposium on Computer architecture, p.316-325, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339708]
Jack W. Davidson , Sanjay Jinturkar, Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation, Proceedings of the 28th annual international symposium on Microarchitecture, p.125-132, November 29-December 01, 1995, Ann Arbor, Michigan, USA
John R. Ellis, Bulldog: a compiler for VLSI architectures, MIT Press, Cambridge, MA, 1986
Oguz Ergin , Deniz Balkan , Kanad Ghose , Dmitry Ponomarev, Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.304-315, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.29]
K. Fan, N. Clark, M. Chu, K. V. Manjunath, R. Ravindran, M. Smelyanskiy, and S. Mahlke. 2003. Systematic register bypass customization for application-specific processors. In Proceedings of the IEEE 14th International Conference on Application-specific Systems, Architectures and Processors (ASAP).
Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339682]
Neeraj Goel , Anshul Kumar , Preeti Ranjan Panda, Power Reduction in VLIW Processor with Compiler Driven Bypass Network, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.233-238, January 06-10, 2007[doi>10.1109/VLSID.2007.127]
Ronald L. Graham , Donald E. Knuth , Oren Patashnik, Concrete Math, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1988
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Jan Hoogerbrugge , Henk Corporaal, Register file port requirements of transport triggered architectures, Proceedings of the 27th annual international symposium on Microarchitecture, p.191-195, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192751]
V. Kathail, M. Schlansker, and B. R. Rau. 2000. HPL-PD Architecture Specification: Version 1.1. Technical Report HPL-93-80R1.
Nam Sung Kim , Trevor Mudge, Reducing register ports using delayed write-back queues and operand pre-fetch, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782839]
Manjunath Kudlur , Kevin Fan , Michael Chu , Rajiv Ravindran , Nathan Clark , Scott Mahlke, FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.201, March 20-24, 2004, Palo Alto, California
Andy Lambrechts , Praveen Raghavan , Anthony Leroy , Guillermo Talavera , Tom Vander Aa , Murali Jayapala , Francky Catthoor , Diederik Verkest , Geert Deconinck , Henk Corporaal , Frédéric Robert , Jordi Carrabina, Power Breakdown Analysis for a Heterogeneous NoC Platform Running a Video Application, Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors, p.179-184, July 23-25, 2005
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
P. Geoffrey Lowney , Stefan M. Freudenberger , Thomas J. Karzes , W. D. Lichtenstein , Robert P. Nix , John S. O'Donnell , John Ruttenberg, The multiflow trace scheduling compiler, The Journal of Supercomputing, v.7 n.1-2, p.51-142, May 1993[doi>10.1007/BF01205182]
S. A. Mahlke , W. Y. Chen , J. C. Gyllenhaal , W.-M. W. Hwu, Compiler code transformations for superscalar-based high performance systems, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.808-817, November 16-20, 1992, Minneapolis, Minnesota, USA
C. H. Papadimitriou and K. Steiglitz. 1998. Combinatorial Optimization: Algorithms and Complexity. Dover Publications.
Il Park , Michael D. Powell , T. N. Vijaykumar, Reducing register ports for higher speed and lower energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Sanghyun Park , Aviral Shrivastava , Nikil Dutt , Alex Nicolau , Yunheung Paek , Eugene Earlie, Bypass aware instruction scheduling for register file power reduction, Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems, June 14-16, 2006, Ottawa, Ontario, Canada[doi>10.1145/1134650.1134675]
S. Rixner, W. J. Dally, B. Khailany, P. R. Mattson, U. K. Kapasi, and J. D. Owens. 2000. Register organization for media processing. In Proceedings of the International Symposium on High Performance Computer Architecture. 375--386.
M. Sami , D. Sciuto , C. Silvano , V. Zaccaria , R. Zafalon, Low-power data forwarding for VLIW embedded architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.5, p.614-622, October 2002[doi>10.1109/TVLSI.2002.801617]
Rama Sangireddy, Register port complexity reduction in wide-issue processors with selective instruction execution, Microprocessors & Microsystems, v.31 n.1, p.51-62, February, 2007[doi>10.1016/j.micpro.2006.08.001]
N. Seshan. 1998. High VelociTI processing. IEEE Signal Processing Magazine 15, 2 (1998), 88--101.
P. Shivakumar and N. P. Jouppi. 2001. Cacti 3.0: An Integrated Cache Timing, Power and Area Model. Technical Report 2001/2. Western Research Laboratory.
Aviral Shrivastava , Nikil Dutt , Alex Nicolau , Eugene Earlie, PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.1264-1269, March 07-11, 2005[doi>10.1109/DATE.2005.236]
Sandeep Sirsi , Aneesh Aggarwal, Exploring the Limits of Port Reduction in Centralized Register Files, Proceedings of the 2009 22nd International Conference on VLSI Design, p.535-540, January 05-09, 2009[doi>10.1109/VLSI.Design.2009.29]
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]
D. Tarjan, S. Thoziyoor, and N. P. Jouppi. 2006. CACTI 4.0. Technical Report HPL-2006-86, HP Labs. (2006).
Jan-Willem van de Waerdt , Stamatis Vassiliadis , Sanjeev Das , Sebastian Mirolo , Chris Yen , Bill Zhong , Carlos Basto , Jean-Paul van Itegem , Dinesh Amirtharaj , Kulbhushan Kalra , Pedro Rodriguez , Hans van Antwerpen, The TM3270 Media-Processor, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.331-342, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.35]
J. T. J. Van Eijndhoven , E. J. D. Pol, TriMedia CPU64 Architecture, Proceedings of the 1999 IEEE International Conference on Computer Design, p.586, October 10-13, 1999
Jun Yan , Wei Zhang, Exploiting virtual registers to reduce pressure on real registers, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-18, January 2008[doi>10.1145/1328195.1328198]
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Two-level hierarchical register file organization for VLIW processors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.137-146, December 2000, Monterey, California, USA[doi>10.1145/360128.360143]
V. Zyuban , P. Kogge, The energy complexity of register files, Proceedings of the 1998 international symposium on Low power electronics and design, p.305-310, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280943]
