<div class="timeline-item">
    <div class="timeline-content">
        <button class="btn-close" onclick="toggleProject(this)">‚úï</button>

        <div class="project-image">
            <img src="assets/images/projects/parking_cover.png" alt="Smart Modular Parking System">
        </div>

        <div class="project-info">
            <h3>Smart Modular Parking (PSM)</h3>

            <p class="lang-text" data-lang="fr">
                Architecte syst√®me et Lead Power pour un parking IoT autonome. 
                Conception d'un BMS 100W USB-C PD intelligent et impl√©mentation d'un SoC RISC-V sur FPGA.
            </p>
            <p class="lang-text" data-lang="en" style="display: none;">
                System Architect & Power Lead for an autonomous IoT parking. 
                Designed a smart 100W USB-C PD BMS and implemented a RISC-V SoC on FPGA.
            </p>

            <div class="project-tags">
                <span class="tag">KiCad 7</span>
                <span class="tag">FPGA LiteX</span>
                <span class="tag">RISC-V</span>
                <span class="tag">MQTT</span>
                <span class="tag">Power Delivery</span>
            </div>

            <div class="card-buttons">
                <button class="btn-expand" onclick="toggleProject(this)">
                    <span class="lang-text" data-lang="fr">Voir les comp√©tences cl√©s ‚Üí</span>
                    <span class="lang-text" data-lang="en" style="display: none;">See key skills ‚Üí</span>
                </button>
                
                <a href="https://github.com/EnderCryme/5A-Projet-Parking" class="btn-github" target="_blank">
                    <svg class="icon"><use href="#icon-github"/></svg> GitHub
                </a>

                <a href="https://drive.google.com/file/d/1G9lH1KeA8uOhU5wkQOQOmOX-aidNT0l7/view" class="btn-video" target="_blank">
                    ‚ñ∂ <span class="lang-text" data-lang="fr">D√©mo Vid√©o</span><span class="lang-text" data-lang="en" style="display: none;">Video Demo</span>
                </a>
            </div>

            <div class="project-details">
    
                <div class="detail-block">
                    <h4 class="lang-text" data-lang="fr">‚ö° Architecture de Puissance & BMS (KiCad)</h4>
                    <h4 class="lang-text" data-lang="en" style="display: none;">‚ö° Power Architecture & BMS (KiCad)</h4>
                    
                    <div class="evidence-container">
                        <div class="evidence-text">
                            <p class="lang-text" data-lang="fr">
                                <strong>Challenge :</strong> Alimenter un syst√®me h√©t√©rog√®ne (FPGA, Moteurs 20V, CPU IA) avec une autonomie de 2h en charge max (65W).<br><br>
                                <strong>R√©alisation :</strong> Conception compl√®te d'un BMS 4S3P (Li-Ion) avec entr√©e USB-C PD 100W. Architecture NVDC utilisant le trio TI (BQ25713, BQ40Z50, BQ296102) pour la gestion fine de la charge.<br><br>
                                [cite_start]<strong>Innovation :</strong> Int√©gration d'un MCU [cite: 26] RP2350 d√©di√© au calcul d'efficacit√© √©nerg√©tique (IPN) et √† la supervision thermique, d√©corr√©l√© du processeur principal pour la s√©curit√©.
                            </p>
                            <p class="lang-text" data-lang="en" style="display: none;">
                                <strong>Challenge:</strong> Powering a heterogeneous system (FPGA, 20V Motors, AI CPU) with 2h autonomy at max load.<br><br>
                                <strong>Achievement:</strong> Full design of a 4S3P BMS with 100W USB-C PD. NVDC architecture using TI chips (BQ25713, BQ40Z50, BQ296102).<br><br>
                                [cite_start]<strong>Innovation:</strong> Integration of an [cite: 26] RP2350 MCU for energy efficiency computing and thermal monitoring.
                            </p>
                        </div>
            
                        <div class="evidence-slider" id="bms-slider">
                            <div class="slide active">
                                <img src="assets/images/projects/BMS_schem (1).png" alt="Architecture Synoptique BMS RP2350">
                                <span class="caption">1/3 : Architecture Conceptuelle (TI + RP2350)</span>
                            </div>
                            <div class="slide">
                                <img src="assets/images/projects/BMS_schem_elec.png" alt="Sch√©ma √©lectrique KiCad">
                                <span class="caption">2/3 : Sch√©matique D√©taill√© (S√©curit√© & Filtrage)</span>
                            </div>
                            <div class="slide">
                                <img src="assets/images/projects/BMS_3D_view.png" alt="Vue 3D KiCad PCB">
                                <span class="caption">3/3 : Mod√©lisation 3D (KiCad 7)</span>
                            </div>
                            
                            <a class="prev" onclick="plusSlides(-1, 'bms-slider')">‚ùÆ</a>
                            <a class="next" onclick="plusSlides(1, 'bms-slider')">‚ùØ</a>
                        </div>
                    </div>
                </div>
            
                <div class="detail-block">
                    <h4 class="lang-text" data-lang="fr">üß† FPGA & SoC RISC-V (LiteX)</h4>
                    <h4 class="lang-text" data-lang="en" style="display: none;">üß† FPGA & RISC-V SoC (LiteX)</h4>
            
                    <div class="evidence-container">
                        <div class="evidence-text">
                            <p class="lang-text" data-lang="fr">
                                <strong>Challenge :</strong> Piloter des barri√®res motoris√©es avec une pr√©cision temps r√©el tout en conservant la flexibilit√© d'un OS Linux.<br><br>
                                <strong>Solution :</strong> Impl√©mentation d'un SoC Softcore VexRiscv (32-bit) sur FPGA Nexys A7 via la toolchain LiteX. Compilation d'un noyau Linux custom (Buildroot) et driver `mmap` sp√©cifique.
                            </p>
                            <p class="lang-text" data-lang="en" style="display: none;">
                                <strong>Challenge:</strong> Real-time motor control with Linux flexibility.<br><br>
                                <strong>Solution:</strong> VexRiscv Softcore SoC on Nexys A7 FPGA via LiteX. Custom Linux kernel (Buildroot) and specific `mmap` driver.
                            </p>
                        </div>
                        <div class="evidence-image">
                            <img src="assets/images/projects/fpga_soc_arch.png" alt="Architecture SoC LiteX RISC-V">
                            <span class="caption">Architecture du SoC Custom sur FPGA</span>
                        </div>
                    </div>
                </div>
            
                <div class="detail-block">
                    <h4 class="lang-text" data-lang="fr">ü§ù Architecture Syst√®me & Coordination</h4>
                    <h4 class="lang-text" data-lang="en" style="display: none;">ü§ù System Architecture & Coordination</h4>
            
                    <div class="evidence-container">
                        <div class="evidence-text">
                            <p class="lang-text" data-lang="fr">
                                <strong>R√¥le :</strong> Lead Technique & Architecte.<br><br>
                                <strong>Architecture :</strong> Conception d'un r√©seau distribu√© sur protocole MQTT reliant le "Cerveau" (BeagleY-AI), l'Interface (STM32) et la Puissance (FPGA). Support SQL pour la logique d'acc√®s.
                            </p>
                            <p class="lang-text" data-lang="en" style="display: none;">
                                <strong>Role:</strong> Technical Lead & Architect.<br><br>
                                <strong>Architecture:</strong> Designed a distributed MQTT network linking the Brain (BeagleY-AI), Interface (STM32), and Power (FPGA). SQL support for access logic.
                            </p>
                        </div>
                        <div class="evidence-image">
                            <img src="assets/images/projects/global_arch.png" alt="Architecture Distribu√©e MQTT">
                            <span class="caption">Synoptique Global des interactions syst√®me</span>
                        </div>
                    </div>
                </div>
            
            </div>

    <div class="timeline-date">
        <span class="date">2025 - 2026</span>
        <div class="timeline-dot"></div>
    </div>
</div>



