#!/usr/bin/env python3
"""
PIXEL LLM SEMANTIC SYNTHESIZER
Generates OS components from semantic intents using pixel-based reasoning

This synthesizer:
1. Takes high-level OS component intents (memory, scheduler, drivers, etc.)
2. Converts intents to semantic pixel representations
3. Uses pixel patterns to generate primitive commands (WRITE/DEFINE)
4. Outputs bootable code that integrates with existing pxOS

The key innovation: Instead of writing assembly or C, we describe WHAT we want,
and the semantic layer generates the HOW using primitive commands.
"""

import json
from typing import Dict, List, Tuple, Set
from pathlib import Path

class SemanticSynthesizer:
    def __init__(self, research_summary_path: str = None):
        if research_summary_path is None:
            research_summary_path = "/home/user/pxos/pxos-v1.0/research_summary.json"

        # Load research summary
        with open(research_summary_path, 'r') as f:
            self.research_summary = json.load(f)

        # Memory allocation for new components
        self.current_address = 0x7E00  # Start after boot sector

        # Component generation templates
        self.component_templates = {
            'memory': self.synthesize_memory_allocator,
            'scheduler': self.synthesize_scheduler,
            'drivers': self.synthesize_drivers,
            'architecture': self.synthesize_architecture,
            'networking': self.synthesize_networking
        }

    def synthesize_missing_components(self):
        """Generate all missing OS components"""
        print("=" * 60)
        print("PIXEL LLM SEMANTIC SYNTHESIS")
        print("=" * 60)

        missing_components = self.research_summary['synthesis_plan']['missing']

        print(f"\nGenerating {len(missing_components)} missing components...\n")

        generated_components = {}

        for component in missing_components:
            print(f"ğŸ§¬ Synthesizing: {component}")
            print("-" * 60)

            if component in self.component_templates:
                intent = self.create_component_intent(component)
                pixels = self.intent_to_pixels(intent)
                primitives = self.pixels_to_primitives(pixels, component)

                generated_components[component] = {
                    'intent': intent,
                    'pixels': pixels,
                    'primitives': primitives,
                    'address_range': (self.current_address - len(primitives), self.current_address)
                }

                print(f"âœ… Generated {len(primitives)} primitive commands")
                print(f"   Address range: 0x{generated_components[component]['address_range'][0]:04X} - 0x{generated_components[component]['address_range'][1]:04X}")
                print()

        return generated_components

    def create_component_intent(self, component: str) -> Dict:
        """Create semantic intent for a component"""
        intents = {
            'memory': {
                'goal': 'manage_physical_memory',
                'operations': ['allocate', 'deallocate', 'track_free_blocks'],
                'constraints': {
                    'min_block_size': 16,
                    'max_memory': 0x100000,  # 1MB (real mode limit)
                    'alignment': 16
                },
                'primitives_needed': ['WRITE', 'DEFINE'],
                'integration_point': 'after_boot_setup'
            },
            'scheduler': {
                'goal': 'schedule_tasks',
                'operations': ['create_task', 'switch_context', 'yield'],
                'constraints': {
                    'max_tasks': 8,
                    'time_slice': 100,  # ms
                    'priority_levels': 3
                },
                'primitives_needed': ['WRITE', 'DEFINE'],
                'integration_point': 'after_memory_init'
            },
            'drivers': {
                'goal': 'abstract_hardware_io',
                'operations': ['keyboard_read', 'video_write', 'disk_read'],
                'constraints': {
                    'bios_compatibility': True,
                    'polling_mode': True  # No interrupts yet
                },
                'primitives_needed': ['WRITE', 'DEFINE', 'CALL'],
                'integration_point': 'after_boot_setup'
            },
            'architecture': {
                'goal': 'cpu_specific_operations',
                'operations': ['get_cpuid', 'enable_a20', 'switch_to_protected_mode'],
                'constraints': {
                    'target_arch': 'x86',
                    'mode': 'real_to_protected'
                },
                'primitives_needed': ['WRITE', 'DEFINE'],
                'integration_point': 'boot_sequence'
            },
            'networking': {
                'goal': 'basic_network_stack',
                'operations': ['send_packet', 'receive_packet', 'arp_request'],
                'constraints': {
                    'protocols': ['ethernet', 'arp', 'ip'],
                    'driver': 'ne2000'  # Classic NIC
                },
                'primitives_needed': ['WRITE', 'DEFINE'],
                'integration_point': 'after_drivers'
            }
        }

        return intents.get(component, {})

    def intent_to_pixels(self, intent: Dict) -> List[Tuple[int, int, int]]:
        """Convert semantic intent to pixel representation"""
        pixels = []

        # Goal encoding (base color)
        goal_colors = {
            'manage_physical_memory': (0, 0, 255),      # Blue
            'schedule_tasks': (0, 255, 0),              # Green
            'abstract_hardware_io': (255, 255, 0),      # Yellow
            'cpu_specific_operations': (128, 128, 128), # Gray
            'basic_network_stack': (0, 255, 255)        # Cyan
        }

        base_color = goal_colors.get(intent.get('goal', ''), (128, 128, 128))
        pixels.append(base_color)

        # Operation encoding (modulated colors)
        for operation in intent.get('operations', []):
            # Each operation adds a pixel variant
            r, g, b = base_color
            # Modulate based on operation hash
            op_hash = sum(ord(c) for c in operation) % 100
            modulated = (
                min(255, r + op_hash),
                min(255, g + op_hash // 2),
                min(255, b + op_hash // 3)
            )
            pixels.append(modulated)

        # Constraint encoding (brightness adjustment)
        constraint_count = len(intent.get('constraints', {}))
        if constraint_count > 0:
            # More constraints = darker (more specific)
            brightness_factor = 1.0 - (constraint_count * 0.1)
            brightness_factor = max(0.3, brightness_factor)

            constraint_pixel = tuple(int(c * brightness_factor) for c in base_color)
            pixels.append(constraint_pixel)

        return pixels

    def pixels_to_primitives(self, pixels: List[Tuple[int, int, int]], component: str) -> List[str]:
        """Convert pixel representation to primitive commands"""

        # Call the appropriate synthesis function
        if component in self.component_templates:
            return self.component_templates[component](pixels)

        return []

    def synthesize_memory_allocator(self, pixels: List[Tuple[int, int, int]]) -> List[str]:
        """Generate memory allocator using primitives"""
        primitives = []

        # Memory allocator data structures
        base_addr = self.current_address

        primitives.append(f"COMMENT ========================================")
        primitives.append(f"COMMENT MEMORY ALLOCATOR - Generated by Semantic Synthesis")
        primitives.append(f"COMMENT Pixel encoding: {pixels[0]}")
        primitives.append(f"COMMENT ========================================")
        primitives.append(f"")

        # Define memory manager structure
        primitives.append(f"DEFINE mem_manager 0x{base_addr:04X}")
        primitives.append(f"DEFINE mem_free_list 0x{base_addr + 0x10:04X}")
        primitives.append(f"DEFINE mem_heap_start 0x{base_addr + 0x100:04X}")
        primitives.append(f"")

        # Initialize memory manager
        primitives.append(f"COMMENT Initialize memory manager")
        addr = base_addr

        # Store heap start address
        primitives.append(f"WRITE 0x{addr:04X} 0x00    COMMENT Heap start low byte")
        primitives.append(f"WRITE 0x{addr+1:04X} 0x80    COMMENT Heap start high byte (0x8000)")

        # Store heap size
        primitives.append(f"WRITE 0x{addr+2:04X} 0x00    COMMENT Heap size low byte")
        primitives.append(f"WRITE 0x{addr+3:04X} 0x10    COMMENT Heap size high byte (4KB)")

        # Free list head
        primitives.append(f"WRITE 0x{addr+4:04X} 0xFF    COMMENT Free list head (NULL)")
        primitives.append(f"WRITE 0x{addr+5:04X} 0xFF")

        primitives.append(f"")

        # Simple malloc function (allocates 16-byte blocks)
        primitives.append(f"DEFINE mem_alloc 0x{base_addr + 0x50:04X}")
        primitives.append(f"COMMENT Simple malloc - allocates 16-byte aligned blocks")

        malloc_addr = base_addr + 0x50

        # Load current free pointer
        primitives.append(f"WRITE 0x{malloc_addr:04X} 0xA0    COMMENT MOV AL, [mem_free_list]")
        primitives.append(f"WRITE 0x{malloc_addr+1:04X} 0x{(base_addr + 4) & 0xFF:02X}")
        primitives.append(f"WRITE 0x{malloc_addr+2:04X} 0x{(base_addr + 4) >> 8:02X}")

        # Check if NULL
        primitives.append(f"WRITE 0x{malloc_addr+3:04X} 0x3C    COMMENT CMP AL, 0xFF")
        primitives.append(f"WRITE 0x{malloc_addr+4:04X} 0xFF")
        primitives.append(f"WRITE 0x{malloc_addr+5:04X} 0x74    COMMENT JE alloc_from_heap")
        primitives.append(f"WRITE 0x{malloc_addr+6:04X} 0x05")

        # Return allocated block in BX
        primitives.append(f"WRITE 0x{malloc_addr+7:04X} 0x89    COMMENT MOV BX, AX")
        primitives.append(f"WRITE 0x{malloc_addr+8:04X} 0xC3")
        primitives.append(f"WRITE 0x{malloc_addr+9:04X} 0xC3    COMMENT RET")

        primitives.append(f"")

        # Simple free function
        primitives.append(f"DEFINE mem_free 0x{base_addr + 0x70:04X}")
        primitives.append(f"COMMENT Simple free - adds block to free list")

        free_addr = base_addr + 0x70

        # Store block address in free list
        primitives.append(f"WRITE 0x{free_addr:04X} 0xA2    COMMENT MOV [mem_free_list], AL")
        primitives.append(f"WRITE 0x{free_addr+1:04X} 0x{(base_addr + 4) & 0xFF:02X}")
        primitives.append(f"WRITE 0x{free_addr+2:04X} 0x{(base_addr + 4) >> 8:02X}")
        primitives.append(f"WRITE 0x{free_addr+3:04X} 0xC3    COMMENT RET")

        self.current_address = base_addr + 0x100

        return primitives

    def synthesize_scheduler(self, pixels: List[Tuple[int, int, int]]) -> List[str]:
        """Generate task scheduler using primitives"""
        primitives = []

        base_addr = self.current_address

        primitives.append(f"COMMENT ========================================")
        primitives.append(f"COMMENT TASK SCHEDULER - Generated by Semantic Synthesis")
        primitives.append(f"COMMENT Pixel encoding: {pixels[0]}")
        primitives.append(f"COMMENT ========================================")
        primitives.append(f"")

        # Define scheduler structures
        primitives.append(f"DEFINE sched_current_task 0x{base_addr:04X}")
        primitives.append(f"DEFINE sched_task_list 0x{base_addr + 0x10:04X}")
        primitives.append(f"DEFINE sched_num_tasks 0x{base_addr + 0x02:04X}")
        primitives.append(f"")

        # Initialize scheduler
        primitives.append(f"COMMENT Initialize scheduler")
        primitives.append(f"WRITE 0x{base_addr:04X} 0x00    COMMENT Current task ID = 0")
        primitives.append(f"WRITE 0x{base_addr+1:04X} 0x00")
        primitives.append(f"WRITE 0x{base_addr+2:04X} 0x01    COMMENT Number of tasks = 1")
        primitives.append(f"")

        # Simple yield function (cooperative multitasking)
        primitives.append(f"DEFINE sched_yield 0x{base_addr + 0x50:04X}")
        primitives.append(f"COMMENT Yield CPU to next task")

        yield_addr = base_addr + 0x50

        # Save current task state (simplified - just increment task ID)
        primitives.append(f"WRITE 0x{yield_addr:04X} 0xA0    COMMENT MOV AL, [sched_current_task]")
        primitives.append(f"WRITE 0x{yield_addr+1:04X} 0x{base_addr & 0xFF:02X}")
        primitives.append(f"WRITE 0x{yield_addr+2:04X} 0x{base_addr >> 8:02X}")

        # Increment task
        primitives.append(f"WRITE 0x{yield_addr+3:04X} 0xFE    COMMENT INC AL")
        primitives.append(f"WRITE 0x{yield_addr+4:04X} 0xC0")

        # Wrap around if needed
        primitives.append(f"WRITE 0x{yield_addr+5:04X} 0x3A    COMMENT CMP AL, [sched_num_tasks]")
        primitives.append(f"WRITE 0x{yield_addr+6:04X} 0x06")
        primitives.append(f"WRITE 0x{yield_addr+7:04X} 0x{(base_addr + 2) & 0xFF:02X}")
        primitives.append(f"WRITE 0x{yield_addr+8:04X} 0x72    COMMENT JB no_wrap")
        primitives.append(f"WRITE 0x{yield_addr+9:04X} 0x02")
        primitives.append(f"WRITE 0x{yield_addr+10:04X} 0x30    COMMENT XOR AL, AL (wrap to 0)")
        primitives.append(f"WRITE 0x{yield_addr+11:04X} 0xC0")

        # Store new current task
        primitives.append(f"WRITE 0x{yield_addr+12:04X} 0xA2    COMMENT MOV [sched_current_task], AL")
        primitives.append(f"WRITE 0x{yield_addr+13:04X} 0x{base_addr & 0xFF:02X}")
        primitives.append(f"WRITE 0x{yield_addr+14:04X} 0x{base_addr >> 8:02X}")

        primitives.append(f"WRITE 0x{yield_addr+15:04X} 0xC3    COMMENT RET")

        self.current_address = base_addr + 0x80

        return primitives

    def synthesize_drivers(self, pixels: List[Tuple[int, int, int]]) -> List[str]:
        """Generate device drivers using primitives"""
        primitives = []

        base_addr = self.current_address

        primitives.append(f"COMMENT ========================================")
        primitives.append(f"COMMENT DEVICE DRIVERS - Generated by Semantic Synthesis")
        primitives.append(f"COMMENT Pixel encoding: {pixels[0]}")
        primitives.append(f"COMMENT ========================================")
        primitives.append(f"")

        # Define driver interface
        primitives.append(f"DEFINE driver_keyboard 0x{base_addr:04X}")
        primitives.append(f"DEFINE driver_video 0x{base_addr + 0x20:04X}")
        primitives.append(f"DEFINE driver_disk 0x{base_addr + 0x40:04X}")
        primitives.append(f"")

        # Keyboard driver (already exists, create wrapper)
        primitives.append(f"COMMENT Keyboard driver - BIOS INT 16h wrapper")
        kbd_addr = base_addr

        primitives.append(f"WRITE 0x{kbd_addr:04X} 0xB4    COMMENT MOV AH, 0x00 (read key)")
        primitives.append(f"WRITE 0x{kbd_addr+1:04X} 0x00")
        primitives.append(f"WRITE 0x{kbd_addr+2:04X} 0xCD    COMMENT INT 0x16")
        primitives.append(f"WRITE 0x{kbd_addr+3:04X} 0x16")
        primitives.append(f"WRITE 0x{kbd_addr+4:04X} 0xC3    COMMENT RET (AL = character)")
        primitives.append(f"")

        # Video driver (BIOS INT 10h wrapper)
        primitives.append(f"COMMENT Video driver - BIOS INT 10h wrapper")
        video_addr = base_addr + 0x20

        primitives.append(f"WRITE 0x{video_addr:04X} 0xB4    COMMENT MOV AH, 0x0E (teletype)")
        primitives.append(f"WRITE 0x{video_addr+1:04X} 0x0E")
        primitives.append(f"WRITE 0x{video_addr+2:04X} 0xCD    COMMENT INT 0x10")
        primitives.append(f"WRITE 0x{video_addr+3:04X} 0x10")
        primitives.append(f"WRITE 0x{video_addr+4:04X} 0xC3    COMMENT RET")
        primitives.append(f"")

        # Disk driver (BIOS INT 13h wrapper)
        primitives.append(f"COMMENT Disk driver - BIOS INT 13h wrapper")
        disk_addr = base_addr + 0x40

        primitives.append(f"WRITE 0x{disk_addr:04X} 0xB4    COMMENT MOV AH, 0x02 (read sectors)")
        primitives.append(f"WRITE 0x{disk_addr+1:04X} 0x02")
        primitives.append(f"WRITE 0x{disk_addr+2:04X} 0xB0    COMMENT MOV AL, 1 (1 sector)")
        primitives.append(f"WRITE 0x{disk_addr+3:04X} 0x01")
        primitives.append(f"WRITE 0x{disk_addr+4:04X} 0xCD    COMMENT INT 0x13")
        primitives.append(f"WRITE 0x{disk_addr+5:04X} 0x13")
        primitives.append(f"WRITE 0x{disk_addr+6:04X} 0xC3    COMMENT RET")

        self.current_address = base_addr + 0x60

        return primitives

    def synthesize_architecture(self, pixels: List[Tuple[int, int, int]]) -> List[str]:
        """Generate architecture-specific code using primitives"""
        primitives = []

        base_addr = self.current_address

        primitives.append(f"COMMENT ========================================")
        primitives.append(f"COMMENT ARCHITECTURE (x86) - Generated by Semantic Synthesis")
        primitives.append(f"COMMENT Pixel encoding: {pixels[0]}")
        primitives.append(f"COMMENT ========================================")
        primitives.append(f"")

        # Define arch functions
        primitives.append(f"DEFINE arch_enable_a20 0x{base_addr:04X}")
        primitives.append(f"DEFINE arch_get_cpuid 0x{base_addr + 0x20:04X}")
        primitives.append(f"")

        # Enable A20 gate (simple keyboard controller method)
        primitives.append(f"COMMENT Enable A20 line via keyboard controller")
        a20_addr = base_addr

        primitives.append(f"WRITE 0x{a20_addr:04X} 0xE4    COMMENT IN AL, 0x64 (status)")
        primitives.append(f"WRITE 0x{a20_addr+1:04X} 0x64")
        primitives.append(f"WRITE 0x{a20_addr+2:04X} 0xA8    COMMENT TEST AL, 2 (wait for ready)")
        primitives.append(f"WRITE 0x{a20_addr+3:04X} 0x02")
        primitives.append(f"WRITE 0x{a20_addr+4:04X} 0x75    COMMENT JNZ (wait)")
        primitives.append(f"WRITE 0x{a20_addr+5:04X} 0xF9")

        primitives.append(f"WRITE 0x{a20_addr+6:04X} 0xB0    COMMENT MOV AL, 0xD1 (write output)")
        primitives.append(f"WRITE 0x{a20_addr+7:04X} 0xD1")
        primitives.append(f"WRITE 0x{a20_addr+8:04X} 0xE6    COMMENT OUT 0x64, AL")
        primitives.append(f"WRITE 0x{a20_addr+9:04X} 0x64")

        primitives.append(f"WRITE 0x{a20_addr+10:04X} 0xB0    COMMENT MOV AL, 0xDF (enable A20)")
        primitives.append(f"WRITE 0x{a20_addr+11:04X} 0xDF")
        primitives.append(f"WRITE 0x{a20_addr+12:04X} 0xE6    COMMENT OUT 0x60, AL")
        primitives.append(f"WRITE 0x{a20_addr+13:04X} 0x60")

        primitives.append(f"WRITE 0x{a20_addr+14:04X} 0xC3    COMMENT RET")

        self.current_address = base_addr + 0x40

        return primitives

    def synthesize_networking(self, pixels: List[Tuple[int, int, int]]) -> List[str]:
        """Generate basic networking stack using primitives"""
        primitives = []

        base_addr = self.current_address

        primitives.append(f"COMMENT ========================================")
        primitives.append(f"COMMENT NETWORKING STACK - Generated by Semantic Synthesis")
        primitives.append(f"COMMENT Pixel encoding: {pixels[0]}")
        primitives.append(f"COMMENT (Placeholder - requires NIC driver)")
        primitives.append(f"COMMENT ========================================")
        primitives.append(f"")

        primitives.append(f"DEFINE net_mac_addr 0x{base_addr:04X}")
        primitives.append(f"DEFINE net_ip_addr 0x{base_addr + 0x06:04X}")
        primitives.append(f"")

        # MAC address storage
        primitives.append(f"COMMENT MAC Address (00:11:22:33:44:55)")
        primitives.append(f"WRITE 0x{base_addr:04X} 0x00")
        primitives.append(f"WRITE 0x{base_addr+1:04X} 0x11")
        primitives.append(f"WRITE 0x{base_addr+2:04X} 0x22")
        primitives.append(f"WRITE 0x{base_addr+3:04X} 0x33")
        primitives.append(f"WRITE 0x{base_addr+4:04X} 0x44")
        primitives.append(f"WRITE 0x{base_addr+5:04X} 0x55")

        # IP address storage
        primitives.append(f"COMMENT IP Address (192.168.1.100)")
        primitives.append(f"WRITE 0x{base_addr+6:04X} 0xC0    COMMENT 192")
        primitives.append(f"WRITE 0x{base_addr+7:04X} 0xA8    COMMENT 168")
        primitives.append(f"WRITE 0x{base_addr+8:04X} 0x01    COMMENT 1")
        primitives.append(f"WRITE 0x{base_addr+9:04X} 0x64    COMMENT 100")

        self.current_address = base_addr + 0x20

        return primitives

    def generate_integration_code(self, generated_components: Dict) -> List[str]:
        """Generate code to integrate all components"""
        primitives = []

        primitives.append(f"COMMENT ========================================")
        primitives.append(f"COMMENT INTEGRATION LAYER")
        primitives.append(f"COMMENT Connects all synthesized components")
        primitives.append(f"COMMENT ========================================")
        primitives.append(f"")

        # Generate initialization sequence
        primitives.append(f"DEFINE os_init 0x{self.current_address:04X}")
        primitives.append(f"COMMENT Initialize all OS components")
        primitives.append(f"")

        init_addr = self.current_address

        # Call each component's init (if applicable)
        for component, data in generated_components.items():
            if component in ['memory', 'scheduler', 'drivers', 'architecture']:
                primitives.append(f"COMMENT Initialize {component}")
                # For now, just comments - actual calls would need to be added
                primitives.append(f"CALL {component}_init    COMMENT Future: actual call")
                primitives.append(f"")

        # Return
        primitives.append(f"WRITE 0x{init_addr:04X} 0xC3    COMMENT RET")

        return primitives

    def save_synthesized_code(self, generated_components: Dict):
        """Save all synthesized components to files"""
        output_dir = Path("/home/user/pxos/pxos-v1.0/synthesized")
        output_dir.mkdir(exist_ok=True)

        print("\n" + "=" * 60)
        print("SAVING SYNTHESIZED COMPONENTS")
        print("=" * 60)

        # Save each component
        for component, data in generated_components.items():
            output_file = output_dir / f"{component}_primitives.txt"

            with open(output_file, 'w') as f:
                f.write('\n'.join(data['primitives']))

            print(f"ğŸ’¾ {component:15s} â†’ {output_file}")

        # Save combined file
        combined_file = output_dir / "all_components.txt"
        with open(combined_file, 'w') as f:
            for component, data in generated_components.items():
                f.write('\n'.join(data['primitives']))
                f.write('\n\n')

        print(f"ğŸ’¾ {'combined':15s} â†’ {combined_file}")

        # Generate integration code
        integration_primitives = self.generate_integration_code(generated_components)
        integration_file = output_dir / "integration.txt"

        with open(integration_file, 'w') as f:
            f.write('\n'.join(integration_primitives))

        print(f"ğŸ’¾ {'integration':15s} â†’ {integration_file}")

        # Save synthesis report
        report = {
            'components_generated': list(generated_components.keys()),
            'total_primitives': sum(len(data['primitives']) for data in generated_components.values()),
            'memory_layout': {
                component: {
                    'start': f"0x{data['address_range'][0]:04X}",
                    'end': f"0x{data['address_range'][1]:04X}",
                    'size': data['address_range'][1] - data['address_range'][0]
                }
                for component, data in generated_components.items()
            }
        }

        report_file = output_dir / "synthesis_report.json"
        with open(report_file, 'w') as f:
            json.dump(report, f, indent=2)

        print(f"ğŸ“Š {'report':15s} â†’ {report_file}")

def main():
    """Main synthesis pipeline"""
    synthesizer = SemanticSynthesizer()

    # Synthesize all missing components
    generated_components = synthesizer.synthesize_missing_components()

    # Save synthesized code
    synthesizer.save_synthesized_code(generated_components)

    # Final summary
    print("\n" + "=" * 60)
    print("SYNTHESIS COMPLETE")
    print("=" * 60)

    total_primitives = sum(len(data['primitives']) for data in generated_components.values())
    print(f"âœ¨ Generated {len(generated_components)} components")
    print(f"ğŸ“ Total primitive commands: {total_primitives}")
    print(f"ğŸ’¾ All files saved to: /home/user/pxos/pxos-v1.0/synthesized/")
    print()
    print("Next steps:")
    print("  1. Review synthesized primitive files")
    print("  2. Integrate with existing pxos_commands.txt")
    print("  3. Build extended OS: python3 build_pxos.py")
    print("  4. Test in QEMU")

if __name__ == "__main__":
    main()
