make[1]: *** No rule to make target '/home/sean/github/RTL_Design_Projects/val/common_cocotb_only/ksalu/../tinyalu_hdl/verilog/tinyalu.sv', needed by 'sim_build/sim.vvp'.  Stop.
make: *** [/home/sean/github/RTL_Design_Projects/.venv/lib/python3.10/site-packages/cocotb/share/makefiles/Makefile.inc:40: sim] Error 2
