Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Feb  6 08:56:29 2023
| Host             : DESKTOP-T7NU7VJ running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 28.821 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 28.335                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.951 |    12156 |       --- |             --- |
|   LUT as Logic          |     1.645 |     3905 |     20800 |           18.77 |
|   CARRY4                |     1.278 |      988 |      8150 |           12.12 |
|   Register              |     0.015 |     4735 |     41600 |           11.38 |
|   LUT as Shift Register |     0.008 |        1 |      9600 |            0.01 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      186 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      912 |     32600 |            2.80 |
| Signals                 |     5.148 |     8121 |       --- |             --- |
| DSPs                    |    11.866 |       35 |        90 |           38.89 |
| I/O                     |     8.370 |       26 |       106 |           24.53 |
| Static Power            |     0.486 |          |           |                 |
| Total                   |    28.821 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    20.350 |      20.009 |      0.341 |
| Vccaux    |       1.800 |     0.358 |       0.305 |      0.053 |
| Vcco33    |       3.300 |     2.358 |       2.357 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| main                                                      |    28.335 |
|   GENERATOR                                               |     1.593 |
|     PRNG_1                                                |     0.057 |
|   LAYER_MMSU_1                                            |    16.787 |
|     single_vector_multiplier_generate[0].vector_multiply  |     1.018 |
|       MACC_MACRO_inst                                     |     0.902 |
|     single_vector_multiplier_generate[10].vector_multiply |     1.084 |
|       MACC_MACRO_inst                                     |     0.962 |
|     single_vector_multiplier_generate[11].vector_multiply |     0.985 |
|       MACC_MACRO_inst                                     |     0.875 |
|     single_vector_multiplier_generate[12].vector_multiply |     1.065 |
|       MACC_MACRO_inst                                     |     0.947 |
|     single_vector_multiplier_generate[13].vector_multiply |     1.061 |
|       MACC_MACRO_inst                                     |     0.943 |
|     single_vector_multiplier_generate[14].vector_multiply |     1.119 |
|       MACC_MACRO_inst                                     |     1.010 |
|     single_vector_multiplier_generate[15].vector_multiply |     0.987 |
|       MACC_MACRO_inst                                     |     0.872 |
|     single_vector_multiplier_generate[1].vector_multiply  |     1.039 |
|       MACC_MACRO_inst                                     |     0.922 |
|     single_vector_multiplier_generate[2].vector_multiply  |     1.024 |
|       MACC_MACRO_inst                                     |     0.914 |
|     single_vector_multiplier_generate[3].vector_multiply  |     1.172 |
|       MACC_MACRO_inst                                     |     1.059 |
|     single_vector_multiplier_generate[4].vector_multiply  |     1.006 |
|       MACC_MACRO_inst                                     |     0.887 |
|     single_vector_multiplier_generate[5].vector_multiply  |     1.028 |
|       MACC_MACRO_inst                                     |     0.907 |
|     single_vector_multiplier_generate[6].vector_multiply  |     1.106 |
|       MACC_MACRO_inst                                     |     0.995 |
|     single_vector_multiplier_generate[7].vector_multiply  |     1.036 |
|       MACC_MACRO_inst                                     |     0.918 |
|     single_vector_multiplier_generate[8].vector_multiply  |     0.981 |
|       MACC_MACRO_inst                                     |     0.869 |
|     single_vector_multiplier_generate[9].vector_multiply  |     1.075 |
|       MACC_MACRO_inst                                     |     0.955 |
|   LAYER_MMSU_3                                            |     0.875 |
|     single_vector_multiplier_generate[0].vector_multiply  |     0.061 |
|     single_vector_multiplier_generate[10].vector_multiply |     0.050 |
|     single_vector_multiplier_generate[11].vector_multiply |     0.048 |
|     single_vector_multiplier_generate[12].vector_multiply |     0.053 |
|     single_vector_multiplier_generate[13].vector_multiply |     0.054 |
|     single_vector_multiplier_generate[14].vector_multiply |     0.048 |
|     single_vector_multiplier_generate[15].vector_multiply |     0.061 |
|     single_vector_multiplier_generate[1].vector_multiply  |     0.050 |
|     single_vector_multiplier_generate[2].vector_multiply  |     0.053 |
|     single_vector_multiplier_generate[3].vector_multiply  |     0.051 |
|     single_vector_multiplier_generate[4].vector_multiply  |     0.055 |
|     single_vector_multiplier_generate[5].vector_multiply  |     0.061 |
|     single_vector_multiplier_generate[6].vector_multiply  |     0.058 |
|     single_vector_multiplier_generate[7].vector_multiply  |     0.051 |
|     single_vector_multiplier_generate[8].vector_multiply  |     0.067 |
|     single_vector_multiplier_generate[9].vector_multiply  |     0.051 |
|   LAYER_MMSU_5                                            |     0.171 |
|     single_vector_multiplier_generate[0].vector_multiply  |     0.064 |
|     single_vector_multiplier_generate[1].vector_multiply  |     0.050 |
|     single_vector_multiplier_generate[2].vector_multiply  |     0.057 |
|   comms                                                   |     0.071 |
+-----------------------------------------------------------+-----------+


