// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

#include <stdint.h>

#include "dataflow_api.h"

void kernel_main() {
    // in0/in1 common args
    const uint32_t num_blocks = get_arg_val<uint32_t>(0);

    // batch args
    const uint32_t batch = get_arg_val<uint32_t>(1);
    const uint32_t MtNt = get_arg_val<uint32_t>(2);  // if 0
    const uint32_t KtNt = get_arg_val<uint32_t>(3);

    // in1 tensor args
    const uint32_t in1_tensor_addr = get_arg_val<uint32_t>(4);
    uint32_t in1_tensor_start_tile_id = get_arg_val<uint32_t>(5);
    const uint32_t in1_tensor_stride_w = get_arg_val<uint32_t>(6);
    const uint32_t in1_tensor_stride_h = get_arg_val<uint32_t>(7);
    const uint32_t in1_tensor_next_block_stride = get_arg_val<uint32_t>(8);

    // in1 block args
    const uint32_t in1_block_w = get_arg_val<uint32_t>(9);
    const uint32_t in1_block_h = get_arg_val<uint32_t>(10);
    const uint32_t in1_block_num_tiles = get_arg_val<uint32_t>(11);

    // WRITER
    // out tensor args
    const uint32_t out_tensor_addr = get_arg_val<uint32_t>(12);
    uint32_t out_tensor_start_tile_id = get_arg_val<uint32_t>(13);
    const uint32_t out_tensor_stride_w = get_arg_val<uint32_t>(14);
    const uint32_t out_tensor_stride_h = get_arg_val<uint32_t>(15);
    const uint32_t out_tensor_next_subblock_stride_w = get_arg_val<uint32_t>(16);
    const uint32_t out_tensor_next_subblock_stride_h = get_arg_val<uint32_t>(17);

    // out subblock args
    const uint32_t out_subblock_w = get_arg_val<uint32_t>(18);
    const uint32_t out_subblock_h = get_arg_val<uint32_t>(19);
    const uint32_t out_subblock_tile_count = get_arg_val<uint32_t>(20);
    const uint32_t out_num_subblocks_w = get_arg_val<uint32_t>(21);
    const uint32_t out_num_subblocks_h = get_arg_val<uint32_t>(22);

    // sparsity tensor args
    const uint32_t sparsity_tensor_addr = get_arg_val<uint32_t>(23);

    // Don't need batch; same as batch from READER args

    // COMPILE TIME ARGS
    // interleaved accessor args
    constexpr bool in1_is_dram = get_compile_time_arg_val(0) == 1;
    constexpr bool sparsity_is_dram = get_compile_time_arg_val(1) == 1;
    constexpr uint32_t sparsity_page_size = get_compile_time_arg_val(2);
    constexpr uint32_t sparsity_data_format = get_compile_time_arg_val(3);
    constexpr bool out_is_dram = get_compile_time_arg_val(4) == 1;

    constexpr uint32_t cb_id_in1 = 1;

    // WRITER
    constexpr uint32_t cb_id_out0 = tt::CBIndex::c_4;

#ifdef IN1_SHARDED
    const uint32_t in1_num_tiles = batch * num_blocks * in1_block_h * in1_block_w;
    cb_reserve_back(cb_id_in1, in1_num_tiles);
    cb_push_back(cb_id_in1, in1_num_tiles);
#else
    const uint32_t in1_single_tile_size_bytes = get_tile_size(cb_id_in1);
    const DataFormat in1_data_format = get_dataformat(cb_id_in1);
    constexpr const uint32_t in1_tile_hw = get_tile_hw(cb_id_in1);
    const InterleavedAddrGenFast<in1_is_dram, in1_tile_hw> s1 = {
        .bank_base_address = in1_tensor_addr, .page_size = in1_single_tile_size_bytes, .data_format = in1_data_format};
    uint32_t l1_write_addr_in1;
#endif

    const InterleavedAddrGenFast<sparsity_is_dram, 1> s2 = {
        .bank_base_address = sparsity_tensor_addr,
        .page_size = sparsity_page_size,
        .data_format = static_cast<DataFormat>(sparsity_data_format)};

#ifndef OUT_SHARDED
    const uint32_t output_single_tile_size_bytes = get_tile_size(cb_id_out0);
    const DataFormat output_data_format = get_dataformat(cb_id_out0);
    constexpr const uint32_t output_tile_hw = get_tile_hw(cb_id_out0);

    const InterleavedAddrGenFast<out_is_dram, output_tile_hw> s = {
        .bank_base_address = out_tensor_addr,
        .page_size = output_single_tile_size_bytes,
        .data_format = output_data_format};
#endif

#if not defined IN1_SHARDED or not defined OUT_SHARDED
    for (uint32_t b = 0; b < batch; ++b) {
        l1_write_addr_in1 = get_write_ptr(cb_id_in1);
        noc_async_read_tile(b, s2, l1_write_addr_in1);
        noc_async_read_barrier();

        if (*(volatile tt_l1_ptr uint16_t*)l1_write_addr_in1 != 0) {
#ifndef IN1_SHARDED
            uint32_t in1_tensor_current_block_start_tile_id = in1_tensor_start_tile_id;
            for (uint32_t block = 0; block < num_blocks; ++block) {
                cb_reserve_back(cb_id_in1, in1_block_num_tiles);

                l1_write_addr_in1 = get_write_ptr(cb_id_in1);

                uint32_t in1_tensor_row_start_tile_id = in1_tensor_current_block_start_tile_id;
                for (uint32_t h = 0; h < in1_block_h; ++h) {
                    uint32_t in1_tensor_tile_id = in1_tensor_row_start_tile_id;
                    for (uint32_t w = 0; w < in1_block_w; ++w) {
                        noc_async_read_tile(in1_tensor_tile_id, s1, l1_write_addr_in1);

                        l1_write_addr_in1 += in1_single_tile_size_bytes;
                        in1_tensor_tile_id += in1_tensor_stride_w;
                    }
                    in1_tensor_row_start_tile_id += in1_tensor_stride_h;
                }
                in1_tensor_current_block_start_tile_id += in1_tensor_next_block_stride;

                noc_async_read_barrier();

                cb_push_back(cb_id_in1, in1_block_num_tiles);
            }
#endif

#ifndef OUT_SHARDED
            // WRITER
            uint32_t out_tensor_sbh_start_tile_id = out_tensor_start_tile_id;
            for (uint32_t sbh = 0; sbh < out_num_subblocks_h; ++sbh) {
                uint32_t out_tensor_sbw_start_tile_id = out_tensor_sbh_start_tile_id;
                for (uint32_t sbw = 0; sbw < out_num_subblocks_w; ++sbw) {
                    uint32_t out_tensor_sb_row_start_tile_id = out_tensor_sbw_start_tile_id;

                    cb_wait_front(cb_id_out0, out_subblock_tile_count);
                    uint32_t l1_read_addr = get_read_ptr(cb_id_out0);

                    for (uint32_t h = 0; h < out_subblock_h; ++h) {
                        uint32_t out_tensor_tile_id = out_tensor_sb_row_start_tile_id;
                        for (uint32_t w = 0; w < out_subblock_w; ++w) {
                            noc_async_write_tile(out_tensor_tile_id, s, l1_read_addr);

                            l1_read_addr += output_single_tile_size_bytes;

                            out_tensor_tile_id += out_tensor_stride_w;
                        }
                        out_tensor_sb_row_start_tile_id += out_tensor_stride_h;
                    }

                    noc_async_write_barrier();
                    cb_pop_front(cb_id_out0, out_subblock_tile_count);
                    out_tensor_sbw_start_tile_id += out_tensor_next_subblock_stride_w;
                }
                out_tensor_sbh_start_tile_id += out_tensor_next_subblock_stride_h;
            }
#endif
        }
        in1_tensor_start_tile_id += KtNt;
        out_tensor_start_tile_id += MtNt;
    }
#endif

#ifdef OUT_SHARDED
    cb_wait_front(cb_id_out0, batch * out_num_subblocks_h * out_num_subblocks_w * out_subblock_w * out_subblock_h);
#endif
}
