<def f='tvm/src/tir/ir/buffer.cc' l='635' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/data_layout.cc' l='437' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/function.cc' l='131' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/index_map.cc' l='288' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/analysis/analysis.cc' l='2544' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/block_scope.cc' l='144' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/instruction.cc' l='100' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/schedule.cc' l='49' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/state.cc' l='1118' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/trace.cc' l='526' macro='1' type='::tvm::runtime::Registry &amp;'/>
