// Seed: 856247570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout supply1 id_5;
  output wire id_4;
  inout supply0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1 && "";
  assign id_3 = id_2 ? id_2 : -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd60
) (
    _id_1,
    id_2
);
  inout tri0 id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [id_1 : (  id_1  )] id_3;
  assign id_2 = 1'b0 ? -1 : id_3;
endmodule
