<!-- 🌊 Animated Typing SVG Header -->
<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=800&size=40&duration=3500&pause=1500&color=EA1B73&center=true&vCenter=true&width=800&lines=Hi,+I+am+Uma+Maheswararao!;VLSI+Design+Engineer;FPGA+Prototyping+Enthusiast;Open+to+Collaboration!" />
</p>

<!-- 🌐 Animated SVG Wave Banner -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=200&section=header&text=Welcome+to+My+Lab&fontSize=60&fontAlignY=40&desc=Innovative+Hardware+Engineer&descAlignY=65" width="100%"/>
</p>

# 👋 Welcome to My GitHub

I am **Uma Maheswararao**, a passionate VLSI Design Engineer skilled in digital design, FPGA prototyping, and RTL development (B.Tech ECE, GMRIT, CGPA 9.27).  
**Building cutting-edge hardware from concept to silicon.**

---

## 📫 Contact Me

<p align="left">
  <a href="mailto:rumamahesh212@gmail.com"><img src="https://img.shields.io/badge/Email-rumamahesh212@gmail.com-EA1B73?style=for-the-badge&logo=gmail"></a>
  <a href="https://www.linkedin.com/in/umamahehrokkam/" target="_blank"><img src="https://img.shields.io/badge/LinkedIn-rokkamuma-0072b1?style=for-the-badge&logo=linkedin"></a>
  <a href="https://github.com/UmaMaheswararao" target="_blank"><img src="https://img.shields.io/badge/GitHub-UmaMaheswararao-black?style=for-the-badge&logo=github"></a>
  <img src="https://img.shields.io/badge/Location-Srikakulam,%20AP-16A085?style=for-the-badge"/>
</p>

---

<!-- 🪩 Shimmer gradient divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=gradient&height=12&section=header"/>
</p>

## 🧠 Skills & Technologies

<p align="center">
  <img src="https://skillicons.dev/icons?i=verilog,systemverilog,c,java,vivado,matlab,github,linux" />
</p>

- **Specialization:** Digital/Analog Design, RTL-to-GDSII, Static Timing Analysis, RISC-V, Processor Architecture
- **Core Tools:** Cadence Virtuoso, Xilinx Vivado, MATLAB, ModelSim
- **Soft Skills:** Fast learning, Critical thinking, Technical leadership

---

## 👨‍🎓 Education

**B.Tech. Electronics & Communication Engineering**  
_GMR Institute of Technology, Rajam (JNTU-GV)_  
_CGPA: 9.27 | Graduation: May 2026_

---

## 🚩 Featured Projects

- **High-Speed 8x8 Radix-4 Booth Multiplier:**  
  - Booth recoding & CLA integration for speed optimization
- **RISC-V Pipelined Processor (RV32I):**  
  - Full 5-stage pipeline, branch prediction, hazard management
- **FPGA Power Optimization:**  
  - Achieved < 30μW power and < 5ns critical path

---

## 🏅 Certifications & Achievements

- **Cadence Analog IC Design Flow**  
- **NPTEL VLSI Design: RTL to GDS Flow**  
- **Namaste FPGA: SystemVerilog Fundamentals**  
- **Republic Day Parade Commander, NCC 'C'**
- **ISTE Tech Team Lead @ STEPCONE 2024**  
- **Top 5 CGPA, Merit Scholar, NMMS Rank 7**

---

## 🌐 Languages

![English](https://img.shields.io/badge/English-Professional-2F85ED?style=for-the-badge)
![Telugu](https://img.shields.io/badge/Telugu-Native-DE3163?style=for-the-badge)

---

<!-- 📈 GitHub Stats, Streaks, Activity with animation -->
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=UmaMaheswararao&show_icons=true&hide=issues&theme=radical" width="45%">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=UmaMaheswararao&theme=radical" width="45%">
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=UmaMaheswararao&theme=monokai">
</p>

<!-- 🌠 Animated PCB themed SVG divider -->
<p align="center">
  <img src="https://raw.githubusercontent.com/kyechan99/capsule-render/master/themes/pcb.svg" width="90%" height="100px"/>
</p>

<!-- 👀 Animated Visitor Badge -->
<p align="center">
  <img src="https://komarev.com/ghpvc/?username=UmaMaheswararao&style=for-the-badge&color=EA1B73">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=75&section=footer"/>
</p>

---

## 🚀 Open to Collaboration

*If my world of hardware, FPGA, or digital innovation excites you, let’s connect and create together!*

<!-- END README -->
