// Seed: 2578114123
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output uwire id_2,
    output wand id_3,
    output supply0 id_4,
    output wand id_5,
    input wire id_6,
    input tri0 id_7,
    output wire module_0,
    output wor id_9,
    input supply0 id_10,
    output supply0 id_11,
    output wire id_12,
    input tri1 id_13
);
  wire id_15;
  tri1 id_16;
  id_17(
      1 & 1, 1 < id_16, id_16, 1'b0, 1 == 1
  );
  assign id_16 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1
);
  wire id_3;
  module_0(
      id_0, id_1, id_1, id_1, id_1, id_1, id_0, id_0, id_1, id_1, id_0, id_1, id_1, id_0
  );
  assign id_3 = id_3;
endmodule
