{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 08:50:25 2021 " "Info: Processing started: Thu Dec 02 08:50:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_part1 -c lab3_part1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_part1 -c lab3_part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_part1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab3_part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_part1 " "Info: Found entity 1: lab3_part1" {  } { { "lab3_part1.v" "" { Text "C:/altera/90/quartus/Lab3(Part1)/lab3_part1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S lab3_part1.v(2) " "Error (10137): Verilog HDL Procedural Assignment error at lab3_part1.v(2): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "lab3_part1.v" "" { Text "C:/altera/90/quartus/Lab3(Part1)/lab3_part1.v" 2 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S lab3_part1.v(3) " "Error (10137): Verilog HDL Procedural Assignment error at lab3_part1.v(3): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "lab3_part1.v" "" { Text "C:/altera/90/quartus/Lab3(Part1)/lab3_part1.v" 3 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S lab3_part1.v(4) " "Error (10137): Verilog HDL Procedural Assignment error at lab3_part1.v(4): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "lab3_part1.v" "" { Text "C:/altera/90/quartus/Lab3(Part1)/lab3_part1.v" 4 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S lab3_part1.v(5) " "Error (10137): Verilog HDL Procedural Assignment error at lab3_part1.v(5): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "lab3_part1.v" "" { Text "C:/altera/90/quartus/Lab3(Part1)/lab3_part1.v" 5 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S lab3_part1.v(6) " "Error (10137): Verilog HDL Procedural Assignment error at lab3_part1.v(6): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "lab3_part1.v" "" { Text "C:/altera/90/quartus/Lab3(Part1)/lab3_part1.v" 6 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Error: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 02 08:50:25 2021 " "Error: Processing ended: Thu Dec 02 08:50:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
