<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>hd64570reg.h source code [netbsd/sys/dev/ic/hd64570reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="cisco_pkt,hdlc_header,hdlc_llc_header "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/hd64570reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='hd64570reg.h.html'>hd64570reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: hd64570reg.h,v 1.11 2005/12/11 12:21:26 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 Vixie Enterprises</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> * 3. Neither the name of Vixie Enterprises nor the names</i></td></tr>
<tr><th id="17">17</th><td><i> *    of its contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="18">18</th><td><i> *    from this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY VIXIE ENTERPRISES AND</i></td></tr>
<tr><th id="21">21</th><td><i> * CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES,</i></td></tr>
<tr><th id="22">22</th><td><i> * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="23">23</th><td><i> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</i></td></tr>
<tr><th id="24">24</th><td><i> * DISCLAIMED.  IN NO EVENT SHALL VIXIE ENTERPRISES OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="26">26</th><td><i> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</i></td></tr>
<tr><th id="27">27</th><td><i> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF</i></td></tr>
<tr><th id="28">28</th><td><i> * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</i></td></tr>
<tr><th id="29">29</th><td><i> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="30">30</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT</i></td></tr>
<tr><th id="31">31</th><td><i> * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="32">32</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> * This software has been written for Vixie Enterprises by Michael Graff</i></td></tr>
<tr><th id="35">35</th><td><i> * &lt;explorer@flame.org&gt;.  To learn more about Vixie Enterprises, see</i></td></tr>
<tr><th id="36">36</th><td><i> * ``http://www.vix.com''.</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#<span data-ppcond="39">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_HD64570REG_H_">_DEV_IC_HD64570REG_H_</span></u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/_DEV_IC_HD64570REG_H_" data-ref="_M/_DEV_IC_HD64570REG_H_">_DEV_IC_HD64570REG_H_</dfn></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* XXX</i></td></tr>
<tr><th id="43">43</th><td><i> * This is really HDLC specific stuff, but...</i></td></tr>
<tr><th id="44">44</th><td><i> */</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/CISCO_MULTICAST" data-ref="_M/CISCO_MULTICAST">CISCO_MULTICAST</dfn>         0x8f    /* Cisco multicast address */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/CISCO_UNICAST" data-ref="_M/CISCO_UNICAST">CISCO_UNICAST</dfn>           0x0f    /* Cisco unicast address */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CISCO_KEEPALIVE" data-ref="_M/CISCO_KEEPALIVE">CISCO_KEEPALIVE</dfn>         0x8035  /* Cisco keepalive protocol */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CISCO_ADDR_REQ" data-ref="_M/CISCO_ADDR_REQ">CISCO_ADDR_REQ</dfn>          0       /* Cisco address request */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CISCO_ADDR_REPLY" data-ref="_M/CISCO_ADDR_REPLY">CISCO_ADDR_REPLY</dfn>        1       /* Cisco address reply */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CISCO_KEEPALIVE_REQ" data-ref="_M/CISCO_KEEPALIVE_REQ">CISCO_KEEPALIVE_REQ</dfn>     2       /* Cisco keepalive request */</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>struct</b> <dfn class="type def" id="cisco_pkt" title='cisco_pkt' data-ref="cisco_pkt" data-ref-filename="cisco_pkt">cisco_pkt</dfn> {</td></tr>
<tr><th id="53">53</th><td>        <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="cisco_pkt::type" title='cisco_pkt::type' data-ref="cisco_pkt::type" data-ref-filename="cisco_pkt..type">type</dfn>;</td></tr>
<tr><th id="54">54</th><td>        <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="cisco_pkt::par1" title='cisco_pkt::par1' data-ref="cisco_pkt::par1" data-ref-filename="cisco_pkt..par1">par1</dfn>;</td></tr>
<tr><th id="55">55</th><td>        <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="cisco_pkt::par2" title='cisco_pkt::par2' data-ref="cisco_pkt::par2" data-ref-filename="cisco_pkt..par2">par2</dfn>;</td></tr>
<tr><th id="56">56</th><td>        <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="cisco_pkt::rel" title='cisco_pkt::rel' data-ref="cisco_pkt::rel" data-ref-filename="cisco_pkt..rel">rel</dfn>;</td></tr>
<tr><th id="57">57</th><td>        <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="cisco_pkt::time0" title='cisco_pkt::time0' data-ref="cisco_pkt::time0" data-ref-filename="cisco_pkt..time0">time0</dfn>;</td></tr>
<tr><th id="58">58</th><td>        <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="cisco_pkt::time1" title='cisco_pkt::time1' data-ref="cisco_pkt::time1" data-ref-filename="cisco_pkt..time1">time1</dfn>;</td></tr>
<tr><th id="59">59</th><td>};</td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/CISCO_PKT_LEN" data-ref="_M/CISCO_PKT_LEN">CISCO_PKT_LEN</dfn>	18	/* sizeof doesn't work right... */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/HDLC_PROTOCOL_IP" data-ref="_M/HDLC_PROTOCOL_IP">HDLC_PROTOCOL_IP</dfn>	0x0800	/* IP */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/HDLC_PROTOCOL_IPV6" data-ref="_M/HDLC_PROTOCOL_IPV6">HDLC_PROTOCOL_IPV6</dfn>	0x86dd	/* IPv6 */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/HDLC_PROTOCOL_ISO" data-ref="_M/HDLC_PROTOCOL_ISO">HDLC_PROTOCOL_ISO</dfn>	0xfefe	/* LLC_ISO_LSAP dsap,ssap */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>struct</b> <dfn class="type def" id="hdlc_header" title='hdlc_header' data-ref="hdlc_header" data-ref-filename="hdlc_header">hdlc_header</dfn> {</td></tr>
<tr><th id="67">67</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="hdlc_header::h_addr" title='hdlc_header::h_addr' data-ref="hdlc_header::h_addr" data-ref-filename="hdlc_header..h_addr">h_addr</dfn>;</td></tr>
<tr><th id="68">68</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="hdlc_header::h_resv" title='hdlc_header::h_resv' data-ref="hdlc_header::h_resv" data-ref-filename="hdlc_header..h_resv">h_resv</dfn>;</td></tr>
<tr><th id="69">69</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="hdlc_header::h_proto" title='hdlc_header::h_proto' data-ref="hdlc_header::h_proto" data-ref-filename="hdlc_header..h_proto">h_proto</dfn>;</td></tr>
<tr><th id="70">70</th><td>};</td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/HDLC_HDRLEN" data-ref="_M/HDLC_HDRLEN">HDLC_HDRLEN</dfn>	4</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><b>struct</b> <dfn class="type def" id="hdlc_llc_header" title='hdlc_llc_header' data-ref="hdlc_llc_header" data-ref-filename="hdlc_llc_header">hdlc_llc_header</dfn> {</td></tr>
<tr><th id="74">74</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="hdlc_llc_header::hl_addr" title='hdlc_llc_header::hl_addr' data-ref="hdlc_llc_header::hl_addr" data-ref-filename="hdlc_llc_header..hl_addr">hl_addr</dfn>;</td></tr>
<tr><th id="75">75</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="hdlc_llc_header::hl_resv" title='hdlc_llc_header::hl_resv' data-ref="hdlc_llc_header::hl_resv" data-ref-filename="hdlc_llc_header..hl_resv">hl_resv</dfn>;</td></tr>
<tr><th id="76">76</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="hdlc_llc_header::hl_dsap" title='hdlc_llc_header::hl_dsap' data-ref="hdlc_llc_header::hl_dsap" data-ref-filename="hdlc_llc_header..hl_dsap">hl_dsap</dfn>;</td></tr>
<tr><th id="77">77</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="hdlc_llc_header::hl_ssap" title='hdlc_llc_header::hl_ssap' data-ref="hdlc_llc_header::hl_ssap" data-ref-filename="hdlc_llc_header..hl_ssap">hl_ssap</dfn>;</td></tr>
<tr><th id="78">78</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="hdlc_llc_header::hl_ffb" title='hdlc_llc_header::hl_ffb' data-ref="hdlc_llc_header::hl_ffb" data-ref-filename="hdlc_llc_header..hl_ffb">hl_ffb</dfn>;		<i>/* cisco: friendly fudge byte */</i></td></tr>
<tr><th id="79">79</th><td>};</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * Hitachi HD64570  defininitions</i></td></tr>
<tr><th id="83">83</th><td><i> */</i></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/*  SCA Control Registers  */</i></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/SCA_PABR0" data-ref="_M/SCA_PABR0">SCA_PABR0</dfn> 2</u></td></tr>
<tr><th id="87">87</th><td><u>#define  <dfn class="macro" id="_M/SCA_PABR1" data-ref="_M/SCA_PABR1">SCA_PABR1</dfn> 3</u></td></tr>
<tr><th id="88">88</th><td><u>#define  <dfn class="macro" id="_M/SCA_WCRL" data-ref="_M/SCA_WCRL">SCA_WCRL</dfn>  4        /* Wait Control reg */</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/SCA_WCRM" data-ref="_M/SCA_WCRM">SCA_WCRM</dfn>  5        /* Wait Control reg */</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/SCA_WCRH" data-ref="_M/SCA_WCRH">SCA_WCRH</dfn>  6        /* Wait Control reg */</u></td></tr>
<tr><th id="91">91</th><td><u>#define  <dfn class="macro" id="_M/SCA_PCR" data-ref="_M/SCA_PCR">SCA_PCR</dfn>   8        /* DMA priority control reg */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/*   Interrupt registers  */</i></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/SCA_ISR0" data-ref="_M/SCA_ISR0">SCA_ISR0</dfn>   0x10    /* Interrupt status register 0  */</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/SCA_ISR1" data-ref="_M/SCA_ISR1">SCA_ISR1</dfn>   0x11    /* Interrupt status register 1  */</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/SCA_ISR2" data-ref="_M/SCA_ISR2">SCA_ISR2</dfn>   0x12    /* Interrupt status register 2  */</u></td></tr>
<tr><th id="97">97</th><td><u>#define  <dfn class="macro" id="_M/SCA_IER0" data-ref="_M/SCA_IER0">SCA_IER0</dfn>   0x14    /* Interrupt enable register 0  */</u></td></tr>
<tr><th id="98">98</th><td><u>#define  <dfn class="macro" id="_M/SCA_IER1" data-ref="_M/SCA_IER1">SCA_IER1</dfn>   0x15    /* Interrupt enable register 1  */</u></td></tr>
<tr><th id="99">99</th><td><u>#define  <dfn class="macro" id="_M/SCA_IER2" data-ref="_M/SCA_IER2">SCA_IER2</dfn>   0x16    /* Interrupt enable register 2  */</u></td></tr>
<tr><th id="100">100</th><td><u>#define  <dfn class="macro" id="_M/SCA_ITCR" data-ref="_M/SCA_ITCR">SCA_ITCR</dfn>   0x18    /* interrupt control register */</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/SCA_IVR" data-ref="_M/SCA_IVR">SCA_IVR</dfn>    0x1a    /* interrupt vector */</u></td></tr>
<tr><th id="102">102</th><td><u>#define  <dfn class="macro" id="_M/SCA_IMVR" data-ref="_M/SCA_IMVR">SCA_IMVR</dfn>   0x1c    /* modified interrupt vector */</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/*  MSCI  Channel 0 Registers  */</i></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/SCA_TRBL0" data-ref="_M/SCA_TRBL0">SCA_TRBL0</dfn>  0x20    /* TX/RX buffer reg */</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/SCA_TRBH0" data-ref="_M/SCA_TRBH0">SCA_TRBH0</dfn>  0x21    /* TX/RX buffer reg */</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/SCA_ST00" data-ref="_M/SCA_ST00">SCA_ST00</dfn>   0x22     /* Status reg 0 */</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/SCA_ST10" data-ref="_M/SCA_ST10">SCA_ST10</dfn>   0x23     /* Status reg 1 */</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/SCA_ST20" data-ref="_M/SCA_ST20">SCA_ST20</dfn>   0x24     /* Status reg 2 */</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/SCA_ST30" data-ref="_M/SCA_ST30">SCA_ST30</dfn>   0x25     /* Status reg 3 */</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/SCA_FST0" data-ref="_M/SCA_FST0">SCA_FST0</dfn>   0x26     /* frame Status reg  */</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/SCA_IE00" data-ref="_M/SCA_IE00">SCA_IE00</dfn>   0x28     /* Interrupt enable reg 0 */</u></td></tr>
<tr><th id="113">113</th><td><u>#define  <dfn class="macro" id="_M/SCA_IE10" data-ref="_M/SCA_IE10">SCA_IE10</dfn>   0x29     /* Interrupt enable reg 1 */</u></td></tr>
<tr><th id="114">114</th><td><u>#define  <dfn class="macro" id="_M/SCA_IE20" data-ref="_M/SCA_IE20">SCA_IE20</dfn>   0x2a     /* Interrupt enable reg 2 */</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/SCA_FIE0" data-ref="_M/SCA_FIE0">SCA_FIE0</dfn>   0x2b     /* Frame Interrupt enable reg  */</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/SCA_CMD0" data-ref="_M/SCA_CMD0">SCA_CMD0</dfn>   0x2c     /* Command reg */</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/SCA_MD00" data-ref="_M/SCA_MD00">SCA_MD00</dfn>   0x2e     /* Mode reg 0 */</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/SCA_MD10" data-ref="_M/SCA_MD10">SCA_MD10</dfn>   0x2f     /* Mode reg 1 */</u></td></tr>
<tr><th id="119">119</th><td><u>#define  <dfn class="macro" id="_M/SCA_MD20" data-ref="_M/SCA_MD20">SCA_MD20</dfn>   0x30     /* Mode reg 2 */</u></td></tr>
<tr><th id="120">120</th><td><u>#define  <dfn class="macro" id="_M/SCA_CTL0" data-ref="_M/SCA_CTL0">SCA_CTL0</dfn>   0x31     /* Control reg */</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/SCA_SA00" data-ref="_M/SCA_SA00">SCA_SA00</dfn>   0x32     /* Syn Address reg 0 */</u></td></tr>
<tr><th id="122">122</th><td><u>#define  <dfn class="macro" id="_M/SCA_SA10" data-ref="_M/SCA_SA10">SCA_SA10</dfn>   0x33     /* Syn Address reg 1 */</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/SCA_IDL0" data-ref="_M/SCA_IDL0">SCA_IDL0</dfn>   0x34    /* Idle register */</u></td></tr>
<tr><th id="124">124</th><td><u>#define  <dfn class="macro" id="_M/SCA_TMC0" data-ref="_M/SCA_TMC0">SCA_TMC0</dfn>   0x35     /* Time constant */</u></td></tr>
<tr><th id="125">125</th><td><u>#define  <dfn class="macro" id="_M/SCA_RXS0" data-ref="_M/SCA_RXS0">SCA_RXS0</dfn>   0x36     /* RX clock source */</u></td></tr>
<tr><th id="126">126</th><td><u>#define  <dfn class="macro" id="_M/SCA_TXS0" data-ref="_M/SCA_TXS0">SCA_TXS0</dfn>   0x37     /* TX clock source */</u></td></tr>
<tr><th id="127">127</th><td><u>#define  <dfn class="macro" id="_M/SCA_TRC00" data-ref="_M/SCA_TRC00">SCA_TRC00</dfn>  0x38    /* TX Ready control reg 0 */</u></td></tr>
<tr><th id="128">128</th><td><u>#define  <dfn class="macro" id="_M/SCA_TRC10" data-ref="_M/SCA_TRC10">SCA_TRC10</dfn>  0x39    /* TX Ready control reg 1 */</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/SCA_RRC0" data-ref="_M/SCA_RRC0">SCA_RRC0</dfn>   0x3A    /* RX Ready control reg */</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/*  MSCI  Channel 1 Registers  */</i></td></tr>
<tr><th id="132">132</th><td><u>#define  <dfn class="macro" id="_M/SCA_TRBL1" data-ref="_M/SCA_TRBL1">SCA_TRBL1</dfn>  0x40    /* TX/RX buffer reg */</u></td></tr>
<tr><th id="133">133</th><td><u>#define  <dfn class="macro" id="_M/SCA_TRBH1" data-ref="_M/SCA_TRBH1">SCA_TRBH1</dfn>  0x41    /* TX/RX buffer reg */</u></td></tr>
<tr><th id="134">134</th><td><u>#define  <dfn class="macro" id="_M/SCA_ST01" data-ref="_M/SCA_ST01">SCA_ST01</dfn>   0x42     /* Status reg 0 */</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/SCA_ST11" data-ref="_M/SCA_ST11">SCA_ST11</dfn>   0x43     /* Status reg 1 */</u></td></tr>
<tr><th id="136">136</th><td><u>#define  <dfn class="macro" id="_M/SCA_ST21" data-ref="_M/SCA_ST21">SCA_ST21</dfn>   0x44     /* Status reg 2 */</u></td></tr>
<tr><th id="137">137</th><td><u>#define  <dfn class="macro" id="_M/SCA_ST31" data-ref="_M/SCA_ST31">SCA_ST31</dfn>   0x45     /* Status reg 3 */</u></td></tr>
<tr><th id="138">138</th><td><u>#define  <dfn class="macro" id="_M/SCA_FST1" data-ref="_M/SCA_FST1">SCA_FST1</dfn>   0x46     /* Frame Status reg  */</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/SCA_IE01" data-ref="_M/SCA_IE01">SCA_IE01</dfn>   0x48     /* Interrupt enable reg 0 */</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/SCA_IE11" data-ref="_M/SCA_IE11">SCA_IE11</dfn>   0x49     /* Interrupt enable reg 1 */</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/SCA_IE21" data-ref="_M/SCA_IE21">SCA_IE21</dfn>   0x4a     /* Interrupt enable reg 2 */</u></td></tr>
<tr><th id="142">142</th><td><u>#define  <dfn class="macro" id="_M/SCA_FIE1" data-ref="_M/SCA_FIE1">SCA_FIE1</dfn>   0x4b     /* Frame Interrupt enable reg  */</u></td></tr>
<tr><th id="143">143</th><td><u>#define  <dfn class="macro" id="_M/SCA_CMD1" data-ref="_M/SCA_CMD1">SCA_CMD1</dfn>   0x4c     /* Command reg */</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/SCA_MD01" data-ref="_M/SCA_MD01">SCA_MD01</dfn>   0x4e     /* Mode reg 0 */</u></td></tr>
<tr><th id="145">145</th><td><u>#define  <dfn class="macro" id="_M/SCA_MD11" data-ref="_M/SCA_MD11">SCA_MD11</dfn>   0x4f     /* Mode reg 1 */</u></td></tr>
<tr><th id="146">146</th><td><u>#define  <dfn class="macro" id="_M/SCA_MD21" data-ref="_M/SCA_MD21">SCA_MD21</dfn>   0x50     /* Mode reg 2 */</u></td></tr>
<tr><th id="147">147</th><td><u>#define  <dfn class="macro" id="_M/SCA_CTL1" data-ref="_M/SCA_CTL1">SCA_CTL1</dfn>   0x51     /* Control reg */</u></td></tr>
<tr><th id="148">148</th><td><u>#define  <dfn class="macro" id="_M/SCA_SA01" data-ref="_M/SCA_SA01">SCA_SA01</dfn>   0x52     /* Syn Address reg 0 */</u></td></tr>
<tr><th id="149">149</th><td><u>#define  <dfn class="macro" id="_M/SCA_SA11" data-ref="_M/SCA_SA11">SCA_SA11</dfn>   0x53     /* Syn Address reg 1 */</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/SCA_IDL1" data-ref="_M/SCA_IDL1">SCA_IDL1</dfn>   0x54    /* Idle register */</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/SCA_TMC1" data-ref="_M/SCA_TMC1">SCA_TMC1</dfn>   0x55     /* Time constant */</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/SCA_RXS1" data-ref="_M/SCA_RXS1">SCA_RXS1</dfn>   0x56     /* RX clock source */</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/SCA_TXS1" data-ref="_M/SCA_TXS1">SCA_TXS1</dfn>   0x57     /* TX clock source */</u></td></tr>
<tr><th id="154">154</th><td><u>#define  <dfn class="macro" id="_M/SCA_TRC01" data-ref="_M/SCA_TRC01">SCA_TRC01</dfn>  0x58    /* TX Ready control reg 0 */</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/SCA_TRC11" data-ref="_M/SCA_TRC11">SCA_TRC11</dfn>  0x59    /* TX Ready control reg 1 */</u></td></tr>
<tr><th id="156">156</th><td><u>#define  <dfn class="macro" id="_M/SCA_RRC1" data-ref="_M/SCA_RRC1">SCA_RRC1</dfn>   0x5A    /* RX Ready control reg */</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/*  SCA  DMA  registers  */</i></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/SCA_DMER" data-ref="_M/SCA_DMER">SCA_DMER</dfn>   0x9     /* DMA Master Enable reg */</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/*   DMA   Channel 0   Registers (MSCI -&gt; memory, or rx) */</i></td></tr>
<tr><th id="164">164</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARL0" data-ref="_M/SCA_BARL0">SCA_BARL0</dfn>  0x80    /* buffer address reg  */</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARH0" data-ref="_M/SCA_BARH0">SCA_BARH0</dfn>  0x81    /* buffer address reg  */</u></td></tr>
<tr><th id="166">166</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARB0" data-ref="_M/SCA_BARB0">SCA_BARB0</dfn>  0x82    /* buffer address reg  */</u></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/SCA_DARL0" data-ref="_M/SCA_DARL0">SCA_DARL0</dfn>  0x80    /* Dest. address reg  */</u></td></tr>
<tr><th id="168">168</th><td><u>#define  <dfn class="macro" id="_M/SCA_DARH0" data-ref="_M/SCA_DARH0">SCA_DARH0</dfn>  0x81    /* Dest. address reg  */</u></td></tr>
<tr><th id="169">169</th><td><u>#define  <dfn class="macro" id="_M/SCA_DARB0" data-ref="_M/SCA_DARB0">SCA_DARB0</dfn>  0x82    /* Dest. address reg  */</u></td></tr>
<tr><th id="170">170</th><td><u>#define  <dfn class="macro" id="_M/SCA_CPB0" data-ref="_M/SCA_CPB0">SCA_CPB0</dfn>   0x86    /* Chain pointer base  */</u></td></tr>
<tr><th id="171">171</th><td><u>#define  <dfn class="macro" id="_M/SCA_CDAL0" data-ref="_M/SCA_CDAL0">SCA_CDAL0</dfn>  0x88    /* Current descriptor address  */</u></td></tr>
<tr><th id="172">172</th><td><u>#define  <dfn class="macro" id="_M/SCA_CDAH0" data-ref="_M/SCA_CDAH0">SCA_CDAH0</dfn>  0x89    /* Current descriptor address  */</u></td></tr>
<tr><th id="173">173</th><td><u>#define  <dfn class="macro" id="_M/SCA_EDAL0" data-ref="_M/SCA_EDAL0">SCA_EDAL0</dfn>  0x8A    /* Error descriptor address  */</u></td></tr>
<tr><th id="174">174</th><td><u>#define  <dfn class="macro" id="_M/SCA_EDAH0" data-ref="_M/SCA_EDAH0">SCA_EDAH0</dfn>  0x8B    /* Error descriptor address  */</u></td></tr>
<tr><th id="175">175</th><td><u>#define  <dfn class="macro" id="_M/SCA_BFLL0" data-ref="_M/SCA_BFLL0">SCA_BFLL0</dfn>  0x8C    /* RX buffer length Low  */</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/SCA_BFLH0" data-ref="_M/SCA_BFLH0">SCA_BFLH0</dfn>  0x8D    /* RX buffer length High */</u></td></tr>
<tr><th id="177">177</th><td><u>#define  <dfn class="macro" id="_M/SCA_BCRL0" data-ref="_M/SCA_BCRL0">SCA_BCRL0</dfn>  0x8E    /* Byte Count reg  */</u></td></tr>
<tr><th id="178">178</th><td><u>#define  <dfn class="macro" id="_M/SCA_BCRH0" data-ref="_M/SCA_BCRH0">SCA_BCRH0</dfn>  0x8F    /* Byte Count reg  */</u></td></tr>
<tr><th id="179">179</th><td><u>#define  <dfn class="macro" id="_M/SCA_DSR0" data-ref="_M/SCA_DSR0">SCA_DSR0</dfn>   0x90    /* DMA Status reg  */</u></td></tr>
<tr><th id="180">180</th><td><u>#define  <dfn class="macro" id="_M/SCA_DMR0" data-ref="_M/SCA_DMR0">SCA_DMR0</dfn>   0x91    /* DMA Mode reg    */</u></td></tr>
<tr><th id="181">181</th><td><u>#define  <dfn class="macro" id="_M/SCA_FCT0" data-ref="_M/SCA_FCT0">SCA_FCT0</dfn>   0x93    /* Frame end interrupt Counter */</u></td></tr>
<tr><th id="182">182</th><td><u>#define  <dfn class="macro" id="_M/SCA_DIR0" data-ref="_M/SCA_DIR0">SCA_DIR0</dfn>   0x94    /* DMA interrupt enable */</u></td></tr>
<tr><th id="183">183</th><td><u>#define  <dfn class="macro" id="_M/SCA_DCR0" data-ref="_M/SCA_DCR0">SCA_DCR0</dfn>   0x95    /* DMA Command reg  */</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/*   DMA  Channel 1   Registers (memory -&gt; MSCI, or tx) */</i></td></tr>
<tr><th id="186">186</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARL1" data-ref="_M/SCA_BARL1">SCA_BARL1</dfn>  0xA0    /* buffer address reg  */</u></td></tr>
<tr><th id="187">187</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARH1" data-ref="_M/SCA_BARH1">SCA_BARH1</dfn>  0xA1    /* buffer address reg  */</u></td></tr>
<tr><th id="188">188</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARB1" data-ref="_M/SCA_BARB1">SCA_BARB1</dfn>  0xA2    /* buffer address reg  */</u></td></tr>
<tr><th id="189">189</th><td><u>#define  <dfn class="macro" id="_M/SCA_SARL1" data-ref="_M/SCA_SARL1">SCA_SARL1</dfn>  0xA4    /* Source address reg  */</u></td></tr>
<tr><th id="190">190</th><td><u>#define  <dfn class="macro" id="_M/SCA_SARH1" data-ref="_M/SCA_SARH1">SCA_SARH1</dfn>  0xA5    /* Source address reg  */</u></td></tr>
<tr><th id="191">191</th><td><u>#define  <dfn class="macro" id="_M/SCA_SARB1" data-ref="_M/SCA_SARB1">SCA_SARB1</dfn>  0xA6    /* Source address reg  */</u></td></tr>
<tr><th id="192">192</th><td><u>#define  <dfn class="macro" id="_M/SCA_CPB1" data-ref="_M/SCA_CPB1">SCA_CPB1</dfn>   0xA6    /* Chain pointer base  */</u></td></tr>
<tr><th id="193">193</th><td><u>#define  <dfn class="macro" id="_M/SCA_CDAL1" data-ref="_M/SCA_CDAL1">SCA_CDAL1</dfn>  0xA8    /* Current descriptor address  */</u></td></tr>
<tr><th id="194">194</th><td><u>#define  <dfn class="macro" id="_M/SCA_CDAH1" data-ref="_M/SCA_CDAH1">SCA_CDAH1</dfn>  0xA9    /* Current descriptor address  */</u></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/SCA_EDAL1" data-ref="_M/SCA_EDAL1">SCA_EDAL1</dfn>  0xAA    /* Error descriptor address  */</u></td></tr>
<tr><th id="196">196</th><td><u>#define  <dfn class="macro" id="_M/SCA_EDAH1" data-ref="_M/SCA_EDAH1">SCA_EDAH1</dfn>  0xAB    /* Error descriptor address  */</u></td></tr>
<tr><th id="197">197</th><td><u>#define  <dfn class="macro" id="_M/SCA_BCRL1" data-ref="_M/SCA_BCRL1">SCA_BCRL1</dfn>  0xAE    /* Byte Count reg  */</u></td></tr>
<tr><th id="198">198</th><td><u>#define  <dfn class="macro" id="_M/SCA_BCRH1" data-ref="_M/SCA_BCRH1">SCA_BCRH1</dfn>  0xAF    /* Byte Count reg  */</u></td></tr>
<tr><th id="199">199</th><td><u>#define  <dfn class="macro" id="_M/SCA_DSR1" data-ref="_M/SCA_DSR1">SCA_DSR1</dfn>   0xB0    /* DMA Status reg  */</u></td></tr>
<tr><th id="200">200</th><td><u>#define  <dfn class="macro" id="_M/SCA_DMR1" data-ref="_M/SCA_DMR1">SCA_DMR1</dfn>   0xB1    /* DMA Mode reg    */</u></td></tr>
<tr><th id="201">201</th><td><u>#define  <dfn class="macro" id="_M/SCA_FCT1" data-ref="_M/SCA_FCT1">SCA_FCT1</dfn>   0xB3    /* Frame end interrupt Counter */</u></td></tr>
<tr><th id="202">202</th><td><u>#define  <dfn class="macro" id="_M/SCA_DIR1" data-ref="_M/SCA_DIR1">SCA_DIR1</dfn>   0xB4    /* DMA interrupt enable */</u></td></tr>
<tr><th id="203">203</th><td><u>#define  <dfn class="macro" id="_M/SCA_DCR1" data-ref="_M/SCA_DCR1">SCA_DCR1</dfn>   0xB5    /* DMA Command reg  */</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/*   DMA   Channel 2   Registers (MSCI -&gt; memory) */</i></td></tr>
<tr><th id="206">206</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARL2" data-ref="_M/SCA_BARL2">SCA_BARL2</dfn>  0xC0    /* buffer address reg  */</u></td></tr>
<tr><th id="207">207</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARH2" data-ref="_M/SCA_BARH2">SCA_BARH2</dfn>  0xC1    /* buffer address reg  */</u></td></tr>
<tr><th id="208">208</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARB2" data-ref="_M/SCA_BARB2">SCA_BARB2</dfn>  0xC2    /* buffer address reg  */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/SCA_CDAL2" data-ref="_M/SCA_CDAL2">SCA_CDAL2</dfn>	0xC8</u></td></tr>
<tr><th id="210">210</th><td><u>#define  <dfn class="macro" id="_M/SCA_DSR2" data-ref="_M/SCA_DSR2">SCA_DSR2</dfn>   0xD0    /* DMA Status reg  */</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/*   DMA   Channel 3   Registers (memory -&gt; MSCI) */</i></td></tr>
<tr><th id="213">213</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARL3" data-ref="_M/SCA_BARL3">SCA_BARL3</dfn>  0xE0    /* buffer address reg  */</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARH3" data-ref="_M/SCA_BARH3">SCA_BARH3</dfn>  0xE1    /* buffer address reg  */</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/SCA_BARB3" data-ref="_M/SCA_BARB3">SCA_BARB3</dfn>  0xE2    /* buffer address reg  */</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/SCA_CDAL3" data-ref="_M/SCA_CDAL3">SCA_CDAL3</dfn>	0xE8</u></td></tr>
<tr><th id="217">217</th><td><u>#define  <dfn class="macro" id="_M/SCA_DSR3" data-ref="_M/SCA_DSR3">SCA_DSR3</dfn>   0xF0    /* DMA Status reg  */</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/*</i></td></tr>
<tr><th id="220">220</th><td><i> * Timer Registers</i></td></tr>
<tr><th id="221">221</th><td><i> */</i></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* Timer up-counter */</i></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCNTL0" data-ref="_M/SCA_TCNTL0">SCA_TCNTL0</dfn>	0x60	/* channel 0 */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCNTH0" data-ref="_M/SCA_TCNTH0">SCA_TCNTH0</dfn>	0x61	/* channel 0 */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCNTL1" data-ref="_M/SCA_TCNTL1">SCA_TCNTL1</dfn>	0x68	/* channel 1 */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCNTH1" data-ref="_M/SCA_TCNTH1">SCA_TCNTH1</dfn>	0x69	/* channel 1 */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCNTL2" data-ref="_M/SCA_TCNTL2">SCA_TCNTL2</dfn>	0x70	/* channel 2 */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCNTH2" data-ref="_M/SCA_TCNTH2">SCA_TCNTH2</dfn>	0x71	/* channel 2 */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCNTL3" data-ref="_M/SCA_TCNTL3">SCA_TCNTL3</dfn>	0x78	/* channel 3 */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCNTH3" data-ref="_M/SCA_TCNTH3">SCA_TCNTH3</dfn>	0x79	/* channel 3 */</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i>/* Timer constant register */</i></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCONRL0" data-ref="_M/SCA_TCONRL0">SCA_TCONRL0</dfn>	0x62	/* channel 0 */</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCONRH0" data-ref="_M/SCA_TCONRH0">SCA_TCONRH0</dfn>	0x63	/* channel 0 */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCONRL1" data-ref="_M/SCA_TCONRL1">SCA_TCONRL1</dfn>	0x6a	/* channel 1 */</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCONRH1" data-ref="_M/SCA_TCONRH1">SCA_TCONRH1</dfn>	0x6b	/* channel 1 */</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCONRL2" data-ref="_M/SCA_TCONRL2">SCA_TCONRL2</dfn>	0x72	/* channel 2 */</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCONRH2" data-ref="_M/SCA_TCONRH2">SCA_TCONRH2</dfn>	0x73	/* channel 2 */</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCONRL3" data-ref="_M/SCA_TCONRL3">SCA_TCONRL3</dfn>	0x7a	/* channel 3 */</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCONRH3" data-ref="_M/SCA_TCONRH3">SCA_TCONRH3</dfn>	0x7b	/* channel 3 */</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/* Timer control/status register */</i></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCSR0" data-ref="_M/SCA_TCSR0">SCA_TCSR0</dfn>	0x64	/* channel 0 */</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCSR1" data-ref="_M/SCA_TCSR1">SCA_TCSR1</dfn>	0x6c	/* channel 1 */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCSR2" data-ref="_M/SCA_TCSR2">SCA_TCSR2</dfn>	0x74	/* channel 2 */</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCSR3" data-ref="_M/SCA_TCSR3">SCA_TCSR3</dfn>	0x7c	/* channel 3 */</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i>/* Timer expand prescale register */</i></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/SCA_TEPR0" data-ref="_M/SCA_TEPR0">SCA_TEPR0</dfn>	0x65	/* channel 0 */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/SCA_TEPR1" data-ref="_M/SCA_TEPR1">SCA_TEPR1</dfn>	0x6d	/* channel 1 */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/SCA_TEPR2" data-ref="_M/SCA_TEPR2">SCA_TEPR2</dfn>	0x75	/* channel 2 */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/SCA_TEPR3" data-ref="_M/SCA_TEPR3">SCA_TEPR3</dfn>	0x7d	/* channel 3 */</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i>/*</i></td></tr>
<tr><th id="256">256</th><td><i> * SCA HD64570 Register Definitions</i></td></tr>
<tr><th id="257">257</th><td><i> */</i></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/ST3_CTS" data-ref="_M/ST3_CTS">ST3_CTS</dfn>   8    /* modem input  /CTS bit */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/ST3_DCD" data-ref="_M/ST3_DCD">ST3_DCD</dfn>   4    /* modem input  /DCD bit */</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i>/*</i></td></tr>
<tr><th id="263">263</th><td><i> * SCA commands</i></td></tr>
<tr><th id="264">264</th><td><i> */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_TXRESET" data-ref="_M/SCA_CMD_TXRESET">SCA_CMD_TXRESET</dfn>         0x01</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_TXENABLE" data-ref="_M/SCA_CMD_TXENABLE">SCA_CMD_TXENABLE</dfn>        0x02</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_TXDISABLE" data-ref="_M/SCA_CMD_TXDISABLE">SCA_CMD_TXDISABLE</dfn>       0x03</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_TXCRCINIT" data-ref="_M/SCA_CMD_TXCRCINIT">SCA_CMD_TXCRCINIT</dfn>       0x04</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_TXCRCEXCL" data-ref="_M/SCA_CMD_TXCRCEXCL">SCA_CMD_TXCRCEXCL</dfn>       0x05</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/SCA_CMS_TXEOM" data-ref="_M/SCA_CMS_TXEOM">SCA_CMS_TXEOM</dfn>           0x06</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_TXABORT" data-ref="_M/SCA_CMD_TXABORT">SCA_CMD_TXABORT</dfn>         0x07</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_MPON" data-ref="_M/SCA_CMD_MPON">SCA_CMD_MPON</dfn>            0x08</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_TXBCLEAR" data-ref="_M/SCA_CMD_TXBCLEAR">SCA_CMD_TXBCLEAR</dfn>        0x09</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_RXRESET" data-ref="_M/SCA_CMD_RXRESET">SCA_CMD_RXRESET</dfn>         0x11</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_RXENABLE" data-ref="_M/SCA_CMD_RXENABLE">SCA_CMD_RXENABLE</dfn>        0x12</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_RXDISABLE" data-ref="_M/SCA_CMD_RXDISABLE">SCA_CMD_RXDISABLE</dfn>       0x13</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_RXCRCINIT" data-ref="_M/SCA_CMD_RXCRCINIT">SCA_CMD_RXCRCINIT</dfn>       0x14</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_RXMSGREJ" data-ref="_M/SCA_CMD_RXMSGREJ">SCA_CMD_RXMSGREJ</dfn>        0x15</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_MPSEARCH" data-ref="_M/SCA_CMD_MPSEARCH">SCA_CMD_MPSEARCH</dfn>        0x16</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_RXCRCEXCL" data-ref="_M/SCA_CMD_RXCRCEXCL">SCA_CMD_RXCRCEXCL</dfn>       0x17</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_RXCRCCALC" data-ref="_M/SCA_CMD_RXCRCCALC">SCA_CMD_RXCRCCALC</dfn>       0x18</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_NOP" data-ref="_M/SCA_CMD_NOP">SCA_CMD_NOP</dfn>             0x00</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_RESET" data-ref="_M/SCA_CMD_RESET">SCA_CMD_RESET</dfn>           0x21</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/SCA_CMD_SEARCH" data-ref="_M/SCA_CMD_SEARCH">SCA_CMD_SEARCH</dfn>          0x31</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/SCA_MD0_CRC_1" data-ref="_M/SCA_MD0_CRC_1">SCA_MD0_CRC_1</dfn>           0x01</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/SCA_MD0_CRC_CCITT" data-ref="_M/SCA_MD0_CRC_CCITT">SCA_MD0_CRC_CCITT</dfn>       0x02</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/SCA_MD0_CRC_ENABLE" data-ref="_M/SCA_MD0_CRC_ENABLE">SCA_MD0_CRC_ENABLE</dfn>      0x04</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/SCA_MD0_AUTO_ENABLE" data-ref="_M/SCA_MD0_AUTO_ENABLE">SCA_MD0_AUTO_ENABLE</dfn>     0x10</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/SCA_MD0_MODE_ASYNC" data-ref="_M/SCA_MD0_MODE_ASYNC">SCA_MD0_MODE_ASYNC</dfn>      0x00</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/SCA_MD0_MODE_BYTESYNC1" data-ref="_M/SCA_MD0_MODE_BYTESYNC1">SCA_MD0_MODE_BYTESYNC1</dfn>  0x20</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/SCA_MD0_MODE_BISYNC" data-ref="_M/SCA_MD0_MODE_BISYNC">SCA_MD0_MODE_BISYNC</dfn>     0x40</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/SCA_MD0_MODE_BYTESYNC2" data-ref="_M/SCA_MD0_MODE_BYTESYNC2">SCA_MD0_MODE_BYTESYNC2</dfn>  0x60</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/SCA_MD0_MODE_HDLC" data-ref="_M/SCA_MD0_MODE_HDLC">SCA_MD0_MODE_HDLC</dfn>       0x80</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/SCA_MD1_NOADDRCHK" data-ref="_M/SCA_MD1_NOADDRCHK">SCA_MD1_NOADDRCHK</dfn>       0x00</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/SCA_MD1_SNGLADDR1" data-ref="_M/SCA_MD1_SNGLADDR1">SCA_MD1_SNGLADDR1</dfn>       0x40</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/SCA_MD1_SNGLADDR2" data-ref="_M/SCA_MD1_SNGLADDR2">SCA_MD1_SNGLADDR2</dfn>       0x80</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/SCA_MD1_DUALADDR" data-ref="_M/SCA_MD1_DUALADDR">SCA_MD1_DUALADDR</dfn>        0xC0</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_DUPLEX" data-ref="_M/SCA_MD2_DUPLEX">SCA_MD2_DUPLEX</dfn>          0x00</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_ECHO" data-ref="_M/SCA_MD2_ECHO">SCA_MD2_ECHO</dfn>            0x01</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_LOOPBACK" data-ref="_M/SCA_MD2_LOOPBACK">SCA_MD2_LOOPBACK</dfn>        0x03</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_ADPLLx8" data-ref="_M/SCA_MD2_ADPLLx8">SCA_MD2_ADPLLx8</dfn>         0x00</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_ADPLLx16" data-ref="_M/SCA_MD2_ADPLLx16">SCA_MD2_ADPLLx16</dfn>        0x08</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_ADPLLx32" data-ref="_M/SCA_MD2_ADPLLx32">SCA_MD2_ADPLLx32</dfn>        0x10</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_NRZ" data-ref="_M/SCA_MD2_NRZ">SCA_MD2_NRZ</dfn>             0x00</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_NRZI" data-ref="_M/SCA_MD2_NRZI">SCA_MD2_NRZI</dfn>            0x20</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_MANCHESTER" data-ref="_M/SCA_MD2_MANCHESTER">SCA_MD2_MANCHESTER</dfn>      0x80</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_FM0" data-ref="_M/SCA_MD2_FM0">SCA_MD2_FM0</dfn>             0xC0</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/SCA_MD2_FM1" data-ref="_M/SCA_MD2_FM1">SCA_MD2_FM1</dfn>             0xA0</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/SCA_CTL_RTS_MASK" data-ref="_M/SCA_CTL_RTS_MASK">SCA_CTL_RTS_MASK</dfn>	0x01	/* control state of RTS */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/SCA_CTL_RTS_HIGH" data-ref="_M/SCA_CTL_RTS_HIGH">SCA_CTL_RTS_HIGH</dfn>	0x00	/* raise RTS (low !RTS) */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/SCA_CTL_RTS_LOW" data-ref="_M/SCA_CTL_RTS_LOW">SCA_CTL_RTS_LOW</dfn>		0x01	/* lower RTS (raise !RTS) */</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/SCA_CTL_IDLC_MASK" data-ref="_M/SCA_CTL_IDLC_MASK">SCA_CTL_IDLC_MASK</dfn>	0x10	/* control idle state */</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/SCA_CTL_IDLC_MARK" data-ref="_M/SCA_CTL_IDLC_MARK">SCA_CTL_IDLC_MARK</dfn>	0x00	/* transmit mark in idle state */</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/SCA_CTL_IDLC_PATTERN" data-ref="_M/SCA_CTL_IDLC_PATTERN">SCA_CTL_IDLC_PATTERN</dfn>	0x10	/* tranmist idle pattern */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/SCA_CTL_UDRNC_MASK" data-ref="_M/SCA_CTL_UDRNC_MASK">SCA_CTL_UDRNC_MASK</dfn>	0x20	/* control underrun state */</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/SCA_CTL_UDRNC_AFTER_ABORT" data-ref="_M/SCA_CTL_UDRNC_AFTER_ABORT">SCA_CTL_UDRNC_AFTER_ABORT</dfn>	0x00	/* idle after aborting trans */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/SCA_CTL_UDRNC_AFTER_FCS" data-ref="_M/SCA_CTL_UDRNC_AFTER_FCS">SCA_CTL_UDRNC_AFTER_FCS</dfn>	0x20	/* idle after FCS and flag trans */</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_MASK" data-ref="_M/SCA_RXS_DIV_MASK">SCA_RXS_DIV_MASK</dfn>        0x0F	/* BRG divisor is 2^(value) */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_1" data-ref="_M/SCA_RXS_DIV_1">SCA_RXS_DIV_1</dfn>		0x00	/* 1 */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_2" data-ref="_M/SCA_RXS_DIV_2">SCA_RXS_DIV_2</dfn>		0x01	/* 2 */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_4" data-ref="_M/SCA_RXS_DIV_4">SCA_RXS_DIV_4</dfn>		0x02	/* 4 */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_8" data-ref="_M/SCA_RXS_DIV_8">SCA_RXS_DIV_8</dfn>		0x03	/* 8 */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_16" data-ref="_M/SCA_RXS_DIV_16">SCA_RXS_DIV_16</dfn>		0x04	/* 16 */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_32" data-ref="_M/SCA_RXS_DIV_32">SCA_RXS_DIV_32</dfn>		0x05	/* 32 */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_64" data-ref="_M/SCA_RXS_DIV_64">SCA_RXS_DIV_64</dfn>		0x06	/* 64 */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_128" data-ref="_M/SCA_RXS_DIV_128">SCA_RXS_DIV_128</dfn>		0x07	/* 128 */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_256" data-ref="_M/SCA_RXS_DIV_256">SCA_RXS_DIV_256</dfn>		0x08	/* 256 */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_DIV_512" data-ref="_M/SCA_RXS_DIV_512">SCA_RXS_DIV_512</dfn>		0x09	/* 512 */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_CLK_MASK" data-ref="_M/SCA_RXS_CLK_MASK">SCA_RXS_CLK_MASK</dfn>	0x70	/* which clock source */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_CLK_LINE" data-ref="_M/SCA_RXS_CLK_LINE">SCA_RXS_CLK_LINE</dfn>	0x00	/* RXC line input */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_CLK_LINE_SN" data-ref="_M/SCA_RXS_CLK_LINE_SN">SCA_RXS_CLK_LINE_SN</dfn>	0x20	/* RXC line with noise suppression */</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_CLK_INTERNAL" data-ref="_M/SCA_RXS_CLK_INTERNAL">SCA_RXS_CLK_INTERNAL</dfn>	0x40	/* Baud Rate Gen. output */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_CLK_ADPLL_OUT" data-ref="_M/SCA_RXS_CLK_ADPLL_OUT">SCA_RXS_CLK_ADPLL_OUT</dfn>   0x60	/* BRG out for ADPLL clock */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/SCA_RXS_CLK_ADPLL_IN" data-ref="_M/SCA_RXS_CLK_ADPLL_IN">SCA_RXS_CLK_ADPLL_IN</dfn>    0x70	/* line input for ADPLL clock */</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_MASK" data-ref="_M/SCA_TXS_DIV_MASK">SCA_TXS_DIV_MASK</dfn>	0x0F	/* BRG divisor is 2^(valud) */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_1" data-ref="_M/SCA_TXS_DIV_1">SCA_TXS_DIV_1</dfn>		0x00	/* 1 */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_2" data-ref="_M/SCA_TXS_DIV_2">SCA_TXS_DIV_2</dfn>		0x01	/* 2 */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_4" data-ref="_M/SCA_TXS_DIV_4">SCA_TXS_DIV_4</dfn>		0x02	/* 4 */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_8" data-ref="_M/SCA_TXS_DIV_8">SCA_TXS_DIV_8</dfn>		0x03	/* 8 */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_16" data-ref="_M/SCA_TXS_DIV_16">SCA_TXS_DIV_16</dfn>		0x04	/* 16 */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_32" data-ref="_M/SCA_TXS_DIV_32">SCA_TXS_DIV_32</dfn>		0x05	/* 32 */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_64" data-ref="_M/SCA_TXS_DIV_64">SCA_TXS_DIV_64</dfn>		0x06	/* 64 */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_128" data-ref="_M/SCA_TXS_DIV_128">SCA_TXS_DIV_128</dfn>		0x07	/* 128 */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_256" data-ref="_M/SCA_TXS_DIV_256">SCA_TXS_DIV_256</dfn>		0x08	/* 256 */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_DIV_512" data-ref="_M/SCA_TXS_DIV_512">SCA_TXS_DIV_512</dfn>		0x09	/* 512 */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_CLK_MASK" data-ref="_M/SCA_TXS_CLK_MASK">SCA_TXS_CLK_MASK</dfn>	0x70	/* which clock source */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_CLK_LINE" data-ref="_M/SCA_TXS_CLK_LINE">SCA_TXS_CLK_LINE</dfn>	0x00	/* TXC line input */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_CLK_INTERNAL" data-ref="_M/SCA_TXS_CLK_INTERNAL">SCA_TXS_CLK_INTERNAL</dfn>	0x40	/* Baud Rate Gen. output */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/SCA_TXS_CLK_RXCLK" data-ref="_M/SCA_TXS_CLK_RXCLK">SCA_TXS_CLK_RXCLK</dfn>	0x60	/* Receive clock */</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/SCA_ST0_RXRDY" data-ref="_M/SCA_ST0_RXRDY">SCA_ST0_RXRDY</dfn>           0x01</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/SCA_ST0_TXRDY" data-ref="_M/SCA_ST0_TXRDY">SCA_ST0_TXRDY</dfn>           0x02</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/SCA_ST0_RXINT" data-ref="_M/SCA_ST0_RXINT">SCA_ST0_RXINT</dfn>           0x40</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/SCA_ST0_TXINT" data-ref="_M/SCA_ST0_TXINT">SCA_ST0_TXINT</dfn>           0x80</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/SCA_ST1_IDLST" data-ref="_M/SCA_ST1_IDLST">SCA_ST1_IDLST</dfn>           0x01</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/SCA_ST1_ABTST" data-ref="_M/SCA_ST1_ABTST">SCA_ST1_ABTST</dfn>           0x02</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/SCA_ST1_DCDCHG" data-ref="_M/SCA_ST1_DCDCHG">SCA_ST1_DCDCHG</dfn>          0x04</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/SCA_ST1_CTSCHG" data-ref="_M/SCA_ST1_CTSCHG">SCA_ST1_CTSCHG</dfn>          0x08</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/SCA_ST1_FLAG" data-ref="_M/SCA_ST1_FLAG">SCA_ST1_FLAG</dfn>            0x10</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/SCA_ST1_TXIDL" data-ref="_M/SCA_ST1_TXIDL">SCA_ST1_TXIDL</dfn>           0x40</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/SCA_ST1_UDRN" data-ref="_M/SCA_ST1_UDRN">SCA_ST1_UDRN</dfn>            0x80</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* ST2 and FST look the same */</i></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/SCA_FST_CRCERR" data-ref="_M/SCA_FST_CRCERR">SCA_FST_CRCERR</dfn>          0x04</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/SCA_FST_OVRN" data-ref="_M/SCA_FST_OVRN">SCA_FST_OVRN</dfn>            0x08</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/SCA_FST_RESFRM" data-ref="_M/SCA_FST_RESFRM">SCA_FST_RESFRM</dfn>          0x10</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/SCA_FST_ABRT" data-ref="_M/SCA_FST_ABRT">SCA_FST_ABRT</dfn>            0x20</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/SCA_FST_SHRT" data-ref="_M/SCA_FST_SHRT">SCA_FST_SHRT</dfn>            0x40</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/SCA_FST_EOM" data-ref="_M/SCA_FST_EOM">SCA_FST_EOM</dfn>             0x80</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/SCA_ST3_RXENA" data-ref="_M/SCA_ST3_RXENA">SCA_ST3_RXENA</dfn>           0x01</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/SCA_ST3_TXENA" data-ref="_M/SCA_ST3_TXENA">SCA_ST3_TXENA</dfn>           0x02</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/SCA_ST3_DCD" data-ref="_M/SCA_ST3_DCD">SCA_ST3_DCD</dfn>             0x04</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/SCA_ST3_CTS" data-ref="_M/SCA_ST3_CTS">SCA_ST3_CTS</dfn>             0x08</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/SCA_ST3_ADPLLSRCH" data-ref="_M/SCA_ST3_ADPLLSRCH">SCA_ST3_ADPLLSRCH</dfn>       0x10</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/SCA_ST3_TXDATA" data-ref="_M/SCA_ST3_TXDATA">SCA_ST3_TXDATA</dfn>          0x20</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/SCA_FIE_EOMFE" data-ref="_M/SCA_FIE_EOMFE">SCA_FIE_EOMFE</dfn>           0x80</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/SCA_IE0_RXRDY" data-ref="_M/SCA_IE0_RXRDY">SCA_IE0_RXRDY</dfn>           0x01</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/SCA_IE0_TXRDY" data-ref="_M/SCA_IE0_TXRDY">SCA_IE0_TXRDY</dfn>           0x02</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/SCA_IE0_RXINT" data-ref="_M/SCA_IE0_RXINT">SCA_IE0_RXINT</dfn>           0x40</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/SCA_IE0_TXINT" data-ref="_M/SCA_IE0_TXINT">SCA_IE0_TXINT</dfn>           0x80</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/SCA_IE1_IDLDE" data-ref="_M/SCA_IE1_IDLDE">SCA_IE1_IDLDE</dfn>           0x01</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/SCA_IE1_ABTDE" data-ref="_M/SCA_IE1_ABTDE">SCA_IE1_ABTDE</dfn>           0x02</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/SCA_IE1_DCD" data-ref="_M/SCA_IE1_DCD">SCA_IE1_DCD</dfn>             0x04</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/SCA_IE1_CTS" data-ref="_M/SCA_IE1_CTS">SCA_IE1_CTS</dfn>             0x08</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/SCA_IE1_FLAG" data-ref="_M/SCA_IE1_FLAG">SCA_IE1_FLAG</dfn>            0x10</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/SCA_IE1_IDL" data-ref="_M/SCA_IE1_IDL">SCA_IE1_IDL</dfn>             0x40</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/SCA_IE1_UDRN" data-ref="_M/SCA_IE1_UDRN">SCA_IE1_UDRN</dfn>            0x80</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/SCA_IE2_CRCERR" data-ref="_M/SCA_IE2_CRCERR">SCA_IE2_CRCERR</dfn>          0x04</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/SCA_IE2_OVRN" data-ref="_M/SCA_IE2_OVRN">SCA_IE2_OVRN</dfn>            0x08</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/SCA_IE2_RESFRM" data-ref="_M/SCA_IE2_RESFRM">SCA_IE2_RESFRM</dfn>          0x10</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/SCA_IE2_ABRT" data-ref="_M/SCA_IE2_ABRT">SCA_IE2_ABRT</dfn>            0x20</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/SCA_IE2_SHRT" data-ref="_M/SCA_IE2_SHRT">SCA_IE2_SHRT</dfn>            0x40</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/SCA_IE2_EOM" data-ref="_M/SCA_IE2_EOM">SCA_IE2_EOM</dfn>             0x80</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i>/*</i></td></tr>
<tr><th id="411">411</th><td><i> * Interrupt status register bits</i></td></tr>
<tr><th id="412">412</th><td><i> */</i></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR0_MSCI_RXRDY0" data-ref="_M/SCA_ISR0_MSCI_RXRDY0">SCA_ISR0_MSCI_RXRDY0</dfn>	0x01	/* rx ready port 0 int */</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR0_MSCI_TXRDY0" data-ref="_M/SCA_ISR0_MSCI_TXRDY0">SCA_ISR0_MSCI_TXRDY0</dfn>	0x02	/* tx ready port 0 int */</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR0_MSCI_RXINT0" data-ref="_M/SCA_ISR0_MSCI_RXINT0">SCA_ISR0_MSCI_RXINT0</dfn>	0x04	/* rx error port 0 int */</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR0_MSCI_TXINT0" data-ref="_M/SCA_ISR0_MSCI_TXINT0">SCA_ISR0_MSCI_TXINT0</dfn>	0x08	/* tx error port 0 int */</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR0_MSCI_RXRDY1" data-ref="_M/SCA_ISR0_MSCI_RXRDY1">SCA_ISR0_MSCI_RXRDY1</dfn>	0x10	/* rx ready port 1 int */</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR0_MSCI_TXRDY1" data-ref="_M/SCA_ISR0_MSCI_TXRDY1">SCA_ISR0_MSCI_TXRDY1</dfn>	0x20	/* tx ready port 1 int */</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR0_MSCI_RXINT1" data-ref="_M/SCA_ISR0_MSCI_RXINT1">SCA_ISR0_MSCI_RXINT1</dfn>	0x40	/* rx error port 1 int */</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR0_MSCI_TXINT1" data-ref="_M/SCA_ISR0_MSCI_TXINT1">SCA_ISR0_MSCI_TXINT1</dfn>	0x80	/* tx error port 1 int */</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR1_DMAC_RX0A" data-ref="_M/SCA_ISR1_DMAC_RX0A">SCA_ISR1_DMAC_RX0A</dfn>	0x01	/* dmac channel 0 int a */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR1_DMAC_RX0B" data-ref="_M/SCA_ISR1_DMAC_RX0B">SCA_ISR1_DMAC_RX0B</dfn>	0x02	/* dmac channel 0 int b */</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR1_DMAC_TX0A" data-ref="_M/SCA_ISR1_DMAC_TX0A">SCA_ISR1_DMAC_TX0A</dfn>	0x04	/* dmac channel 1 int a */</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR1_DMAC_TX0B" data-ref="_M/SCA_ISR1_DMAC_TX0B">SCA_ISR1_DMAC_TX0B</dfn>	0x08	/* dmac channel 1 int b */</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR1_DMAC_RX1A" data-ref="_M/SCA_ISR1_DMAC_RX1A">SCA_ISR1_DMAC_RX1A</dfn>	0x10	/* dmac channel 2 int a */</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR1_DMAC_RX1B" data-ref="_M/SCA_ISR1_DMAC_RX1B">SCA_ISR1_DMAC_RX1B</dfn>	0x20	/* dmac channel 2 int b */</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR1_DMAC_TX1A" data-ref="_M/SCA_ISR1_DMAC_TX1A">SCA_ISR1_DMAC_TX1A</dfn>	0x40	/* dmac channel 3 int a */</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR1_DMAC_TX1B" data-ref="_M/SCA_ISR1_DMAC_TX1B">SCA_ISR1_DMAC_TX1B</dfn>	0x80	/* dmac channel 3 int b */</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR2_TIMER_IRQ0" data-ref="_M/SCA_ISR2_TIMER_IRQ0">SCA_ISR2_TIMER_IRQ0</dfn>	0x10	/* timer channel 0 int */</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR2_TIMER_IRQ1" data-ref="_M/SCA_ISR2_TIMER_IRQ1">SCA_ISR2_TIMER_IRQ1</dfn>	0x20	/* timer channel 1 int */</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR2_TIMER_IRQ2" data-ref="_M/SCA_ISR2_TIMER_IRQ2">SCA_ISR2_TIMER_IRQ2</dfn>	0x40	/* timer channel 2 int */</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/SCA_ISR2_TIMER_IRQ3" data-ref="_M/SCA_ISR2_TIMER_IRQ3">SCA_ISR2_TIMER_IRQ3</dfn>	0x80	/* timer channel 3 int */</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><i>/* masks/values for the Interrupt Control Register (ITCR) */</i></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/SCA_ITCR_INTR_PRI_MASK" data-ref="_M/SCA_ITCR_INTR_PRI_MASK">SCA_ITCR_INTR_PRI_MASK</dfn>	0x80	/* priority of intrerrupts */</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_INTR_PRI_MSCI" data-ref="_M/SCA_ITCR_INTR_PRI_MSCI">SCA_ITCR_INTR_PRI_MSCI</dfn>	0x00	/* msci over dmac */</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_INTR_PRI_DMAC" data-ref="_M/SCA_ITCR_INTR_PRI_DMAC">SCA_ITCR_INTR_PRI_DMAC</dfn>	0x80	/* dmac over msci */</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_ACK_MASK" data-ref="_M/SCA_ITCR_ACK_MASK">SCA_ITCR_ACK_MASK</dfn>	0x60	/* mask for intr ack cycle setting */</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_ACK_NONE" data-ref="_M/SCA_ITCR_ACK_NONE">SCA_ITCR_ACK_NONE</dfn>	0x00	/* no intr ack cycle */</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_ACK_SINGLE" data-ref="_M/SCA_ITCR_ACK_SINGLE">SCA_ITCR_ACK_SINGLE</dfn>	0x20	/* single intr ack cycle */</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_ACK_DOUBLE" data-ref="_M/SCA_ITCR_ACK_DOUBLE">SCA_ITCR_ACK_DOUBLE</dfn>	0x40	/* double intr ack cycle */</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_ACK_RESV" data-ref="_M/SCA_ITCR_ACK_RESV">SCA_ITCR_ACK_RESV</dfn>	0x60	/* reserverd */</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_VOUT_MASK" data-ref="_M/SCA_ITCR_VOUT_MASK">SCA_ITCR_VOUT_MASK</dfn>	0x10	/* vector output */</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_VOUT_IVR" data-ref="_M/SCA_ITCR_VOUT_IVR">SCA_ITCR_VOUT_IVR</dfn>	0x00	/* use IVR */</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/SCA_ITCR_VOUT_IMVR" data-ref="_M/SCA_ITCR_VOUT_IMVR">SCA_ITCR_VOUT_IMVR</dfn>	0x10	/* use IMVR */</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><i>/*</i></td></tr>
<tr><th id="450">450</th><td><i> * Interrupt enable register bits</i></td></tr>
<tr><th id="451">451</th><td><i> */</i></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER0_MSCI_RXRDY0" data-ref="_M/SCA_IER0_MSCI_RXRDY0">SCA_IER0_MSCI_RXRDY0</dfn>	0x01	/* enable rx ready port 0 int */</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER0_MSCI_TXRDY0" data-ref="_M/SCA_IER0_MSCI_TXRDY0">SCA_IER0_MSCI_TXRDY0</dfn>	0x02	/* enable tx ready port 0 int */</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER0_MSCI_RXINT0" data-ref="_M/SCA_IER0_MSCI_RXINT0">SCA_IER0_MSCI_RXINT0</dfn>	0x04	/* enable rx error port 0 int */</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER0_MSCI_TXINT0" data-ref="_M/SCA_IER0_MSCI_TXINT0">SCA_IER0_MSCI_TXINT0</dfn>	0x08	/* enable tx error port 0 int */</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER0_MSCI_RXRDY1" data-ref="_M/SCA_IER0_MSCI_RXRDY1">SCA_IER0_MSCI_RXRDY1</dfn>	0x10	/* enable rx ready port 1 int */</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER0_MSCI_TXRDY1" data-ref="_M/SCA_IER0_MSCI_TXRDY1">SCA_IER0_MSCI_TXRDY1</dfn>	0x20	/* enable tx ready port 1 int */</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER0_MSCI_RXINT1" data-ref="_M/SCA_IER0_MSCI_RXINT1">SCA_IER0_MSCI_RXINT1</dfn>	0x40	/* enable rx error port 1 int */</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER0_MSCI_TXINT1" data-ref="_M/SCA_IER0_MSCI_TXINT1">SCA_IER0_MSCI_TXINT1</dfn>	0x80	/* enable tx error port 1 int */</u></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER1_DMAC_RX0A" data-ref="_M/SCA_IER1_DMAC_RX0A">SCA_IER1_DMAC_RX0A</dfn>	0x01	/* enable dmac channel 0 int a */</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER1_DMAC_RX0B" data-ref="_M/SCA_IER1_DMAC_RX0B">SCA_IER1_DMAC_RX0B</dfn>	0x02	/* enable dmac channel 0 int b */</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER1_DMAC_TX0A" data-ref="_M/SCA_IER1_DMAC_TX0A">SCA_IER1_DMAC_TX0A</dfn>	0x04	/* enable dmac channel 1 int a */</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER1_DMAC_TX0B" data-ref="_M/SCA_IER1_DMAC_TX0B">SCA_IER1_DMAC_TX0B</dfn>	0x08	/* enable dmac channel 1 int b */</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER1_DMAC_RX1A" data-ref="_M/SCA_IER1_DMAC_RX1A">SCA_IER1_DMAC_RX1A</dfn>	0x10	/* enable dmac channel 2 int a */</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER1_DMAC_RX1B" data-ref="_M/SCA_IER1_DMAC_RX1B">SCA_IER1_DMAC_RX1B</dfn>	0x20	/* enable dmac channel 2 int b */</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER1_DMAC_TX1A" data-ref="_M/SCA_IER1_DMAC_TX1A">SCA_IER1_DMAC_TX1A</dfn>	0x40	/* enable dmac channel 3 int a */</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER1_DMAC_TX1B" data-ref="_M/SCA_IER1_DMAC_TX1B">SCA_IER1_DMAC_TX1B</dfn>	0x80	/* enable dmac channel 3 int b */</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER2_TIMER_IRQ0" data-ref="_M/SCA_IER2_TIMER_IRQ0">SCA_IER2_TIMER_IRQ0</dfn>	0x10	/* enable timer channel 0 int */</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER2_TIMER_IRQ1" data-ref="_M/SCA_IER2_TIMER_IRQ1">SCA_IER2_TIMER_IRQ1</dfn>	0x20	/* enable timer channel 1 int */</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER2_TIMER_IRQ2" data-ref="_M/SCA_IER2_TIMER_IRQ2">SCA_IER2_TIMER_IRQ2</dfn>	0x40	/* enable timer channel 2 int */</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/SCA_IER2_TIMER_IRQ3" data-ref="_M/SCA_IER2_TIMER_IRQ3">SCA_IER2_TIMER_IRQ3</dfn>	0x80	/* enable timer channel 3 int */</u></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i>/* This is for RRC, TRC0 and TRC1. */</i></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/SCA_RCR_MASK" data-ref="_M/SCA_RCR_MASK">SCA_RCR_MASK</dfn>            0x1F</u></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/SCA_IE1_" data-ref="_M/SCA_IE1_">SCA_IE1_</dfn></u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_CHAN0" data-ref="_M/SCA_IV_CHAN0">SCA_IV_CHAN0</dfn>            0x00</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_CHAN1" data-ref="_M/SCA_IV_CHAN1">SCA_IV_CHAN1</dfn>            0x20</u></td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_RXRDY" data-ref="_M/SCA_IV_RXRDY">SCA_IV_RXRDY</dfn>            0x04</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_TXRDY" data-ref="_M/SCA_IV_TXRDY">SCA_IV_TXRDY</dfn>            0x06</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_RXINT" data-ref="_M/SCA_IV_RXINT">SCA_IV_RXINT</dfn>            0x08</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_TXINT" data-ref="_M/SCA_IV_TXINT">SCA_IV_TXINT</dfn>            0x0A</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_DMACH0" data-ref="_M/SCA_IV_DMACH0">SCA_IV_DMACH0</dfn>           0x00</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_DMACH1" data-ref="_M/SCA_IV_DMACH1">SCA_IV_DMACH1</dfn>           0x08</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_DMACH2" data-ref="_M/SCA_IV_DMACH2">SCA_IV_DMACH2</dfn>           0x20</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_DMACH3" data-ref="_M/SCA_IV_DMACH3">SCA_IV_DMACH3</dfn>           0x28</u></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_DMIA" data-ref="_M/SCA_IV_DMIA">SCA_IV_DMIA</dfn>             0x14</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_DMIB" data-ref="_M/SCA_IV_DMIB">SCA_IV_DMIB</dfn>             0x16</u></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_TIMER0" data-ref="_M/SCA_IV_TIMER0">SCA_IV_TIMER0</dfn>           0x1C</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_TIMER1" data-ref="_M/SCA_IV_TIMER1">SCA_IV_TIMER1</dfn>           0x1E</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_TIMER2" data-ref="_M/SCA_IV_TIMER2">SCA_IV_TIMER2</dfn>           0x3C</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/SCA_IV_TIMER3" data-ref="_M/SCA_IV_TIMER3">SCA_IV_TIMER3</dfn>           0x3E</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><i>/*</i></td></tr>
<tr><th id="502">502</th><td><i> * DMA registers</i></td></tr>
<tr><th id="503">503</th><td><i> */</i></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/SCA_DSR_EOT" data-ref="_M/SCA_DSR_EOT">SCA_DSR_EOT</dfn>             0x80</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/SCA_DSR_EOM" data-ref="_M/SCA_DSR_EOM">SCA_DSR_EOM</dfn>             0x40</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/SCA_DSR_BOF" data-ref="_M/SCA_DSR_BOF">SCA_DSR_BOF</dfn>             0x20</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/SCA_DSR_COF" data-ref="_M/SCA_DSR_COF">SCA_DSR_COF</dfn>             0x10</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/SCA_DSR_DE" data-ref="_M/SCA_DSR_DE">SCA_DSR_DE</dfn>              0x02</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/SCA_DSR_DEWD" data-ref="_M/SCA_DSR_DEWD">SCA_DSR_DEWD</dfn>            0x01	/* write DISABLE DE bit */</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/SCA_DMR_TMOD" data-ref="_M/SCA_DMR_TMOD">SCA_DMR_TMOD</dfn>            0x10</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/SCA_DMR_NF" data-ref="_M/SCA_DMR_NF">SCA_DMR_NF</dfn>              0x04</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/SCA_DMR_CNTE" data-ref="_M/SCA_DMR_CNTE">SCA_DMR_CNTE</dfn>            0x02</u></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/SCA_DMER_EN" data-ref="_M/SCA_DMER_EN">SCA_DMER_EN</dfn>             0x80</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/SCA_DCR_ABRT" data-ref="_M/SCA_DCR_ABRT">SCA_DCR_ABRT</dfn>            0x01</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/SCA_DCR_FCCLR" data-ref="_M/SCA_DCR_FCCLR">SCA_DCR_FCCLR</dfn>           0x02  /* Clear frame end intr counter */</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/SCA_DIR_EOT" data-ref="_M/SCA_DIR_EOT">SCA_DIR_EOT</dfn>             0x80</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/SCA_DIR_EOM" data-ref="_M/SCA_DIR_EOM">SCA_DIR_EOM</dfn>             0x40</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/SCA_DIR_BOF" data-ref="_M/SCA_DIR_BOF">SCA_DIR_BOF</dfn>             0x20</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/SCA_DIR_COF" data-ref="_M/SCA_DIR_COF">SCA_DIR_COF</dfn>             0x10</u></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/SCA_PCR_BRC" data-ref="_M/SCA_PCR_BRC">SCA_PCR_BRC</dfn>             0x10</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/SCA_PCR_CCC" data-ref="_M/SCA_PCR_CCC">SCA_PCR_CCC</dfn>             0x08</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/SCA_PCR_PR2" data-ref="_M/SCA_PCR_PR2">SCA_PCR_PR2</dfn>             0x04</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/SCA_PCR_PR1" data-ref="_M/SCA_PCR_PR1">SCA_PCR_PR1</dfn>             0x02</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/SCA_PCR_PR0" data-ref="_M/SCA_PCR_PR0">SCA_PCR_PR0</dfn>             0x01</u></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><i>/*</i></td></tr>
<tr><th id="532">532</th><td><i> * Descriptor Status byte bit definitions:</i></td></tr>
<tr><th id="533">533</th><td><i> *</i></td></tr>
<tr><th id="534">534</th><td><i> *  Bit    Receive Status            Transmit Status</i></td></tr>
<tr><th id="535">535</th><td><i> * -------------------------------------------------</i></td></tr>
<tr><th id="536">536</th><td><i> *   7         EOM                       EOM</i></td></tr>
<tr><th id="537">537</th><td><i> *   6         Short Frame               ...</i></td></tr>
<tr><th id="538">538</th><td><i> *   5         Abort                     ...</i></td></tr>
<tr><th id="539">539</th><td><i> *   4         Residual bit              ...</i></td></tr>
<tr><th id="540">540</th><td><i> *   3         Overrun                   ...</i></td></tr>
<tr><th id="541">541</th><td><i> *   2         CRC                       ...</i></td></tr>
<tr><th id="542">542</th><td><i> *   1         ...                       ...</i></td></tr>
<tr><th id="543">543</th><td><i> *   0         ...                       EOT</i></td></tr>
<tr><th id="544">544</th><td><i> * -------------------------------------------------</i></td></tr>
<tr><th id="545">545</th><td><i> */</i></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><u>#define  <dfn class="macro" id="_M/ST_EOM" data-ref="_M/ST_EOM">ST_EOM</dfn>    0x80    /* End of frame  */</u></td></tr>
<tr><th id="548">548</th><td><u>#define  <dfn class="macro" id="_M/ST_SHRT" data-ref="_M/ST_SHRT">ST_SHRT</dfn>   0x40    /* Short frame  */</u></td></tr>
<tr><th id="549">549</th><td><u>#define  <dfn class="macro" id="_M/ST_ABT" data-ref="_M/ST_ABT">ST_ABT</dfn>    0x20    /* Abort detected */</u></td></tr>
<tr><th id="550">550</th><td><u>#define  <dfn class="macro" id="_M/ST_RBIT" data-ref="_M/ST_RBIT">ST_RBIT</dfn>   0x10    /* Residual bit detected */</u></td></tr>
<tr><th id="551">551</th><td><u>#define  <dfn class="macro" id="_M/ST_OVRN" data-ref="_M/ST_OVRN">ST_OVRN</dfn>   0x8     /* Overrun error */</u></td></tr>
<tr><th id="552">552</th><td><u>#define  <dfn class="macro" id="_M/ST_CRCE" data-ref="_M/ST_CRCE">ST_CRCE</dfn>   0x4     /* CRC Error */</u></td></tr>
<tr><th id="553">553</th><td><u>#define  <dfn class="macro" id="_M/ST_OVFL" data-ref="_M/ST_OVFL">ST_OVFL</dfn>   0x1     /* Buffer OverFlow error  (software defined) */</u></td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><u>#define  <dfn class="macro" id="_M/ST_EOT" data-ref="_M/ST_EOT">ST_EOT</dfn>      1     /* End of transmit command */</u></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><i>/*  DMA  Status register (DSR)  bit definitions  */</i></td></tr>
<tr><th id="559">559</th><td><u>#define  <dfn class="macro" id="_M/DSR_EOT" data-ref="_M/DSR_EOT">DSR_EOT</dfn>  0x80      /* end of transfer EOT bit */</u></td></tr>
<tr><th id="560">560</th><td><u>#define  <dfn class="macro" id="_M/DSR_EOM" data-ref="_M/DSR_EOM">DSR_EOM</dfn>  0x40      /* end of frame EOM bit */</u></td></tr>
<tr><th id="561">561</th><td><u>#define  <dfn class="macro" id="_M/DSR_BOF" data-ref="_M/DSR_BOF">DSR_BOF</dfn>  0x20      /* buffer overflow BOF bit */</u></td></tr>
<tr><th id="562">562</th><td><u>#define  <dfn class="macro" id="_M/DSR_COF" data-ref="_M/DSR_COF">DSR_COF</dfn>  0x10      /* counter overflow  COF bit */</u></td></tr>
<tr><th id="563">563</th><td><u>#define  <dfn class="macro" id="_M/DSR_DWE" data-ref="_M/DSR_DWE">DSR_DWE</dfn>     1      /* write disable DWE bit */</u></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><i>/*  MSCI Status register 0 bits  */</i></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><u>#define  <dfn class="macro" id="_M/RXRDY_BIT" data-ref="_M/RXRDY_BIT">RXRDY_BIT</dfn>  1       /* RX ready */</u></td></tr>
<tr><th id="568">568</th><td><u>#define  <dfn class="macro" id="_M/TXRDY_BIT" data-ref="_M/TXRDY_BIT">TXRDY_BIT</dfn>  2       /* TX ready */</u></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/ST3_CTS" data-ref="_M/ST3_CTS">ST3_CTS</dfn>   8    /* modem input  /CTS bit */</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/ST3_DCD" data-ref="_M/ST3_DCD">ST3_DCD</dfn>   4    /* modem input  /DCD bit */</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i>/*</i></td></tr>
<tr><th id="574">574</th><td><i> * timer register values</i></td></tr>
<tr><th id="575">575</th><td><i> */</i></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCSR_TME" data-ref="_M/SCA_TCSR_TME">SCA_TCSR_TME</dfn>		0x10	/* timer enable */</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCSR_ECMI" data-ref="_M/SCA_TCSR_ECMI">SCA_TCSR_ECMI</dfn>		0x40	/* interrupt enable */</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/SCA_TCSR_CMF" data-ref="_M/SCA_TCSR_CMF">SCA_TCSR_CMF</dfn>		0x80	/* timer complete */</u></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/SCA_TEPR_DIV_1" data-ref="_M/SCA_TEPR_DIV_1">SCA_TEPR_DIV_1</dfn>		0x00	/* 2^(n) prescale divisor */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/SCA_TEPR_DIV_2" data-ref="_M/SCA_TEPR_DIV_2">SCA_TEPR_DIV_2</dfn>		0x01</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/SCA_TEPR_DIV_4" data-ref="_M/SCA_TEPR_DIV_4">SCA_TEPR_DIV_4</dfn>		0x02</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/SCA_TEPR_DIV_8" data-ref="_M/SCA_TEPR_DIV_8">SCA_TEPR_DIV_8</dfn>		0x03</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/SCA_TEPR_DIV_16" data-ref="_M/SCA_TEPR_DIV_16">SCA_TEPR_DIV_16</dfn>		0x04</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/SCA_TEPR_DIV_32" data-ref="_M/SCA_TEPR_DIV_32">SCA_TEPR_DIV_32</dfn>		0x05</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/SCA_TEPR_DIV_64" data-ref="_M/SCA_TEPR_DIV_64">SCA_TEPR_DIV_64</dfn>		0x06</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/SCA_TEPR_DIV_128" data-ref="_M/SCA_TEPR_DIV_128">SCA_TEPR_DIV_128</dfn>	0x06</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><i>/*  TX and RX Clock Source  */</i></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/CLK_LINE" data-ref="_M/CLK_LINE">CLK_LINE</dfn>	0x00	/* TX/RX line input */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/CLK_BRG" data-ref="_M/CLK_BRG">CLK_BRG</dfn>		0x40	/* internal baud rate generator */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/CLK_RXC" data-ref="_M/CLK_RXC">CLK_RXC</dfn>		0x60	/* receive clock */</u></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><i>/*   Clocking options  */</i></td></tr>
<tr><th id="596">596</th><td><u>#define  <dfn class="macro" id="_M/CLK_INT" data-ref="_M/CLK_INT">CLK_INT</dfn>   0        /* Internal - Baud Rate generator output */</u></td></tr>
<tr><th id="597">597</th><td><u>#define  <dfn class="macro" id="_M/CLK_EXT" data-ref="_M/CLK_EXT">CLK_EXT</dfn>   1        /* External - both clocks */</u></td></tr>
<tr><th id="598">598</th><td><u>#define  <dfn class="macro" id="_M/CLK_RXCI" data-ref="_M/CLK_RXCI">CLK_RXCI</dfn>  2        /* External - Receive Clock only */</u></td></tr>
<tr><th id="599">599</th><td><u>#define  <dfn class="macro" id="_M/CLK_EETC" data-ref="_M/CLK_EETC">CLK_EETC</dfn>  3        /* EETC clock:  TX = int. / RX = ext.*/</u></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/SCA_DMAC_OFF_0" data-ref="_M/SCA_DMAC_OFF_0">SCA_DMAC_OFF_0</dfn>		0x00	/* offset of DMAC for port 0 */</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/SCA_DMAC_OFF_1" data-ref="_M/SCA_DMAC_OFF_1">SCA_DMAC_OFF_1</dfn>		0x40	/* offset of DMAC for port 1 */</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/SCA_MSCI_OFF_0" data-ref="_M/SCA_MSCI_OFF_0">SCA_MSCI_OFF_0</dfn>		0x00	/* offset of MSCI for port 0 */</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/SCA_MSCI_OFF_1" data-ref="_M/SCA_MSCI_OFF_1">SCA_MSCI_OFF_1</dfn>		0x20	/* offset of MSCI for port 1 */</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><i>/*</i></td></tr>
<tr><th id="607">607</th><td><i> * DMA constraints</i></td></tr>
<tr><th id="608">608</th><td><i> */</i></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/SCA_DMA_ALIGNMENT" data-ref="_M/SCA_DMA_ALIGNMENT">SCA_DMA_ALIGNMENT</dfn>	(64 * 1024)	/* 64 KB alignment */</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/SCA_DMA_BOUNDARY" data-ref="_M/SCA_DMA_BOUNDARY">SCA_DMA_BOUNDARY</dfn>	(16 * 1024 * 1024)	/* 16 MB region */</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><u>#<span data-ppcond="39">endif</span> /* _DEV_IC_HD64570REG_H_ */</u></td></tr>
<tr><th id="613">613</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='hd64570.c.html'>netbsd/sys/dev/ic/hd64570.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
