{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 22:10:16 2013 " "Info: Processing started: Mon Oct 28 22:10:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|_clk0 1 5 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 811 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 812 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 813 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 13 " "Critical Warning: No exact pin location assignment(s) for 10 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[0\] " "Info: Pin led_show\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[0] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 11 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[1\] " "Info: Pin led_show\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[1] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 12 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[2\] " "Info: Pin led_show\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[2] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 13 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[3\] " "Info: Pin led_show\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[3] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[4\] " "Info: Pin led_show\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[4] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 15 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[5\] " "Info: Pin led_show\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[5] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[6\] " "Info: Pin led_show\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[6] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[7\] " "Info: Pin led_show\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[7] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[8\] " "Info: Pin led_show\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[8] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 19 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_show\[9\] " "Info: Pin led_show\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { led_show[9] } } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 11 0 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_show[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/better than other/ARCHER/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 0 10 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 2 63 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.945 ns register register " "Info: Estimated most critical path is register to register delay of 5.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uartcom:u\|i_reg1\[21\] 1 REG LAB_X37_Y14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X37_Y14; Fanout = 3; REG Node = 'uartcom:u\|i_reg1\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartcom:u|i_reg1[21] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.420 ns) 1.099 ns uartcom:u\|Equal6~6 2 COMB LAB_X36_Y15 1 " "Info: 2: + IC(0.679 ns) + CELL(0.420 ns) = 1.099 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'uartcom:u\|Equal6~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { uartcom:u|i_reg1[21] uartcom:u|Equal6~6 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.664 ns uartcom:u\|Equal6~7 3 COMB LAB_X36_Y15 1 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.664 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'uartcom:u\|Equal6~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { uartcom:u|Equal6~6 uartcom:u|Equal6~7 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 2.229 ns uartcom:u\|Equal6~10 4 COMB LAB_X36_Y15 4 " "Info: 4: + IC(0.145 ns) + CELL(0.420 ns) = 2.229 ns; Loc. = LAB_X36_Y15; Fanout = 4; COMB Node = 'uartcom:u\|Equal6~10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { uartcom:u|Equal6~7 uartcom:u|Equal6~10 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 3.231 ns uartcom:u\|i_reg1\[0\]~33 5 COMB LAB_X37_Y15 2 " "Info: 5: + IC(0.588 ns) + CELL(0.414 ns) = 3.231 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[0\]~33'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.302 ns uartcom:u\|i_reg1\[1\]~36 6 COMB LAB_X37_Y15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.302 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[1\]~36'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.373 ns uartcom:u\|i_reg1\[2\]~38 7 COMB LAB_X37_Y15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.373 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[2\]~38'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.444 ns uartcom:u\|i_reg1\[3\]~40 8 COMB LAB_X37_Y15 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.444 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[3\]~40'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.515 ns uartcom:u\|i_reg1\[4\]~42 9 COMB LAB_X37_Y15 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.515 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[4\]~42'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.586 ns uartcom:u\|i_reg1\[5\]~44 10 COMB LAB_X37_Y15 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.586 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[5\]~44'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.657 ns uartcom:u\|i_reg1\[6\]~46 11 COMB LAB_X37_Y15 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.657 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[6\]~46'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.728 ns uartcom:u\|i_reg1\[7\]~48 12 COMB LAB_X37_Y15 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.728 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[7\]~48'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.799 ns uartcom:u\|i_reg1\[8\]~50 13 COMB LAB_X37_Y15 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.799 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[8\]~50'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.870 ns uartcom:u\|i_reg1\[9\]~52 14 COMB LAB_X37_Y15 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.870 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[9\]~52'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.941 ns uartcom:u\|i_reg1\[10\]~54 15 COMB LAB_X37_Y15 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.941 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[10\]~54'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.012 ns uartcom:u\|i_reg1\[11\]~56 16 COMB LAB_X37_Y15 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.012 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[11\]~56'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.083 ns uartcom:u\|i_reg1\[12\]~58 17 COMB LAB_X37_Y15 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.083 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[12\]~58'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.154 ns uartcom:u\|i_reg1\[13\]~60 18 COMB LAB_X37_Y15 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.154 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[13\]~60'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.225 ns uartcom:u\|i_reg1\[14\]~62 19 COMB LAB_X37_Y15 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.225 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[14\]~62'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.296 ns uartcom:u\|i_reg1\[15\]~64 20 COMB LAB_X37_Y15 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.296 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[15\]~64'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 4.457 ns uartcom:u\|i_reg1\[16\]~66 21 COMB LAB_X37_Y14 2 " "Info: 21: + IC(0.090 ns) + CELL(0.071 ns) = 4.457 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[16\]~66'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.528 ns uartcom:u\|i_reg1\[17\]~68 22 COMB LAB_X37_Y14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.528 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[17\]~68'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.599 ns uartcom:u\|i_reg1\[18\]~70 23 COMB LAB_X37_Y14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.599 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[18\]~70'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.670 ns uartcom:u\|i_reg1\[19\]~72 24 COMB LAB_X37_Y14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.670 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[19\]~72'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.741 ns uartcom:u\|i_reg1\[20\]~74 25 COMB LAB_X37_Y14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.741 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[20\]~74'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.812 ns uartcom:u\|i_reg1\[21\]~76 26 COMB LAB_X37_Y14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.812 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[21\]~76'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.883 ns uartcom:u\|i_reg1\[22\]~78 27 COMB LAB_X37_Y14 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.883 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[22\]~78'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.954 ns uartcom:u\|i_reg1\[23\]~80 28 COMB LAB_X37_Y14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.954 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[23\]~80'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.025 ns uartcom:u\|i_reg1\[24\]~82 29 COMB LAB_X37_Y14 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.025 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[24\]~82'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.096 ns uartcom:u\|i_reg1\[25\]~84 30 COMB LAB_X37_Y14 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.096 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[25\]~84'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.167 ns uartcom:u\|i_reg1\[26\]~86 31 COMB LAB_X37_Y14 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.167 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[26\]~86'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.238 ns uartcom:u\|i_reg1\[27\]~88 32 COMB LAB_X37_Y14 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.238 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[27\]~88'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.309 ns uartcom:u\|i_reg1\[28\]~90 33 COMB LAB_X37_Y14 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.309 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[28\]~90'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.380 ns uartcom:u\|i_reg1\[29\]~92 34 COMB LAB_X37_Y14 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.380 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[29\]~92'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.451 ns uartcom:u\|i_reg1\[30\]~94 35 COMB LAB_X37_Y14 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 5.451 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'uartcom:u\|i_reg1\[30\]~94'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.861 ns uartcom:u\|i_reg1\[31\]~95 36 COMB LAB_X37_Y14 1 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 5.861 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'uartcom:u\|i_reg1\[31\]~95'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.945 ns uartcom:u\|i_reg1\[31\] 37 REG LAB_X37_Y14 2 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 5.945 ns; Loc. = LAB_X37_Y14; Fanout = 2; REG Node = 'uartcom:u\|i_reg1\[31\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.298 ns ( 72.30 % ) " "Info: Total cell delay = 4.298 ns ( 72.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.647 ns ( 27.70 % ) " "Info: Total interconnect delay = 1.647 ns ( 27.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { uartcom:u|i_reg1[21] uartcom:u|Equal6~6 uartcom:u|Equal6~7 uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y12 X43_Y23 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[0\] 0 " "Info: Pin \"led_show\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[1\] 0 " "Info: Pin \"led_show\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[2\] 0 " "Info: Pin \"led_show\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[3\] 0 " "Info: Pin \"led_show\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[4\] 0 " "Info: Pin \"led_show\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[5\] 0 " "Info: Pin \"led_show\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[6\] 0 " "Info: Pin \"led_show\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[7\] 0 " "Info: Pin \"led_show\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[8\] 0 " "Info: Pin \"led_show\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_show\[9\] 0 " "Info: Pin \"led_show\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 22:11:16 2013 " "Info: Processing ended: Mon Oct 28 22:11:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Info: Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
