// Seed: 3730119504
module module_0 #(
    parameter id_1 = 32'd72
) ();
  logic _id_1;
  ;
  assign id_1 = id_1;
  logic id_2 = -1;
  logic [id_1 : 1] id_3 = id_3;
  assign module_2._id_0 = 0;
  logic [7:0] id_4;
  assign id_2 = id_3;
  assign id_2 = id_3 | -1;
  assign id_4[id_1^1'h0] = 1;
endmodule
module module_1 (
    input tri1 id_0
);
  wire id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd25
) (
    output tri _id_0
);
  logic [id_0 : 1] id_2;
  module_0 modCall_1 ();
endmodule
