/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [5:0] _05_;
  wire [2:0] _06_;
  wire [8:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire [10:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire [7:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_70z;
  wire celloutsig_0_73z;
  wire [2:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_82z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_8z ? celloutsig_0_6z[3] : celloutsig_0_26z;
  assign celloutsig_0_34z = celloutsig_0_12z ? celloutsig_0_8z : celloutsig_0_17z[1];
  assign celloutsig_0_49z = celloutsig_0_4z ? celloutsig_0_48z : celloutsig_0_16z;
  assign celloutsig_0_7z = _00_ ? celloutsig_0_1z[2] : celloutsig_0_6z[5];
  assign celloutsig_1_10z = celloutsig_1_4z[2] ? celloutsig_1_7z[0] : celloutsig_1_4z[3];
  assign celloutsig_1_18z = celloutsig_1_3z ? in_data[115] : celloutsig_1_9z;
  assign celloutsig_0_25z = celloutsig_0_20z[2] ? 1'h1 : celloutsig_0_16z;
  assign celloutsig_0_26z = celloutsig_0_19z ? celloutsig_0_13z : celloutsig_0_4z;
  assign celloutsig_0_28z = celloutsig_0_22z ? celloutsig_0_1z[7] : celloutsig_0_15z;
  assign celloutsig_0_22z = ~(celloutsig_0_20z[2] & celloutsig_0_9z);
  assign celloutsig_0_24z = ~(celloutsig_0_0z & celloutsig_0_14z);
  assign celloutsig_0_38z = !(celloutsig_0_36z ? celloutsig_0_6z[5] : celloutsig_0_10z);
  assign celloutsig_0_10z = !(celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_1z[1]);
  assign celloutsig_1_16z = !(_02_ ? celloutsig_1_5z : celloutsig_1_9z);
  assign celloutsig_0_29z = !(celloutsig_0_0z ? in_data[62] : celloutsig_0_13z);
  assign celloutsig_0_59z = ~celloutsig_0_25z;
  assign celloutsig_0_35z = ~((_03_ | celloutsig_0_12z) & celloutsig_0_10z);
  assign celloutsig_0_42z = ~((celloutsig_0_4z | celloutsig_0_21z) & celloutsig_0_28z);
  assign celloutsig_0_45z = ~((celloutsig_0_3z | celloutsig_0_34z) & celloutsig_0_35z);
  assign celloutsig_0_48z = ~((celloutsig_0_4z | celloutsig_0_32z) & celloutsig_0_31z);
  assign celloutsig_0_51z = ~((celloutsig_0_29z | celloutsig_0_5z) & celloutsig_0_32z);
  assign celloutsig_0_73z = ~((celloutsig_0_9z | celloutsig_0_7z) & celloutsig_0_33z);
  assign celloutsig_0_8z = ~((celloutsig_0_7z | in_data[45]) & celloutsig_0_0z);
  assign celloutsig_0_55z = ~(celloutsig_0_46z ^ celloutsig_0_38z);
  assign celloutsig_0_58z = ~(celloutsig_0_34z ^ celloutsig_0_0z);
  assign celloutsig_0_63z = ~(celloutsig_0_1z[1] ^ celloutsig_0_52z);
  assign celloutsig_0_66z = ~(celloutsig_0_1z[2] ^ celloutsig_0_19z);
  assign celloutsig_0_94z = ~(celloutsig_0_63z ^ celloutsig_0_35z);
  assign celloutsig_1_3z = ~(in_data[181] ^ celloutsig_1_0z);
  assign celloutsig_1_19z = ~(celloutsig_1_17z ^ celloutsig_1_7z[6]);
  assign celloutsig_0_13z = ~(_04_ ^ celloutsig_0_5z);
  assign celloutsig_0_21z = ~(in_data[44] ^ celloutsig_0_19z);
  reg [2:0] _40_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _40_ <= 3'h0;
    else _40_ <= { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_29z };
  assign { _06_[2], _01_, _06_[0] } = _40_;
  reg [8:0] _41_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _41_ <= 9'h000;
    else _41_ <= { in_data[154:148], celloutsig_1_5z, celloutsig_1_10z };
  assign { _07_[8:1], _02_ } = _41_;
  reg [5:0] _42_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _42_ <= 6'h00;
    else _42_ <= celloutsig_0_1z[11:6];
  assign { _05_[5], _04_, _05_[3], _00_, _05_[1], _03_ } = _42_;
  assign celloutsig_0_0z = in_data[91:83] && in_data[85:77];
  assign celloutsig_0_46z = { in_data[32:30], _06_[2], _01_, _06_[0], celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_41z } && { celloutsig_0_6z[7:1], celloutsig_0_19z, celloutsig_0_28z };
  assign celloutsig_0_56z = in_data[10:1] && { celloutsig_0_1z[11:5], celloutsig_0_44z, celloutsig_0_31z, celloutsig_0_14z };
  assign celloutsig_0_64z = { celloutsig_0_62z[8:3], celloutsig_0_47z, celloutsig_0_52z } && { celloutsig_0_10z, celloutsig_0_52z, celloutsig_0_35z, celloutsig_0_55z, celloutsig_0_53z, celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_45z };
  assign celloutsig_0_95z = { _06_[2], _01_, _06_[0], celloutsig_0_69z } && { celloutsig_0_82z[2:1], celloutsig_0_13z, celloutsig_0_84z };
  assign celloutsig_1_1z = { in_data[168:161], celloutsig_1_0z, celloutsig_1_0z } && { in_data[179:171], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_1z } && in_data[129:122];
  assign celloutsig_0_12z = { _05_[3], _00_, _05_[1], _03_ } && in_data[12:9];
  assign celloutsig_0_52z = ! { celloutsig_0_30z[3:0], celloutsig_0_33z };
  assign celloutsig_0_53z = ! { celloutsig_0_52z, celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_1_5z = ! { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_67z = in_data[9:1] || { celloutsig_0_22z, celloutsig_0_42z, celloutsig_0_47z, celloutsig_0_60z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_38z };
  assign celloutsig_0_84z = { celloutsig_0_1z[8:5], celloutsig_0_55z, celloutsig_0_77z, celloutsig_0_33z, celloutsig_0_73z } || celloutsig_0_70z[13:4];
  assign celloutsig_0_3z = { in_data[89:86], celloutsig_0_0z, celloutsig_0_0z } < in_data[19:14];
  assign celloutsig_0_4z = { _05_[5], _04_, _05_[3], _00_, _05_[1], _03_, celloutsig_0_3z } < in_data[8:2];
  assign celloutsig_0_47z = { 1'h1, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_36z } < { 1'h1, celloutsig_0_25z, celloutsig_0_16z, _06_[2], _01_, _06_[0], celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[84:79], celloutsig_0_0z, celloutsig_0_4z } < celloutsig_0_1z[7:0];
  assign celloutsig_0_69z = { celloutsig_0_62z[4:1], celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_52z, celloutsig_0_22z, celloutsig_0_59z, celloutsig_0_8z, celloutsig_0_52z, celloutsig_0_7z, celloutsig_0_0z } < { celloutsig_0_11z[2], celloutsig_0_48z, celloutsig_0_60z, celloutsig_0_67z, celloutsig_0_55z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_64z, celloutsig_0_58z, celloutsig_0_64z, celloutsig_0_29z };
  assign celloutsig_1_11z = { in_data[179:155], celloutsig_1_0z, celloutsig_1_5z } < in_data[145:119];
  assign celloutsig_0_31z = celloutsig_0_5z & ~(celloutsig_0_7z);
  assign celloutsig_1_2z = in_data[152:146] % { 1'h1, in_data[173:168] };
  assign celloutsig_1_4z = in_data[180:175] % { 1'h1, celloutsig_1_2z[5:2], celloutsig_1_1z };
  assign celloutsig_0_16z = celloutsig_0_15z !== celloutsig_0_1z[0];
  assign celloutsig_0_33z = & { celloutsig_0_21z, celloutsig_0_1z, in_data[46:36] };
  assign celloutsig_0_37z = & { celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_16z };
  assign celloutsig_0_50z = & { _03_, _00_, _05_[3], _05_[1] };
  assign celloutsig_1_0z = & in_data[176:169];
  assign celloutsig_0_14z = & { celloutsig_0_8z, in_data[27:25] };
  assign celloutsig_0_41z = | { celloutsig_0_32z, celloutsig_0_17z };
  assign celloutsig_0_44z = | { celloutsig_0_37z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_1_17z = | { celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_15z = | { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z[2:1], celloutsig_0_0z };
  assign celloutsig_0_36z = ^ { celloutsig_0_6z[7:3], celloutsig_0_21z };
  assign celloutsig_0_9z = ^ { celloutsig_0_1z[9:3], celloutsig_0_0z };
  assign celloutsig_0_60z = celloutsig_0_27z[2:0] >> { celloutsig_0_6z[2:1], celloutsig_0_51z };
  assign celloutsig_0_62z = { celloutsig_0_48z, celloutsig_0_34z, celloutsig_0_41z, celloutsig_0_48z, celloutsig_0_52z, celloutsig_0_56z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_35z, celloutsig_0_4z, celloutsig_0_32z } >>> { in_data[14:7], celloutsig_0_12z, celloutsig_0_50z, celloutsig_0_10z };
  assign celloutsig_0_6z = { celloutsig_0_1z[11], _05_[5], _04_, _05_[3], _00_, _05_[1], _03_, celloutsig_0_0z } >>> { celloutsig_0_5z, celloutsig_0_4z, _05_[5], _04_, _05_[3], _00_, _05_[1], _03_ };
  assign celloutsig_0_77z = { celloutsig_0_25z, celloutsig_0_34z, celloutsig_0_49z } >>> { celloutsig_0_73z, celloutsig_0_46z, celloutsig_0_64z };
  assign celloutsig_0_82z = celloutsig_0_54z[4:1] >>> celloutsig_0_1z[10:7];
  assign celloutsig_0_11z = { _04_, _05_[3], _00_ } >>> { _05_[1], _03_, celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_17z[5:2], celloutsig_0_9z, celloutsig_0_3z } >>> { celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_30z = { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_13z } >>> { celloutsig_0_17z[4:3], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_1_7z = { in_data[177], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z } - { in_data[186:173], celloutsig_1_3z };
  assign celloutsig_0_17z = { in_data[78:77], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_7z } - { celloutsig_0_6z[6:5], celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_54z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_41z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_16z } ~^ { in_data[88:85], celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_46z };
  assign celloutsig_0_70z = { celloutsig_0_62z[5:4], celloutsig_0_28z, celloutsig_0_11z, _05_[5], _04_, _05_[3], _00_, _05_[1], _03_, celloutsig_0_66z, celloutsig_0_63z } ~^ { celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_62z, celloutsig_0_49z };
  assign celloutsig_0_1z = { in_data[94:84], celloutsig_0_0z } ~^ in_data[26:15];
  assign celloutsig_0_19z = ~((celloutsig_0_9z & celloutsig_0_5z) | (celloutsig_0_12z & celloutsig_0_0z));
  assign { celloutsig_0_20z[2], celloutsig_0_20z[0] } = { celloutsig_0_15z, celloutsig_0_5z } ~^ { celloutsig_0_10z, celloutsig_0_4z };
  assign { _05_[4], _05_[2], _05_[0] } = { _04_, _00_, _03_ };
  assign _06_[1] = _01_;
  assign _07_[0] = _02_;
  assign celloutsig_0_20z[1] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
