Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Tue Jan 18 15:26:36 2022
| Host             : lsriw-rysy running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file tsr_wrapper_power_routed.rpt -pb tsr_wrapper_power_summary_routed.pb -rpx tsr_wrapper_power_routed.rpx
| Design           : tsr_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.943        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.817        |
| Device Static (W)        | 0.125        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.6         |
| Junction Temperature (C) | 47.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |       13 |       --- |             --- |
| Slice Logic              |     0.003 |     3061 |       --- |             --- |
|   LUT as Logic           |     0.002 |      972 |     17600 |            5.52 |
|   Register               |    <0.001 |     1413 |     35200 |            4.01 |
|   CARRY4                 |    <0.001 |       42 |      4400 |            0.95 |
|   LUT as Shift Register  |    <0.001 |       68 |      6000 |            1.13 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   F7/F8 Muxes            |    <0.001 |       24 |     17600 |            0.14 |
|   Others                 |    <0.001 |      263 |       --- |             --- |
| Signals                  |     0.003 |     2231 |       --- |             --- |
| Block RAM                |     0.002 |        1 |        60 |            1.67 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| PLL                      |     0.110 |        1 |         2 |           50.00 |
| I/O                      |     0.033 |       35 |       100 |           35.00 |
| PS7                      |     1.549 |        1 |       --- |             --- |
| Static Power             |     0.125 |          |           |                 |
| Total                    |     1.943 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.034 |      0.008 |
| Vccaux    |       1.800 |     0.139 |       0.130 |      0.009 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.736 |       0.703 |      0.033 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+--------------------------------------------------------------+-----------------+
| Clock                      | Domain                                                       | Constraint (ns) |
+----------------------------+--------------------------------------------------------------+-----------------+
| CLKFBIN                    | tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN                    |            15.0 |
| CLK_OUT_5x_hdmi_clk        | tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk        |             3.0 |
| PixelClk_int               | tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |            15.0 |
| clk_fpga_0                 | tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]       |            10.0 |
| clk_out1_tsr_clk_wiz_0_0   | tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0                |             5.0 |
| clk_out1_tsr_clk_wiz_0_0_1 | tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0                |             5.0 |
| clkfbout_tsr_clk_wiz_0_0   | tsr_i/clk_wiz_0/inst/clkfbout_tsr_clk_wiz_0_0                |             8.0 |
| clkfbout_tsr_clk_wiz_0_0_1 | tsr_i/clk_wiz_0/inst/clkfbout_tsr_clk_wiz_0_0                |             8.0 |
| hdmi_in_clk_p              | hdmi_in_clk_p                                                |            15.0 |
| sys_clk_pin                | sys_clock                                                    |             8.0 |
| sys_clock                  | sys_clock                                                    |             8.0 |
+----------------------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| tsr_wrapper              |     1.817 |
|   tsr_i                  |     1.817 |
|     clk_wiz_0            |     0.110 |
|       inst               |     0.110 |
|     dvi2rgb_0            |     0.146 |
|       U0                 |     0.146 |
|     median5x5_0          |     0.004 |
|       inst               |     0.004 |
|     parameter_register_0 |     0.002 |
|       inst               |     0.002 |
|     processing_system7_0 |     1.550 |
|       inst               |     1.550 |
|     ps7_0_axi_periph     |     0.004 |
|       s00_couplers       |     0.004 |
+--------------------------+-----------+


