;redcode
;assert 1
	SPL 0, #202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 0
	SPL 12, #10
	SUB @127, 100
	SUB @-1, 9
	ADD 210, 0
	ADD 210, 0
	DJN -1, @-20
	ADD 270, 0
	ADD 210, 0
	SUB @-127, 300
	SUB 0, @2
	SUB -7, <-120
	SUB #10, 0
	ADD 210, 0
	SUB @121, 103
	SUB -7, <-20
	SUB -7, <-420
	SUB 0, @42
	SUB -7, <-120
	SUB 0, @2
	SUB #10, 0
	ADD 210, 0
	SUB #121, 106
	SUB @-127, 300
	ADD 210, 0
	SUB 0, @2
	SUB @127, 100
	SUB @127, 100
	SUB @121, 103
	SPL 1, 720
	SUB 0, @10
	SPL 1, 720
	DJN -1, @-20
	DJN -1, @-20
	MOV 416, -101
	SUB 0, @2
	SUB 5, <20
	SUB 5, <20
	SUB -5, <21
	MOV -7, <-20
	ADD 10, 200
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, #202
	DAT #-27, #420
