
avr_task.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004bbc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000130  00800060  00004bbc  00004c50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000022  00800190  00800190  00004d80  2**0
                  ALLOC
  3 .stab         00005778  00000000  00000000  00004d80  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002920  00000000  00000000  0000a4f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  0000ce18  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  0000cfd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0000d1ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  0000f7fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  00010ccc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  00011fd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  000121b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  000124bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00012ed9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 56 15 	jmp	0x2aac	; 0x2aac <__vector_1>
       8:	0c 94 83 15 	jmp	0x2b06	; 0x2b06 <__vector_2>
       c:	0c 94 b0 15 	jmp	0x2b60	; 0x2b60 <__vector_3>
      10:	0c 94 47 11 	jmp	0x228e	; 0x228e <__vector_4>
      14:	0c 94 14 11 	jmp	0x2228	; 0x2228 <__vector_5>
      18:	0c 94 4b 0f 	jmp	0x1e96	; 0x1e96 <__vector_6>
      1c:	0c 94 e5 0e 	jmp	0x1dca	; 0x1dca <__vector_7>
      20:	0c 94 18 0f 	jmp	0x1e30	; 0x1e30 <__vector_8>
      24:	0c 94 b2 0e 	jmp	0x1d64	; 0x1d64 <__vector_9>
      28:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__vector_10>
      2c:	0c 94 8b 0b 	jmp	0x1716	; 0x1716 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 15 1d 	jmp	0x3a2a	; 0x3a2a <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec eb       	ldi	r30, 0xBC	; 188
      68:	fb e4       	ldi	r31, 0x4B	; 75
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 39       	cpi	r26, 0x90	; 144
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a0 e9       	ldi	r26, 0x90	; 144
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 3b       	cpi	r26, 0xB2	; 178
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 b4 24 	call	0x4968	; 0x4968 <main>
      8a:	0c 94 dc 25 	jmp	0x4bb8	; 0x4bb8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 a5 25 	jmp	0x4b4a	; 0x4b4a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ac e6       	ldi	r26, 0x6C	; 108
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 c1 25 	jmp	0x4b82	; 0x4b82 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 b1 25 	jmp	0x4b62	; 0x4b62 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 cd 25 	jmp	0x4b9a	; 0x4b9a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 b1 25 	jmp	0x4b62	; 0x4b62 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 cd 25 	jmp	0x4b9a	; 0x4b9a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 a5 25 	jmp	0x4b4a	; 0x4b4a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8c e6       	ldi	r24, 0x6C	; 108
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 c1 25 	jmp	0x4b82	; 0x4b82 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 ad 25 	jmp	0x4b5a	; 0x4b5a <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6c e6       	ldi	r22, 0x6C	; 108
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 c9 25 	jmp	0x4b92	; 0x4b92 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 b1 25 	jmp	0x4b62	; 0x4b62 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 cd 25 	jmp	0x4b9a	; 0x4b9a <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 b1 25 	jmp	0x4b62	; 0x4b62 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 cd 25 	jmp	0x4b9a	; 0x4b9a <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 b1 25 	jmp	0x4b62	; 0x4b62 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 cd 25 	jmp	0x4b9a	; 0x4b9a <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 ae 25 	jmp	0x4b5c	; 0x4b5c <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 ca 25 	jmp	0x4b94	; 0x4b94 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 b5 25 	jmp	0x4b6a	; 0x4b6a <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 d1 25 	jmp	0x4ba2	; 0x4ba2 <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 ad 25 	jmp	0x4b5a	; 0x4b5a <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 c9 25 	jmp	0x4b92	; 0x4b92 <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	ec 58       	subi	r30, 0x8C	; 140
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <POV_voidInit>:
volatile u8 POV_u8Position;

//Every Team Member should write his initailizations in This Function

void POV_voidInit(void)
{
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
	/*Timer0_voidInit(TIMER0_CTC_MODE,SCALER_64,OC0_DISCONECTED);
	Timer0_voidSetCompareMatchValue(200);
	Timer0_void_OCR_InterruptEnable();
	Timer0_voidOCRSetCallBack(&CalculateTime);*/
}
     ef2:	cf 91       	pop	r28
     ef4:	df 91       	pop	r29
     ef6:	08 95       	ret

00000ef8 <POV_voidStartDisplay>:

void POV_voidStartDisplay(void)
{
     ef8:	df 93       	push	r29
     efa:	cf 93       	push	r28
     efc:	cd b7       	in	r28, 0x3d	; 61
     efe:	de b7       	in	r29, 0x3e	; 62

}
     f00:	cf 91       	pop	r28
     f02:	df 91       	pop	r29
     f04:	08 95       	ret

00000f06 <Convert_ArrayToIntger>:
#include "Cal_config.h"



void Convert_ArrayToIntger(u8 * Copy_pu8Array, u8 Copy_u8ArraySize, s32 * Copy_ps32Number)
{
     f06:	ef 92       	push	r14
     f08:	ff 92       	push	r15
     f0a:	0f 93       	push	r16
     f0c:	1f 93       	push	r17
     f0e:	df 93       	push	r29
     f10:	cf 93       	push	r28
     f12:	cd b7       	in	r28, 0x3d	; 61
     f14:	de b7       	in	r29, 0x3e	; 62
     f16:	27 97       	sbiw	r28, 0x07	; 7
     f18:	0f b6       	in	r0, 0x3f	; 63
     f1a:	f8 94       	cli
     f1c:	de bf       	out	0x3e, r29	; 62
     f1e:	0f be       	out	0x3f, r0	; 63
     f20:	cd bf       	out	0x3d, r28	; 61
     f22:	9c 83       	std	Y+4, r25	; 0x04
     f24:	8b 83       	std	Y+3, r24	; 0x03
     f26:	6d 83       	std	Y+5, r22	; 0x05
     f28:	5f 83       	std	Y+7, r21	; 0x07
     f2a:	4e 83       	std	Y+6, r20	; 0x06
	s8 Local_s8LoopCounter = Copy_u8ArraySize - 1;
     f2c:	8d 81       	ldd	r24, Y+5	; 0x05
     f2e:	81 50       	subi	r24, 0x01	; 1
     f30:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Power = 0;
     f32:	19 82       	std	Y+1, r1	; 0x01
	*Copy_ps32Number = 0;
     f34:	ee 81       	ldd	r30, Y+6	; 0x06
     f36:	ff 81       	ldd	r31, Y+7	; 0x07
     f38:	11 82       	std	Z+1, r1	; 0x01
     f3a:	10 82       	st	Z, r1
     f3c:	2c c0       	rjmp	.+88     	; 0xf96 <Convert_ArrayToIntger+0x90>

	while(Local_s8LoopCounter>=0)
	{
		*Copy_ps32Number += (Copy_pu8Array[Local_s8LoopCounter] - '0') * MyPower(10, Local_u8Power);
     f3e:	ee 81       	ldd	r30, Y+6	; 0x06
     f40:	ff 81       	ldd	r31, Y+7	; 0x07
     f42:	80 81       	ld	r24, Z
     f44:	91 81       	ldd	r25, Z+1	; 0x01
     f46:	7c 01       	movw	r14, r24
     f48:	8a 81       	ldd	r24, Y+2	; 0x02
     f4a:	28 2f       	mov	r18, r24
     f4c:	33 27       	eor	r19, r19
     f4e:	27 fd       	sbrc	r18, 7
     f50:	30 95       	com	r19
     f52:	8b 81       	ldd	r24, Y+3	; 0x03
     f54:	9c 81       	ldd	r25, Y+4	; 0x04
     f56:	fc 01       	movw	r30, r24
     f58:	e2 0f       	add	r30, r18
     f5a:	f3 1f       	adc	r31, r19
     f5c:	80 81       	ld	r24, Z
     f5e:	88 2f       	mov	r24, r24
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	c0 97       	sbiw	r24, 0x30	; 48
     f64:	8c 01       	movw	r16, r24
     f66:	8a e0       	ldi	r24, 0x0A	; 10
     f68:	69 81       	ldd	r22, Y+1	; 0x01
     f6a:	0e 94 42 08 	call	0x1084	; 0x1084 <MyPower>
     f6e:	9c 01       	movw	r18, r24
     f70:	02 9f       	mul	r16, r18
     f72:	c0 01       	movw	r24, r0
     f74:	03 9f       	mul	r16, r19
     f76:	90 0d       	add	r25, r0
     f78:	12 9f       	mul	r17, r18
     f7a:	90 0d       	add	r25, r0
     f7c:	11 24       	eor	r1, r1
     f7e:	8e 0d       	add	r24, r14
     f80:	9f 1d       	adc	r25, r15
     f82:	ee 81       	ldd	r30, Y+6	; 0x06
     f84:	ff 81       	ldd	r31, Y+7	; 0x07
     f86:	91 83       	std	Z+1, r25	; 0x01
     f88:	80 83       	st	Z, r24
		Local_u8Power++;
     f8a:	89 81       	ldd	r24, Y+1	; 0x01
     f8c:	8f 5f       	subi	r24, 0xFF	; 255
     f8e:	89 83       	std	Y+1, r24	; 0x01
		Local_s8LoopCounter--;
     f90:	8a 81       	ldd	r24, Y+2	; 0x02
     f92:	81 50       	subi	r24, 0x01	; 1
     f94:	8a 83       	std	Y+2, r24	; 0x02
{
	s8 Local_s8LoopCounter = Copy_u8ArraySize - 1;
	u8 Local_u8Power = 0;
	*Copy_ps32Number = 0;

	while(Local_s8LoopCounter>=0)
     f96:	8a 81       	ldd	r24, Y+2	; 0x02
     f98:	88 23       	and	r24, r24
     f9a:	8c f6       	brge	.-94     	; 0xf3e <Convert_ArrayToIntger+0x38>
		*Copy_ps32Number += (Copy_pu8Array[Local_s8LoopCounter] - '0') * MyPower(10, Local_u8Power);
		Local_u8Power++;
		Local_s8LoopCounter--;
	}

}
     f9c:	27 96       	adiw	r28, 0x07	; 7
     f9e:	0f b6       	in	r0, 0x3f	; 63
     fa0:	f8 94       	cli
     fa2:	de bf       	out	0x3e, r29	; 62
     fa4:	0f be       	out	0x3f, r0	; 63
     fa6:	cd bf       	out	0x3d, r28	; 61
     fa8:	cf 91       	pop	r28
     faa:	df 91       	pop	r29
     fac:	1f 91       	pop	r17
     fae:	0f 91       	pop	r16
     fb0:	ff 90       	pop	r15
     fb2:	ef 90       	pop	r14
     fb4:	08 95       	ret

00000fb6 <Calculator_s32Calculate>:



s32 Calculator_s32Calculate(s32 Copy_s32Operand1, s32 Copy_s32Operand2, u8 Copy_u8Operator)
{
     fb6:	df 93       	push	r29
     fb8:	cf 93       	push	r28
     fba:	cd b7       	in	r28, 0x3d	; 61
     fbc:	de b7       	in	r29, 0x3e	; 62
     fbe:	29 97       	sbiw	r28, 0x09	; 9
     fc0:	0f b6       	in	r0, 0x3f	; 63
     fc2:	f8 94       	cli
     fc4:	de bf       	out	0x3e, r29	; 62
     fc6:	0f be       	out	0x3f, r0	; 63
     fc8:	cd bf       	out	0x3d, r28	; 61
     fca:	9c 83       	std	Y+4, r25	; 0x04
     fcc:	8b 83       	std	Y+3, r24	; 0x03
     fce:	7e 83       	std	Y+6, r23	; 0x06
     fd0:	6d 83       	std	Y+5, r22	; 0x05
     fd2:	4f 83       	std	Y+7, r20	; 0x07
	s32 Local_s32Result = 0;
     fd4:	1a 82       	std	Y+2, r1	; 0x02
     fd6:	19 82       	std	Y+1, r1	; 0x01

	switch (Copy_u8Operator)
     fd8:	8f 81       	ldd	r24, Y+7	; 0x07
     fda:	28 2f       	mov	r18, r24
     fdc:	30 e0       	ldi	r19, 0x00	; 0
     fde:	39 87       	std	Y+9, r19	; 0x09
     fe0:	28 87       	std	Y+8, r18	; 0x08
     fe2:	48 85       	ldd	r20, Y+8	; 0x08
     fe4:	59 85       	ldd	r21, Y+9	; 0x09
     fe6:	4b 32       	cpi	r20, 0x2B	; 43
     fe8:	51 05       	cpc	r21, r1
     fea:	b1 f0       	breq	.+44     	; 0x1018 <Calculator_s32Calculate+0x62>
     fec:	88 85       	ldd	r24, Y+8	; 0x08
     fee:	99 85       	ldd	r25, Y+9	; 0x09
     ff0:	8c 32       	cpi	r24, 0x2C	; 44
     ff2:	91 05       	cpc	r25, r1
     ff4:	34 f4       	brge	.+12     	; 0x1002 <Calculator_s32Calculate+0x4c>
     ff6:	28 85       	ldd	r18, Y+8	; 0x08
     ff8:	39 85       	ldd	r19, Y+9	; 0x09
     ffa:	2a 32       	cpi	r18, 0x2A	; 42
     ffc:	31 05       	cpc	r19, r1
     ffe:	f1 f0       	breq	.+60     	; 0x103c <Calculator_s32Calculate+0x86>
    1000:	36 c0       	rjmp	.+108    	; 0x106e <Calculator_s32Calculate+0xb8>
    1002:	48 85       	ldd	r20, Y+8	; 0x08
    1004:	59 85       	ldd	r21, Y+9	; 0x09
    1006:	4d 32       	cpi	r20, 0x2D	; 45
    1008:	51 05       	cpc	r21, r1
    100a:	79 f0       	breq	.+30     	; 0x102a <Calculator_s32Calculate+0x74>
    100c:	88 85       	ldd	r24, Y+8	; 0x08
    100e:	99 85       	ldd	r25, Y+9	; 0x09
    1010:	8f 32       	cpi	r24, 0x2F	; 47
    1012:	91 05       	cpc	r25, r1
    1014:	11 f1       	breq	.+68     	; 0x105a <Calculator_s32Calculate+0xa4>
    1016:	2b c0       	rjmp	.+86     	; 0x106e <Calculator_s32Calculate+0xb8>
	{
		case '+':
			Local_s32Result = Copy_s32Operand1 + Copy_s32Operand2;
    1018:	8b 81       	ldd	r24, Y+3	; 0x03
    101a:	9c 81       	ldd	r25, Y+4	; 0x04
    101c:	2d 81       	ldd	r18, Y+5	; 0x05
    101e:	3e 81       	ldd	r19, Y+6	; 0x06
    1020:	82 0f       	add	r24, r18
    1022:	93 1f       	adc	r25, r19
    1024:	9a 83       	std	Y+2, r25	; 0x02
    1026:	89 83       	std	Y+1, r24	; 0x01
    1028:	22 c0       	rjmp	.+68     	; 0x106e <Calculator_s32Calculate+0xb8>
			break;
		case '-':
			Local_s32Result = Copy_s32Operand1 - Copy_s32Operand2;
    102a:	8b 81       	ldd	r24, Y+3	; 0x03
    102c:	9c 81       	ldd	r25, Y+4	; 0x04
    102e:	2d 81       	ldd	r18, Y+5	; 0x05
    1030:	3e 81       	ldd	r19, Y+6	; 0x06
    1032:	82 1b       	sub	r24, r18
    1034:	93 0b       	sbc	r25, r19
    1036:	9a 83       	std	Y+2, r25	; 0x02
    1038:	89 83       	std	Y+1, r24	; 0x01
    103a:	19 c0       	rjmp	.+50     	; 0x106e <Calculator_s32Calculate+0xb8>
			break;
		case '*':
			Local_s32Result = Copy_s32Operand1 * Copy_s32Operand2;
    103c:	8b 81       	ldd	r24, Y+3	; 0x03
    103e:	9c 81       	ldd	r25, Y+4	; 0x04
    1040:	2d 81       	ldd	r18, Y+5	; 0x05
    1042:	3e 81       	ldd	r19, Y+6	; 0x06
    1044:	ac 01       	movw	r20, r24
    1046:	42 9f       	mul	r20, r18
    1048:	c0 01       	movw	r24, r0
    104a:	43 9f       	mul	r20, r19
    104c:	90 0d       	add	r25, r0
    104e:	52 9f       	mul	r21, r18
    1050:	90 0d       	add	r25, r0
    1052:	11 24       	eor	r1, r1
    1054:	9a 83       	std	Y+2, r25	; 0x02
    1056:	89 83       	std	Y+1, r24	; 0x01
    1058:	0a c0       	rjmp	.+20     	; 0x106e <Calculator_s32Calculate+0xb8>
			break;
		case '/':
			Local_s32Result = Copy_s32Operand1 / Copy_s32Operand2;
    105a:	8b 81       	ldd	r24, Y+3	; 0x03
    105c:	9c 81       	ldd	r25, Y+4	; 0x04
    105e:	2d 81       	ldd	r18, Y+5	; 0x05
    1060:	3e 81       	ldd	r19, Y+6	; 0x06
    1062:	b9 01       	movw	r22, r18
    1064:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <__divmodhi4>
    1068:	cb 01       	movw	r24, r22
    106a:	9a 83       	std	Y+2, r25	; 0x02
    106c:	89 83       	std	Y+1, r24	; 0x01
			break;
		default:
			break;
	}

	return Local_s32Result;
    106e:	89 81       	ldd	r24, Y+1	; 0x01
    1070:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1072:	29 96       	adiw	r28, 0x09	; 9
    1074:	0f b6       	in	r0, 0x3f	; 63
    1076:	f8 94       	cli
    1078:	de bf       	out	0x3e, r29	; 62
    107a:	0f be       	out	0x3f, r0	; 63
    107c:	cd bf       	out	0x3d, r28	; 61
    107e:	cf 91       	pop	r28
    1080:	df 91       	pop	r29
    1082:	08 95       	ret

00001084 <MyPower>:



static u32 MyPower(u8 Copy_u8Base, u8 Copy_u8Power)
{
    1084:	df 93       	push	r29
    1086:	cf 93       	push	r28
    1088:	00 d0       	rcall	.+0      	; 0x108a <MyPower+0x6>
    108a:	00 d0       	rcall	.+0      	; 0x108c <MyPower+0x8>
    108c:	0f 92       	push	r0
    108e:	cd b7       	in	r28, 0x3d	; 61
    1090:	de b7       	in	r29, 0x3e	; 62
    1092:	8c 83       	std	Y+4, r24	; 0x04
    1094:	6d 83       	std	Y+5, r22	; 0x05
	u32 Local_u32Result = 1;
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	9b 83       	std	Y+3, r25	; 0x03
    109c:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8LoopCounter = 0;
    109e:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8Power == 0)
    10a0:	8d 81       	ldd	r24, Y+5	; 0x05
    10a2:	88 23       	and	r24, r24
    10a4:	29 f4       	brne	.+10     	; 0x10b0 <MyPower+0x2c>
	{
		Local_u32Result = 1;
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	9b 83       	std	Y+3, r25	; 0x03
    10ac:	8a 83       	std	Y+2, r24	; 0x02
    10ae:	18 c0       	rjmp	.+48     	; 0x10e0 <MyPower+0x5c>
	}
	else
	{
		for(Local_u8LoopCounter=0; Local_u8LoopCounter<Copy_u8Power; Local_u8LoopCounter++)
    10b0:	19 82       	std	Y+1, r1	; 0x01
    10b2:	12 c0       	rjmp	.+36     	; 0x10d8 <MyPower+0x54>
		{
			Local_u32Result *= Copy_u8Base;
    10b4:	8c 81       	ldd	r24, Y+4	; 0x04
    10b6:	28 2f       	mov	r18, r24
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	8a 81       	ldd	r24, Y+2	; 0x02
    10bc:	9b 81       	ldd	r25, Y+3	; 0x03
    10be:	ac 01       	movw	r20, r24
    10c0:	42 9f       	mul	r20, r18
    10c2:	c0 01       	movw	r24, r0
    10c4:	43 9f       	mul	r20, r19
    10c6:	90 0d       	add	r25, r0
    10c8:	52 9f       	mul	r21, r18
    10ca:	90 0d       	add	r25, r0
    10cc:	11 24       	eor	r1, r1
    10ce:	9b 83       	std	Y+3, r25	; 0x03
    10d0:	8a 83       	std	Y+2, r24	; 0x02
	{
		Local_u32Result = 1;
	}
	else
	{
		for(Local_u8LoopCounter=0; Local_u8LoopCounter<Copy_u8Power; Local_u8LoopCounter++)
    10d2:	89 81       	ldd	r24, Y+1	; 0x01
    10d4:	8f 5f       	subi	r24, 0xFF	; 255
    10d6:	89 83       	std	Y+1, r24	; 0x01
    10d8:	99 81       	ldd	r25, Y+1	; 0x01
    10da:	8d 81       	ldd	r24, Y+5	; 0x05
    10dc:	98 17       	cp	r25, r24
    10de:	50 f3       	brcs	.-44     	; 0x10b4 <MyPower+0x30>
		{
			Local_u32Result *= Copy_u8Base;
		}
	}

	return Local_u32Result;
    10e0:	8a 81       	ldd	r24, Y+2	; 0x02
    10e2:	9b 81       	ldd	r25, Y+3	; 0x03
}
    10e4:	0f 90       	pop	r0
    10e6:	0f 90       	pop	r0
    10e8:	0f 90       	pop	r0
    10ea:	0f 90       	pop	r0
    10ec:	0f 90       	pop	r0
    10ee:	cf 91       	pop	r28
    10f0:	df 91       	pop	r29
    10f2:	08 95       	ret

000010f4 <WDT_voidEnable>:
#include "WDT_interface.h"
#include "WDT_private.h"
#include "WDT_config.h"

void WDT_voidEnable(void)
{
    10f4:	df 93       	push	r29
    10f6:	cf 93       	push	r28
    10f8:	cd b7       	in	r28, 0x3d	; 61
    10fa:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(WDTCR, WDTCR_WDE);
    10fc:	a1 e4       	ldi	r26, 0x41	; 65
    10fe:	b0 e0       	ldi	r27, 0x00	; 0
    1100:	e1 e4       	ldi	r30, 0x41	; 65
    1102:	f0 e0       	ldi	r31, 0x00	; 0
    1104:	80 81       	ld	r24, Z
    1106:	88 60       	ori	r24, 0x08	; 8
    1108:	8c 93       	st	X, r24
}
    110a:	cf 91       	pop	r28
    110c:	df 91       	pop	r29
    110e:	08 95       	ret

00001110 <WDT_voidSetTime>:

void WDT_voidSetTime(u8 Copy_u8Scaler)
{
    1110:	df 93       	push	r29
    1112:	cf 93       	push	r28
    1114:	0f 92       	push	r0
    1116:	cd b7       	in	r28, 0x3d	; 61
    1118:	de b7       	in	r29, 0x3e	; 62
    111a:	89 83       	std	Y+1, r24	; 0x01
    WDTCR &= SCALER_CLEAR_MASK;
    111c:	a1 e4       	ldi	r26, 0x41	; 65
    111e:	b0 e0       	ldi	r27, 0x00	; 0
    1120:	e1 e4       	ldi	r30, 0x41	; 65
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	88 7f       	andi	r24, 0xF8	; 248
    1128:	8c 93       	st	X, r24
    WDTCR |= Copy_u8Scaler;
    112a:	a1 e4       	ldi	r26, 0x41	; 65
    112c:	b0 e0       	ldi	r27, 0x00	; 0
    112e:	e1 e4       	ldi	r30, 0x41	; 65
    1130:	f0 e0       	ldi	r31, 0x00	; 0
    1132:	90 81       	ld	r25, Z
    1134:	89 81       	ldd	r24, Y+1	; 0x01
    1136:	89 2b       	or	r24, r25
    1138:	8c 93       	st	X, r24
}
    113a:	0f 90       	pop	r0
    113c:	cf 91       	pop	r28
    113e:	df 91       	pop	r29
    1140:	08 95       	ret

00001142 <WDT_voidDisable>:

void WDT_voidDisable(void)
{
    1142:	df 93       	push	r29
    1144:	cf 93       	push	r28
    1146:	cd b7       	in	r28, 0x3d	; 61
    1148:	de b7       	in	r29, 0x3e	; 62
    WDTCR = DISABLE_MASK;
    114a:	e1 e4       	ldi	r30, 0x41	; 65
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	88 e1       	ldi	r24, 0x18	; 24
    1150:	80 83       	st	Z, r24
    WDTCR = ZERO;
    1152:	e1 e4       	ldi	r30, 0x41	; 65
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	10 82       	st	Z, r1
}
    1158:	cf 91       	pop	r28
    115a:	df 91       	pop	r29
    115c:	08 95       	ret

0000115e <UART_voidInit>:
#include "UART_private.h"
#include "UART_config.h"


void UART_voidInit(void)
{
    115e:	df 93       	push	r29
    1160:	cf 93       	push	r28
    1162:	0f 92       	push	r0
    1164:	cd b7       	in	r28, 0x3d	; 61
    1166:	de b7       	in	r29, 0x3e	; 62
    u8 Local_u8UCSRC = 0;
    1168:	19 82       	std	Y+1, r1	; 0x01

    CLEAR_BIT(Local_u8UCSRC, UCSRC_UMSEL);
    116a:	89 81       	ldd	r24, Y+1	; 0x01
    116c:	8f 7b       	andi	r24, 0xBF	; 191
    116e:	89 83       	std	Y+1, r24	; 0x01

    SET_BIT(UCSRB, UCSRB_RXEN);
    1170:	aa e2       	ldi	r26, 0x2A	; 42
    1172:	b0 e0       	ldi	r27, 0x00	; 0
    1174:	ea e2       	ldi	r30, 0x2A	; 42
    1176:	f0 e0       	ldi	r31, 0x00	; 0
    1178:	80 81       	ld	r24, Z
    117a:	80 61       	ori	r24, 0x10	; 16
    117c:	8c 93       	st	X, r24
    SET_BIT(UCSRB, UCSRB_TXEN);
    117e:	aa e2       	ldi	r26, 0x2A	; 42
    1180:	b0 e0       	ldi	r27, 0x00	; 0
    1182:	ea e2       	ldi	r30, 0x2A	; 42
    1184:	f0 e0       	ldi	r31, 0x00	; 0
    1186:	80 81       	ld	r24, Z
    1188:	88 60       	ori	r24, 0x08	; 8
    118a:	8c 93       	st	X, r24

    SET_BIT(Local_u8UCSRC, UCSRC_UCSZ0);
    118c:	89 81       	ldd	r24, Y+1	; 0x01
    118e:	82 60       	ori	r24, 0x02	; 2
    1190:	89 83       	std	Y+1, r24	; 0x01
    SET_BIT(Local_u8UCSRC, UCSRC_UCSZ1);
    1192:	89 81       	ldd	r24, Y+1	; 0x01
    1194:	84 60       	ori	r24, 0x04	; 4
    1196:	89 83       	std	Y+1, r24	; 0x01
    CLEAR_BIT(UCSRB, UCSRB_UCSZ2);
    1198:	aa e2       	ldi	r26, 0x2A	; 42
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	ea e2       	ldi	r30, 0x2A	; 42
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
    11a2:	8b 7f       	andi	r24, 0xFB	; 251
    11a4:	8c 93       	st	X, r24

    CLEAR_BIT(Local_u8UCSRC, UCSRC_UPM0);
    11a6:	89 81       	ldd	r24, Y+1	; 0x01
    11a8:	8f 7e       	andi	r24, 0xEF	; 239
    11aa:	89 83       	std	Y+1, r24	; 0x01
    CLEAR_BIT(Local_u8UCSRC, UCSRC_UPM1);
    11ac:	89 81       	ldd	r24, Y+1	; 0x01
    11ae:	8f 7d       	andi	r24, 0xDF	; 223
    11b0:	89 83       	std	Y+1, r24	; 0x01

    CLEAR_BIT(Local_u8UCSRC, UCSRC_USBS);
    11b2:	89 81       	ldd	r24, Y+1	; 0x01
    11b4:	87 7f       	andi	r24, 0xF7	; 247
    11b6:	89 83       	std	Y+1, r24	; 0x01

    SET_BIT(Local_u8UCSRC, UCSRC_URSEL);
    11b8:	89 81       	ldd	r24, Y+1	; 0x01
    11ba:	80 68       	ori	r24, 0x80	; 128
    11bc:	89 83       	std	Y+1, r24	; 0x01

    UCSRC = Local_u8UCSRC;
    11be:	e0 e4       	ldi	r30, 0x40	; 64
    11c0:	f0 e0       	ldi	r31, 0x00	; 0
    11c2:	89 81       	ldd	r24, Y+1	; 0x01
    11c4:	80 83       	st	Z, r24

    CLEAR_BIT(UBRRH, UBRRH_URSEL);
    11c6:	a0 e4       	ldi	r26, 0x40	; 64
    11c8:	b0 e0       	ldi	r27, 0x00	; 0
    11ca:	e0 e4       	ldi	r30, 0x40	; 64
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	8f 77       	andi	r24, 0x7F	; 127
    11d2:	8c 93       	st	X, r24
    UBRRH = 0;
    11d4:	e0 e4       	ldi	r30, 0x40	; 64
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	10 82       	st	Z, r1
    UBRRL = 51;
    11da:	e9 e2       	ldi	r30, 0x29	; 41
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	83 e3       	ldi	r24, 0x33	; 51
    11e0:	80 83       	st	Z, r24
}
    11e2:	0f 90       	pop	r0
    11e4:	cf 91       	pop	r28
    11e6:	df 91       	pop	r29
    11e8:	08 95       	ret

000011ea <UART_voidTransmitData>:

void UART_voidTransmitData(u8 Copy_u8Data)
{
    11ea:	df 93       	push	r29
    11ec:	cf 93       	push	r28
    11ee:	0f 92       	push	r0
    11f0:	cd b7       	in	r28, 0x3d	; 61
    11f2:	de b7       	in	r29, 0x3e	; 62
    11f4:	89 83       	std	Y+1, r24	; 0x01
    while (GET_BIT(UCSRA, UCSRA_UDRE) == 0);
    11f6:	eb e2       	ldi	r30, 0x2B	; 43
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	80 81       	ld	r24, Z
    11fc:	82 95       	swap	r24
    11fe:	86 95       	lsr	r24
    1200:	87 70       	andi	r24, 0x07	; 7
    1202:	88 2f       	mov	r24, r24
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	81 70       	andi	r24, 0x01	; 1
    1208:	90 70       	andi	r25, 0x00	; 0
    120a:	00 97       	sbiw	r24, 0x00	; 0
    120c:	a1 f3       	breq	.-24     	; 0x11f6 <UART_voidTransmitData+0xc>

    UDR = Copy_u8Data;
    120e:	ec e2       	ldi	r30, 0x2C	; 44
    1210:	f0 e0       	ldi	r31, 0x00	; 0
    1212:	89 81       	ldd	r24, Y+1	; 0x01
    1214:	80 83       	st	Z, r24

    while(GET_BIT(UCSRA, UCSRA_TXC) == 0);
    1216:	eb e2       	ldi	r30, 0x2B	; 43
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	80 81       	ld	r24, Z
    121c:	82 95       	swap	r24
    121e:	86 95       	lsr	r24
    1220:	86 95       	lsr	r24
    1222:	83 70       	andi	r24, 0x03	; 3
    1224:	88 2f       	mov	r24, r24
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	81 70       	andi	r24, 0x01	; 1
    122a:	90 70       	andi	r25, 0x00	; 0
    122c:	00 97       	sbiw	r24, 0x00	; 0
    122e:	99 f3       	breq	.-26     	; 0x1216 <UART_voidTransmitData+0x2c>
    SET_BIT(UCSRA, UCSRA_TXC);
    1230:	ab e2       	ldi	r26, 0x2B	; 43
    1232:	b0 e0       	ldi	r27, 0x00	; 0
    1234:	eb e2       	ldi	r30, 0x2B	; 43
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	80 81       	ld	r24, Z
    123a:	80 64       	ori	r24, 0x40	; 64
    123c:	8c 93       	st	X, r24
}
    123e:	0f 90       	pop	r0
    1240:	cf 91       	pop	r28
    1242:	df 91       	pop	r29
    1244:	08 95       	ret

00001246 <UART_voidRecieveData>:

void UART_voidRecieveData(u8 *pu8RecievedData)
{
    1246:	df 93       	push	r29
    1248:	cf 93       	push	r28
    124a:	00 d0       	rcall	.+0      	; 0x124c <UART_voidRecieveData+0x6>
    124c:	cd b7       	in	r28, 0x3d	; 61
    124e:	de b7       	in	r29, 0x3e	; 62
    1250:	9a 83       	std	Y+2, r25	; 0x02
    1252:	89 83       	std	Y+1, r24	; 0x01
    while(GET_BIT(UCSRA, UCSRA_RXC) == 0);
    1254:	eb e2       	ldi	r30, 0x2B	; 43
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	88 23       	and	r24, r24
    125c:	dc f7       	brge	.-10     	; 0x1254 <UART_voidRecieveData+0xe>

    if(pu8RecievedData)
    125e:	89 81       	ldd	r24, Y+1	; 0x01
    1260:	9a 81       	ldd	r25, Y+2	; 0x02
    1262:	00 97       	sbiw	r24, 0x00	; 0
    1264:	31 f0       	breq	.+12     	; 0x1272 <UART_voidRecieveData+0x2c>
    {
        *pu8RecievedData = UDR;
    1266:	ec e2       	ldi	r30, 0x2C	; 44
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	80 81       	ld	r24, Z
    126c:	e9 81       	ldd	r30, Y+1	; 0x01
    126e:	fa 81       	ldd	r31, Y+2	; 0x02
    1270:	80 83       	st	Z, r24
    }
}
    1272:	0f 90       	pop	r0
    1274:	0f 90       	pop	r0
    1276:	cf 91       	pop	r28
    1278:	df 91       	pop	r29
    127a:	08 95       	ret

0000127c <Timer0_voidInit>:
#include "Timer_config.h"



void Timer0_voidInit(u8 Copy_u8Mode, u8 Copy_u8Scaler, u8 Copy_u8OCRMode)
{
    127c:	df 93       	push	r29
    127e:	cf 93       	push	r28
    1280:	00 d0       	rcall	.+0      	; 0x1282 <Timer0_voidInit+0x6>
    1282:	00 d0       	rcall	.+0      	; 0x1284 <Timer0_voidInit+0x8>
    1284:	0f 92       	push	r0
    1286:	cd b7       	in	r28, 0x3d	; 61
    1288:	de b7       	in	r29, 0x3e	; 62
    128a:	89 83       	std	Y+1, r24	; 0x01
    128c:	6a 83       	std	Y+2, r22	; 0x02
    128e:	4b 83       	std	Y+3, r20	; 0x03
    /*Set Timer0 Mode*/
    switch (Copy_u8Mode)
    1290:	89 81       	ldd	r24, Y+1	; 0x01
    1292:	28 2f       	mov	r18, r24
    1294:	30 e0       	ldi	r19, 0x00	; 0
    1296:	3d 83       	std	Y+5, r19	; 0x05
    1298:	2c 83       	std	Y+4, r18	; 0x04
    129a:	8c 81       	ldd	r24, Y+4	; 0x04
    129c:	9d 81       	ldd	r25, Y+5	; 0x05
    129e:	81 30       	cpi	r24, 0x01	; 1
    12a0:	91 05       	cpc	r25, r1
    12a2:	09 f4       	brne	.+2      	; 0x12a6 <Timer0_voidInit+0x2a>
    12a4:	42 c0       	rjmp	.+132    	; 0x132a <Timer0_voidInit+0xae>
    12a6:	2c 81       	ldd	r18, Y+4	; 0x04
    12a8:	3d 81       	ldd	r19, Y+5	; 0x05
    12aa:	22 30       	cpi	r18, 0x02	; 2
    12ac:	31 05       	cpc	r19, r1
    12ae:	2c f4       	brge	.+10     	; 0x12ba <Timer0_voidInit+0x3e>
    12b0:	8c 81       	ldd	r24, Y+4	; 0x04
    12b2:	9d 81       	ldd	r25, Y+5	; 0x05
    12b4:	00 97       	sbiw	r24, 0x00	; 0
    12b6:	61 f0       	breq	.+24     	; 0x12d0 <Timer0_voidInit+0x54>
    12b8:	46 c0       	rjmp	.+140    	; 0x1346 <Timer0_voidInit+0xca>
    12ba:	2c 81       	ldd	r18, Y+4	; 0x04
    12bc:	3d 81       	ldd	r19, Y+5	; 0x05
    12be:	22 30       	cpi	r18, 0x02	; 2
    12c0:	31 05       	cpc	r19, r1
    12c2:	21 f1       	breq	.+72     	; 0x130c <Timer0_voidInit+0x90>
    12c4:	8c 81       	ldd	r24, Y+4	; 0x04
    12c6:	9d 81       	ldd	r25, Y+5	; 0x05
    12c8:	83 30       	cpi	r24, 0x03	; 3
    12ca:	91 05       	cpc	r25, r1
    12cc:	81 f0       	breq	.+32     	; 0x12ee <Timer0_voidInit+0x72>
    12ce:	3b c0       	rjmp	.+118    	; 0x1346 <Timer0_voidInit+0xca>
    {
    case TIMER0_NORMAL_MODE:
        CLEAR_BIT(TCCR0, TCCR0_WGM00);
    12d0:	a3 e5       	ldi	r26, 0x53	; 83
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	e3 e5       	ldi	r30, 0x53	; 83
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	8f 7b       	andi	r24, 0xBF	; 191
    12dc:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR0, TCCR0_WGM01);
    12de:	a3 e5       	ldi	r26, 0x53	; 83
    12e0:	b0 e0       	ldi	r27, 0x00	; 0
    12e2:	e3 e5       	ldi	r30, 0x53	; 83
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	87 7f       	andi	r24, 0xF7	; 247
    12ea:	8c 93       	st	X, r24
    12ec:	2c c0       	rjmp	.+88     	; 0x1346 <Timer0_voidInit+0xca>
        break;
    case TIMER0_PHASE_CORRECT_MODE:
        SET_BIT(TCCR0, TCCR0_WGM00);
    12ee:	a3 e5       	ldi	r26, 0x53	; 83
    12f0:	b0 e0       	ldi	r27, 0x00	; 0
    12f2:	e3 e5       	ldi	r30, 0x53	; 83
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	80 81       	ld	r24, Z
    12f8:	80 64       	ori	r24, 0x40	; 64
    12fa:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR0, TCCR0_WGM01);
    12fc:	a3 e5       	ldi	r26, 0x53	; 83
    12fe:	b0 e0       	ldi	r27, 0x00	; 0
    1300:	e3 e5       	ldi	r30, 0x53	; 83
    1302:	f0 e0       	ldi	r31, 0x00	; 0
    1304:	80 81       	ld	r24, Z
    1306:	87 7f       	andi	r24, 0xF7	; 247
    1308:	8c 93       	st	X, r24
    130a:	1d c0       	rjmp	.+58     	; 0x1346 <Timer0_voidInit+0xca>
        break;
    case TIMER0_CTC_MODE:
        CLEAR_BIT(TCCR0, TCCR0_WGM00);
    130c:	a3 e5       	ldi	r26, 0x53	; 83
    130e:	b0 e0       	ldi	r27, 0x00	; 0
    1310:	e3 e5       	ldi	r30, 0x53	; 83
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	80 81       	ld	r24, Z
    1316:	8f 7b       	andi	r24, 0xBF	; 191
    1318:	8c 93       	st	X, r24
        SET_BIT(TCCR0, TCCR0_WGM01);
    131a:	a3 e5       	ldi	r26, 0x53	; 83
    131c:	b0 e0       	ldi	r27, 0x00	; 0
    131e:	e3 e5       	ldi	r30, 0x53	; 83
    1320:	f0 e0       	ldi	r31, 0x00	; 0
    1322:	80 81       	ld	r24, Z
    1324:	88 60       	ori	r24, 0x08	; 8
    1326:	8c 93       	st	X, r24
    1328:	0e c0       	rjmp	.+28     	; 0x1346 <Timer0_voidInit+0xca>
        break;
    case TIMER0_FAST_MODE:
        SET_BIT(TCCR0, TCCR0_WGM00);
    132a:	a3 e5       	ldi	r26, 0x53	; 83
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	e3 e5       	ldi	r30, 0x53	; 83
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	80 64       	ori	r24, 0x40	; 64
    1336:	8c 93       	st	X, r24
        SET_BIT(TCCR0, TCCR0_WGM01);
    1338:	a3 e5       	ldi	r26, 0x53	; 83
    133a:	b0 e0       	ldi	r27, 0x00	; 0
    133c:	e3 e5       	ldi	r30, 0x53	; 83
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	80 81       	ld	r24, Z
    1342:	88 60       	ori	r24, 0x08	; 8
    1344:	8c 93       	st	X, r24
    default:
        break;
    }

    /*Set OCR Mode*/
    TCCR0 &= OC0_CLEAR_MASK;
    1346:	a3 e5       	ldi	r26, 0x53	; 83
    1348:	b0 e0       	ldi	r27, 0x00	; 0
    134a:	e3 e5       	ldi	r30, 0x53	; 83
    134c:	f0 e0       	ldi	r31, 0x00	; 0
    134e:	80 81       	ld	r24, Z
    1350:	8f 7c       	andi	r24, 0xCF	; 207
    1352:	8c 93       	st	X, r24
    TCCR0 |= Copy_u8OCRMode;
    1354:	a3 e5       	ldi	r26, 0x53	; 83
    1356:	b0 e0       	ldi	r27, 0x00	; 0
    1358:	e3 e5       	ldi	r30, 0x53	; 83
    135a:	f0 e0       	ldi	r31, 0x00	; 0
    135c:	90 81       	ld	r25, Z
    135e:	8b 81       	ldd	r24, Y+3	; 0x03
    1360:	89 2b       	or	r24, r25
    1362:	8c 93       	st	X, r24

    /*Set Timer0 Prescaler*/
    TCCR0 &= CLOCK_SELECT_MASK;
    1364:	a3 e5       	ldi	r26, 0x53	; 83
    1366:	b0 e0       	ldi	r27, 0x00	; 0
    1368:	e3 e5       	ldi	r30, 0x53	; 83
    136a:	f0 e0       	ldi	r31, 0x00	; 0
    136c:	80 81       	ld	r24, Z
    136e:	88 7f       	andi	r24, 0xF8	; 248
    1370:	8c 93       	st	X, r24
    TCCR0 |= Copy_u8Scaler;
    1372:	a3 e5       	ldi	r26, 0x53	; 83
    1374:	b0 e0       	ldi	r27, 0x00	; 0
    1376:	e3 e5       	ldi	r30, 0x53	; 83
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	90 81       	ld	r25, Z
    137c:	8a 81       	ldd	r24, Y+2	; 0x02
    137e:	89 2b       	or	r24, r25
    1380:	8c 93       	st	X, r24
}
    1382:	0f 90       	pop	r0
    1384:	0f 90       	pop	r0
    1386:	0f 90       	pop	r0
    1388:	0f 90       	pop	r0
    138a:	0f 90       	pop	r0
    138c:	cf 91       	pop	r28
    138e:	df 91       	pop	r29
    1390:	08 95       	ret

00001392 <Timer0_voidSetPreloadValue>:

void Timer0_voidSetPreloadValue(u8 Copy_u8Value)
{
    1392:	df 93       	push	r29
    1394:	cf 93       	push	r28
    1396:	0f 92       	push	r0
    1398:	cd b7       	in	r28, 0x3d	; 61
    139a:	de b7       	in	r29, 0x3e	; 62
    139c:	89 83       	std	Y+1, r24	; 0x01
    TCNT0 = Copy_u8Value;
    139e:	e2 e5       	ldi	r30, 0x52	; 82
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	89 81       	ldd	r24, Y+1	; 0x01
    13a4:	80 83       	st	Z, r24
}
    13a6:	0f 90       	pop	r0
    13a8:	cf 91       	pop	r28
    13aa:	df 91       	pop	r29
    13ac:	08 95       	ret

000013ae <Timer0_voidSetCompareMatchValue>:

void Timer0_voidSetCompareMatchValue(u8 Copy_u8Value)
{
    13ae:	df 93       	push	r29
    13b0:	cf 93       	push	r28
    13b2:	0f 92       	push	r0
    13b4:	cd b7       	in	r28, 0x3d	; 61
    13b6:	de b7       	in	r29, 0x3e	; 62
    13b8:	89 83       	std	Y+1, r24	; 0x01
    OCR0 = Copy_u8Value;
    13ba:	ec e5       	ldi	r30, 0x5C	; 92
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
    13be:	89 81       	ldd	r24, Y+1	; 0x01
    13c0:	80 83       	st	Z, r24
}
    13c2:	0f 90       	pop	r0
    13c4:	cf 91       	pop	r28
    13c6:	df 91       	pop	r29
    13c8:	08 95       	ret

000013ca <Timer0_voidDelay_Sec>:

void Timer0_voidDelay_Sec(u8 Copy_u8Second)
{
    13ca:	df 93       	push	r29
    13cc:	cf 93       	push	r28
    13ce:	0f 92       	push	r0
    13d0:	cd b7       	in	r28, 0x3d	; 61
    13d2:	de b7       	in	r29, 0x3e	; 62
    13d4:	89 83       	std	Y+1, r24	; 0x01
    Timer0_voidDelay_ms(Copy_u8Second * MILLI_SECOND);
    13d6:	89 81       	ldd	r24, Y+1	; 0x01
    13d8:	88 2f       	mov	r24, r24
    13da:	90 e0       	ldi	r25, 0x00	; 0
    13dc:	a0 e0       	ldi	r26, 0x00	; 0
    13de:	b0 e0       	ldi	r27, 0x00	; 0
    13e0:	28 ee       	ldi	r18, 0xE8	; 232
    13e2:	33 e0       	ldi	r19, 0x03	; 3
    13e4:	40 e0       	ldi	r20, 0x00	; 0
    13e6:	50 e0       	ldi	r21, 0x00	; 0
    13e8:	bc 01       	movw	r22, r24
    13ea:	cd 01       	movw	r24, r26
    13ec:	0e 94 3d 25 	call	0x4a7a	; 0x4a7a <__mulsi3>
    13f0:	dc 01       	movw	r26, r24
    13f2:	cb 01       	movw	r24, r22
    13f4:	0e 94 00 0a 	call	0x1400	; 0x1400 <Timer0_voidDelay_ms>
}
    13f8:	0f 90       	pop	r0
    13fa:	cf 91       	pop	r28
    13fc:	df 91       	pop	r29
    13fe:	08 95       	ret

00001400 <Timer0_voidDelay_ms>:

void Timer0_voidDelay_ms(u32 Copy_u32MilliSec)
{
    1400:	df 93       	push	r29
    1402:	cf 93       	push	r28
    1404:	cd b7       	in	r28, 0x3d	; 61
    1406:	de b7       	in	r29, 0x3e	; 62
    1408:	2c 97       	sbiw	r28, 0x0c	; 12
    140a:	0f b6       	in	r0, 0x3f	; 63
    140c:	f8 94       	cli
    140e:	de bf       	out	0x3e, r29	; 62
    1410:	0f be       	out	0x3f, r0	; 63
    1412:	cd bf       	out	0x3d, r28	; 61
    1414:	9b 87       	std	Y+11, r25	; 0x0b
    1416:	8a 87       	std	Y+10, r24	; 0x0a
    f32 Local_f32OVCounts = ((f32)Copy_u32MilliSec * 1000.0)/ 256.0;
    1418:	8a 85       	ldd	r24, Y+10	; 0x0a
    141a:	9b 85       	ldd	r25, Y+11	; 0x0b
    141c:	cc 01       	movw	r24, r24
    141e:	a0 e0       	ldi	r26, 0x00	; 0
    1420:	b0 e0       	ldi	r27, 0x00	; 0
    1422:	bc 01       	movw	r22, r24
    1424:	cd 01       	movw	r24, r26
    1426:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    142a:	dc 01       	movw	r26, r24
    142c:	cb 01       	movw	r24, r22
    142e:	bc 01       	movw	r22, r24
    1430:	cd 01       	movw	r24, r26
    1432:	20 e0       	ldi	r18, 0x00	; 0
    1434:	30 e0       	ldi	r19, 0x00	; 0
    1436:	4a e7       	ldi	r20, 0x7A	; 122
    1438:	54 e4       	ldi	r21, 0x44	; 68
    143a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    143e:	dc 01       	movw	r26, r24
    1440:	cb 01       	movw	r24, r22
    1442:	bc 01       	movw	r22, r24
    1444:	cd 01       	movw	r24, r26
    1446:	20 e0       	ldi	r18, 0x00	; 0
    1448:	30 e0       	ldi	r19, 0x00	; 0
    144a:	40 e8       	ldi	r20, 0x80	; 128
    144c:	53 e4       	ldi	r21, 0x43	; 67
    144e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1452:	dc 01       	movw	r26, r24
    1454:	cb 01       	movw	r24, r22
    1456:	8e 83       	std	Y+6, r24	; 0x06
    1458:	9f 83       	std	Y+7, r25	; 0x07
    145a:	a8 87       	std	Y+8, r26	; 0x08
    145c:	b9 87       	std	Y+9, r27	; 0x09
    u32 Local_u32Counts = (u32)Local_f32OVCounts;
    145e:	6e 81       	ldd	r22, Y+6	; 0x06
    1460:	7f 81       	ldd	r23, Y+7	; 0x07
    1462:	88 85       	ldd	r24, Y+8	; 0x08
    1464:	99 85       	ldd	r25, Y+9	; 0x09
    1466:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    146a:	dc 01       	movw	r26, r24
    146c:	cb 01       	movw	r24, r22
    146e:	9d 83       	std	Y+5, r25	; 0x05
    1470:	8c 83       	std	Y+4, r24	; 0x04
    u32 Local_u32Remender = Local_f32OVCounts - (u32)Local_f32OVCounts;
    1472:	6e 81       	ldd	r22, Y+6	; 0x06
    1474:	7f 81       	ldd	r23, Y+7	; 0x07
    1476:	88 85       	ldd	r24, Y+8	; 0x08
    1478:	99 85       	ldd	r25, Y+9	; 0x09
    147a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    147e:	dc 01       	movw	r26, r24
    1480:	cb 01       	movw	r24, r22
    1482:	cc 01       	movw	r24, r24
    1484:	a0 e0       	ldi	r26, 0x00	; 0
    1486:	b0 e0       	ldi	r27, 0x00	; 0
    1488:	bc 01       	movw	r22, r24
    148a:	cd 01       	movw	r24, r26
    148c:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    1490:	9b 01       	movw	r18, r22
    1492:	ac 01       	movw	r20, r24
    1494:	6e 81       	ldd	r22, Y+6	; 0x06
    1496:	7f 81       	ldd	r23, Y+7	; 0x07
    1498:	88 85       	ldd	r24, Y+8	; 0x08
    149a:	99 85       	ldd	r25, Y+9	; 0x09
    149c:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    14a0:	dc 01       	movw	r26, r24
    14a2:	cb 01       	movw	r24, r22
    14a4:	bc 01       	movw	r22, r24
    14a6:	cd 01       	movw	r24, r26
    14a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14ac:	dc 01       	movw	r26, r24
    14ae:	cb 01       	movw	r24, r22
    14b0:	9b 83       	std	Y+3, r25	; 0x03
    14b2:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8PreloadValue = 0;
    14b4:	19 82       	std	Y+1, r1	; 0x01

    if(Local_u32Remender != 0)
    14b6:	8a 81       	ldd	r24, Y+2	; 0x02
    14b8:	9b 81       	ldd	r25, Y+3	; 0x03
    14ba:	00 97       	sbiw	r24, 0x00	; 0
    14bc:	81 f0       	breq	.+32     	; 0x14de <Timer0_voidDelay_ms+0xde>
    {
        Local_u8PreloadValue = 256 * (1 - Local_u32Remender);
    14be:	21 e0       	ldi	r18, 0x01	; 1
    14c0:	30 e0       	ldi	r19, 0x00	; 0
    14c2:	8a 81       	ldd	r24, Y+2	; 0x02
    14c4:	9b 81       	ldd	r25, Y+3	; 0x03
    14c6:	a9 01       	movw	r20, r18
    14c8:	48 1b       	sub	r20, r24
    14ca:	59 0b       	sbc	r21, r25
    14cc:	ca 01       	movw	r24, r20
    14ce:	98 2f       	mov	r25, r24
    14d0:	88 27       	eor	r24, r24
    14d2:	89 83       	std	Y+1, r24	; 0x01
        Local_u32Counts += 1;
    14d4:	8c 81       	ldd	r24, Y+4	; 0x04
    14d6:	9d 81       	ldd	r25, Y+5	; 0x05
    14d8:	01 96       	adiw	r24, 0x01	; 1
    14da:	9d 83       	std	Y+5, r25	; 0x05
    14dc:	8c 83       	std	Y+4, r24	; 0x04
    }


    Timer0_voidSetPreloadValue(Local_u8PreloadValue);
    14de:	89 81       	ldd	r24, Y+1	; 0x01
    14e0:	0e 94 c9 09 	call	0x1392	; 0x1392 <Timer0_voidSetPreloadValue>
    14e4:	10 c0       	rjmp	.+32     	; 0x1506 <Timer0_voidDelay_ms+0x106>

    while(Local_u32Counts--)
    {
        while(GET_BIT(TIFR, TIFR_TOV0) == 0);
    14e6:	e8 e5       	ldi	r30, 0x58	; 88
    14e8:	f0 e0       	ldi	r31, 0x00	; 0
    14ea:	80 81       	ld	r24, Z
    14ec:	88 2f       	mov	r24, r24
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	81 70       	andi	r24, 0x01	; 1
    14f2:	90 70       	andi	r25, 0x00	; 0
    14f4:	00 97       	sbiw	r24, 0x00	; 0
    14f6:	b9 f3       	breq	.-18     	; 0x14e6 <Timer0_voidDelay_ms+0xe6>
        SET_BIT(TIFR, TIFR_TOV0);
    14f8:	a8 e5       	ldi	r26, 0x58	; 88
    14fa:	b0 e0       	ldi	r27, 0x00	; 0
    14fc:	e8 e5       	ldi	r30, 0x58	; 88
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	80 81       	ld	r24, Z
    1502:	81 60       	ori	r24, 0x01	; 1
    1504:	8c 93       	st	X, r24
    }


    Timer0_voidSetPreloadValue(Local_u8PreloadValue);

    while(Local_u32Counts--)
    1506:	1c 86       	std	Y+12, r1	; 0x0c
    1508:	8c 81       	ldd	r24, Y+4	; 0x04
    150a:	9d 81       	ldd	r25, Y+5	; 0x05
    150c:	00 97       	sbiw	r24, 0x00	; 0
    150e:	11 f0       	breq	.+4      	; 0x1514 <Timer0_voidDelay_ms+0x114>
    1510:	51 e0       	ldi	r21, 0x01	; 1
    1512:	5c 87       	std	Y+12, r21	; 0x0c
    1514:	8c 81       	ldd	r24, Y+4	; 0x04
    1516:	9d 81       	ldd	r25, Y+5	; 0x05
    1518:	01 97       	sbiw	r24, 0x01	; 1
    151a:	9d 83       	std	Y+5, r25	; 0x05
    151c:	8c 83       	std	Y+4, r24	; 0x04
    151e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1520:	88 23       	and	r24, r24
    1522:	09 f7       	brne	.-62     	; 0x14e6 <Timer0_voidDelay_ms+0xe6>
    {
        while(GET_BIT(TIFR, TIFR_TOV0) == 0);
        SET_BIT(TIFR, TIFR_TOV0);
    }
}
    1524:	2c 96       	adiw	r28, 0x0c	; 12
    1526:	0f b6       	in	r0, 0x3f	; 63
    1528:	f8 94       	cli
    152a:	de bf       	out	0x3e, r29	; 62
    152c:	0f be       	out	0x3f, r0	; 63
    152e:	cd bf       	out	0x3d, r28	; 61
    1530:	cf 91       	pop	r28
    1532:	df 91       	pop	r29
    1534:	08 95       	ret

00001536 <Timer0_voidDelay_us>:

void Timer0_voidDelay_us(u32 Copy_u16MicroSec)
{
    1536:	df 93       	push	r29
    1538:	cf 93       	push	r28
    153a:	cd b7       	in	r28, 0x3d	; 61
    153c:	de b7       	in	r29, 0x3e	; 62
    153e:	2c 97       	sbiw	r28, 0x0c	; 12
    1540:	0f b6       	in	r0, 0x3f	; 63
    1542:	f8 94       	cli
    1544:	de bf       	out	0x3e, r29	; 62
    1546:	0f be       	out	0x3f, r0	; 63
    1548:	cd bf       	out	0x3d, r28	; 61
    154a:	9b 87       	std	Y+11, r25	; 0x0b
    154c:	8a 87       	std	Y+10, r24	; 0x0a
    f32 Local_f32OVCounts = (f32)Copy_u16MicroSec/ 256.0;
    154e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1550:	9b 85       	ldd	r25, Y+11	; 0x0b
    1552:	cc 01       	movw	r24, r24
    1554:	a0 e0       	ldi	r26, 0x00	; 0
    1556:	b0 e0       	ldi	r27, 0x00	; 0
    1558:	bc 01       	movw	r22, r24
    155a:	cd 01       	movw	r24, r26
    155c:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    1560:	dc 01       	movw	r26, r24
    1562:	cb 01       	movw	r24, r22
    1564:	bc 01       	movw	r22, r24
    1566:	cd 01       	movw	r24, r26
    1568:	20 e0       	ldi	r18, 0x00	; 0
    156a:	30 e0       	ldi	r19, 0x00	; 0
    156c:	40 e8       	ldi	r20, 0x80	; 128
    156e:	53 e4       	ldi	r21, 0x43	; 67
    1570:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1574:	dc 01       	movw	r26, r24
    1576:	cb 01       	movw	r24, r22
    1578:	8e 83       	std	Y+6, r24	; 0x06
    157a:	9f 83       	std	Y+7, r25	; 0x07
    157c:	a8 87       	std	Y+8, r26	; 0x08
    157e:	b9 87       	std	Y+9, r27	; 0x09
    u16 Local_u16Counts = (u8) Local_f32OVCounts;
    1580:	6e 81       	ldd	r22, Y+6	; 0x06
    1582:	7f 81       	ldd	r23, Y+7	; 0x07
    1584:	88 85       	ldd	r24, Y+8	; 0x08
    1586:	99 85       	ldd	r25, Y+9	; 0x09
    1588:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    158c:	dc 01       	movw	r26, r24
    158e:	cb 01       	movw	r24, r22
    1590:	88 2f       	mov	r24, r24
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	9d 83       	std	Y+5, r25	; 0x05
    1596:	8c 83       	std	Y+4, r24	; 0x04
    u32 Local_u32Remender = Local_f32OVCounts - (s32)Local_f32OVCounts;
    1598:	6e 81       	ldd	r22, Y+6	; 0x06
    159a:	7f 81       	ldd	r23, Y+7	; 0x07
    159c:	88 85       	ldd	r24, Y+8	; 0x08
    159e:	99 85       	ldd	r25, Y+9	; 0x09
    15a0:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    15a4:	dc 01       	movw	r26, r24
    15a6:	cb 01       	movw	r24, r22
    15a8:	aa 27       	eor	r26, r26
    15aa:	97 fd       	sbrc	r25, 7
    15ac:	a0 95       	com	r26
    15ae:	ba 2f       	mov	r27, r26
    15b0:	bc 01       	movw	r22, r24
    15b2:	cd 01       	movw	r24, r26
    15b4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    15b8:	9b 01       	movw	r18, r22
    15ba:	ac 01       	movw	r20, r24
    15bc:	6e 81       	ldd	r22, Y+6	; 0x06
    15be:	7f 81       	ldd	r23, Y+7	; 0x07
    15c0:	88 85       	ldd	r24, Y+8	; 0x08
    15c2:	99 85       	ldd	r25, Y+9	; 0x09
    15c4:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    15c8:	dc 01       	movw	r26, r24
    15ca:	cb 01       	movw	r24, r22
    15cc:	bc 01       	movw	r22, r24
    15ce:	cd 01       	movw	r24, r26
    15d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15d4:	dc 01       	movw	r26, r24
    15d6:	cb 01       	movw	r24, r22
    15d8:	9b 83       	std	Y+3, r25	; 0x03
    15da:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8PreloadValue = 0;
    15dc:	19 82       	std	Y+1, r1	; 0x01

    if(Local_u32Remender != 0)
    15de:	8a 81       	ldd	r24, Y+2	; 0x02
    15e0:	9b 81       	ldd	r25, Y+3	; 0x03
    15e2:	00 97       	sbiw	r24, 0x00	; 0
    15e4:	81 f0       	breq	.+32     	; 0x1606 <Timer0_voidDelay_us+0xd0>
    {
        Local_u8PreloadValue = 256 * (1 - Local_u32Remender);
    15e6:	21 e0       	ldi	r18, 0x01	; 1
    15e8:	30 e0       	ldi	r19, 0x00	; 0
    15ea:	8a 81       	ldd	r24, Y+2	; 0x02
    15ec:	9b 81       	ldd	r25, Y+3	; 0x03
    15ee:	a9 01       	movw	r20, r18
    15f0:	48 1b       	sub	r20, r24
    15f2:	59 0b       	sbc	r21, r25
    15f4:	ca 01       	movw	r24, r20
    15f6:	98 2f       	mov	r25, r24
    15f8:	88 27       	eor	r24, r24
    15fa:	89 83       	std	Y+1, r24	; 0x01
        Local_u16Counts += 1;
    15fc:	8c 81       	ldd	r24, Y+4	; 0x04
    15fe:	9d 81       	ldd	r25, Y+5	; 0x05
    1600:	01 96       	adiw	r24, 0x01	; 1
    1602:	9d 83       	std	Y+5, r25	; 0x05
    1604:	8c 83       	std	Y+4, r24	; 0x04
    }
    
    
    Timer0_voidSetPreloadValue(Local_u8PreloadValue);
    1606:	89 81       	ldd	r24, Y+1	; 0x01
    1608:	0e 94 c9 09 	call	0x1392	; 0x1392 <Timer0_voidSetPreloadValue>
    160c:	10 c0       	rjmp	.+32     	; 0x162e <Timer0_voidDelay_us+0xf8>

    while(Local_u16Counts--)
	{
		while(GET_BIT(TIFR, TIFR_TOV0) == 0);
    160e:	e8 e5       	ldi	r30, 0x58	; 88
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	80 81       	ld	r24, Z
    1614:	88 2f       	mov	r24, r24
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	81 70       	andi	r24, 0x01	; 1
    161a:	90 70       	andi	r25, 0x00	; 0
    161c:	00 97       	sbiw	r24, 0x00	; 0
    161e:	b9 f3       	breq	.-18     	; 0x160e <Timer0_voidDelay_us+0xd8>
		SET_BIT(TIFR, TIFR_TOV0);
    1620:	a8 e5       	ldi	r26, 0x58	; 88
    1622:	b0 e0       	ldi	r27, 0x00	; 0
    1624:	e8 e5       	ldi	r30, 0x58	; 88
    1626:	f0 e0       	ldi	r31, 0x00	; 0
    1628:	80 81       	ld	r24, Z
    162a:	81 60       	ori	r24, 0x01	; 1
    162c:	8c 93       	st	X, r24
    }
    
    
    Timer0_voidSetPreloadValue(Local_u8PreloadValue);

    while(Local_u16Counts--)
    162e:	1c 86       	std	Y+12, r1	; 0x0c
    1630:	8c 81       	ldd	r24, Y+4	; 0x04
    1632:	9d 81       	ldd	r25, Y+5	; 0x05
    1634:	00 97       	sbiw	r24, 0x00	; 0
    1636:	11 f0       	breq	.+4      	; 0x163c <Timer0_voidDelay_us+0x106>
    1638:	51 e0       	ldi	r21, 0x01	; 1
    163a:	5c 87       	std	Y+12, r21	; 0x0c
    163c:	8c 81       	ldd	r24, Y+4	; 0x04
    163e:	9d 81       	ldd	r25, Y+5	; 0x05
    1640:	01 97       	sbiw	r24, 0x01	; 1
    1642:	9d 83       	std	Y+5, r25	; 0x05
    1644:	8c 83       	std	Y+4, r24	; 0x04
    1646:	8c 85       	ldd	r24, Y+12	; 0x0c
    1648:	88 23       	and	r24, r24
    164a:	09 f7       	brne	.-62     	; 0x160e <Timer0_voidDelay_us+0xd8>
	{
		while(GET_BIT(TIFR, TIFR_TOV0) == 0);
		SET_BIT(TIFR, TIFR_TOV0);
	}
    
}
    164c:	2c 96       	adiw	r28, 0x0c	; 12
    164e:	0f b6       	in	r0, 0x3f	; 63
    1650:	f8 94       	cli
    1652:	de bf       	out	0x3e, r29	; 62
    1654:	0f be       	out	0x3f, r0	; 63
    1656:	cd bf       	out	0x3d, r28	; 61
    1658:	cf 91       	pop	r28
    165a:	df 91       	pop	r29
    165c:	08 95       	ret

0000165e <Timer0_void_OVF_InterruptEnable>:

void Timer0_void_OVF_InterruptEnable(void)
{
    165e:	df 93       	push	r29
    1660:	cf 93       	push	r28
    1662:	cd b7       	in	r28, 0x3d	; 61
    1664:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_TOIE0);
    1666:	a9 e5       	ldi	r26, 0x59	; 89
    1668:	b0 e0       	ldi	r27, 0x00	; 0
    166a:	e9 e5       	ldi	r30, 0x59	; 89
    166c:	f0 e0       	ldi	r31, 0x00	; 0
    166e:	80 81       	ld	r24, Z
    1670:	81 60       	ori	r24, 0x01	; 1
    1672:	8c 93       	st	X, r24
}
    1674:	cf 91       	pop	r28
    1676:	df 91       	pop	r29
    1678:	08 95       	ret

0000167a <Timer0_void_OVF_InterruptDisable>:

void Timer0_void_OVF_InterruptDisable(void)
{
    167a:	df 93       	push	r29
    167c:	cf 93       	push	r28
    167e:	cd b7       	in	r28, 0x3d	; 61
    1680:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(TIMSK, TIMSK_TOIE0);
    1682:	a9 e5       	ldi	r26, 0x59	; 89
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	e9 e5       	ldi	r30, 0x59	; 89
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	8e 7f       	andi	r24, 0xFE	; 254
    168e:	8c 93       	st	X, r24
}
    1690:	cf 91       	pop	r28
    1692:	df 91       	pop	r29
    1694:	08 95       	ret

00001696 <Timer0_void_OCR_InterruptEnable>:

void Timer0_void_OCR_InterruptEnable(void)
{
    1696:	df 93       	push	r29
    1698:	cf 93       	push	r28
    169a:	cd b7       	in	r28, 0x3d	; 61
    169c:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_OCIE0);
    169e:	a9 e5       	ldi	r26, 0x59	; 89
    16a0:	b0 e0       	ldi	r27, 0x00	; 0
    16a2:	e9 e5       	ldi	r30, 0x59	; 89
    16a4:	f0 e0       	ldi	r31, 0x00	; 0
    16a6:	80 81       	ld	r24, Z
    16a8:	82 60       	ori	r24, 0x02	; 2
    16aa:	8c 93       	st	X, r24
}
    16ac:	cf 91       	pop	r28
    16ae:	df 91       	pop	r29
    16b0:	08 95       	ret

000016b2 <Timer0_void_OCR_InterruptDisable>:

void Timer0_void_OCR_InterruptDisable(void)
{
    16b2:	df 93       	push	r29
    16b4:	cf 93       	push	r28
    16b6:	cd b7       	in	r28, 0x3d	; 61
    16b8:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(TIMSK, TIMSK_OCIE0);
    16ba:	a9 e5       	ldi	r26, 0x59	; 89
    16bc:	b0 e0       	ldi	r27, 0x00	; 0
    16be:	e9 e5       	ldi	r30, 0x59	; 89
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	80 81       	ld	r24, Z
    16c4:	8d 7f       	andi	r24, 0xFD	; 253
    16c6:	8c 93       	st	X, r24
}
    16c8:	cf 91       	pop	r28
    16ca:	df 91       	pop	r29
    16cc:	08 95       	ret

000016ce <Timer0_voidTOVSetCallBack>:


void Timer0_voidTOVSetCallBack(void (*NotifiFunction)(void))
{
    16ce:	df 93       	push	r29
    16d0:	cf 93       	push	r28
    16d2:	00 d0       	rcall	.+0      	; 0x16d4 <Timer0_voidTOVSetCallBack+0x6>
    16d4:	cd b7       	in	r28, 0x3d	; 61
    16d6:	de b7       	in	r29, 0x3e	; 62
    16d8:	9a 83       	std	Y+2, r25	; 0x02
    16da:	89 83       	std	Y+1, r24	; 0x01
    Timer0_TOV_NotificationFunc = NotifiFunction;
    16dc:	89 81       	ldd	r24, Y+1	; 0x01
    16de:	9a 81       	ldd	r25, Y+2	; 0x02
    16e0:	90 93 91 01 	sts	0x0191, r25
    16e4:	80 93 90 01 	sts	0x0190, r24
}
    16e8:	0f 90       	pop	r0
    16ea:	0f 90       	pop	r0
    16ec:	cf 91       	pop	r28
    16ee:	df 91       	pop	r29
    16f0:	08 95       	ret

000016f2 <Timer0_voidOCRSetCallBack>:

void Timer0_voidOCRSetCallBack(void (*NotifiFunction)(void))
{
    16f2:	df 93       	push	r29
    16f4:	cf 93       	push	r28
    16f6:	00 d0       	rcall	.+0      	; 0x16f8 <Timer0_voidOCRSetCallBack+0x6>
    16f8:	cd b7       	in	r28, 0x3d	; 61
    16fa:	de b7       	in	r29, 0x3e	; 62
    16fc:	9a 83       	std	Y+2, r25	; 0x02
    16fe:	89 83       	std	Y+1, r24	; 0x01
    Timer0_OCR_NotificationFunc = NotifiFunction;
    1700:	89 81       	ldd	r24, Y+1	; 0x01
    1702:	9a 81       	ldd	r25, Y+2	; 0x02
    1704:	90 93 93 01 	sts	0x0193, r25
    1708:	80 93 92 01 	sts	0x0192, r24
}
    170c:	0f 90       	pop	r0
    170e:	0f 90       	pop	r0
    1710:	cf 91       	pop	r28
    1712:	df 91       	pop	r29
    1714:	08 95       	ret

00001716 <__vector_11>:

ISR(TIMER0_OVF_vect)
{
    1716:	1f 92       	push	r1
    1718:	0f 92       	push	r0
    171a:	0f b6       	in	r0, 0x3f	; 63
    171c:	0f 92       	push	r0
    171e:	11 24       	eor	r1, r1
    1720:	2f 93       	push	r18
    1722:	3f 93       	push	r19
    1724:	4f 93       	push	r20
    1726:	5f 93       	push	r21
    1728:	6f 93       	push	r22
    172a:	7f 93       	push	r23
    172c:	8f 93       	push	r24
    172e:	9f 93       	push	r25
    1730:	af 93       	push	r26
    1732:	bf 93       	push	r27
    1734:	ef 93       	push	r30
    1736:	ff 93       	push	r31
    1738:	df 93       	push	r29
    173a:	cf 93       	push	r28
    173c:	cd b7       	in	r28, 0x3d	; 61
    173e:	de b7       	in	r29, 0x3e	; 62
    if(Timer0_TOV_NotificationFunc)
    1740:	80 91 90 01 	lds	r24, 0x0190
    1744:	90 91 91 01 	lds	r25, 0x0191
    1748:	00 97       	sbiw	r24, 0x00	; 0
    174a:	29 f0       	breq	.+10     	; 0x1756 <__vector_11+0x40>
    {
        Timer0_TOV_NotificationFunc();
    174c:	e0 91 90 01 	lds	r30, 0x0190
    1750:	f0 91 91 01 	lds	r31, 0x0191
    1754:	09 95       	icall
    }
}
    1756:	cf 91       	pop	r28
    1758:	df 91       	pop	r29
    175a:	ff 91       	pop	r31
    175c:	ef 91       	pop	r30
    175e:	bf 91       	pop	r27
    1760:	af 91       	pop	r26
    1762:	9f 91       	pop	r25
    1764:	8f 91       	pop	r24
    1766:	7f 91       	pop	r23
    1768:	6f 91       	pop	r22
    176a:	5f 91       	pop	r21
    176c:	4f 91       	pop	r20
    176e:	3f 91       	pop	r19
    1770:	2f 91       	pop	r18
    1772:	0f 90       	pop	r0
    1774:	0f be       	out	0x3f, r0	; 63
    1776:	0f 90       	pop	r0
    1778:	1f 90       	pop	r1
    177a:	18 95       	reti

0000177c <__vector_10>:

ISR(TIMER0_COMP_vect)
{
    177c:	1f 92       	push	r1
    177e:	0f 92       	push	r0
    1780:	0f b6       	in	r0, 0x3f	; 63
    1782:	0f 92       	push	r0
    1784:	11 24       	eor	r1, r1
    1786:	2f 93       	push	r18
    1788:	3f 93       	push	r19
    178a:	4f 93       	push	r20
    178c:	5f 93       	push	r21
    178e:	6f 93       	push	r22
    1790:	7f 93       	push	r23
    1792:	8f 93       	push	r24
    1794:	9f 93       	push	r25
    1796:	af 93       	push	r26
    1798:	bf 93       	push	r27
    179a:	ef 93       	push	r30
    179c:	ff 93       	push	r31
    179e:	df 93       	push	r29
    17a0:	cf 93       	push	r28
    17a2:	cd b7       	in	r28, 0x3d	; 61
    17a4:	de b7       	in	r29, 0x3e	; 62
    if(Timer0_OCR_NotificationFunc)
    17a6:	80 91 92 01 	lds	r24, 0x0192
    17aa:	90 91 93 01 	lds	r25, 0x0193
    17ae:	00 97       	sbiw	r24, 0x00	; 0
    17b0:	29 f0       	breq	.+10     	; 0x17bc <__vector_10+0x40>
    {
        Timer0_OCR_NotificationFunc();
    17b2:	e0 91 92 01 	lds	r30, 0x0192
    17b6:	f0 91 93 01 	lds	r31, 0x0193
    17ba:	09 95       	icall
    }
}
    17bc:	cf 91       	pop	r28
    17be:	df 91       	pop	r29
    17c0:	ff 91       	pop	r31
    17c2:	ef 91       	pop	r30
    17c4:	bf 91       	pop	r27
    17c6:	af 91       	pop	r26
    17c8:	9f 91       	pop	r25
    17ca:	8f 91       	pop	r24
    17cc:	7f 91       	pop	r23
    17ce:	6f 91       	pop	r22
    17d0:	5f 91       	pop	r21
    17d2:	4f 91       	pop	r20
    17d4:	3f 91       	pop	r19
    17d6:	2f 91       	pop	r18
    17d8:	0f 90       	pop	r0
    17da:	0f be       	out	0x3f, r0	; 63
    17dc:	0f 90       	pop	r0
    17de:	1f 90       	pop	r1
    17e0:	18 95       	reti

000017e2 <Timer1_voidInit>:



/************************************Timer1***********************************/
void Timer1_voidInit(u8 Copy_u8Mode, u8 Copy_u8Scaler, u8 Copy_u8OCR1AMode, u8 Copy_u8OCR1BMode)
{   
    17e2:	df 93       	push	r29
    17e4:	cf 93       	push	r28
    17e6:	00 d0       	rcall	.+0      	; 0x17e8 <Timer1_voidInit+0x6>
    17e8:	00 d0       	rcall	.+0      	; 0x17ea <Timer1_voidInit+0x8>
    17ea:	00 d0       	rcall	.+0      	; 0x17ec <Timer1_voidInit+0xa>
    17ec:	cd b7       	in	r28, 0x3d	; 61
    17ee:	de b7       	in	r29, 0x3e	; 62
    17f0:	89 83       	std	Y+1, r24	; 0x01
    17f2:	6a 83       	std	Y+2, r22	; 0x02
    17f4:	4b 83       	std	Y+3, r20	; 0x03
    17f6:	2c 83       	std	Y+4, r18	; 0x04
    /*Set Timer1 Mode*/
    switch (Copy_u8Mode)
    17f8:	89 81       	ldd	r24, Y+1	; 0x01
    17fa:	28 2f       	mov	r18, r24
    17fc:	30 e0       	ldi	r19, 0x00	; 0
    17fe:	3e 83       	std	Y+6, r19	; 0x06
    1800:	2d 83       	std	Y+5, r18	; 0x05
    1802:	8d 81       	ldd	r24, Y+5	; 0x05
    1804:	9e 81       	ldd	r25, Y+6	; 0x06
    1806:	84 30       	cpi	r24, 0x04	; 4
    1808:	91 05       	cpc	r25, r1
    180a:	09 f4       	brne	.+2      	; 0x180e <Timer1_voidInit+0x2c>
    180c:	af c0       	rjmp	.+350    	; 0x196c <Timer1_voidInit+0x18a>
    180e:	2d 81       	ldd	r18, Y+5	; 0x05
    1810:	3e 81       	ldd	r19, Y+6	; 0x06
    1812:	25 30       	cpi	r18, 0x05	; 5
    1814:	31 05       	cpc	r19, r1
    1816:	ec f4       	brge	.+58     	; 0x1852 <Timer1_voidInit+0x70>
    1818:	8d 81       	ldd	r24, Y+5	; 0x05
    181a:	9e 81       	ldd	r25, Y+6	; 0x06
    181c:	81 30       	cpi	r24, 0x01	; 1
    181e:	91 05       	cpc	r25, r1
    1820:	09 f4       	brne	.+2      	; 0x1824 <Timer1_voidInit+0x42>
    1822:	4d c0       	rjmp	.+154    	; 0x18be <Timer1_voidInit+0xdc>
    1824:	2d 81       	ldd	r18, Y+5	; 0x05
    1826:	3e 81       	ldd	r19, Y+6	; 0x06
    1828:	22 30       	cpi	r18, 0x02	; 2
    182a:	31 05       	cpc	r19, r1
    182c:	2c f4       	brge	.+10     	; 0x1838 <Timer1_voidInit+0x56>
    182e:	8d 81       	ldd	r24, Y+5	; 0x05
    1830:	9e 81       	ldd	r25, Y+6	; 0x06
    1832:	00 97       	sbiw	r24, 0x00	; 0
    1834:	39 f1       	breq	.+78     	; 0x1884 <Timer1_voidInit+0xa2>
    1836:	2a c1       	rjmp	.+596    	; 0x1a8c <Timer1_voidInit+0x2aa>
    1838:	2d 81       	ldd	r18, Y+5	; 0x05
    183a:	3e 81       	ldd	r19, Y+6	; 0x06
    183c:	22 30       	cpi	r18, 0x02	; 2
    183e:	31 05       	cpc	r19, r1
    1840:	09 f4       	brne	.+2      	; 0x1844 <Timer1_voidInit+0x62>
    1842:	5a c0       	rjmp	.+180    	; 0x18f8 <Timer1_voidInit+0x116>
    1844:	8d 81       	ldd	r24, Y+5	; 0x05
    1846:	9e 81       	ldd	r25, Y+6	; 0x06
    1848:	83 30       	cpi	r24, 0x03	; 3
    184a:	91 05       	cpc	r25, r1
    184c:	09 f4       	brne	.+2      	; 0x1850 <Timer1_voidInit+0x6e>
    184e:	71 c0       	rjmp	.+226    	; 0x1932 <Timer1_voidInit+0x150>
    1850:	1d c1       	rjmp	.+570    	; 0x1a8c <Timer1_voidInit+0x2aa>
    1852:	2d 81       	ldd	r18, Y+5	; 0x05
    1854:	3e 81       	ldd	r19, Y+6	; 0x06
    1856:	26 30       	cpi	r18, 0x06	; 6
    1858:	31 05       	cpc	r19, r1
    185a:	09 f4       	brne	.+2      	; 0x185e <Timer1_voidInit+0x7c>
    185c:	c1 c0       	rjmp	.+386    	; 0x19e0 <Timer1_voidInit+0x1fe>
    185e:	8d 81       	ldd	r24, Y+5	; 0x05
    1860:	9e 81       	ldd	r25, Y+6	; 0x06
    1862:	86 30       	cpi	r24, 0x06	; 6
    1864:	91 05       	cpc	r25, r1
    1866:	0c f4       	brge	.+2      	; 0x186a <Timer1_voidInit+0x88>
    1868:	9e c0       	rjmp	.+316    	; 0x19a6 <Timer1_voidInit+0x1c4>
    186a:	2d 81       	ldd	r18, Y+5	; 0x05
    186c:	3e 81       	ldd	r19, Y+6	; 0x06
    186e:	27 30       	cpi	r18, 0x07	; 7
    1870:	31 05       	cpc	r19, r1
    1872:	09 f4       	brne	.+2      	; 0x1876 <Timer1_voidInit+0x94>
    1874:	d2 c0       	rjmp	.+420    	; 0x1a1a <Timer1_voidInit+0x238>
    1876:	8d 81       	ldd	r24, Y+5	; 0x05
    1878:	9e 81       	ldd	r25, Y+6	; 0x06
    187a:	88 30       	cpi	r24, 0x08	; 8
    187c:	91 05       	cpc	r25, r1
    187e:	09 f4       	brne	.+2      	; 0x1882 <Timer1_voidInit+0xa0>
    1880:	e9 c0       	rjmp	.+466    	; 0x1a54 <Timer1_voidInit+0x272>
    1882:	04 c1       	rjmp	.+520    	; 0x1a8c <Timer1_voidInit+0x2aa>
    {
        case TIMER1_NORMAL_MODE:
            CLEAR_BIT(TCCR1A, TCCR1A_WGM10);
    1884:	af e4       	ldi	r26, 0x4F	; 79
    1886:	b0 e0       	ldi	r27, 0x00	; 0
    1888:	ef e4       	ldi	r30, 0x4F	; 79
    188a:	f0 e0       	ldi	r31, 0x00	; 0
    188c:	80 81       	ld	r24, Z
    188e:	8e 7f       	andi	r24, 0xFE	; 254
    1890:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1A, TCCR1A_WGM11);
    1892:	af e4       	ldi	r26, 0x4F	; 79
    1894:	b0 e0       	ldi	r27, 0x00	; 0
    1896:	ef e4       	ldi	r30, 0x4F	; 79
    1898:	f0 e0       	ldi	r31, 0x00	; 0
    189a:	80 81       	ld	r24, Z
    189c:	8d 7f       	andi	r24, 0xFD	; 253
    189e:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1B, TCCR1B_WGM12);
    18a0:	ae e4       	ldi	r26, 0x4E	; 78
    18a2:	b0 e0       	ldi	r27, 0x00	; 0
    18a4:	ee e4       	ldi	r30, 0x4E	; 78
    18a6:	f0 e0       	ldi	r31, 0x00	; 0
    18a8:	80 81       	ld	r24, Z
    18aa:	87 7f       	andi	r24, 0xF7	; 247
    18ac:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1B, TCCR1B_WGM13);
    18ae:	ae e4       	ldi	r26, 0x4E	; 78
    18b0:	b0 e0       	ldi	r27, 0x00	; 0
    18b2:	ee e4       	ldi	r30, 0x4E	; 78
    18b4:	f0 e0       	ldi	r31, 0x00	; 0
    18b6:	80 81       	ld	r24, Z
    18b8:	8f 7e       	andi	r24, 0xEF	; 239
    18ba:	8c 93       	st	X, r24
    18bc:	e7 c0       	rjmp	.+462    	; 0x1a8c <Timer1_voidInit+0x2aa>
            break;
        case TIMER1_CTC_TOP_OCR1A_MODE:
            CLEAR_BIT(TCCR1A, TCCR1A_WGM10);
    18be:	af e4       	ldi	r26, 0x4F	; 79
    18c0:	b0 e0       	ldi	r27, 0x00	; 0
    18c2:	ef e4       	ldi	r30, 0x4F	; 79
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	80 81       	ld	r24, Z
    18c8:	8e 7f       	andi	r24, 0xFE	; 254
    18ca:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1A, TCCR1A_WGM11);
    18cc:	af e4       	ldi	r26, 0x4F	; 79
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	ef e4       	ldi	r30, 0x4F	; 79
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	8d 7f       	andi	r24, 0xFD	; 253
    18d8:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM12);
    18da:	ae e4       	ldi	r26, 0x4E	; 78
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	ee e4       	ldi	r30, 0x4E	; 78
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	80 81       	ld	r24, Z
    18e4:	88 60       	ori	r24, 0x08	; 8
    18e6:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1B, TCCR1B_WGM13);
    18e8:	ae e4       	ldi	r26, 0x4E	; 78
    18ea:	b0 e0       	ldi	r27, 0x00	; 0
    18ec:	ee e4       	ldi	r30, 0x4E	; 78
    18ee:	f0 e0       	ldi	r31, 0x00	; 0
    18f0:	80 81       	ld	r24, Z
    18f2:	8f 7e       	andi	r24, 0xEF	; 239
    18f4:	8c 93       	st	X, r24
    18f6:	ca c0       	rjmp	.+404    	; 0x1a8c <Timer1_voidInit+0x2aa>
            break;
        case TIMER1_CTC_TOP_ICR1_MODE:
            CLEAR_BIT(TCCR1A, TCCR1A_WGM10);
    18f8:	af e4       	ldi	r26, 0x4F	; 79
    18fa:	b0 e0       	ldi	r27, 0x00	; 0
    18fc:	ef e4       	ldi	r30, 0x4F	; 79
    18fe:	f0 e0       	ldi	r31, 0x00	; 0
    1900:	80 81       	ld	r24, Z
    1902:	8e 7f       	andi	r24, 0xFE	; 254
    1904:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1A, TCCR1A_WGM11);
    1906:	af e4       	ldi	r26, 0x4F	; 79
    1908:	b0 e0       	ldi	r27, 0x00	; 0
    190a:	ef e4       	ldi	r30, 0x4F	; 79
    190c:	f0 e0       	ldi	r31, 0x00	; 0
    190e:	80 81       	ld	r24, Z
    1910:	8d 7f       	andi	r24, 0xFD	; 253
    1912:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM12);
    1914:	ae e4       	ldi	r26, 0x4E	; 78
    1916:	b0 e0       	ldi	r27, 0x00	; 0
    1918:	ee e4       	ldi	r30, 0x4E	; 78
    191a:	f0 e0       	ldi	r31, 0x00	; 0
    191c:	80 81       	ld	r24, Z
    191e:	88 60       	ori	r24, 0x08	; 8
    1920:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM13);
    1922:	ae e4       	ldi	r26, 0x4E	; 78
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	ee e4       	ldi	r30, 0x4E	; 78
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	80 81       	ld	r24, Z
    192c:	80 61       	ori	r24, 0x10	; 16
    192e:	8c 93       	st	X, r24
    1930:	ad c0       	rjmp	.+346    	; 0x1a8c <Timer1_voidInit+0x2aa>
            break;
        case TIMER1_PHASECORRECT_TOP_ICR1_MODE:
            CLEAR_BIT(TCCR1A, TCCR1A_WGM10);
    1932:	af e4       	ldi	r26, 0x4F	; 79
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	ef e4       	ldi	r30, 0x4F	; 79
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	8e 7f       	andi	r24, 0xFE	; 254
    193e:	8c 93       	st	X, r24
            SET_BIT(TCCR1A, TCCR1A_WGM11);
    1940:	af e4       	ldi	r26, 0x4F	; 79
    1942:	b0 e0       	ldi	r27, 0x00	; 0
    1944:	ef e4       	ldi	r30, 0x4F	; 79
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	80 81       	ld	r24, Z
    194a:	82 60       	ori	r24, 0x02	; 2
    194c:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1B, TCCR1B_WGM12);
    194e:	ae e4       	ldi	r26, 0x4E	; 78
    1950:	b0 e0       	ldi	r27, 0x00	; 0
    1952:	ee e4       	ldi	r30, 0x4E	; 78
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	80 81       	ld	r24, Z
    1958:	87 7f       	andi	r24, 0xF7	; 247
    195a:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM13);
    195c:	ae e4       	ldi	r26, 0x4E	; 78
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	ee e4       	ldi	r30, 0x4E	; 78
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	80 61       	ori	r24, 0x10	; 16
    1968:	8c 93       	st	X, r24
    196a:	90 c0       	rjmp	.+288    	; 0x1a8c <Timer1_voidInit+0x2aa>
            break;
        case TIMER1_PHASECORRECT_TOP_OCR1A_MODE:
            SET_BIT(TCCR1A, TCCR1A_WGM10);
    196c:	af e4       	ldi	r26, 0x4F	; 79
    196e:	b0 e0       	ldi	r27, 0x00	; 0
    1970:	ef e4       	ldi	r30, 0x4F	; 79
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	80 81       	ld	r24, Z
    1976:	81 60       	ori	r24, 0x01	; 1
    1978:	8c 93       	st	X, r24
            SET_BIT(TCCR1A, TCCR1A_WGM11);
    197a:	af e4       	ldi	r26, 0x4F	; 79
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	ef e4       	ldi	r30, 0x4F	; 79
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	82 60       	ori	r24, 0x02	; 2
    1986:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1B, TCCR1B_WGM12);
    1988:	ae e4       	ldi	r26, 0x4E	; 78
    198a:	b0 e0       	ldi	r27, 0x00	; 0
    198c:	ee e4       	ldi	r30, 0x4E	; 78
    198e:	f0 e0       	ldi	r31, 0x00	; 0
    1990:	80 81       	ld	r24, Z
    1992:	87 7f       	andi	r24, 0xF7	; 247
    1994:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM13);
    1996:	ae e4       	ldi	r26, 0x4E	; 78
    1998:	b0 e0       	ldi	r27, 0x00	; 0
    199a:	ee e4       	ldi	r30, 0x4E	; 78
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	80 81       	ld	r24, Z
    19a0:	80 61       	ori	r24, 0x10	; 16
    19a2:	8c 93       	st	X, r24
    19a4:	73 c0       	rjmp	.+230    	; 0x1a8c <Timer1_voidInit+0x2aa>
            break;
        case TIMER1_PHASE_FREQ_CORRECT_TOP_ICR1_MODE:
            CLEAR_BIT(TCCR1A, TCCR1A_WGM10);
    19a6:	af e4       	ldi	r26, 0x4F	; 79
    19a8:	b0 e0       	ldi	r27, 0x00	; 0
    19aa:	ef e4       	ldi	r30, 0x4F	; 79
    19ac:	f0 e0       	ldi	r31, 0x00	; 0
    19ae:	80 81       	ld	r24, Z
    19b0:	8e 7f       	andi	r24, 0xFE	; 254
    19b2:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1A, TCCR1A_WGM11);
    19b4:	af e4       	ldi	r26, 0x4F	; 79
    19b6:	b0 e0       	ldi	r27, 0x00	; 0
    19b8:	ef e4       	ldi	r30, 0x4F	; 79
    19ba:	f0 e0       	ldi	r31, 0x00	; 0
    19bc:	80 81       	ld	r24, Z
    19be:	8d 7f       	andi	r24, 0xFD	; 253
    19c0:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1B, TCCR1B_WGM12);
    19c2:	ae e4       	ldi	r26, 0x4E	; 78
    19c4:	b0 e0       	ldi	r27, 0x00	; 0
    19c6:	ee e4       	ldi	r30, 0x4E	; 78
    19c8:	f0 e0       	ldi	r31, 0x00	; 0
    19ca:	80 81       	ld	r24, Z
    19cc:	87 7f       	andi	r24, 0xF7	; 247
    19ce:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM13);
    19d0:	ae e4       	ldi	r26, 0x4E	; 78
    19d2:	b0 e0       	ldi	r27, 0x00	; 0
    19d4:	ee e4       	ldi	r30, 0x4E	; 78
    19d6:	f0 e0       	ldi	r31, 0x00	; 0
    19d8:	80 81       	ld	r24, Z
    19da:	80 61       	ori	r24, 0x10	; 16
    19dc:	8c 93       	st	X, r24
    19de:	56 c0       	rjmp	.+172    	; 0x1a8c <Timer1_voidInit+0x2aa>
            break;
        case TIMER1_PHASE_FREQ_CORRECT_TOP_OCR1A_MODE:
            SET_BIT(TCCR1A, TCCR1A_WGM10);
    19e0:	af e4       	ldi	r26, 0x4F	; 79
    19e2:	b0 e0       	ldi	r27, 0x00	; 0
    19e4:	ef e4       	ldi	r30, 0x4F	; 79
    19e6:	f0 e0       	ldi	r31, 0x00	; 0
    19e8:	80 81       	ld	r24, Z
    19ea:	81 60       	ori	r24, 0x01	; 1
    19ec:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1A, TCCR1A_WGM11);
    19ee:	af e4       	ldi	r26, 0x4F	; 79
    19f0:	b0 e0       	ldi	r27, 0x00	; 0
    19f2:	ef e4       	ldi	r30, 0x4F	; 79
    19f4:	f0 e0       	ldi	r31, 0x00	; 0
    19f6:	80 81       	ld	r24, Z
    19f8:	8d 7f       	andi	r24, 0xFD	; 253
    19fa:	8c 93       	st	X, r24
            CLEAR_BIT(TCCR1B, TCCR1B_WGM12);
    19fc:	ae e4       	ldi	r26, 0x4E	; 78
    19fe:	b0 e0       	ldi	r27, 0x00	; 0
    1a00:	ee e4       	ldi	r30, 0x4E	; 78
    1a02:	f0 e0       	ldi	r31, 0x00	; 0
    1a04:	80 81       	ld	r24, Z
    1a06:	87 7f       	andi	r24, 0xF7	; 247
    1a08:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM13);
    1a0a:	ae e4       	ldi	r26, 0x4E	; 78
    1a0c:	b0 e0       	ldi	r27, 0x00	; 0
    1a0e:	ee e4       	ldi	r30, 0x4E	; 78
    1a10:	f0 e0       	ldi	r31, 0x00	; 0
    1a12:	80 81       	ld	r24, Z
    1a14:	80 61       	ori	r24, 0x10	; 16
    1a16:	8c 93       	st	X, r24
    1a18:	39 c0       	rjmp	.+114    	; 0x1a8c <Timer1_voidInit+0x2aa>
            break;
        case TIMER1_FASTPWM_TOP_ICR1_MODE:
            CLEAR_BIT(TCCR1A, TCCR1A_WGM10);
    1a1a:	af e4       	ldi	r26, 0x4F	; 79
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	ef e4       	ldi	r30, 0x4F	; 79
    1a20:	f0 e0       	ldi	r31, 0x00	; 0
    1a22:	80 81       	ld	r24, Z
    1a24:	8e 7f       	andi	r24, 0xFE	; 254
    1a26:	8c 93       	st	X, r24
            SET_BIT(TCCR1A, TCCR1A_WGM11);
    1a28:	af e4       	ldi	r26, 0x4F	; 79
    1a2a:	b0 e0       	ldi	r27, 0x00	; 0
    1a2c:	ef e4       	ldi	r30, 0x4F	; 79
    1a2e:	f0 e0       	ldi	r31, 0x00	; 0
    1a30:	80 81       	ld	r24, Z
    1a32:	82 60       	ori	r24, 0x02	; 2
    1a34:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM12);
    1a36:	ae e4       	ldi	r26, 0x4E	; 78
    1a38:	b0 e0       	ldi	r27, 0x00	; 0
    1a3a:	ee e4       	ldi	r30, 0x4E	; 78
    1a3c:	f0 e0       	ldi	r31, 0x00	; 0
    1a3e:	80 81       	ld	r24, Z
    1a40:	88 60       	ori	r24, 0x08	; 8
    1a42:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM13);
    1a44:	ae e4       	ldi	r26, 0x4E	; 78
    1a46:	b0 e0       	ldi	r27, 0x00	; 0
    1a48:	ee e4       	ldi	r30, 0x4E	; 78
    1a4a:	f0 e0       	ldi	r31, 0x00	; 0
    1a4c:	80 81       	ld	r24, Z
    1a4e:	80 61       	ori	r24, 0x10	; 16
    1a50:	8c 93       	st	X, r24
    1a52:	1c c0       	rjmp	.+56     	; 0x1a8c <Timer1_voidInit+0x2aa>
            break;
        case TIMER1_FASTPWM_TOP_OCR1A_MODE:
            SET_BIT(TCCR1A, TCCR1A_WGM10);
    1a54:	af e4       	ldi	r26, 0x4F	; 79
    1a56:	b0 e0       	ldi	r27, 0x00	; 0
    1a58:	ef e4       	ldi	r30, 0x4F	; 79
    1a5a:	f0 e0       	ldi	r31, 0x00	; 0
    1a5c:	80 81       	ld	r24, Z
    1a5e:	81 60       	ori	r24, 0x01	; 1
    1a60:	8c 93       	st	X, r24
            SET_BIT(TCCR1A, TCCR1A_WGM11);
    1a62:	af e4       	ldi	r26, 0x4F	; 79
    1a64:	b0 e0       	ldi	r27, 0x00	; 0
    1a66:	ef e4       	ldi	r30, 0x4F	; 79
    1a68:	f0 e0       	ldi	r31, 0x00	; 0
    1a6a:	80 81       	ld	r24, Z
    1a6c:	82 60       	ori	r24, 0x02	; 2
    1a6e:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM12);
    1a70:	ae e4       	ldi	r26, 0x4E	; 78
    1a72:	b0 e0       	ldi	r27, 0x00	; 0
    1a74:	ee e4       	ldi	r30, 0x4E	; 78
    1a76:	f0 e0       	ldi	r31, 0x00	; 0
    1a78:	80 81       	ld	r24, Z
    1a7a:	88 60       	ori	r24, 0x08	; 8
    1a7c:	8c 93       	st	X, r24
            SET_BIT(TCCR1B, TCCR1B_WGM13);
    1a7e:	ae e4       	ldi	r26, 0x4E	; 78
    1a80:	b0 e0       	ldi	r27, 0x00	; 0
    1a82:	ee e4       	ldi	r30, 0x4E	; 78
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	80 81       	ld	r24, Z
    1a88:	80 61       	ori	r24, 0x10	; 16
    1a8a:	8c 93       	st	X, r24
            break;
    }

    /*Set OCR1A Mode*/
    TCCR1A &= OCR1A_CLEAR_MASK;
    1a8c:	af e4       	ldi	r26, 0x4F	; 79
    1a8e:	b0 e0       	ldi	r27, 0x00	; 0
    1a90:	ef e4       	ldi	r30, 0x4F	; 79
    1a92:	f0 e0       	ldi	r31, 0x00	; 0
    1a94:	80 81       	ld	r24, Z
    1a96:	8f 73       	andi	r24, 0x3F	; 63
    1a98:	8c 93       	st	X, r24
    TCCR1A |= Copy_u8OCR1AMode;
    1a9a:	af e4       	ldi	r26, 0x4F	; 79
    1a9c:	b0 e0       	ldi	r27, 0x00	; 0
    1a9e:	ef e4       	ldi	r30, 0x4F	; 79
    1aa0:	f0 e0       	ldi	r31, 0x00	; 0
    1aa2:	90 81       	ld	r25, Z
    1aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa6:	89 2b       	or	r24, r25
    1aa8:	8c 93       	st	X, r24

    /*Set OCR1B Mode*/
    TCCR1A &= OCR1B_CLEAR_MASK;
    1aaa:	af e4       	ldi	r26, 0x4F	; 79
    1aac:	b0 e0       	ldi	r27, 0x00	; 0
    1aae:	ef e4       	ldi	r30, 0x4F	; 79
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	80 81       	ld	r24, Z
    1ab4:	8f 7c       	andi	r24, 0xCF	; 207
    1ab6:	8c 93       	st	X, r24
    TCCR1A |= Copy_u8OCR1BMode;
    1ab8:	af e4       	ldi	r26, 0x4F	; 79
    1aba:	b0 e0       	ldi	r27, 0x00	; 0
    1abc:	ef e4       	ldi	r30, 0x4F	; 79
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	90 81       	ld	r25, Z
    1ac2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ac4:	89 2b       	or	r24, r25
    1ac6:	8c 93       	st	X, r24
    
    /*Set Timer1 Prescaler*/
    TCCR1B &= CLOCK_SELECT_MASK;
    1ac8:	ae e4       	ldi	r26, 0x4E	; 78
    1aca:	b0 e0       	ldi	r27, 0x00	; 0
    1acc:	ee e4       	ldi	r30, 0x4E	; 78
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	80 81       	ld	r24, Z
    1ad2:	88 7f       	andi	r24, 0xF8	; 248
    1ad4:	8c 93       	st	X, r24
    TCCR1B |= Copy_u8Scaler;
    1ad6:	ae e4       	ldi	r26, 0x4E	; 78
    1ad8:	b0 e0       	ldi	r27, 0x00	; 0
    1ada:	ee e4       	ldi	r30, 0x4E	; 78
    1adc:	f0 e0       	ldi	r31, 0x00	; 0
    1ade:	90 81       	ld	r25, Z
    1ae0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae2:	89 2b       	or	r24, r25
    1ae4:	8c 93       	st	X, r24
}
    1ae6:	26 96       	adiw	r28, 0x06	; 6
    1ae8:	0f b6       	in	r0, 0x3f	; 63
    1aea:	f8 94       	cli
    1aec:	de bf       	out	0x3e, r29	; 62
    1aee:	0f be       	out	0x3f, r0	; 63
    1af0:	cd bf       	out	0x3d, r28	; 61
    1af2:	cf 91       	pop	r28
    1af4:	df 91       	pop	r29
    1af6:	08 95       	ret

00001af8 <Timer1_voidSetPreloadValue>:

void Timer1_voidSetPreloadValue(u16 Copy_u16Value)
{
    1af8:	df 93       	push	r29
    1afa:	cf 93       	push	r28
    1afc:	00 d0       	rcall	.+0      	; 0x1afe <Timer1_voidSetPreloadValue+0x6>
    1afe:	cd b7       	in	r28, 0x3d	; 61
    1b00:	de b7       	in	r29, 0x3e	; 62
    1b02:	9a 83       	std	Y+2, r25	; 0x02
    1b04:	89 83       	std	Y+1, r24	; 0x01
	TCNT1 = Copy_u16Value;
    1b06:	ec e4       	ldi	r30, 0x4C	; 76
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	89 81       	ldd	r24, Y+1	; 0x01
    1b0c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b0e:	91 83       	std	Z+1, r25	; 0x01
    1b10:	80 83       	st	Z, r24
}
    1b12:	0f 90       	pop	r0
    1b14:	0f 90       	pop	r0
    1b16:	cf 91       	pop	r28
    1b18:	df 91       	pop	r29
    1b1a:	08 95       	ret

00001b1c <Timer1_voidSetOCR1AValue>:

void Timer1_voidSetOCR1AValue(u16 Copy_u16OCR1AValue)
{
    1b1c:	df 93       	push	r29
    1b1e:	cf 93       	push	r28
    1b20:	00 d0       	rcall	.+0      	; 0x1b22 <Timer1_voidSetOCR1AValue+0x6>
    1b22:	cd b7       	in	r28, 0x3d	; 61
    1b24:	de b7       	in	r29, 0x3e	; 62
    1b26:	9a 83       	std	Y+2, r25	; 0x02
    1b28:	89 83       	std	Y+1, r24	; 0x01
    OCR1A = Copy_u16OCR1AValue;
    1b2a:	ea e4       	ldi	r30, 0x4A	; 74
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	89 81       	ldd	r24, Y+1	; 0x01
    1b30:	9a 81       	ldd	r25, Y+2	; 0x02
    1b32:	91 83       	std	Z+1, r25	; 0x01
    1b34:	80 83       	st	Z, r24
}
    1b36:	0f 90       	pop	r0
    1b38:	0f 90       	pop	r0
    1b3a:	cf 91       	pop	r28
    1b3c:	df 91       	pop	r29
    1b3e:	08 95       	ret

00001b40 <Timer1_voidSetOCR1BValue>:

void Timer1_voidSetOCR1BValue(u16 Copy_u16OCR1BValue)
{
    1b40:	df 93       	push	r29
    1b42:	cf 93       	push	r28
    1b44:	00 d0       	rcall	.+0      	; 0x1b46 <Timer1_voidSetOCR1BValue+0x6>
    1b46:	cd b7       	in	r28, 0x3d	; 61
    1b48:	de b7       	in	r29, 0x3e	; 62
    1b4a:	9a 83       	std	Y+2, r25	; 0x02
    1b4c:	89 83       	std	Y+1, r24	; 0x01
    OCR1B = Copy_u16OCR1BValue;
    1b4e:	e8 e4       	ldi	r30, 0x48	; 72
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	89 81       	ldd	r24, Y+1	; 0x01
    1b54:	9a 81       	ldd	r25, Y+2	; 0x02
    1b56:	91 83       	std	Z+1, r25	; 0x01
    1b58:	80 83       	st	Z, r24
}
    1b5a:	0f 90       	pop	r0
    1b5c:	0f 90       	pop	r0
    1b5e:	cf 91       	pop	r28
    1b60:	df 91       	pop	r29
    1b62:	08 95       	ret

00001b64 <Timer1_voidSetICR1Value>:

void Timer1_voidSetICR1Value(u16 Copy_u16ICR1Value)
{
    1b64:	df 93       	push	r29
    1b66:	cf 93       	push	r28
    1b68:	00 d0       	rcall	.+0      	; 0x1b6a <Timer1_voidSetICR1Value+0x6>
    1b6a:	cd b7       	in	r28, 0x3d	; 61
    1b6c:	de b7       	in	r29, 0x3e	; 62
    1b6e:	9a 83       	std	Y+2, r25	; 0x02
    1b70:	89 83       	std	Y+1, r24	; 0x01
    ICR1 = Copy_u16ICR1Value;
    1b72:	e6 e4       	ldi	r30, 0x46	; 70
    1b74:	f0 e0       	ldi	r31, 0x00	; 0
    1b76:	89 81       	ldd	r24, Y+1	; 0x01
    1b78:	9a 81       	ldd	r25, Y+2	; 0x02
    1b7a:	91 83       	std	Z+1, r25	; 0x01
    1b7c:	80 83       	st	Z, r24
}
    1b7e:	0f 90       	pop	r0
    1b80:	0f 90       	pop	r0
    1b82:	cf 91       	pop	r28
    1b84:	df 91       	pop	r29
    1b86:	08 95       	ret

00001b88 <ICU_voidGetICR1Value>:


u16  ICU_voidGetICR1Value(void)
{
    1b88:	df 93       	push	r29
    1b8a:	cf 93       	push	r28
    1b8c:	cd b7       	in	r28, 0x3d	; 61
    1b8e:	de b7       	in	r29, 0x3e	; 62
    return ICR1;
    1b90:	e6 e4       	ldi	r30, 0x46	; 70
    1b92:	f0 e0       	ldi	r31, 0x00	; 0
    1b94:	80 81       	ld	r24, Z
    1b96:	91 81       	ldd	r25, Z+1	; 0x01
}
    1b98:	cf 91       	pop	r28
    1b9a:	df 91       	pop	r29
    1b9c:	08 95       	ret

00001b9e <ICU_voidSetTriggerEdge>:


void ICU_voidSetTriggerEdge(u8 Copy_u8TriggerEdge)
{
    1b9e:	df 93       	push	r29
    1ba0:	cf 93       	push	r28
    1ba2:	00 d0       	rcall	.+0      	; 0x1ba4 <ICU_voidSetTriggerEdge+0x6>
    1ba4:	0f 92       	push	r0
    1ba6:	cd b7       	in	r28, 0x3d	; 61
    1ba8:	de b7       	in	r29, 0x3e	; 62
    1baa:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_u8TriggerEdge)
    1bac:	89 81       	ldd	r24, Y+1	; 0x01
    1bae:	28 2f       	mov	r18, r24
    1bb0:	30 e0       	ldi	r19, 0x00	; 0
    1bb2:	3b 83       	std	Y+3, r19	; 0x03
    1bb4:	2a 83       	std	Y+2, r18	; 0x02
    1bb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb8:	9b 81       	ldd	r25, Y+3	; 0x03
    1bba:	00 97       	sbiw	r24, 0x00	; 0
    1bbc:	31 f0       	breq	.+12     	; 0x1bca <ICU_voidSetTriggerEdge+0x2c>
    1bbe:	2a 81       	ldd	r18, Y+2	; 0x02
    1bc0:	3b 81       	ldd	r19, Y+3	; 0x03
    1bc2:	21 30       	cpi	r18, 0x01	; 1
    1bc4:	31 05       	cpc	r19, r1
    1bc6:	49 f0       	breq	.+18     	; 0x1bda <ICU_voidSetTriggerEdge+0x3c>
    1bc8:	0f c0       	rjmp	.+30     	; 0x1be8 <ICU_voidSetTriggerEdge+0x4a>
    {
    case ICU_TRIGGER_EDGE_FALLING_EDGE:
        CLEAR_BIT(TCCR1B, TCCR1B_ICES1);
    1bca:	ae e4       	ldi	r26, 0x4E	; 78
    1bcc:	b0 e0       	ldi	r27, 0x00	; 0
    1bce:	ee e4       	ldi	r30, 0x4E	; 78
    1bd0:	f0 e0       	ldi	r31, 0x00	; 0
    1bd2:	80 81       	ld	r24, Z
    1bd4:	8f 7b       	andi	r24, 0xBF	; 191
    1bd6:	8c 93       	st	X, r24
    1bd8:	07 c0       	rjmp	.+14     	; 0x1be8 <ICU_voidSetTriggerEdge+0x4a>
        break;
    
    case ICU_TRIGGER_EDGE_RISING_EDGE:
        SET_BIT(TCCR1B, TCCR1B_ICES1);
    1bda:	ae e4       	ldi	r26, 0x4E	; 78
    1bdc:	b0 e0       	ldi	r27, 0x00	; 0
    1bde:	ee e4       	ldi	r30, 0x4E	; 78
    1be0:	f0 e0       	ldi	r31, 0x00	; 0
    1be2:	80 81       	ld	r24, Z
    1be4:	80 64       	ori	r24, 0x40	; 64
    1be6:	8c 93       	st	X, r24
        break;
    
    default:
        break;
    }
}
    1be8:	0f 90       	pop	r0
    1bea:	0f 90       	pop	r0
    1bec:	0f 90       	pop	r0
    1bee:	cf 91       	pop	r28
    1bf0:	df 91       	pop	r29
    1bf2:	08 95       	ret

00001bf4 <Timer1_voidOVFInterruptEnable>:



void Timer1_voidOVFInterruptEnable(void)
{
    1bf4:	df 93       	push	r29
    1bf6:	cf 93       	push	r28
    1bf8:	cd b7       	in	r28, 0x3d	; 61
    1bfa:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_TOIE1);
    1bfc:	a9 e5       	ldi	r26, 0x59	; 89
    1bfe:	b0 e0       	ldi	r27, 0x00	; 0
    1c00:	e9 e5       	ldi	r30, 0x59	; 89
    1c02:	f0 e0       	ldi	r31, 0x00	; 0
    1c04:	80 81       	ld	r24, Z
    1c06:	84 60       	ori	r24, 0x04	; 4
    1c08:	8c 93       	st	X, r24
}
    1c0a:	cf 91       	pop	r28
    1c0c:	df 91       	pop	r29
    1c0e:	08 95       	ret

00001c10 <Timer1_voidOVFInterruptDisable>:

void Timer1_voidOVFInterruptDisable(void)
{
    1c10:	df 93       	push	r29
    1c12:	cf 93       	push	r28
    1c14:	cd b7       	in	r28, 0x3d	; 61
    1c16:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(TIMSK, TIMSK_TOIE1);
    1c18:	a9 e5       	ldi	r26, 0x59	; 89
    1c1a:	b0 e0       	ldi	r27, 0x00	; 0
    1c1c:	e9 e5       	ldi	r30, 0x59	; 89
    1c1e:	f0 e0       	ldi	r31, 0x00	; 0
    1c20:	80 81       	ld	r24, Z
    1c22:	8b 7f       	andi	r24, 0xFB	; 251
    1c24:	8c 93       	st	X, r24
}
    1c26:	cf 91       	pop	r28
    1c28:	df 91       	pop	r29
    1c2a:	08 95       	ret

00001c2c <Timer1_voidOC1AInterruptEnable>:

void Timer1_voidOC1AInterruptEnable(void)
{
    1c2c:	df 93       	push	r29
    1c2e:	cf 93       	push	r28
    1c30:	cd b7       	in	r28, 0x3d	; 61
    1c32:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_OCIE1A);
    1c34:	a9 e5       	ldi	r26, 0x59	; 89
    1c36:	b0 e0       	ldi	r27, 0x00	; 0
    1c38:	e9 e5       	ldi	r30, 0x59	; 89
    1c3a:	f0 e0       	ldi	r31, 0x00	; 0
    1c3c:	80 81       	ld	r24, Z
    1c3e:	80 61       	ori	r24, 0x10	; 16
    1c40:	8c 93       	st	X, r24
}
    1c42:	cf 91       	pop	r28
    1c44:	df 91       	pop	r29
    1c46:	08 95       	ret

00001c48 <Timer1_voidOC1AInterruptDisable>:

void Timer1_voidOC1AInterruptDisable(void)
{
    1c48:	df 93       	push	r29
    1c4a:	cf 93       	push	r28
    1c4c:	cd b7       	in	r28, 0x3d	; 61
    1c4e:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(TIMSK, TIMSK_OCIE1A);
    1c50:	a9 e5       	ldi	r26, 0x59	; 89
    1c52:	b0 e0       	ldi	r27, 0x00	; 0
    1c54:	e9 e5       	ldi	r30, 0x59	; 89
    1c56:	f0 e0       	ldi	r31, 0x00	; 0
    1c58:	80 81       	ld	r24, Z
    1c5a:	8f 7e       	andi	r24, 0xEF	; 239
    1c5c:	8c 93       	st	X, r24
}
    1c5e:	cf 91       	pop	r28
    1c60:	df 91       	pop	r29
    1c62:	08 95       	ret

00001c64 <Timer1_voidOC1BInterruptEnable>:

void Timer1_voidOC1BInterruptEnable(void)
{
    1c64:	df 93       	push	r29
    1c66:	cf 93       	push	r28
    1c68:	cd b7       	in	r28, 0x3d	; 61
    1c6a:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_OCIE1B);
    1c6c:	a9 e5       	ldi	r26, 0x59	; 89
    1c6e:	b0 e0       	ldi	r27, 0x00	; 0
    1c70:	e9 e5       	ldi	r30, 0x59	; 89
    1c72:	f0 e0       	ldi	r31, 0x00	; 0
    1c74:	80 81       	ld	r24, Z
    1c76:	88 60       	ori	r24, 0x08	; 8
    1c78:	8c 93       	st	X, r24
}
    1c7a:	cf 91       	pop	r28
    1c7c:	df 91       	pop	r29
    1c7e:	08 95       	ret

00001c80 <Timer1_voidOC1BInterruptDisable>:

void Timer1_voidOC1BInterruptDisable(void)
{
    1c80:	df 93       	push	r29
    1c82:	cf 93       	push	r28
    1c84:	cd b7       	in	r28, 0x3d	; 61
    1c86:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(TIMSK, TIMSK_OCIE1B);
    1c88:	a9 e5       	ldi	r26, 0x59	; 89
    1c8a:	b0 e0       	ldi	r27, 0x00	; 0
    1c8c:	e9 e5       	ldi	r30, 0x59	; 89
    1c8e:	f0 e0       	ldi	r31, 0x00	; 0
    1c90:	80 81       	ld	r24, Z
    1c92:	87 7f       	andi	r24, 0xF7	; 247
    1c94:	8c 93       	st	X, r24
}
    1c96:	cf 91       	pop	r28
    1c98:	df 91       	pop	r29
    1c9a:	08 95       	ret

00001c9c <ICU_voidInterruptEnable>:

void ICU_voidInterruptEnable(void)
{
    1c9c:	df 93       	push	r29
    1c9e:	cf 93       	push	r28
    1ca0:	cd b7       	in	r28, 0x3d	; 61
    1ca2:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_TICIE1);
    1ca4:	a9 e5       	ldi	r26, 0x59	; 89
    1ca6:	b0 e0       	ldi	r27, 0x00	; 0
    1ca8:	e9 e5       	ldi	r30, 0x59	; 89
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	80 81       	ld	r24, Z
    1cae:	80 62       	ori	r24, 0x20	; 32
    1cb0:	8c 93       	st	X, r24
}
    1cb2:	cf 91       	pop	r28
    1cb4:	df 91       	pop	r29
    1cb6:	08 95       	ret

00001cb8 <ICU_voidInterruptDisable>:

void ICU_voidInterruptDisable(void)
{
    1cb8:	df 93       	push	r29
    1cba:	cf 93       	push	r28
    1cbc:	cd b7       	in	r28, 0x3d	; 61
    1cbe:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(TIMSK, TIMSK_TICIE1);
    1cc0:	a9 e5       	ldi	r26, 0x59	; 89
    1cc2:	b0 e0       	ldi	r27, 0x00	; 0
    1cc4:	e9 e5       	ldi	r30, 0x59	; 89
    1cc6:	f0 e0       	ldi	r31, 0x00	; 0
    1cc8:	80 81       	ld	r24, Z
    1cca:	8f 7d       	andi	r24, 0xDF	; 223
    1ccc:	8c 93       	st	X, r24
}
    1cce:	cf 91       	pop	r28
    1cd0:	df 91       	pop	r29
    1cd2:	08 95       	ret

00001cd4 <Timer1_voidOVFSetCallBack>:


/****************Set Interrupts Functions Call Back*********************/
void Timer1_voidOVFSetCallBack(void (*NotifiFunction)(void))
{
    1cd4:	df 93       	push	r29
    1cd6:	cf 93       	push	r28
    1cd8:	00 d0       	rcall	.+0      	; 0x1cda <Timer1_voidOVFSetCallBack+0x6>
    1cda:	cd b7       	in	r28, 0x3d	; 61
    1cdc:	de b7       	in	r29, 0x3e	; 62
    1cde:	9a 83       	std	Y+2, r25	; 0x02
    1ce0:	89 83       	std	Y+1, r24	; 0x01
    Timer1_OVF_NotificationFunc = NotifiFunction;
    1ce2:	89 81       	ldd	r24, Y+1	; 0x01
    1ce4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ce6:	90 93 95 01 	sts	0x0195, r25
    1cea:	80 93 94 01 	sts	0x0194, r24
}
    1cee:	0f 90       	pop	r0
    1cf0:	0f 90       	pop	r0
    1cf2:	cf 91       	pop	r28
    1cf4:	df 91       	pop	r29
    1cf6:	08 95       	ret

00001cf8 <Timer1_voidOC1ASetCallBack>:

void Timer1_voidOC1ASetCallBack(void (*NotifiFunction)(void))
{
    1cf8:	df 93       	push	r29
    1cfa:	cf 93       	push	r28
    1cfc:	00 d0       	rcall	.+0      	; 0x1cfe <Timer1_voidOC1ASetCallBack+0x6>
    1cfe:	cd b7       	in	r28, 0x3d	; 61
    1d00:	de b7       	in	r29, 0x3e	; 62
    1d02:	9a 83       	std	Y+2, r25	; 0x02
    1d04:	89 83       	std	Y+1, r24	; 0x01
    Timer1_OC1A_NotificationFunc = NotifiFunction;
    1d06:	89 81       	ldd	r24, Y+1	; 0x01
    1d08:	9a 81       	ldd	r25, Y+2	; 0x02
    1d0a:	90 93 97 01 	sts	0x0197, r25
    1d0e:	80 93 96 01 	sts	0x0196, r24
}
    1d12:	0f 90       	pop	r0
    1d14:	0f 90       	pop	r0
    1d16:	cf 91       	pop	r28
    1d18:	df 91       	pop	r29
    1d1a:	08 95       	ret

00001d1c <Timer1_voidOC1BSetCallBack>:

void Timer1_voidOC1BSetCallBack(void (*NotifiFunction)(void))
{
    1d1c:	df 93       	push	r29
    1d1e:	cf 93       	push	r28
    1d20:	00 d0       	rcall	.+0      	; 0x1d22 <Timer1_voidOC1BSetCallBack+0x6>
    1d22:	cd b7       	in	r28, 0x3d	; 61
    1d24:	de b7       	in	r29, 0x3e	; 62
    1d26:	9a 83       	std	Y+2, r25	; 0x02
    1d28:	89 83       	std	Y+1, r24	; 0x01
    Timer1_OC1B_NotificationFunc = NotifiFunction;
    1d2a:	89 81       	ldd	r24, Y+1	; 0x01
    1d2c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d2e:	90 93 99 01 	sts	0x0199, r25
    1d32:	80 93 98 01 	sts	0x0198, r24
}
    1d36:	0f 90       	pop	r0
    1d38:	0f 90       	pop	r0
    1d3a:	cf 91       	pop	r28
    1d3c:	df 91       	pop	r29
    1d3e:	08 95       	ret

00001d40 <ICU_voidSetCallBack>:

void ICU_voidSetCallBack(void (*NotifiFunction)(void))
{
    1d40:	df 93       	push	r29
    1d42:	cf 93       	push	r28
    1d44:	00 d0       	rcall	.+0      	; 0x1d46 <ICU_voidSetCallBack+0x6>
    1d46:	cd b7       	in	r28, 0x3d	; 61
    1d48:	de b7       	in	r29, 0x3e	; 62
    1d4a:	9a 83       	std	Y+2, r25	; 0x02
    1d4c:	89 83       	std	Y+1, r24	; 0x01
    Timer1_ICU_NotificationFunc = NotifiFunction;
    1d4e:	89 81       	ldd	r24, Y+1	; 0x01
    1d50:	9a 81       	ldd	r25, Y+2	; 0x02
    1d52:	90 93 9b 01 	sts	0x019B, r25
    1d56:	80 93 9a 01 	sts	0x019A, r24
}
    1d5a:	0f 90       	pop	r0
    1d5c:	0f 90       	pop	r0
    1d5e:	cf 91       	pop	r28
    1d60:	df 91       	pop	r29
    1d62:	08 95       	ret

00001d64 <__vector_9>:
/*************************************************************************/

ISR(TIMER1_OVF_vect)
{
    1d64:	1f 92       	push	r1
    1d66:	0f 92       	push	r0
    1d68:	0f b6       	in	r0, 0x3f	; 63
    1d6a:	0f 92       	push	r0
    1d6c:	11 24       	eor	r1, r1
    1d6e:	2f 93       	push	r18
    1d70:	3f 93       	push	r19
    1d72:	4f 93       	push	r20
    1d74:	5f 93       	push	r21
    1d76:	6f 93       	push	r22
    1d78:	7f 93       	push	r23
    1d7a:	8f 93       	push	r24
    1d7c:	9f 93       	push	r25
    1d7e:	af 93       	push	r26
    1d80:	bf 93       	push	r27
    1d82:	ef 93       	push	r30
    1d84:	ff 93       	push	r31
    1d86:	df 93       	push	r29
    1d88:	cf 93       	push	r28
    1d8a:	cd b7       	in	r28, 0x3d	; 61
    1d8c:	de b7       	in	r29, 0x3e	; 62
    if(Timer1_OVF_NotificationFunc)
    1d8e:	80 91 94 01 	lds	r24, 0x0194
    1d92:	90 91 95 01 	lds	r25, 0x0195
    1d96:	00 97       	sbiw	r24, 0x00	; 0
    1d98:	29 f0       	breq	.+10     	; 0x1da4 <__vector_9+0x40>
    {
        Timer1_OVF_NotificationFunc();
    1d9a:	e0 91 94 01 	lds	r30, 0x0194
    1d9e:	f0 91 95 01 	lds	r31, 0x0195
    1da2:	09 95       	icall
    }
}
    1da4:	cf 91       	pop	r28
    1da6:	df 91       	pop	r29
    1da8:	ff 91       	pop	r31
    1daa:	ef 91       	pop	r30
    1dac:	bf 91       	pop	r27
    1dae:	af 91       	pop	r26
    1db0:	9f 91       	pop	r25
    1db2:	8f 91       	pop	r24
    1db4:	7f 91       	pop	r23
    1db6:	6f 91       	pop	r22
    1db8:	5f 91       	pop	r21
    1dba:	4f 91       	pop	r20
    1dbc:	3f 91       	pop	r19
    1dbe:	2f 91       	pop	r18
    1dc0:	0f 90       	pop	r0
    1dc2:	0f be       	out	0x3f, r0	; 63
    1dc4:	0f 90       	pop	r0
    1dc6:	1f 90       	pop	r1
    1dc8:	18 95       	reti

00001dca <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
    1dca:	1f 92       	push	r1
    1dcc:	0f 92       	push	r0
    1dce:	0f b6       	in	r0, 0x3f	; 63
    1dd0:	0f 92       	push	r0
    1dd2:	11 24       	eor	r1, r1
    1dd4:	2f 93       	push	r18
    1dd6:	3f 93       	push	r19
    1dd8:	4f 93       	push	r20
    1dda:	5f 93       	push	r21
    1ddc:	6f 93       	push	r22
    1dde:	7f 93       	push	r23
    1de0:	8f 93       	push	r24
    1de2:	9f 93       	push	r25
    1de4:	af 93       	push	r26
    1de6:	bf 93       	push	r27
    1de8:	ef 93       	push	r30
    1dea:	ff 93       	push	r31
    1dec:	df 93       	push	r29
    1dee:	cf 93       	push	r28
    1df0:	cd b7       	in	r28, 0x3d	; 61
    1df2:	de b7       	in	r29, 0x3e	; 62
    if(Timer1_OC1A_NotificationFunc)
    1df4:	80 91 96 01 	lds	r24, 0x0196
    1df8:	90 91 97 01 	lds	r25, 0x0197
    1dfc:	00 97       	sbiw	r24, 0x00	; 0
    1dfe:	29 f0       	breq	.+10     	; 0x1e0a <__vector_7+0x40>
    {
        Timer1_OC1A_NotificationFunc();
    1e00:	e0 91 96 01 	lds	r30, 0x0196
    1e04:	f0 91 97 01 	lds	r31, 0x0197
    1e08:	09 95       	icall
    }
}
    1e0a:	cf 91       	pop	r28
    1e0c:	df 91       	pop	r29
    1e0e:	ff 91       	pop	r31
    1e10:	ef 91       	pop	r30
    1e12:	bf 91       	pop	r27
    1e14:	af 91       	pop	r26
    1e16:	9f 91       	pop	r25
    1e18:	8f 91       	pop	r24
    1e1a:	7f 91       	pop	r23
    1e1c:	6f 91       	pop	r22
    1e1e:	5f 91       	pop	r21
    1e20:	4f 91       	pop	r20
    1e22:	3f 91       	pop	r19
    1e24:	2f 91       	pop	r18
    1e26:	0f 90       	pop	r0
    1e28:	0f be       	out	0x3f, r0	; 63
    1e2a:	0f 90       	pop	r0
    1e2c:	1f 90       	pop	r1
    1e2e:	18 95       	reti

00001e30 <__vector_8>:

ISR(TIMER1_COMPB_vect)
{
    1e30:	1f 92       	push	r1
    1e32:	0f 92       	push	r0
    1e34:	0f b6       	in	r0, 0x3f	; 63
    1e36:	0f 92       	push	r0
    1e38:	11 24       	eor	r1, r1
    1e3a:	2f 93       	push	r18
    1e3c:	3f 93       	push	r19
    1e3e:	4f 93       	push	r20
    1e40:	5f 93       	push	r21
    1e42:	6f 93       	push	r22
    1e44:	7f 93       	push	r23
    1e46:	8f 93       	push	r24
    1e48:	9f 93       	push	r25
    1e4a:	af 93       	push	r26
    1e4c:	bf 93       	push	r27
    1e4e:	ef 93       	push	r30
    1e50:	ff 93       	push	r31
    1e52:	df 93       	push	r29
    1e54:	cf 93       	push	r28
    1e56:	cd b7       	in	r28, 0x3d	; 61
    1e58:	de b7       	in	r29, 0x3e	; 62
    if(Timer1_OC1B_NotificationFunc)
    1e5a:	80 91 98 01 	lds	r24, 0x0198
    1e5e:	90 91 99 01 	lds	r25, 0x0199
    1e62:	00 97       	sbiw	r24, 0x00	; 0
    1e64:	29 f0       	breq	.+10     	; 0x1e70 <__vector_8+0x40>
    {
        Timer1_OC1B_NotificationFunc();
    1e66:	e0 91 98 01 	lds	r30, 0x0198
    1e6a:	f0 91 99 01 	lds	r31, 0x0199
    1e6e:	09 95       	icall
    }
}
    1e70:	cf 91       	pop	r28
    1e72:	df 91       	pop	r29
    1e74:	ff 91       	pop	r31
    1e76:	ef 91       	pop	r30
    1e78:	bf 91       	pop	r27
    1e7a:	af 91       	pop	r26
    1e7c:	9f 91       	pop	r25
    1e7e:	8f 91       	pop	r24
    1e80:	7f 91       	pop	r23
    1e82:	6f 91       	pop	r22
    1e84:	5f 91       	pop	r21
    1e86:	4f 91       	pop	r20
    1e88:	3f 91       	pop	r19
    1e8a:	2f 91       	pop	r18
    1e8c:	0f 90       	pop	r0
    1e8e:	0f be       	out	0x3f, r0	; 63
    1e90:	0f 90       	pop	r0
    1e92:	1f 90       	pop	r1
    1e94:	18 95       	reti

00001e96 <__vector_6>:

ISR(TIMER1_CAPT_vect)
{
    1e96:	1f 92       	push	r1
    1e98:	0f 92       	push	r0
    1e9a:	0f b6       	in	r0, 0x3f	; 63
    1e9c:	0f 92       	push	r0
    1e9e:	11 24       	eor	r1, r1
    1ea0:	2f 93       	push	r18
    1ea2:	3f 93       	push	r19
    1ea4:	4f 93       	push	r20
    1ea6:	5f 93       	push	r21
    1ea8:	6f 93       	push	r22
    1eaa:	7f 93       	push	r23
    1eac:	8f 93       	push	r24
    1eae:	9f 93       	push	r25
    1eb0:	af 93       	push	r26
    1eb2:	bf 93       	push	r27
    1eb4:	ef 93       	push	r30
    1eb6:	ff 93       	push	r31
    1eb8:	df 93       	push	r29
    1eba:	cf 93       	push	r28
    1ebc:	cd b7       	in	r28, 0x3d	; 61
    1ebe:	de b7       	in	r29, 0x3e	; 62
    if(Timer1_ICU_NotificationFunc)
    1ec0:	80 91 9a 01 	lds	r24, 0x019A
    1ec4:	90 91 9b 01 	lds	r25, 0x019B
    1ec8:	00 97       	sbiw	r24, 0x00	; 0
    1eca:	29 f0       	breq	.+10     	; 0x1ed6 <__vector_6+0x40>
    {
        Timer1_ICU_NotificationFunc();
    1ecc:	e0 91 9a 01 	lds	r30, 0x019A
    1ed0:	f0 91 9b 01 	lds	r31, 0x019B
    1ed4:	09 95       	icall
    }
}
    1ed6:	cf 91       	pop	r28
    1ed8:	df 91       	pop	r29
    1eda:	ff 91       	pop	r31
    1edc:	ef 91       	pop	r30
    1ede:	bf 91       	pop	r27
    1ee0:	af 91       	pop	r26
    1ee2:	9f 91       	pop	r25
    1ee4:	8f 91       	pop	r24
    1ee6:	7f 91       	pop	r23
    1ee8:	6f 91       	pop	r22
    1eea:	5f 91       	pop	r21
    1eec:	4f 91       	pop	r20
    1eee:	3f 91       	pop	r19
    1ef0:	2f 91       	pop	r18
    1ef2:	0f 90       	pop	r0
    1ef4:	0f be       	out	0x3f, r0	; 63
    1ef6:	0f 90       	pop	r0
    1ef8:	1f 90       	pop	r1
    1efa:	18 95       	reti

00001efc <Timer2_voidInit>:


/*****************************************************************************/
/************************************Timer1***********************************/
void Timer2_voidInit(u8 Copy_u8Mode, u8 Copy_u8Scaler, u8 Copy_u8OCRMode)
{
    1efc:	df 93       	push	r29
    1efe:	cf 93       	push	r28
    1f00:	00 d0       	rcall	.+0      	; 0x1f02 <Timer2_voidInit+0x6>
    1f02:	00 d0       	rcall	.+0      	; 0x1f04 <Timer2_voidInit+0x8>
    1f04:	0f 92       	push	r0
    1f06:	cd b7       	in	r28, 0x3d	; 61
    1f08:	de b7       	in	r29, 0x3e	; 62
    1f0a:	89 83       	std	Y+1, r24	; 0x01
    1f0c:	6a 83       	std	Y+2, r22	; 0x02
    1f0e:	4b 83       	std	Y+3, r20	; 0x03
    //Set Timer 2 Mode//
    switch (Copy_u8Mode)
    1f10:	89 81       	ldd	r24, Y+1	; 0x01
    1f12:	28 2f       	mov	r18, r24
    1f14:	30 e0       	ldi	r19, 0x00	; 0
    1f16:	3d 83       	std	Y+5, r19	; 0x05
    1f18:	2c 83       	std	Y+4, r18	; 0x04
    1f1a:	8c 81       	ldd	r24, Y+4	; 0x04
    1f1c:	9d 81       	ldd	r25, Y+5	; 0x05
    1f1e:	81 30       	cpi	r24, 0x01	; 1
    1f20:	91 05       	cpc	r25, r1
    1f22:	21 f1       	breq	.+72     	; 0x1f6c <Timer2_voidInit+0x70>
    1f24:	2c 81       	ldd	r18, Y+4	; 0x04
    1f26:	3d 81       	ldd	r19, Y+5	; 0x05
    1f28:	22 30       	cpi	r18, 0x02	; 2
    1f2a:	31 05       	cpc	r19, r1
    1f2c:	2c f4       	brge	.+10     	; 0x1f38 <Timer2_voidInit+0x3c>
    1f2e:	8c 81       	ldd	r24, Y+4	; 0x04
    1f30:	9d 81       	ldd	r25, Y+5	; 0x05
    1f32:	00 97       	sbiw	r24, 0x00	; 0
    1f34:	61 f0       	breq	.+24     	; 0x1f4e <Timer2_voidInit+0x52>
    1f36:	46 c0       	rjmp	.+140    	; 0x1fc4 <Timer2_voidInit+0xc8>
    1f38:	2c 81       	ldd	r18, Y+4	; 0x04
    1f3a:	3d 81       	ldd	r19, Y+5	; 0x05
    1f3c:	22 30       	cpi	r18, 0x02	; 2
    1f3e:	31 05       	cpc	r19, r1
    1f40:	21 f1       	breq	.+72     	; 0x1f8a <Timer2_voidInit+0x8e>
    1f42:	8c 81       	ldd	r24, Y+4	; 0x04
    1f44:	9d 81       	ldd	r25, Y+5	; 0x05
    1f46:	83 30       	cpi	r24, 0x03	; 3
    1f48:	91 05       	cpc	r25, r1
    1f4a:	71 f1       	breq	.+92     	; 0x1fa8 <Timer2_voidInit+0xac>
    1f4c:	3b c0       	rjmp	.+118    	; 0x1fc4 <Timer2_voidInit+0xc8>
    {
    case TIMER2_NORMAL_MODE:
        CLEAR_BIT(TCCR2, TCCR2_WGM20);
    1f4e:	a5 e4       	ldi	r26, 0x45	; 69
    1f50:	b0 e0       	ldi	r27, 0x00	; 0
    1f52:	e5 e4       	ldi	r30, 0x45	; 69
    1f54:	f0 e0       	ldi	r31, 0x00	; 0
    1f56:	80 81       	ld	r24, Z
    1f58:	8f 7b       	andi	r24, 0xBF	; 191
    1f5a:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR2, TCCR2_WGM21);
    1f5c:	a5 e4       	ldi	r26, 0x45	; 69
    1f5e:	b0 e0       	ldi	r27, 0x00	; 0
    1f60:	e5 e4       	ldi	r30, 0x45	; 69
    1f62:	f0 e0       	ldi	r31, 0x00	; 0
    1f64:	80 81       	ld	r24, Z
    1f66:	87 7f       	andi	r24, 0xF7	; 247
    1f68:	8c 93       	st	X, r24
    1f6a:	2c c0       	rjmp	.+88     	; 0x1fc4 <Timer2_voidInit+0xc8>
        break;
    case TIMER2_PHASE_CORRECT_MODE:
        SET_BIT(TCCR2, TCCR2_WGM20);
    1f6c:	a5 e4       	ldi	r26, 0x45	; 69
    1f6e:	b0 e0       	ldi	r27, 0x00	; 0
    1f70:	e5 e4       	ldi	r30, 0x45	; 69
    1f72:	f0 e0       	ldi	r31, 0x00	; 0
    1f74:	80 81       	ld	r24, Z
    1f76:	80 64       	ori	r24, 0x40	; 64
    1f78:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR2, TCCR2_WGM21);
    1f7a:	a5 e4       	ldi	r26, 0x45	; 69
    1f7c:	b0 e0       	ldi	r27, 0x00	; 0
    1f7e:	e5 e4       	ldi	r30, 0x45	; 69
    1f80:	f0 e0       	ldi	r31, 0x00	; 0
    1f82:	80 81       	ld	r24, Z
    1f84:	87 7f       	andi	r24, 0xF7	; 247
    1f86:	8c 93       	st	X, r24
    1f88:	1d c0       	rjmp	.+58     	; 0x1fc4 <Timer2_voidInit+0xc8>
        break;
    case TIMER2_CTC_MODE:
        CLEAR_BIT(TCCR2, TCCR2_WGM20);
    1f8a:	a5 e4       	ldi	r26, 0x45	; 69
    1f8c:	b0 e0       	ldi	r27, 0x00	; 0
    1f8e:	e5 e4       	ldi	r30, 0x45	; 69
    1f90:	f0 e0       	ldi	r31, 0x00	; 0
    1f92:	80 81       	ld	r24, Z
    1f94:	8f 7b       	andi	r24, 0xBF	; 191
    1f96:	8c 93       	st	X, r24
        SET_BIT(TCCR2, TCCR2_WGM21);
    1f98:	a5 e4       	ldi	r26, 0x45	; 69
    1f9a:	b0 e0       	ldi	r27, 0x00	; 0
    1f9c:	e5 e4       	ldi	r30, 0x45	; 69
    1f9e:	f0 e0       	ldi	r31, 0x00	; 0
    1fa0:	80 81       	ld	r24, Z
    1fa2:	88 60       	ori	r24, 0x08	; 8
    1fa4:	8c 93       	st	X, r24
    1fa6:	0e c0       	rjmp	.+28     	; 0x1fc4 <Timer2_voidInit+0xc8>
        break;
    case TIMER2_FAST_MODE:
        SET_BIT(TCCR2, TCCR2_WGM20);
    1fa8:	a5 e4       	ldi	r26, 0x45	; 69
    1faa:	b0 e0       	ldi	r27, 0x00	; 0
    1fac:	e5 e4       	ldi	r30, 0x45	; 69
    1fae:	f0 e0       	ldi	r31, 0x00	; 0
    1fb0:	80 81       	ld	r24, Z
    1fb2:	80 64       	ori	r24, 0x40	; 64
    1fb4:	8c 93       	st	X, r24
        SET_BIT(TCCR2, TCCR2_WGM21);
    1fb6:	a5 e4       	ldi	r26, 0x45	; 69
    1fb8:	b0 e0       	ldi	r27, 0x00	; 0
    1fba:	e5 e4       	ldi	r30, 0x45	; 69
    1fbc:	f0 e0       	ldi	r31, 0x00	; 0
    1fbe:	80 81       	ld	r24, Z
    1fc0:	88 60       	ori	r24, 0x08	; 8
    1fc2:	8c 93       	st	X, r24
    default:
        break;
    }

    /*Set OCR2 Mode*/
    TCCR2 &= OC2_CLEAR_MASK;
    1fc4:	a5 e4       	ldi	r26, 0x45	; 69
    1fc6:	b0 e0       	ldi	r27, 0x00	; 0
    1fc8:	e5 e4       	ldi	r30, 0x45	; 69
    1fca:	f0 e0       	ldi	r31, 0x00	; 0
    1fcc:	80 81       	ld	r24, Z
    1fce:	8f 7c       	andi	r24, 0xCF	; 207
    1fd0:	8c 93       	st	X, r24
    TCCR2 |= Copy_u8OCRMode;
    1fd2:	a5 e4       	ldi	r26, 0x45	; 69
    1fd4:	b0 e0       	ldi	r27, 0x00	; 0
    1fd6:	e5 e4       	ldi	r30, 0x45	; 69
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	90 81       	ld	r25, Z
    1fdc:	8b 81       	ldd	r24, Y+3	; 0x03
    1fde:	89 2b       	or	r24, r25
    1fe0:	8c 93       	st	X, r24
    
    /*Set TIMER2 Prescaler*/
    TCCR2 &= CLOCK_SELECT_MASK;
    1fe2:	a5 e4       	ldi	r26, 0x45	; 69
    1fe4:	b0 e0       	ldi	r27, 0x00	; 0
    1fe6:	e5 e4       	ldi	r30, 0x45	; 69
    1fe8:	f0 e0       	ldi	r31, 0x00	; 0
    1fea:	80 81       	ld	r24, Z
    1fec:	88 7f       	andi	r24, 0xF8	; 248
    1fee:	8c 93       	st	X, r24
    TCCR2 |= Copy_u8Scaler;
    1ff0:	a5 e4       	ldi	r26, 0x45	; 69
    1ff2:	b0 e0       	ldi	r27, 0x00	; 0
    1ff4:	e5 e4       	ldi	r30, 0x45	; 69
    1ff6:	f0 e0       	ldi	r31, 0x00	; 0
    1ff8:	90 81       	ld	r25, Z
    1ffa:	8a 81       	ldd	r24, Y+2	; 0x02
    1ffc:	89 2b       	or	r24, r25
    1ffe:	8c 93       	st	X, r24
}
    2000:	0f 90       	pop	r0
    2002:	0f 90       	pop	r0
    2004:	0f 90       	pop	r0
    2006:	0f 90       	pop	r0
    2008:	0f 90       	pop	r0
    200a:	cf 91       	pop	r28
    200c:	df 91       	pop	r29
    200e:	08 95       	ret

00002010 <Timer2_voidSetPreloadValue>:

void Timer2_voidSetPreloadValue(u8 Copy_u8Value)
{
    2010:	df 93       	push	r29
    2012:	cf 93       	push	r28
    2014:	0f 92       	push	r0
    2016:	cd b7       	in	r28, 0x3d	; 61
    2018:	de b7       	in	r29, 0x3e	; 62
    201a:	89 83       	std	Y+1, r24	; 0x01
    TCNT2 = Copy_u8Value;
    201c:	e4 e4       	ldi	r30, 0x44	; 68
    201e:	f0 e0       	ldi	r31, 0x00	; 0
    2020:	89 81       	ldd	r24, Y+1	; 0x01
    2022:	80 83       	st	Z, r24
}
    2024:	0f 90       	pop	r0
    2026:	cf 91       	pop	r28
    2028:	df 91       	pop	r29
    202a:	08 95       	ret

0000202c <Timer2_voidSetCompareMatchValue>:

void Timer2_voidSetCompareMatchValue(u8 Copy_u8Value)
{
    202c:	df 93       	push	r29
    202e:	cf 93       	push	r28
    2030:	0f 92       	push	r0
    2032:	cd b7       	in	r28, 0x3d	; 61
    2034:	de b7       	in	r29, 0x3e	; 62
    2036:	89 83       	std	Y+1, r24	; 0x01
    OCR2 = Copy_u8Value;
    2038:	e3 e4       	ldi	r30, 0x43	; 67
    203a:	f0 e0       	ldi	r31, 0x00	; 0
    203c:	89 81       	ldd	r24, Y+1	; 0x01
    203e:	80 83       	st	Z, r24
}
    2040:	0f 90       	pop	r0
    2042:	cf 91       	pop	r28
    2044:	df 91       	pop	r29
    2046:	08 95       	ret

00002048 <Timer2_u8GetTimer2Value>:

u8   Timer2_u8GetTimer2Value(void)
{
    2048:	df 93       	push	r29
    204a:	cf 93       	push	r28
    204c:	cd b7       	in	r28, 0x3d	; 61
    204e:	de b7       	in	r29, 0x3e	; 62
    return TCNT2;
    2050:	e4 e4       	ldi	r30, 0x44	; 68
    2052:	f0 e0       	ldi	r31, 0x00	; 0
    2054:	80 81       	ld	r24, Z
}
    2056:	cf 91       	pop	r28
    2058:	df 91       	pop	r29
    205a:	08 95       	ret

0000205c <Timer2_voidDelay_ms>:


void Timer2_voidDelay_ms(u16 Copy_u16MilliSec)
{
    205c:	df 93       	push	r29
    205e:	cf 93       	push	r28
    2060:	00 d0       	rcall	.+0      	; 0x2062 <Timer2_voidDelay_ms+0x6>
    2062:	00 d0       	rcall	.+0      	; 0x2064 <Timer2_voidDelay_ms+0x8>
    2064:	cd b7       	in	r28, 0x3d	; 61
    2066:	de b7       	in	r29, 0x3e	; 62
    2068:	9b 83       	std	Y+3, r25	; 0x03
    206a:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8Counter = ((u32)Copy_u16MilliSec * MILLI_SECOND)/ COMPARE_MATCH_VALUE;
    206c:	8a 81       	ldd	r24, Y+2	; 0x02
    206e:	9b 81       	ldd	r25, Y+3	; 0x03
    2070:	cc 01       	movw	r24, r24
    2072:	a0 e0       	ldi	r26, 0x00	; 0
    2074:	b0 e0       	ldi	r27, 0x00	; 0
    2076:	28 ee       	ldi	r18, 0xE8	; 232
    2078:	33 e0       	ldi	r19, 0x03	; 3
    207a:	40 e0       	ldi	r20, 0x00	; 0
    207c:	50 e0       	ldi	r21, 0x00	; 0
    207e:	bc 01       	movw	r22, r24
    2080:	cd 01       	movw	r24, r26
    2082:	0e 94 3d 25 	call	0x4a7a	; 0x4a7a <__mulsi3>
    2086:	dc 01       	movw	r26, r24
    2088:	cb 01       	movw	r24, r22
    208a:	2a ef       	ldi	r18, 0xFA	; 250
    208c:	30 e0       	ldi	r19, 0x00	; 0
    208e:	40 e0       	ldi	r20, 0x00	; 0
    2090:	50 e0       	ldi	r21, 0x00	; 0
    2092:	bc 01       	movw	r22, r24
    2094:	cd 01       	movw	r24, r26
    2096:	0e 94 83 25 	call	0x4b06	; 0x4b06 <__udivmodsi4>
    209a:	da 01       	movw	r26, r20
    209c:	c9 01       	movw	r24, r18
    209e:	89 83       	std	Y+1, r24	; 0x01
    Timer2_voidSetCompareMatchValue(COMPARE_MATCH_VALUE);
    20a0:	8a ef       	ldi	r24, 0xFA	; 250
    20a2:	0e 94 16 10 	call	0x202c	; 0x202c <Timer2_voidSetCompareMatchValue>
    Timer2_voidInit(TIMER2_CTC_MODE, SCALER_8, OC2_DISCONECTED);
    20a6:	82 e0       	ldi	r24, 0x02	; 2
    20a8:	62 e0       	ldi	r22, 0x02	; 2
    20aa:	40 e0       	ldi	r20, 0x00	; 0
    20ac:	0e 94 7e 0f 	call	0x1efc	; 0x1efc <Timer2_voidInit>
    20b0:	0c c0       	rjmp	.+24     	; 0x20ca <Timer2_voidDelay_ms+0x6e>
    
    while (Local_u8Counter--)
    {
        while (GET_BIT(TIFR, TIFR_OCF2) == 0);
    20b2:	e8 e5       	ldi	r30, 0x58	; 88
    20b4:	f0 e0       	ldi	r31, 0x00	; 0
    20b6:	80 81       	ld	r24, Z
    20b8:	88 23       	and	r24, r24
    20ba:	dc f7       	brge	.-10     	; 0x20b2 <Timer2_voidDelay_ms+0x56>
        SET_BIT(TIFR, TIFR_OCF2);
    20bc:	a8 e5       	ldi	r26, 0x58	; 88
    20be:	b0 e0       	ldi	r27, 0x00	; 0
    20c0:	e8 e5       	ldi	r30, 0x58	; 88
    20c2:	f0 e0       	ldi	r31, 0x00	; 0
    20c4:	80 81       	ld	r24, Z
    20c6:	80 68       	ori	r24, 0x80	; 128
    20c8:	8c 93       	st	X, r24
{
    u8 Local_u8Counter = ((u32)Copy_u16MilliSec * MILLI_SECOND)/ COMPARE_MATCH_VALUE;
    Timer2_voidSetCompareMatchValue(COMPARE_MATCH_VALUE);
    Timer2_voidInit(TIMER2_CTC_MODE, SCALER_8, OC2_DISCONECTED);
    
    while (Local_u8Counter--)
    20ca:	89 81       	ldd	r24, Y+1	; 0x01
    20cc:	8c 83       	std	Y+4, r24	; 0x04
    20ce:	8c 81       	ldd	r24, Y+4	; 0x04
    20d0:	88 23       	and	r24, r24
    20d2:	11 f0       	breq	.+4      	; 0x20d8 <Timer2_voidDelay_ms+0x7c>
    20d4:	81 e0       	ldi	r24, 0x01	; 1
    20d6:	8c 83       	std	Y+4, r24	; 0x04
    20d8:	8c 81       	ldd	r24, Y+4	; 0x04
    20da:	99 81       	ldd	r25, Y+1	; 0x01
    20dc:	91 50       	subi	r25, 0x01	; 1
    20de:	99 83       	std	Y+1, r25	; 0x01
    20e0:	88 23       	and	r24, r24
    20e2:	39 f7       	brne	.-50     	; 0x20b2 <Timer2_voidDelay_ms+0x56>
        while (GET_BIT(TIFR, TIFR_OCF2) == 0);
        SET_BIT(TIFR, TIFR_OCF2);
    }
    

}
    20e4:	0f 90       	pop	r0
    20e6:	0f 90       	pop	r0
    20e8:	0f 90       	pop	r0
    20ea:	0f 90       	pop	r0
    20ec:	cf 91       	pop	r28
    20ee:	df 91       	pop	r29
    20f0:	08 95       	ret

000020f2 <Timer2_voidDelay_us>:
void Timer2_voidDelay_us(u16 Copy_u16MicroSec)
{
    20f2:	df 93       	push	r29
    20f4:	cf 93       	push	r28
    20f6:	00 d0       	rcall	.+0      	; 0x20f8 <Timer2_voidDelay_us+0x6>
    20f8:	00 d0       	rcall	.+0      	; 0x20fa <Timer2_voidDelay_us+0x8>
    20fa:	0f 92       	push	r0
    20fc:	cd b7       	in	r28, 0x3d	; 61
    20fe:	de b7       	in	r29, 0x3e	; 62
    2100:	9c 83       	std	Y+4, r25	; 0x04
    2102:	8b 83       	std	Y+3, r24	; 0x03
    u16 Local_u16Counter = Copy_u16MicroSec/ COMPARE_MATCH_VALUE;
    2104:	8b 81       	ldd	r24, Y+3	; 0x03
    2106:	9c 81       	ldd	r25, Y+4	; 0x04
    2108:	2a ef       	ldi	r18, 0xFA	; 250
    210a:	30 e0       	ldi	r19, 0x00	; 0
    210c:	b9 01       	movw	r22, r18
    210e:	0e 94 5c 25 	call	0x4ab8	; 0x4ab8 <__udivmodhi4>
    2112:	cb 01       	movw	r24, r22
    2114:	9a 83       	std	Y+2, r25	; 0x02
    2116:	89 83       	std	Y+1, r24	; 0x01
    Timer2_voidSetCompareMatchValue(COMPARE_MATCH_VALUE);
    2118:	8a ef       	ldi	r24, 0xFA	; 250
    211a:	0e 94 16 10 	call	0x202c	; 0x202c <Timer2_voidSetCompareMatchValue>
    Timer2_voidInit(TIMER2_CTC_MODE, SCALER_8, OC2_DISCONECTED);
    211e:	82 e0       	ldi	r24, 0x02	; 2
    2120:	62 e0       	ldi	r22, 0x02	; 2
    2122:	40 e0       	ldi	r20, 0x00	; 0
    2124:	0e 94 7e 0f 	call	0x1efc	; 0x1efc <Timer2_voidInit>
    2128:	0c c0       	rjmp	.+24     	; 0x2142 <Timer2_voidDelay_us+0x50>
    
    while (Local_u16Counter--)
    {
        while (GET_BIT(TIFR, TIFR_OCF2) == 0);
    212a:	e8 e5       	ldi	r30, 0x58	; 88
    212c:	f0 e0       	ldi	r31, 0x00	; 0
    212e:	80 81       	ld	r24, Z
    2130:	88 23       	and	r24, r24
    2132:	dc f7       	brge	.-10     	; 0x212a <Timer2_voidDelay_us+0x38>
        SET_BIT(TIFR, TIFR_OCF2);
    2134:	a8 e5       	ldi	r26, 0x58	; 88
    2136:	b0 e0       	ldi	r27, 0x00	; 0
    2138:	e8 e5       	ldi	r30, 0x58	; 88
    213a:	f0 e0       	ldi	r31, 0x00	; 0
    213c:	80 81       	ld	r24, Z
    213e:	80 68       	ori	r24, 0x80	; 128
    2140:	8c 93       	st	X, r24
{
    u16 Local_u16Counter = Copy_u16MicroSec/ COMPARE_MATCH_VALUE;
    Timer2_voidSetCompareMatchValue(COMPARE_MATCH_VALUE);
    Timer2_voidInit(TIMER2_CTC_MODE, SCALER_8, OC2_DISCONECTED);
    
    while (Local_u16Counter--)
    2142:	1d 82       	std	Y+5, r1	; 0x05
    2144:	89 81       	ldd	r24, Y+1	; 0x01
    2146:	9a 81       	ldd	r25, Y+2	; 0x02
    2148:	00 97       	sbiw	r24, 0x00	; 0
    214a:	11 f0       	breq	.+4      	; 0x2150 <Timer2_voidDelay_us+0x5e>
    214c:	81 e0       	ldi	r24, 0x01	; 1
    214e:	8d 83       	std	Y+5, r24	; 0x05
    2150:	89 81       	ldd	r24, Y+1	; 0x01
    2152:	9a 81       	ldd	r25, Y+2	; 0x02
    2154:	01 97       	sbiw	r24, 0x01	; 1
    2156:	9a 83       	std	Y+2, r25	; 0x02
    2158:	89 83       	std	Y+1, r24	; 0x01
    215a:	8d 81       	ldd	r24, Y+5	; 0x05
    215c:	88 23       	and	r24, r24
    215e:	29 f7       	brne	.-54     	; 0x212a <Timer2_voidDelay_us+0x38>
    {
        while (GET_BIT(TIFR, TIFR_OCF2) == 0);
        SET_BIT(TIFR, TIFR_OCF2);
    }
    
}
    2160:	0f 90       	pop	r0
    2162:	0f 90       	pop	r0
    2164:	0f 90       	pop	r0
    2166:	0f 90       	pop	r0
    2168:	0f 90       	pop	r0
    216a:	cf 91       	pop	r28
    216c:	df 91       	pop	r29
    216e:	08 95       	ret

00002170 <Timer2_void_OVF_InterruptEnable>:

void Timer2_void_OVF_InterruptEnable(void)
{
    2170:	df 93       	push	r29
    2172:	cf 93       	push	r28
    2174:	cd b7       	in	r28, 0x3d	; 61
    2176:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_TOIE2);
    2178:	a9 e5       	ldi	r26, 0x59	; 89
    217a:	b0 e0       	ldi	r27, 0x00	; 0
    217c:	e9 e5       	ldi	r30, 0x59	; 89
    217e:	f0 e0       	ldi	r31, 0x00	; 0
    2180:	80 81       	ld	r24, Z
    2182:	80 64       	ori	r24, 0x40	; 64
    2184:	8c 93       	st	X, r24
}
    2186:	cf 91       	pop	r28
    2188:	df 91       	pop	r29
    218a:	08 95       	ret

0000218c <Timer2_void_OVF_InterruptDisable>:

void Timer2_void_OVF_InterruptDisable(void)
{
    218c:	df 93       	push	r29
    218e:	cf 93       	push	r28
    2190:	cd b7       	in	r28, 0x3d	; 61
    2192:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(TIMSK, TIMSK_TOIE2);
    2194:	a9 e5       	ldi	r26, 0x59	; 89
    2196:	b0 e0       	ldi	r27, 0x00	; 0
    2198:	e9 e5       	ldi	r30, 0x59	; 89
    219a:	f0 e0       	ldi	r31, 0x00	; 0
    219c:	80 81       	ld	r24, Z
    219e:	8f 7b       	andi	r24, 0xBF	; 191
    21a0:	8c 93       	st	X, r24
}
    21a2:	cf 91       	pop	r28
    21a4:	df 91       	pop	r29
    21a6:	08 95       	ret

000021a8 <Timer2_void_OCR_InterruptEnable>:

void Timer2_void_OCR_InterruptEnable(void)
{
    21a8:	df 93       	push	r29
    21aa:	cf 93       	push	r28
    21ac:	cd b7       	in	r28, 0x3d	; 61
    21ae:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMSK, TIMSK_OCIE2);
    21b0:	a9 e5       	ldi	r26, 0x59	; 89
    21b2:	b0 e0       	ldi	r27, 0x00	; 0
    21b4:	e9 e5       	ldi	r30, 0x59	; 89
    21b6:	f0 e0       	ldi	r31, 0x00	; 0
    21b8:	80 81       	ld	r24, Z
    21ba:	80 68       	ori	r24, 0x80	; 128
    21bc:	8c 93       	st	X, r24
}
    21be:	cf 91       	pop	r28
    21c0:	df 91       	pop	r29
    21c2:	08 95       	ret

000021c4 <Timer2_void_OCR_InterruptDisable>:

void Timer2_void_OCR_InterruptDisable(void)
{
    21c4:	df 93       	push	r29
    21c6:	cf 93       	push	r28
    21c8:	cd b7       	in	r28, 0x3d	; 61
    21ca:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(TIMSK, TIMSK_OCIE2);
    21cc:	a9 e5       	ldi	r26, 0x59	; 89
    21ce:	b0 e0       	ldi	r27, 0x00	; 0
    21d0:	e9 e5       	ldi	r30, 0x59	; 89
    21d2:	f0 e0       	ldi	r31, 0x00	; 0
    21d4:	80 81       	ld	r24, Z
    21d6:	8f 77       	andi	r24, 0x7F	; 127
    21d8:	8c 93       	st	X, r24
}
    21da:	cf 91       	pop	r28
    21dc:	df 91       	pop	r29
    21de:	08 95       	ret

000021e0 <Timer2_voidTOVSetCallBack>:

void Timer2_voidTOVSetCallBack(void (*NotifiFunction)(void))
{
    21e0:	df 93       	push	r29
    21e2:	cf 93       	push	r28
    21e4:	00 d0       	rcall	.+0      	; 0x21e6 <Timer2_voidTOVSetCallBack+0x6>
    21e6:	cd b7       	in	r28, 0x3d	; 61
    21e8:	de b7       	in	r29, 0x3e	; 62
    21ea:	9a 83       	std	Y+2, r25	; 0x02
    21ec:	89 83       	std	Y+1, r24	; 0x01
    Timer2_TOV_NotificationFunc = NotifiFunction;
    21ee:	89 81       	ldd	r24, Y+1	; 0x01
    21f0:	9a 81       	ldd	r25, Y+2	; 0x02
    21f2:	90 93 9d 01 	sts	0x019D, r25
    21f6:	80 93 9c 01 	sts	0x019C, r24
}
    21fa:	0f 90       	pop	r0
    21fc:	0f 90       	pop	r0
    21fe:	cf 91       	pop	r28
    2200:	df 91       	pop	r29
    2202:	08 95       	ret

00002204 <Timer2_voidOCRSetCallBack>:

void Timer2_voidOCRSetCallBack(void (*NotifiFunction)(void))
{
    2204:	df 93       	push	r29
    2206:	cf 93       	push	r28
    2208:	00 d0       	rcall	.+0      	; 0x220a <Timer2_voidOCRSetCallBack+0x6>
    220a:	cd b7       	in	r28, 0x3d	; 61
    220c:	de b7       	in	r29, 0x3e	; 62
    220e:	9a 83       	std	Y+2, r25	; 0x02
    2210:	89 83       	std	Y+1, r24	; 0x01
    Timer2_OCR_NotificationFunc = NotifiFunction;
    2212:	89 81       	ldd	r24, Y+1	; 0x01
    2214:	9a 81       	ldd	r25, Y+2	; 0x02
    2216:	90 93 9f 01 	sts	0x019F, r25
    221a:	80 93 9e 01 	sts	0x019E, r24
}
    221e:	0f 90       	pop	r0
    2220:	0f 90       	pop	r0
    2222:	cf 91       	pop	r28
    2224:	df 91       	pop	r29
    2226:	08 95       	ret

00002228 <__vector_5>:


ISR(TIMER2_OVF_vect)
{
    2228:	1f 92       	push	r1
    222a:	0f 92       	push	r0
    222c:	0f b6       	in	r0, 0x3f	; 63
    222e:	0f 92       	push	r0
    2230:	11 24       	eor	r1, r1
    2232:	2f 93       	push	r18
    2234:	3f 93       	push	r19
    2236:	4f 93       	push	r20
    2238:	5f 93       	push	r21
    223a:	6f 93       	push	r22
    223c:	7f 93       	push	r23
    223e:	8f 93       	push	r24
    2240:	9f 93       	push	r25
    2242:	af 93       	push	r26
    2244:	bf 93       	push	r27
    2246:	ef 93       	push	r30
    2248:	ff 93       	push	r31
    224a:	df 93       	push	r29
    224c:	cf 93       	push	r28
    224e:	cd b7       	in	r28, 0x3d	; 61
    2250:	de b7       	in	r29, 0x3e	; 62
    if(Timer2_TOV_NotificationFunc)
    2252:	80 91 9c 01 	lds	r24, 0x019C
    2256:	90 91 9d 01 	lds	r25, 0x019D
    225a:	00 97       	sbiw	r24, 0x00	; 0
    225c:	29 f0       	breq	.+10     	; 0x2268 <__vector_5+0x40>
    {
        Timer2_TOV_NotificationFunc();
    225e:	e0 91 9c 01 	lds	r30, 0x019C
    2262:	f0 91 9d 01 	lds	r31, 0x019D
    2266:	09 95       	icall
    }
}
    2268:	cf 91       	pop	r28
    226a:	df 91       	pop	r29
    226c:	ff 91       	pop	r31
    226e:	ef 91       	pop	r30
    2270:	bf 91       	pop	r27
    2272:	af 91       	pop	r26
    2274:	9f 91       	pop	r25
    2276:	8f 91       	pop	r24
    2278:	7f 91       	pop	r23
    227a:	6f 91       	pop	r22
    227c:	5f 91       	pop	r21
    227e:	4f 91       	pop	r20
    2280:	3f 91       	pop	r19
    2282:	2f 91       	pop	r18
    2284:	0f 90       	pop	r0
    2286:	0f be       	out	0x3f, r0	; 63
    2288:	0f 90       	pop	r0
    228a:	1f 90       	pop	r1
    228c:	18 95       	reti

0000228e <__vector_4>:

ISR(TIMER2_COMP_vect)
{
    228e:	1f 92       	push	r1
    2290:	0f 92       	push	r0
    2292:	0f b6       	in	r0, 0x3f	; 63
    2294:	0f 92       	push	r0
    2296:	11 24       	eor	r1, r1
    2298:	2f 93       	push	r18
    229a:	3f 93       	push	r19
    229c:	4f 93       	push	r20
    229e:	5f 93       	push	r21
    22a0:	6f 93       	push	r22
    22a2:	7f 93       	push	r23
    22a4:	8f 93       	push	r24
    22a6:	9f 93       	push	r25
    22a8:	af 93       	push	r26
    22aa:	bf 93       	push	r27
    22ac:	ef 93       	push	r30
    22ae:	ff 93       	push	r31
    22b0:	df 93       	push	r29
    22b2:	cf 93       	push	r28
    22b4:	cd b7       	in	r28, 0x3d	; 61
    22b6:	de b7       	in	r29, 0x3e	; 62
    if(Timer2_OCR_NotificationFunc)
    22b8:	80 91 9e 01 	lds	r24, 0x019E
    22bc:	90 91 9f 01 	lds	r25, 0x019F
    22c0:	00 97       	sbiw	r24, 0x00	; 0
    22c2:	29 f0       	breq	.+10     	; 0x22ce <__vector_4+0x40>
    {
        Timer2_OCR_NotificationFunc();
    22c4:	e0 91 9e 01 	lds	r30, 0x019E
    22c8:	f0 91 9f 01 	lds	r31, 0x019F
    22cc:	09 95       	icall
    }
}
    22ce:	cf 91       	pop	r28
    22d0:	df 91       	pop	r29
    22d2:	ff 91       	pop	r31
    22d4:	ef 91       	pop	r30
    22d6:	bf 91       	pop	r27
    22d8:	af 91       	pop	r26
    22da:	9f 91       	pop	r25
    22dc:	8f 91       	pop	r24
    22de:	7f 91       	pop	r23
    22e0:	6f 91       	pop	r22
    22e2:	5f 91       	pop	r21
    22e4:	4f 91       	pop	r20
    22e6:	3f 91       	pop	r19
    22e8:	2f 91       	pop	r18
    22ea:	0f 90       	pop	r0
    22ec:	0f be       	out	0x3f, r0	; 63
    22ee:	0f 90       	pop	r0
    22f0:	1f 90       	pop	r1
    22f2:	18 95       	reti

000022f4 <TWI_voidMasterInit>:
#include "TWI_interface.h"
#include "TWI_private.h"
#include "TWI_config.h"

void TWI_voidMasterInit(u8 Copy_u8SlaveAddress)
{
    22f4:	df 93       	push	r29
    22f6:	cf 93       	push	r28
    22f8:	0f 92       	push	r0
    22fa:	cd b7       	in	r28, 0x3d	; 61
    22fc:	de b7       	in	r29, 0x3e	; 62
    22fe:	89 83       	std	Y+1, r24	; 0x01
	/*Enable The Acknowledge*/
	SET_BIT(TWCR, TWCR_TWEA);
    2300:	a6 e5       	ldi	r26, 0x56	; 86
    2302:	b0 e0       	ldi	r27, 0x00	; 0
    2304:	e6 e5       	ldi	r30, 0x56	; 86
    2306:	f0 e0       	ldi	r31, 0x00	; 0
    2308:	80 81       	ld	r24, Z
    230a:	80 64       	ori	r24, 0x40	; 64
    230c:	8c 93       	st	X, r24
	if (Copy_u8SlaveAddress != 0x00)
    230e:	89 81       	ldd	r24, Y+1	; 0x01
    2310:	88 23       	and	r24, r24
    2312:	31 f0       	breq	.+12     	; 0x2320 <TWI_voidMasterInit+0x2c>
	{
		TWAR = Copy_u8SlaveAddress << 1;
    2314:	e2 e2       	ldi	r30, 0x22	; 34
    2316:	f0 e0       	ldi	r31, 0x00	; 0
    2318:	89 81       	ldd	r24, Y+1	; 0x01
    231a:	88 0f       	add	r24, r24
    231c:	80 83       	st	Z, r24
    231e:	03 c0       	rjmp	.+6      	; 0x2326 <TWI_voidMasterInit+0x32>
	}
	else
	{
		TWAR = 0x00 << 1;
    2320:	e2 e2       	ldi	r30, 0x22	; 34
    2322:	f0 e0       	ldi	r31, 0x00	; 0
    2324:	10 82       	st	Z, r1
	}

	/*Set Data Bit Rate = 100KHz */
	CLEAR_BIT(TWSR, TWSR_TWPS0);
    2326:	a1 e2       	ldi	r26, 0x21	; 33
    2328:	b0 e0       	ldi	r27, 0x00	; 0
    232a:	e1 e2       	ldi	r30, 0x21	; 33
    232c:	f0 e0       	ldi	r31, 0x00	; 0
    232e:	80 81       	ld	r24, Z
    2330:	8e 7f       	andi	r24, 0xFE	; 254
    2332:	8c 93       	st	X, r24
	CLEAR_BIT(TWSR, TWSR_TWPS1);
    2334:	a1 e2       	ldi	r26, 0x21	; 33
    2336:	b0 e0       	ldi	r27, 0x00	; 0
    2338:	e1 e2       	ldi	r30, 0x21	; 33
    233a:	f0 e0       	ldi	r31, 0x00	; 0
    233c:	80 81       	ld	r24, Z
    233e:	8d 7f       	andi	r24, 0xFD	; 253
    2340:	8c 93       	st	X, r24
	TWBR = 2;
    2342:	e0 e2       	ldi	r30, 0x20	; 32
    2344:	f0 e0       	ldi	r31, 0x00	; 0
    2346:	82 e0       	ldi	r24, 0x02	; 2
    2348:	80 83       	st	Z, r24

	/*Enable The TWI*/
	SET_BIT(TWCR, TWCR_TWEN);
    234a:	a6 e5       	ldi	r26, 0x56	; 86
    234c:	b0 e0       	ldi	r27, 0x00	; 0
    234e:	e6 e5       	ldi	r30, 0x56	; 86
    2350:	f0 e0       	ldi	r31, 0x00	; 0
    2352:	80 81       	ld	r24, Z
    2354:	84 60       	ori	r24, 0x04	; 4
    2356:	8c 93       	st	X, r24
}
    2358:	0f 90       	pop	r0
    235a:	cf 91       	pop	r28
    235c:	df 91       	pop	r29
    235e:	08 95       	ret

00002360 <TWI_voidSlaveInit>:

void TWI_voidSlaveInit(u8 Copy_u8SlaveAddress)
{
    2360:	df 93       	push	r29
    2362:	cf 93       	push	r28
    2364:	0f 92       	push	r0
    2366:	cd b7       	in	r28, 0x3d	; 61
    2368:	de b7       	in	r29, 0x3e	; 62
    236a:	89 83       	std	Y+1, r24	; 0x01
	/*Enable The Acknowledge*/
	SET_BIT(TWCR, TWCR_TWEA);
    236c:	a6 e5       	ldi	r26, 0x56	; 86
    236e:	b0 e0       	ldi	r27, 0x00	; 0
    2370:	e6 e5       	ldi	r30, 0x56	; 86
    2372:	f0 e0       	ldi	r31, 0x00	; 0
    2374:	80 81       	ld	r24, Z
    2376:	80 64       	ori	r24, 0x40	; 64
    2378:	8c 93       	st	X, r24
	/*Set The Slave Address*/
	TWAR = Copy_u8SlaveAddress << 1;
    237a:	e2 e2       	ldi	r30, 0x22	; 34
    237c:	f0 e0       	ldi	r31, 0x00	; 0
    237e:	89 81       	ldd	r24, Y+1	; 0x01
    2380:	88 0f       	add	r24, r24
    2382:	80 83       	st	Z, r24
	/*Enable The TWI*/
	SET_BIT(TWCR, TWCR_TWEN);
    2384:	a6 e5       	ldi	r26, 0x56	; 86
    2386:	b0 e0       	ldi	r27, 0x00	; 0
    2388:	e6 e5       	ldi	r30, 0x56	; 86
    238a:	f0 e0       	ldi	r31, 0x00	; 0
    238c:	80 81       	ld	r24, Z
    238e:	84 60       	ori	r24, 0x04	; 4
    2390:	8c 93       	st	X, r24
}
    2392:	0f 90       	pop	r0
    2394:	cf 91       	pop	r28
    2396:	df 91       	pop	r29
    2398:	08 95       	ret

0000239a <TWI_ERRSendStartCondition>:

ERR_t TWI_ERRSendStartCondition(void)
{
    239a:	df 93       	push	r29
    239c:	cf 93       	push	r28
    239e:	0f 92       	push	r0
    23a0:	cd b7       	in	r28, 0x3d	; 61
    23a2:	de b7       	in	r29, 0x3e	; 62
	ERR_t Error_Status = NoError;
    23a4:	19 82       	std	Y+1, r1	; 0x01
	/*Set The Start Condition Bit*/
	SET_BIT(TWCR, TWCR_TWSTA);
    23a6:	a6 e5       	ldi	r26, 0x56	; 86
    23a8:	b0 e0       	ldi	r27, 0x00	; 0
    23aa:	e6 e5       	ldi	r30, 0x56	; 86
    23ac:	f0 e0       	ldi	r31, 0x00	; 0
    23ae:	80 81       	ld	r24, Z
    23b0:	80 62       	ori	r24, 0x20	; 32
    23b2:	8c 93       	st	X, r24
	/*Set The Flag To Take The Action*/
	SET_BIT(TWCR, TWCR_TWINT);
    23b4:	a6 e5       	ldi	r26, 0x56	; 86
    23b6:	b0 e0       	ldi	r27, 0x00	; 0
    23b8:	e6 e5       	ldi	r30, 0x56	; 86
    23ba:	f0 e0       	ldi	r31, 0x00	; 0
    23bc:	80 81       	ld	r24, Z
    23be:	80 68       	ori	r24, 0x80	; 128
    23c0:	8c 93       	st	X, r24
	/*Polling (busy Wait) For The Flag To Be Raised*/
	while (GET_BIT(TWCR, TWCR_TWINT) == 0);
    23c2:	e6 e5       	ldi	r30, 0x56	; 86
    23c4:	f0 e0       	ldi	r31, 0x00	; 0
    23c6:	80 81       	ld	r24, Z
    23c8:	88 23       	and	r24, r24
    23ca:	dc f7       	brge	.-10     	; 0x23c2 <TWI_ERRSendStartCondition+0x28>
	/*Check For The Status Code*/
	if ((TWSR & STATUS_BIT_MASK) != START_ACK)
    23cc:	e1 e2       	ldi	r30, 0x21	; 33
    23ce:	f0 e0       	ldi	r31, 0x00	; 0
    23d0:	80 81       	ld	r24, Z
    23d2:	88 2f       	mov	r24, r24
    23d4:	90 e0       	ldi	r25, 0x00	; 0
    23d6:	88 7f       	andi	r24, 0xF8	; 248
    23d8:	90 70       	andi	r25, 0x00	; 0
    23da:	88 30       	cpi	r24, 0x08	; 8
    23dc:	91 05       	cpc	r25, r1
    23de:	11 f0       	breq	.+4      	; 0x23e4 <TWI_ERRSendStartCondition+0x4a>
	{
		/*Return Error*/
		Error_Status = StartConditionError;
    23e0:	81 e0       	ldi	r24, 0x01	; 1
    23e2:	89 83       	std	Y+1, r24	; 0x01
	}
	return Error_Status;
    23e4:	89 81       	ldd	r24, Y+1	; 0x01
}
    23e6:	0f 90       	pop	r0
    23e8:	cf 91       	pop	r28
    23ea:	df 91       	pop	r29
    23ec:	08 95       	ret

000023ee <TWI_ERRSendRepeatedStartCondition>:

ERR_t TWI_ERRSendRepeatedStartCondition(void)
{
    23ee:	df 93       	push	r29
    23f0:	cf 93       	push	r28
    23f2:	0f 92       	push	r0
    23f4:	cd b7       	in	r28, 0x3d	; 61
    23f6:	de b7       	in	r29, 0x3e	; 62
	ERR_t Error_Status = NoError;
    23f8:	19 82       	std	Y+1, r1	; 0x01
	/*Set The Start Condition Bit*/
	SET_BIT(TWCR, TWCR_TWSTA);
    23fa:	a6 e5       	ldi	r26, 0x56	; 86
    23fc:	b0 e0       	ldi	r27, 0x00	; 0
    23fe:	e6 e5       	ldi	r30, 0x56	; 86
    2400:	f0 e0       	ldi	r31, 0x00	; 0
    2402:	80 81       	ld	r24, Z
    2404:	80 62       	ori	r24, 0x20	; 32
    2406:	8c 93       	st	X, r24
	/*Set The Flag To Take The Action*/
	SET_BIT(TWCR, TWCR_TWINT);
    2408:	a6 e5       	ldi	r26, 0x56	; 86
    240a:	b0 e0       	ldi	r27, 0x00	; 0
    240c:	e6 e5       	ldi	r30, 0x56	; 86
    240e:	f0 e0       	ldi	r31, 0x00	; 0
    2410:	80 81       	ld	r24, Z
    2412:	80 68       	ori	r24, 0x80	; 128
    2414:	8c 93       	st	X, r24
	/*Polling (busy Wait) For The Flag To Be Raised*/
	while (GET_BIT(TWCR, TWCR_TWINT) == 0);
    2416:	e6 e5       	ldi	r30, 0x56	; 86
    2418:	f0 e0       	ldi	r31, 0x00	; 0
    241a:	80 81       	ld	r24, Z
    241c:	88 23       	and	r24, r24
    241e:	dc f7       	brge	.-10     	; 0x2416 <TWI_ERRSendRepeatedStartCondition+0x28>
	/*Check For The Status Code*/
	if ((TWSR & STATUS_BIT_MASK) != REP_START_ACK)
    2420:	e1 e2       	ldi	r30, 0x21	; 33
    2422:	f0 e0       	ldi	r31, 0x00	; 0
    2424:	80 81       	ld	r24, Z
    2426:	88 2f       	mov	r24, r24
    2428:	90 e0       	ldi	r25, 0x00	; 0
    242a:	88 7f       	andi	r24, 0xF8	; 248
    242c:	90 70       	andi	r25, 0x00	; 0
    242e:	80 31       	cpi	r24, 0x10	; 16
    2430:	91 05       	cpc	r25, r1
    2432:	11 f0       	breq	.+4      	; 0x2438 <TWI_ERRSendRepeatedStartCondition+0x4a>
	{
		/*Return Error*/
		Error_Status = RepeatedStartConditionError;
    2434:	82 e0       	ldi	r24, 0x02	; 2
    2436:	89 83       	std	Y+1, r24	; 0x01
	}
	return Error_Status;
    2438:	89 81       	ldd	r24, Y+1	; 0x01
}
    243a:	0f 90       	pop	r0
    243c:	cf 91       	pop	r28
    243e:	df 91       	pop	r29
    2440:	08 95       	ret

00002442 <TWI_ERRSendSlaveAddressWithWrite>:

ERR_t TWI_ERRSendSlaveAddressWithWrite(u8 Copy_u8SlaveAddress)
{
    2442:	df 93       	push	r29
    2444:	cf 93       	push	r28
    2446:	00 d0       	rcall	.+0      	; 0x2448 <TWI_ERRSendSlaveAddressWithWrite+0x6>
    2448:	cd b7       	in	r28, 0x3d	; 61
    244a:	de b7       	in	r29, 0x3e	; 62
    244c:	8a 83       	std	Y+2, r24	; 0x02
	ERR_t Error_Status = NoError;
    244e:	19 82       	std	Y+1, r1	; 0x01
	/*Set The Slave Address In The TWDR*/
	TWDR = Copy_u8SlaveAddress << 1;
    2450:	e3 e2       	ldi	r30, 0x23	; 35
    2452:	f0 e0       	ldi	r31, 0x00	; 0
    2454:	8a 81       	ldd	r24, Y+2	; 0x02
    2456:	88 0f       	add	r24, r24
    2458:	80 83       	st	Z, r24
	/*Clear The 0th bit in the TWDR -> Write Request*/
	CLEAR_BIT(TWDR, TWDR_TWD0);
    245a:	a3 e2       	ldi	r26, 0x23	; 35
    245c:	b0 e0       	ldi	r27, 0x00	; 0
    245e:	e3 e2       	ldi	r30, 0x23	; 35
    2460:	f0 e0       	ldi	r31, 0x00	; 0
    2462:	80 81       	ld	r24, Z
    2464:	8e 7f       	andi	r24, 0xFE	; 254
    2466:	8c 93       	st	X, r24
	/*Clear The Start Condition Bit*/
	CLEAR_BIT(TWCR, TWCR_TWSTA);
    2468:	a6 e5       	ldi	r26, 0x56	; 86
    246a:	b0 e0       	ldi	r27, 0x00	; 0
    246c:	e6 e5       	ldi	r30, 0x56	; 86
    246e:	f0 e0       	ldi	r31, 0x00	; 0
    2470:	80 81       	ld	r24, Z
    2472:	8f 7d       	andi	r24, 0xDF	; 223
    2474:	8c 93       	st	X, r24
	/*Set The Flag To Take The Action*/
	SET_BIT(TWCR, TWCR_TWINT);
    2476:	a6 e5       	ldi	r26, 0x56	; 86
    2478:	b0 e0       	ldi	r27, 0x00	; 0
    247a:	e6 e5       	ldi	r30, 0x56	; 86
    247c:	f0 e0       	ldi	r31, 0x00	; 0
    247e:	80 81       	ld	r24, Z
    2480:	80 68       	ori	r24, 0x80	; 128
    2482:	8c 93       	st	X, r24
	/*Polling (busy Wait) For The Flag To Be Raised*/
	while (GET_BIT(TWCR, TWCR_TWINT) == 0)
    2484:	e6 e5       	ldi	r30, 0x56	; 86
    2486:	f0 e0       	ldi	r31, 0x00	; 0
    2488:	80 81       	ld	r24, Z
    248a:	88 23       	and	r24, r24
    248c:	dc f7       	brge	.-10     	; 0x2484 <TWI_ERRSendSlaveAddressWithWrite+0x42>
		;
	/*Check For The Status Code*/
	if ((TWSR & STATUS_BIT_MASK) != SLAVE_ADD_AND_WR_ACK)
    248e:	e1 e2       	ldi	r30, 0x21	; 33
    2490:	f0 e0       	ldi	r31, 0x00	; 0
    2492:	80 81       	ld	r24, Z
    2494:	88 2f       	mov	r24, r24
    2496:	90 e0       	ldi	r25, 0x00	; 0
    2498:	88 7f       	andi	r24, 0xF8	; 248
    249a:	90 70       	andi	r25, 0x00	; 0
    249c:	88 31       	cpi	r24, 0x18	; 24
    249e:	91 05       	cpc	r25, r1
    24a0:	11 f0       	breq	.+4      	; 0x24a6 <TWI_ERRSendSlaveAddressWithWrite+0x64>
	{
		/*Return Error*/
		Error_Status = SlaveAddressWithWriteRequestError;
    24a2:	83 e0       	ldi	r24, 0x03	; 3
    24a4:	89 83       	std	Y+1, r24	; 0x01
	}
	return Error_Status;
    24a6:	89 81       	ldd	r24, Y+1	; 0x01
}
    24a8:	0f 90       	pop	r0
    24aa:	0f 90       	pop	r0
    24ac:	cf 91       	pop	r28
    24ae:	df 91       	pop	r29
    24b0:	08 95       	ret

000024b2 <TWI_voidSendSlaveAddressWithRead>:

void TWI_voidSendSlaveAddressWithRead(u8 Copy_u8SlaveAddress)
{
    24b2:	df 93       	push	r29
    24b4:	cf 93       	push	r28
    24b6:	00 d0       	rcall	.+0      	; 0x24b8 <TWI_voidSendSlaveAddressWithRead+0x6>
    24b8:	cd b7       	in	r28, 0x3d	; 61
    24ba:	de b7       	in	r29, 0x3e	; 62
    24bc:	8a 83       	std	Y+2, r24	; 0x02
	ERR_t Error_Status = NoError;
    24be:	19 82       	std	Y+1, r1	; 0x01
	/*Set The Slave Address In The TWDR*/
	TWDR = Copy_u8SlaveAddress << 1;
    24c0:	e3 e2       	ldi	r30, 0x23	; 35
    24c2:	f0 e0       	ldi	r31, 0x00	; 0
    24c4:	8a 81       	ldd	r24, Y+2	; 0x02
    24c6:	88 0f       	add	r24, r24
    24c8:	80 83       	st	Z, r24
	/*Clear The 0th bit in the TWDR -> Read Request*/
	SET_BIT(TWDR, TWDR_TWD0);
    24ca:	a3 e2       	ldi	r26, 0x23	; 35
    24cc:	b0 e0       	ldi	r27, 0x00	; 0
    24ce:	e3 e2       	ldi	r30, 0x23	; 35
    24d0:	f0 e0       	ldi	r31, 0x00	; 0
    24d2:	80 81       	ld	r24, Z
    24d4:	81 60       	ori	r24, 0x01	; 1
    24d6:	8c 93       	st	X, r24
	/*Clear The Start Condition Bit*/
	CLEAR_BIT(TWCR, TWCR_TWSTA);
    24d8:	a6 e5       	ldi	r26, 0x56	; 86
    24da:	b0 e0       	ldi	r27, 0x00	; 0
    24dc:	e6 e5       	ldi	r30, 0x56	; 86
    24de:	f0 e0       	ldi	r31, 0x00	; 0
    24e0:	80 81       	ld	r24, Z
    24e2:	8f 7d       	andi	r24, 0xDF	; 223
    24e4:	8c 93       	st	X, r24
	/*Set The Flag To Take The Action*/
	SET_BIT(TWCR, TWCR_TWINT);
    24e6:	a6 e5       	ldi	r26, 0x56	; 86
    24e8:	b0 e0       	ldi	r27, 0x00	; 0
    24ea:	e6 e5       	ldi	r30, 0x56	; 86
    24ec:	f0 e0       	ldi	r31, 0x00	; 0
    24ee:	80 81       	ld	r24, Z
    24f0:	80 68       	ori	r24, 0x80	; 128
    24f2:	8c 93       	st	X, r24
	/*Polling (busy Wait) For The Flag To Be Raised*/
	while (GET_BIT(TWCR, TWCR_TWINT) == 0);
    24f4:	e6 e5       	ldi	r30, 0x56	; 86
    24f6:	f0 e0       	ldi	r31, 0x00	; 0
    24f8:	80 81       	ld	r24, Z
    24fa:	88 23       	and	r24, r24
    24fc:	dc f7       	brge	.-10     	; 0x24f4 <TWI_voidSendSlaveAddressWithRead+0x42>
	/*Check For The Status Code*/
	if ((TWSR & STATUS_BIT_MASK) != SLAVE_ADD_AND_RD_ACK)
    24fe:	e1 e2       	ldi	r30, 0x21	; 33
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	80 81       	ld	r24, Z
    2504:	88 2f       	mov	r24, r24
    2506:	90 e0       	ldi	r25, 0x00	; 0
    2508:	88 7f       	andi	r24, 0xF8	; 248
    250a:	90 70       	andi	r25, 0x00	; 0
    250c:	80 34       	cpi	r24, 0x40	; 64
    250e:	91 05       	cpc	r25, r1
    2510:	11 f0       	breq	.+4      	; 0x2516 <TWI_voidSendSlaveAddressWithRead+0x64>
	{
		/*Return Error*/
		Error_Status = SlaveAddressWithReadRequestError;
    2512:	84 e0       	ldi	r24, 0x04	; 4
    2514:	89 83       	std	Y+1, r24	; 0x01
	}
	//return Error_Status;
}
    2516:	0f 90       	pop	r0
    2518:	0f 90       	pop	r0
    251a:	cf 91       	pop	r28
    251c:	df 91       	pop	r29
    251e:	08 95       	ret

00002520 <TWI_ERRSendDataPacket>:

ERR_t TWI_ERRSendDataPacket(u8 Copy_u8DataPacket)
{
    2520:	df 93       	push	r29
    2522:	cf 93       	push	r28
    2524:	00 d0       	rcall	.+0      	; 0x2526 <TWI_ERRSendDataPacket+0x6>
    2526:	cd b7       	in	r28, 0x3d	; 61
    2528:	de b7       	in	r29, 0x3e	; 62
    252a:	8a 83       	std	Y+2, r24	; 0x02
	ERR_t Error_Status = NoError;
    252c:	19 82       	std	Y+1, r1	; 0x01
	/*Set The Data Packet In The TWDR Register*/
	TWDR = Copy_u8DataPacket;
    252e:	e3 e2       	ldi	r30, 0x23	; 35
    2530:	f0 e0       	ldi	r31, 0x00	; 0
    2532:	8a 81       	ldd	r24, Y+2	; 0x02
    2534:	80 83       	st	Z, r24
	/*Set The Flag To Take The Action*/
	SET_BIT(TWCR, TWCR_TWINT);
    2536:	a6 e5       	ldi	r26, 0x56	; 86
    2538:	b0 e0       	ldi	r27, 0x00	; 0
    253a:	e6 e5       	ldi	r30, 0x56	; 86
    253c:	f0 e0       	ldi	r31, 0x00	; 0
    253e:	80 81       	ld	r24, Z
    2540:	80 68       	ori	r24, 0x80	; 128
    2542:	8c 93       	st	X, r24
	/*Polling (busy Wait) For The Flag To Be Raised*/
	while (GET_BIT(TWCR, TWCR_TWINT) == 0);
    2544:	e6 e5       	ldi	r30, 0x56	; 86
    2546:	f0 e0       	ldi	r31, 0x00	; 0
    2548:	80 81       	ld	r24, Z
    254a:	88 23       	and	r24, r24
    254c:	dc f7       	brge	.-10     	; 0x2544 <TWI_ERRSendDataPacket+0x24>
	/*Check For The Status Code*/
	if ((TWSR & STATUS_BIT_MASK) != MSTR_WR_BYTE_ACK)
    254e:	e1 e2       	ldi	r30, 0x21	; 33
    2550:	f0 e0       	ldi	r31, 0x00	; 0
    2552:	80 81       	ld	r24, Z
    2554:	88 2f       	mov	r24, r24
    2556:	90 e0       	ldi	r25, 0x00	; 0
    2558:	88 7f       	andi	r24, 0xF8	; 248
    255a:	90 70       	andi	r25, 0x00	; 0
    255c:	88 32       	cpi	r24, 0x28	; 40
    255e:	91 05       	cpc	r25, r1
    2560:	11 f0       	breq	.+4      	; 0x2566 <TWI_ERRSendDataPacket+0x46>
	{
		/*Return Error*/
		Error_Status = SendDataPacketError;
    2562:	85 e0       	ldi	r24, 0x05	; 5
    2564:	89 83       	std	Y+1, r24	; 0x01
	}
	return Error_Status;
    2566:	89 81       	ldd	r24, Y+1	; 0x01
}
    2568:	0f 90       	pop	r0
    256a:	0f 90       	pop	r0
    256c:	cf 91       	pop	r28
    256e:	df 91       	pop	r29
    2570:	08 95       	ret

00002572 <TWI_ERRReceiveDataPacket>:

ERR_t TWI_ERRReceiveDataPacket(u8 *Copy_pu8DataPacket)
{
    2572:	df 93       	push	r29
    2574:	cf 93       	push	r28
    2576:	00 d0       	rcall	.+0      	; 0x2578 <TWI_ERRReceiveDataPacket+0x6>
    2578:	0f 92       	push	r0
    257a:	cd b7       	in	r28, 0x3d	; 61
    257c:	de b7       	in	r29, 0x3e	; 62
    257e:	9b 83       	std	Y+3, r25	; 0x03
    2580:	8a 83       	std	Y+2, r24	; 0x02
	ERR_t Error_Status = NoError;
    2582:	19 82       	std	Y+1, r1	; 0x01
	/*Set The Flag To Make The Slave Send Its Data*/
	SET_BIT(TWCR, TWCR_TWINT);
    2584:	a6 e5       	ldi	r26, 0x56	; 86
    2586:	b0 e0       	ldi	r27, 0x00	; 0
    2588:	e6 e5       	ldi	r30, 0x56	; 86
    258a:	f0 e0       	ldi	r31, 0x00	; 0
    258c:	80 81       	ld	r24, Z
    258e:	80 68       	ori	r24, 0x80	; 128
    2590:	8c 93       	st	X, r24
	/*Polling (busy Wait) For The Flag To Be Raised*/
	while (GET_BIT(TWCR, TWCR_TWINT) == 0);
    2592:	e6 e5       	ldi	r30, 0x56	; 86
    2594:	f0 e0       	ldi	r31, 0x00	; 0
    2596:	80 81       	ld	r24, Z
    2598:	88 23       	and	r24, r24
    259a:	dc f7       	brge	.-10     	; 0x2592 <TWI_ERRReceiveDataPacket+0x20>
	/*Check For The Status Code*/
	if ((TWSR & STATUS_BIT_MASK) != MSTR_RD_BYTE_WITH_ACK)
    259c:	e1 e2       	ldi	r30, 0x21	; 33
    259e:	f0 e0       	ldi	r31, 0x00	; 0
    25a0:	80 81       	ld	r24, Z
    25a2:	88 2f       	mov	r24, r24
    25a4:	90 e0       	ldi	r25, 0x00	; 0
    25a6:	88 7f       	andi	r24, 0xF8	; 248
    25a8:	90 70       	andi	r25, 0x00	; 0
    25aa:	80 35       	cpi	r24, 0x50	; 80
    25ac:	91 05       	cpc	r25, r1
    25ae:	19 f0       	breq	.+6      	; 0x25b6 <TWI_ERRReceiveDataPacket+0x44>
	{
		/*Return Error*/
		Error_Status = MasterReadDataPacketError;
    25b0:	86 e0       	ldi	r24, 0x06	; 6
    25b2:	89 83       	std	Y+1, r24	; 0x01
    25b4:	06 c0       	rjmp	.+12     	; 0x25c2 <TWI_ERRReceiveDataPacket+0x50>
	}
	else
	{
		/*Read The Received Data From TWDR*/
		*Copy_pu8DataPacket = TWDR;
    25b6:	e3 e2       	ldi	r30, 0x23	; 35
    25b8:	f0 e0       	ldi	r31, 0x00	; 0
    25ba:	80 81       	ld	r24, Z
    25bc:	ea 81       	ldd	r30, Y+2	; 0x02
    25be:	fb 81       	ldd	r31, Y+3	; 0x03
    25c0:	80 83       	st	Z, r24
	}
	return Error_Status;
    25c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    25c4:	0f 90       	pop	r0
    25c6:	0f 90       	pop	r0
    25c8:	0f 90       	pop	r0
    25ca:	cf 91       	pop	r28
    25cc:	df 91       	pop	r29
    25ce:	08 95       	ret

000025d0 <TWI_voidSendStopCondition>:

void TWI_voidSendStopCondition(void)
{
    25d0:	df 93       	push	r29
    25d2:	cf 93       	push	r28
    25d4:	cd b7       	in	r28, 0x3d	; 61
    25d6:	de b7       	in	r29, 0x3e	; 62
	/*Set The Stop Condition Bit*/
	SET_BIT(TWCR, TWCR_TWSTO);
    25d8:	a6 e5       	ldi	r26, 0x56	; 86
    25da:	b0 e0       	ldi	r27, 0x00	; 0
    25dc:	e6 e5       	ldi	r30, 0x56	; 86
    25de:	f0 e0       	ldi	r31, 0x00	; 0
    25e0:	80 81       	ld	r24, Z
    25e2:	80 61       	ori	r24, 0x10	; 16
    25e4:	8c 93       	st	X, r24
	/*Set The Flag To Make The Slave Send Its Data*/
	SET_BIT(TWCR, TWCR_TWINT);
    25e6:	a6 e5       	ldi	r26, 0x56	; 86
    25e8:	b0 e0       	ldi	r27, 0x00	; 0
    25ea:	e6 e5       	ldi	r30, 0x56	; 86
    25ec:	f0 e0       	ldi	r31, 0x00	; 0
    25ee:	80 81       	ld	r24, Z
    25f0:	80 68       	ori	r24, 0x80	; 128
    25f2:	8c 93       	st	X, r24
}
    25f4:	cf 91       	pop	r28
    25f6:	df 91       	pop	r29
    25f8:	08 95       	ret

000025fa <SPI_voidMasterInit>:
#include "SPI_config.h"



void SPI_voidMasterInit(void)
{
    25fa:	df 93       	push	r29
    25fc:	cf 93       	push	r28
    25fe:	cd b7       	in	r28, 0x3d	; 61
    2600:	de b7       	in	r29, 0x3e	; 62
    clk select : F/128
    SPI Enable
    */

   //LSB
   SET_BIT(SPCR, DORD);
    2602:	ad e2       	ldi	r26, 0x2D	; 45
    2604:	b0 e0       	ldi	r27, 0x00	; 0
    2606:	ed e2       	ldi	r30, 0x2D	; 45
    2608:	f0 e0       	ldi	r31, 0x00	; 0
    260a:	80 81       	ld	r24, Z
    260c:	80 62       	ori	r24, 0x20	; 32
    260e:	8c 93       	st	X, r24

   //Master
   SET_BIT(SPCR, MSTR);
    2610:	ad e2       	ldi	r26, 0x2D	; 45
    2612:	b0 e0       	ldi	r27, 0x00	; 0
    2614:	ed e2       	ldi	r30, 0x2D	; 45
    2616:	f0 e0       	ldi	r31, 0x00	; 0
    2618:	80 81       	ld	r24, Z
    261a:	80 61       	ori	r24, 0x10	; 16
    261c:	8c 93       	st	X, r24

    //CPOL
    CLEAR_BIT(SPCR, CPOL);
    261e:	ad e2       	ldi	r26, 0x2D	; 45
    2620:	b0 e0       	ldi	r27, 0x00	; 0
    2622:	ed e2       	ldi	r30, 0x2D	; 45
    2624:	f0 e0       	ldi	r31, 0x00	; 0
    2626:	80 81       	ld	r24, Z
    2628:	87 7f       	andi	r24, 0xF7	; 247
    262a:	8c 93       	st	X, r24

    //CPHA
    SET_BIT(SPCR, CPHA);
    262c:	ad e2       	ldi	r26, 0x2D	; 45
    262e:	b0 e0       	ldi	r27, 0x00	; 0
    2630:	ed e2       	ldi	r30, 0x2D	; 45
    2632:	f0 e0       	ldi	r31, 0x00	; 0
    2634:	80 81       	ld	r24, Z
    2636:	84 60       	ori	r24, 0x04	; 4
    2638:	8c 93       	st	X, r24

    //clk / 128
    SET_BIT(SPCR, SPR0);
    263a:	ad e2       	ldi	r26, 0x2D	; 45
    263c:	b0 e0       	ldi	r27, 0x00	; 0
    263e:	ed e2       	ldi	r30, 0x2D	; 45
    2640:	f0 e0       	ldi	r31, 0x00	; 0
    2642:	80 81       	ld	r24, Z
    2644:	81 60       	ori	r24, 0x01	; 1
    2646:	8c 93       	st	X, r24
    SET_BIT(SPCR, SPR1);
    2648:	ad e2       	ldi	r26, 0x2D	; 45
    264a:	b0 e0       	ldi	r27, 0x00	; 0
    264c:	ed e2       	ldi	r30, 0x2D	; 45
    264e:	f0 e0       	ldi	r31, 0x00	; 0
    2650:	80 81       	ld	r24, Z
    2652:	82 60       	ori	r24, 0x02	; 2
    2654:	8c 93       	st	X, r24

    //enable 
    SET_BIT(SPCR, SPE);
    2656:	ad e2       	ldi	r26, 0x2D	; 45
    2658:	b0 e0       	ldi	r27, 0x00	; 0
    265a:	ed e2       	ldi	r30, 0x2D	; 45
    265c:	f0 e0       	ldi	r31, 0x00	; 0
    265e:	80 81       	ld	r24, Z
    2660:	80 64       	ori	r24, 0x40	; 64
    2662:	8c 93       	st	X, r24


}
    2664:	cf 91       	pop	r28
    2666:	df 91       	pop	r29
    2668:	08 95       	ret

0000266a <SPI_voidSlaveInit>:

void SPI_voidSlaveInit(void)
{
    266a:	df 93       	push	r29
    266c:	cf 93       	push	r28
    266e:	cd b7       	in	r28, 0x3d	; 61
    2670:	de b7       	in	r29, 0x3e	; 62
    Data order : LSB
    clk select : F/128
    */

    //LSB
    SET_BIT(SPCR, DORD);
    2672:	ad e2       	ldi	r26, 0x2D	; 45
    2674:	b0 e0       	ldi	r27, 0x00	; 0
    2676:	ed e2       	ldi	r30, 0x2D	; 45
    2678:	f0 e0       	ldi	r31, 0x00	; 0
    267a:	80 81       	ld	r24, Z
    267c:	80 62       	ori	r24, 0x20	; 32
    267e:	8c 93       	st	X, r24

    //Slave
    CLEAR_BIT(SPCR, MSTR);
    2680:	ad e2       	ldi	r26, 0x2D	; 45
    2682:	b0 e0       	ldi	r27, 0x00	; 0
    2684:	ed e2       	ldi	r30, 0x2D	; 45
    2686:	f0 e0       	ldi	r31, 0x00	; 0
    2688:	80 81       	ld	r24, Z
    268a:	8f 7e       	andi	r24, 0xEF	; 239
    268c:	8c 93       	st	X, r24

    //CPOL
    CLEAR_BIT(SPCR, CPOL);
    268e:	ad e2       	ldi	r26, 0x2D	; 45
    2690:	b0 e0       	ldi	r27, 0x00	; 0
    2692:	ed e2       	ldi	r30, 0x2D	; 45
    2694:	f0 e0       	ldi	r31, 0x00	; 0
    2696:	80 81       	ld	r24, Z
    2698:	87 7f       	andi	r24, 0xF7	; 247
    269a:	8c 93       	st	X, r24

    //CPHA
    SET_BIT(SPCR, CPHA);
    269c:	ad e2       	ldi	r26, 0x2D	; 45
    269e:	b0 e0       	ldi	r27, 0x00	; 0
    26a0:	ed e2       	ldi	r30, 0x2D	; 45
    26a2:	f0 e0       	ldi	r31, 0x00	; 0
    26a4:	80 81       	ld	r24, Z
    26a6:	84 60       	ori	r24, 0x04	; 4
    26a8:	8c 93       	st	X, r24

    //clk / 128
    SET_BIT(SPCR, SPR0);
    26aa:	ad e2       	ldi	r26, 0x2D	; 45
    26ac:	b0 e0       	ldi	r27, 0x00	; 0
    26ae:	ed e2       	ldi	r30, 0x2D	; 45
    26b0:	f0 e0       	ldi	r31, 0x00	; 0
    26b2:	80 81       	ld	r24, Z
    26b4:	81 60       	ori	r24, 0x01	; 1
    26b6:	8c 93       	st	X, r24
    SET_BIT(SPCR, SPR1);
    26b8:	ad e2       	ldi	r26, 0x2D	; 45
    26ba:	b0 e0       	ldi	r27, 0x00	; 0
    26bc:	ed e2       	ldi	r30, 0x2D	; 45
    26be:	f0 e0       	ldi	r31, 0x00	; 0
    26c0:	80 81       	ld	r24, Z
    26c2:	82 60       	ori	r24, 0x02	; 2
    26c4:	8c 93       	st	X, r24

    //enable 
    SET_BIT(SPCR, SPE);
    26c6:	ad e2       	ldi	r26, 0x2D	; 45
    26c8:	b0 e0       	ldi	r27, 0x00	; 0
    26ca:	ed e2       	ldi	r30, 0x2D	; 45
    26cc:	f0 e0       	ldi	r31, 0x00	; 0
    26ce:	80 81       	ld	r24, Z
    26d0:	80 64       	ori	r24, 0x40	; 64
    26d2:	8c 93       	st	X, r24
}
    26d4:	cf 91       	pop	r28
    26d6:	df 91       	pop	r29
    26d8:	08 95       	ret

000026da <SPI_voidTrancieveData>:


void SPI_voidTrancieveData(u8 Copy_u8TransData, u8 *pu8RecievedData)
{
    26da:	df 93       	push	r29
    26dc:	cf 93       	push	r28
    26de:	00 d0       	rcall	.+0      	; 0x26e0 <SPI_voidTrancieveData+0x6>
    26e0:	0f 92       	push	r0
    26e2:	cd b7       	in	r28, 0x3d	; 61
    26e4:	de b7       	in	r29, 0x3e	; 62
    26e6:	89 83       	std	Y+1, r24	; 0x01
    26e8:	7b 83       	std	Y+3, r23	; 0x03
    26ea:	6a 83       	std	Y+2, r22	; 0x02
    while(GET_BIT(SPSR, SPIF) == 0);
    26ec:	ee e2       	ldi	r30, 0x2E	; 46
    26ee:	f0 e0       	ldi	r31, 0x00	; 0
    26f0:	80 81       	ld	r24, Z
    26f2:	88 23       	and	r24, r24
    26f4:	dc f7       	brge	.-10     	; 0x26ec <SPI_voidTrancieveData+0x12>

    SPDR =  Copy_u8TransData;
    26f6:	ef e2       	ldi	r30, 0x2F	; 47
    26f8:	f0 e0       	ldi	r31, 0x00	; 0
    26fa:	89 81       	ldd	r24, Y+1	; 0x01
    26fc:	80 83       	st	Z, r24

    while(GET_BIT(SPSR, SPIF) == 0);
    26fe:	ee e2       	ldi	r30, 0x2E	; 46
    2700:	f0 e0       	ldi	r31, 0x00	; 0
    2702:	80 81       	ld	r24, Z
    2704:	88 23       	and	r24, r24
    2706:	dc f7       	brge	.-10     	; 0x26fe <SPI_voidTrancieveData+0x24>

    if(pu8RecievedData)
    2708:	8a 81       	ldd	r24, Y+2	; 0x02
    270a:	9b 81       	ldd	r25, Y+3	; 0x03
    270c:	00 97       	sbiw	r24, 0x00	; 0
    270e:	31 f0       	breq	.+12     	; 0x271c <SPI_voidTrancieveData+0x42>
    {
    	*pu8RecievedData = SPDR;
    2710:	ef e2       	ldi	r30, 0x2F	; 47
    2712:	f0 e0       	ldi	r31, 0x00	; 0
    2714:	80 81       	ld	r24, Z
    2716:	ea 81       	ldd	r30, Y+2	; 0x02
    2718:	fb 81       	ldd	r31, Y+3	; 0x03
    271a:	80 83       	st	Z, r24
    }
}
    271c:	0f 90       	pop	r0
    271e:	0f 90       	pop	r0
    2720:	0f 90       	pop	r0
    2722:	cf 91       	pop	r28
    2724:	df 91       	pop	r29
    2726:	08 95       	ret

00002728 <SPI_voidRecieveData>:

void SPI_voidRecieveData(u8 *pu8RecievedData)
{
    2728:	df 93       	push	r29
    272a:	cf 93       	push	r28
    272c:	00 d0       	rcall	.+0      	; 0x272e <SPI_voidRecieveData+0x6>
    272e:	cd b7       	in	r28, 0x3d	; 61
    2730:	de b7       	in	r29, 0x3e	; 62
    2732:	9a 83       	std	Y+2, r25	; 0x02
    2734:	89 83       	std	Y+1, r24	; 0x01
    while(GET_BIT(SPSR, SPIF) == 0);
    2736:	ee e2       	ldi	r30, 0x2E	; 46
    2738:	f0 e0       	ldi	r31, 0x00	; 0
    273a:	80 81       	ld	r24, Z
    273c:	88 23       	and	r24, r24
    273e:	dc f7       	brge	.-10     	; 0x2736 <SPI_voidRecieveData+0xe>

    if(pu8RecievedData)
    2740:	89 81       	ldd	r24, Y+1	; 0x01
    2742:	9a 81       	ldd	r25, Y+2	; 0x02
    2744:	00 97       	sbiw	r24, 0x00	; 0
    2746:	31 f0       	breq	.+12     	; 0x2754 <SPI_voidRecieveData+0x2c>
    {
    	*pu8RecievedData = SPDR;
    2748:	ef e2       	ldi	r30, 0x2F	; 47
    274a:	f0 e0       	ldi	r31, 0x00	; 0
    274c:	80 81       	ld	r24, Z
    274e:	e9 81       	ldd	r30, Y+1	; 0x01
    2750:	fa 81       	ldd	r31, Y+2	; 0x02
    2752:	80 83       	st	Z, r24
    }
}
    2754:	0f 90       	pop	r0
    2756:	0f 90       	pop	r0
    2758:	cf 91       	pop	r28
    275a:	df 91       	pop	r29
    275c:	08 95       	ret

0000275e <EXTI_voidEXTIEnable>:
#include "EXTI_config.h"



void EXTI_voidEXTIEnable(u8 Copy_u8Interrupt_Name)
{
    275e:	df 93       	push	r29
    2760:	cf 93       	push	r28
    2762:	00 d0       	rcall	.+0      	; 0x2764 <EXTI_voidEXTIEnable+0x6>
    2764:	0f 92       	push	r0
    2766:	cd b7       	in	r28, 0x3d	; 61
    2768:	de b7       	in	r29, 0x3e	; 62
    276a:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8Interrupt_Name)
    276c:	89 81       	ldd	r24, Y+1	; 0x01
    276e:	28 2f       	mov	r18, r24
    2770:	30 e0       	ldi	r19, 0x00	; 0
    2772:	3b 83       	std	Y+3, r19	; 0x03
    2774:	2a 83       	std	Y+2, r18	; 0x02
    2776:	8a 81       	ldd	r24, Y+2	; 0x02
    2778:	9b 81       	ldd	r25, Y+3	; 0x03
    277a:	81 30       	cpi	r24, 0x01	; 1
    277c:	91 05       	cpc	r25, r1
    277e:	89 f0       	breq	.+34     	; 0x27a2 <EXTI_voidEXTIEnable+0x44>
    2780:	2a 81       	ldd	r18, Y+2	; 0x02
    2782:	3b 81       	ldd	r19, Y+3	; 0x03
    2784:	22 30       	cpi	r18, 0x02	; 2
    2786:	31 05       	cpc	r19, r1
    2788:	a1 f0       	breq	.+40     	; 0x27b2 <EXTI_voidEXTIEnable+0x54>
    278a:	8a 81       	ldd	r24, Y+2	; 0x02
    278c:	9b 81       	ldd	r25, Y+3	; 0x03
    278e:	00 97       	sbiw	r24, 0x00	; 0
    2790:	b9 f4       	brne	.+46     	; 0x27c0 <EXTI_voidEXTIEnable+0x62>
    {
        case EX_INT0:
            SET_BIT(GICR, INT0);
    2792:	ab e5       	ldi	r26, 0x5B	; 91
    2794:	b0 e0       	ldi	r27, 0x00	; 0
    2796:	eb e5       	ldi	r30, 0x5B	; 91
    2798:	f0 e0       	ldi	r31, 0x00	; 0
    279a:	80 81       	ld	r24, Z
    279c:	80 64       	ori	r24, 0x40	; 64
    279e:	8c 93       	st	X, r24
    27a0:	0f c0       	rjmp	.+30     	; 0x27c0 <EXTI_voidEXTIEnable+0x62>
            break;
        
        case EX_INT1:
            SET_BIT(GICR, INT1);
    27a2:	ab e5       	ldi	r26, 0x5B	; 91
    27a4:	b0 e0       	ldi	r27, 0x00	; 0
    27a6:	eb e5       	ldi	r30, 0x5B	; 91
    27a8:	f0 e0       	ldi	r31, 0x00	; 0
    27aa:	80 81       	ld	r24, Z
    27ac:	80 68       	ori	r24, 0x80	; 128
    27ae:	8c 93       	st	X, r24
    27b0:	07 c0       	rjmp	.+14     	; 0x27c0 <EXTI_voidEXTIEnable+0x62>
            break;
            
        case EX_INT2:
            SET_BIT(GICR, INT2);
    27b2:	ab e5       	ldi	r26, 0x5B	; 91
    27b4:	b0 e0       	ldi	r27, 0x00	; 0
    27b6:	eb e5       	ldi	r30, 0x5B	; 91
    27b8:	f0 e0       	ldi	r31, 0x00	; 0
    27ba:	80 81       	ld	r24, Z
    27bc:	80 62       	ori	r24, 0x20	; 32
    27be:	8c 93       	st	X, r24
            break;
    }
}
    27c0:	0f 90       	pop	r0
    27c2:	0f 90       	pop	r0
    27c4:	0f 90       	pop	r0
    27c6:	cf 91       	pop	r28
    27c8:	df 91       	pop	r29
    27ca:	08 95       	ret

000027cc <EXTI_voidEXTIDisable>:

void EXTI_voidEXTIDisable(u8 Copy_u8Interrupt_Name)
{
    27cc:	df 93       	push	r29
    27ce:	cf 93       	push	r28
    27d0:	00 d0       	rcall	.+0      	; 0x27d2 <EXTI_voidEXTIDisable+0x6>
    27d2:	0f 92       	push	r0
    27d4:	cd b7       	in	r28, 0x3d	; 61
    27d6:	de b7       	in	r29, 0x3e	; 62
    27d8:	89 83       	std	Y+1, r24	; 0x01
    switch(Copy_u8Interrupt_Name)
    27da:	89 81       	ldd	r24, Y+1	; 0x01
    27dc:	28 2f       	mov	r18, r24
    27de:	30 e0       	ldi	r19, 0x00	; 0
    27e0:	3b 83       	std	Y+3, r19	; 0x03
    27e2:	2a 83       	std	Y+2, r18	; 0x02
    27e4:	8a 81       	ldd	r24, Y+2	; 0x02
    27e6:	9b 81       	ldd	r25, Y+3	; 0x03
    27e8:	81 30       	cpi	r24, 0x01	; 1
    27ea:	91 05       	cpc	r25, r1
    27ec:	89 f0       	breq	.+34     	; 0x2810 <EXTI_voidEXTIDisable+0x44>
    27ee:	2a 81       	ldd	r18, Y+2	; 0x02
    27f0:	3b 81       	ldd	r19, Y+3	; 0x03
    27f2:	22 30       	cpi	r18, 0x02	; 2
    27f4:	31 05       	cpc	r19, r1
    27f6:	a1 f0       	breq	.+40     	; 0x2820 <EXTI_voidEXTIDisable+0x54>
    27f8:	8a 81       	ldd	r24, Y+2	; 0x02
    27fa:	9b 81       	ldd	r25, Y+3	; 0x03
    27fc:	00 97       	sbiw	r24, 0x00	; 0
    27fe:	b9 f4       	brne	.+46     	; 0x282e <EXTI_voidEXTIDisable+0x62>
    {
        case EX_INT0:
            CLEAR_BIT(GICR, INT0);
    2800:	ab e5       	ldi	r26, 0x5B	; 91
    2802:	b0 e0       	ldi	r27, 0x00	; 0
    2804:	eb e5       	ldi	r30, 0x5B	; 91
    2806:	f0 e0       	ldi	r31, 0x00	; 0
    2808:	80 81       	ld	r24, Z
    280a:	8f 7b       	andi	r24, 0xBF	; 191
    280c:	8c 93       	st	X, r24
    280e:	0f c0       	rjmp	.+30     	; 0x282e <EXTI_voidEXTIDisable+0x62>
            break;
        
        case EX_INT1:
            CLEAR_BIT(GICR, INT1);
    2810:	ab e5       	ldi	r26, 0x5B	; 91
    2812:	b0 e0       	ldi	r27, 0x00	; 0
    2814:	eb e5       	ldi	r30, 0x5B	; 91
    2816:	f0 e0       	ldi	r31, 0x00	; 0
    2818:	80 81       	ld	r24, Z
    281a:	8f 77       	andi	r24, 0x7F	; 127
    281c:	8c 93       	st	X, r24
    281e:	07 c0       	rjmp	.+14     	; 0x282e <EXTI_voidEXTIDisable+0x62>
            break;
            
        case EX_INT2:
            CLEAR_BIT(GICR, INT2);
    2820:	ab e5       	ldi	r26, 0x5B	; 91
    2822:	b0 e0       	ldi	r27, 0x00	; 0
    2824:	eb e5       	ldi	r30, 0x5B	; 91
    2826:	f0 e0       	ldi	r31, 0x00	; 0
    2828:	80 81       	ld	r24, Z
    282a:	8f 7d       	andi	r24, 0xDF	; 223
    282c:	8c 93       	st	X, r24
            break;
    }
}
    282e:	0f 90       	pop	r0
    2830:	0f 90       	pop	r0
    2832:	0f 90       	pop	r0
    2834:	cf 91       	pop	r28
    2836:	df 91       	pop	r29
    2838:	08 95       	ret

0000283a <EXTI_voidEXTITriggerEdge>:

void EXTI_voidEXTITriggerEdge(u8 Copy_u8Interrupt_Name, u8 Copy_u8Edge)
{
    283a:	df 93       	push	r29
    283c:	cf 93       	push	r28
    283e:	cd b7       	in	r28, 0x3d	; 61
    2840:	de b7       	in	r29, 0x3e	; 62
    2842:	2a 97       	sbiw	r28, 0x0a	; 10
    2844:	0f b6       	in	r0, 0x3f	; 63
    2846:	f8 94       	cli
    2848:	de bf       	out	0x3e, r29	; 62
    284a:	0f be       	out	0x3f, r0	; 63
    284c:	cd bf       	out	0x3d, r28	; 61
    284e:	89 83       	std	Y+1, r24	; 0x01
    2850:	6a 83       	std	Y+2, r22	; 0x02
    switch(Copy_u8Interrupt_Name)
    2852:	89 81       	ldd	r24, Y+1	; 0x01
    2854:	28 2f       	mov	r18, r24
    2856:	30 e0       	ldi	r19, 0x00	; 0
    2858:	3a 87       	std	Y+10, r19	; 0x0a
    285a:	29 87       	std	Y+9, r18	; 0x09
    285c:	89 85       	ldd	r24, Y+9	; 0x09
    285e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2860:	81 30       	cpi	r24, 0x01	; 1
    2862:	91 05       	cpc	r25, r1
    2864:	09 f4       	brne	.+2      	; 0x2868 <EXTI_voidEXTITriggerEdge+0x2e>
    2866:	66 c0       	rjmp	.+204    	; 0x2934 <EXTI_voidEXTITriggerEdge+0xfa>
    2868:	29 85       	ldd	r18, Y+9	; 0x09
    286a:	3a 85       	ldd	r19, Y+10	; 0x0a
    286c:	22 30       	cpi	r18, 0x02	; 2
    286e:	31 05       	cpc	r19, r1
    2870:	09 f4       	brne	.+2      	; 0x2874 <EXTI_voidEXTITriggerEdge+0x3a>
    2872:	bb c0       	rjmp	.+374    	; 0x29ea <EXTI_voidEXTITriggerEdge+0x1b0>
    2874:	89 85       	ldd	r24, Y+9	; 0x09
    2876:	9a 85       	ldd	r25, Y+10	; 0x0a
    2878:	00 97       	sbiw	r24, 0x00	; 0
    287a:	09 f0       	breq	.+2      	; 0x287e <EXTI_voidEXTITriggerEdge+0x44>
    287c:	d5 c0       	rjmp	.+426    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
    {
        case EX_INT0:
            switch(Copy_u8Edge)
    287e:	8a 81       	ldd	r24, Y+2	; 0x02
    2880:	28 2f       	mov	r18, r24
    2882:	30 e0       	ldi	r19, 0x00	; 0
    2884:	38 87       	std	Y+8, r19	; 0x08
    2886:	2f 83       	std	Y+7, r18	; 0x07
    2888:	8f 81       	ldd	r24, Y+7	; 0x07
    288a:	98 85       	ldd	r25, Y+8	; 0x08
    288c:	81 30       	cpi	r24, 0x01	; 1
    288e:	91 05       	cpc	r25, r1
    2890:	21 f1       	breq	.+72     	; 0x28da <EXTI_voidEXTITriggerEdge+0xa0>
    2892:	2f 81       	ldd	r18, Y+7	; 0x07
    2894:	38 85       	ldd	r19, Y+8	; 0x08
    2896:	22 30       	cpi	r18, 0x02	; 2
    2898:	31 05       	cpc	r19, r1
    289a:	2c f4       	brge	.+10     	; 0x28a6 <EXTI_voidEXTITriggerEdge+0x6c>
    289c:	8f 81       	ldd	r24, Y+7	; 0x07
    289e:	98 85       	ldd	r25, Y+8	; 0x08
    28a0:	00 97       	sbiw	r24, 0x00	; 0
    28a2:	61 f0       	breq	.+24     	; 0x28bc <EXTI_voidEXTITriggerEdge+0x82>
    28a4:	c1 c0       	rjmp	.+386    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
    28a6:	2f 81       	ldd	r18, Y+7	; 0x07
    28a8:	38 85       	ldd	r19, Y+8	; 0x08
    28aa:	22 30       	cpi	r18, 0x02	; 2
    28ac:	31 05       	cpc	r19, r1
    28ae:	21 f1       	breq	.+72     	; 0x28f8 <EXTI_voidEXTITriggerEdge+0xbe>
    28b0:	8f 81       	ldd	r24, Y+7	; 0x07
    28b2:	98 85       	ldd	r25, Y+8	; 0x08
    28b4:	83 30       	cpi	r24, 0x03	; 3
    28b6:	91 05       	cpc	r25, r1
    28b8:	71 f1       	breq	.+92     	; 0x2916 <EXTI_voidEXTITriggerEdge+0xdc>
    28ba:	b6 c0       	rjmp	.+364    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
            {
                case LOW_LEVEL:
                    CLEAR_BIT(MCUCR, ISC00);
    28bc:	a5 e5       	ldi	r26, 0x55	; 85
    28be:	b0 e0       	ldi	r27, 0x00	; 0
    28c0:	e5 e5       	ldi	r30, 0x55	; 85
    28c2:	f0 e0       	ldi	r31, 0x00	; 0
    28c4:	80 81       	ld	r24, Z
    28c6:	8e 7f       	andi	r24, 0xFE	; 254
    28c8:	8c 93       	st	X, r24
                    CLEAR_BIT(MCUCR, ISC01);
    28ca:	a5 e5       	ldi	r26, 0x55	; 85
    28cc:	b0 e0       	ldi	r27, 0x00	; 0
    28ce:	e5 e5       	ldi	r30, 0x55	; 85
    28d0:	f0 e0       	ldi	r31, 0x00	; 0
    28d2:	80 81       	ld	r24, Z
    28d4:	8d 7f       	andi	r24, 0xFD	; 253
    28d6:	8c 93       	st	X, r24
    28d8:	a7 c0       	rjmp	.+334    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
                    break;
                    
                case ANY_LOGICAL_CHANGE:
                    SET_BIT(MCUCR, ISC00);
    28da:	a5 e5       	ldi	r26, 0x55	; 85
    28dc:	b0 e0       	ldi	r27, 0x00	; 0
    28de:	e5 e5       	ldi	r30, 0x55	; 85
    28e0:	f0 e0       	ldi	r31, 0x00	; 0
    28e2:	80 81       	ld	r24, Z
    28e4:	81 60       	ori	r24, 0x01	; 1
    28e6:	8c 93       	st	X, r24
                    CLEAR_BIT(MCUCR, ISC01);
    28e8:	a5 e5       	ldi	r26, 0x55	; 85
    28ea:	b0 e0       	ldi	r27, 0x00	; 0
    28ec:	e5 e5       	ldi	r30, 0x55	; 85
    28ee:	f0 e0       	ldi	r31, 0x00	; 0
    28f0:	80 81       	ld	r24, Z
    28f2:	8d 7f       	andi	r24, 0xFD	; 253
    28f4:	8c 93       	st	X, r24
    28f6:	98 c0       	rjmp	.+304    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
                    break;
                    
                case FALLING_EDGE:
                    CLEAR_BIT(MCUCR, ISC00);
    28f8:	a5 e5       	ldi	r26, 0x55	; 85
    28fa:	b0 e0       	ldi	r27, 0x00	; 0
    28fc:	e5 e5       	ldi	r30, 0x55	; 85
    28fe:	f0 e0       	ldi	r31, 0x00	; 0
    2900:	80 81       	ld	r24, Z
    2902:	8e 7f       	andi	r24, 0xFE	; 254
    2904:	8c 93       	st	X, r24
                    SET_BIT(MCUCR, ISC01);
    2906:	a5 e5       	ldi	r26, 0x55	; 85
    2908:	b0 e0       	ldi	r27, 0x00	; 0
    290a:	e5 e5       	ldi	r30, 0x55	; 85
    290c:	f0 e0       	ldi	r31, 0x00	; 0
    290e:	80 81       	ld	r24, Z
    2910:	82 60       	ori	r24, 0x02	; 2
    2912:	8c 93       	st	X, r24
    2914:	89 c0       	rjmp	.+274    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
                    break;
                    
                case RISING_EDGE:
                    SET_BIT(MCUCR, ISC00);
    2916:	a5 e5       	ldi	r26, 0x55	; 85
    2918:	b0 e0       	ldi	r27, 0x00	; 0
    291a:	e5 e5       	ldi	r30, 0x55	; 85
    291c:	f0 e0       	ldi	r31, 0x00	; 0
    291e:	80 81       	ld	r24, Z
    2920:	81 60       	ori	r24, 0x01	; 1
    2922:	8c 93       	st	X, r24
                    SET_BIT(MCUCR, ISC01);
    2924:	a5 e5       	ldi	r26, 0x55	; 85
    2926:	b0 e0       	ldi	r27, 0x00	; 0
    2928:	e5 e5       	ldi	r30, 0x55	; 85
    292a:	f0 e0       	ldi	r31, 0x00	; 0
    292c:	80 81       	ld	r24, Z
    292e:	82 60       	ori	r24, 0x02	; 2
    2930:	8c 93       	st	X, r24
    2932:	7a c0       	rjmp	.+244    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
                    break;
            }
            break;
        
        case EX_INT1:
            switch(Copy_u8Edge)
    2934:	8a 81       	ldd	r24, Y+2	; 0x02
    2936:	28 2f       	mov	r18, r24
    2938:	30 e0       	ldi	r19, 0x00	; 0
    293a:	3e 83       	std	Y+6, r19	; 0x06
    293c:	2d 83       	std	Y+5, r18	; 0x05
    293e:	8d 81       	ldd	r24, Y+5	; 0x05
    2940:	9e 81       	ldd	r25, Y+6	; 0x06
    2942:	81 30       	cpi	r24, 0x01	; 1
    2944:	91 05       	cpc	r25, r1
    2946:	21 f1       	breq	.+72     	; 0x2990 <EXTI_voidEXTITriggerEdge+0x156>
    2948:	2d 81       	ldd	r18, Y+5	; 0x05
    294a:	3e 81       	ldd	r19, Y+6	; 0x06
    294c:	22 30       	cpi	r18, 0x02	; 2
    294e:	31 05       	cpc	r19, r1
    2950:	2c f4       	brge	.+10     	; 0x295c <EXTI_voidEXTITriggerEdge+0x122>
    2952:	8d 81       	ldd	r24, Y+5	; 0x05
    2954:	9e 81       	ldd	r25, Y+6	; 0x06
    2956:	00 97       	sbiw	r24, 0x00	; 0
    2958:	61 f0       	breq	.+24     	; 0x2972 <EXTI_voidEXTITriggerEdge+0x138>
    295a:	66 c0       	rjmp	.+204    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
    295c:	2d 81       	ldd	r18, Y+5	; 0x05
    295e:	3e 81       	ldd	r19, Y+6	; 0x06
    2960:	22 30       	cpi	r18, 0x02	; 2
    2962:	31 05       	cpc	r19, r1
    2964:	21 f1       	breq	.+72     	; 0x29ae <EXTI_voidEXTITriggerEdge+0x174>
    2966:	8d 81       	ldd	r24, Y+5	; 0x05
    2968:	9e 81       	ldd	r25, Y+6	; 0x06
    296a:	83 30       	cpi	r24, 0x03	; 3
    296c:	91 05       	cpc	r25, r1
    296e:	71 f1       	breq	.+92     	; 0x29cc <EXTI_voidEXTITriggerEdge+0x192>
    2970:	5b c0       	rjmp	.+182    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
            {
                case LOW_LEVEL:
                    CLEAR_BIT(MCUCR, ISC10);
    2972:	a5 e5       	ldi	r26, 0x55	; 85
    2974:	b0 e0       	ldi	r27, 0x00	; 0
    2976:	e5 e5       	ldi	r30, 0x55	; 85
    2978:	f0 e0       	ldi	r31, 0x00	; 0
    297a:	80 81       	ld	r24, Z
    297c:	8b 7f       	andi	r24, 0xFB	; 251
    297e:	8c 93       	st	X, r24
                    CLEAR_BIT(MCUCR, ISC11);
    2980:	a5 e5       	ldi	r26, 0x55	; 85
    2982:	b0 e0       	ldi	r27, 0x00	; 0
    2984:	e5 e5       	ldi	r30, 0x55	; 85
    2986:	f0 e0       	ldi	r31, 0x00	; 0
    2988:	80 81       	ld	r24, Z
    298a:	87 7f       	andi	r24, 0xF7	; 247
    298c:	8c 93       	st	X, r24
    298e:	4c c0       	rjmp	.+152    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
                    break;
                    
                case ANY_LOGICAL_CHANGE:
                    SET_BIT(MCUCR, ISC10);
    2990:	a5 e5       	ldi	r26, 0x55	; 85
    2992:	b0 e0       	ldi	r27, 0x00	; 0
    2994:	e5 e5       	ldi	r30, 0x55	; 85
    2996:	f0 e0       	ldi	r31, 0x00	; 0
    2998:	80 81       	ld	r24, Z
    299a:	84 60       	ori	r24, 0x04	; 4
    299c:	8c 93       	st	X, r24
                    CLEAR_BIT(MCUCR, ISC11);
    299e:	a5 e5       	ldi	r26, 0x55	; 85
    29a0:	b0 e0       	ldi	r27, 0x00	; 0
    29a2:	e5 e5       	ldi	r30, 0x55	; 85
    29a4:	f0 e0       	ldi	r31, 0x00	; 0
    29a6:	80 81       	ld	r24, Z
    29a8:	87 7f       	andi	r24, 0xF7	; 247
    29aa:	8c 93       	st	X, r24
    29ac:	3d c0       	rjmp	.+122    	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
                    break;
                    
                case FALLING_EDGE:
                    CLEAR_BIT(MCUCR, ISC10);
    29ae:	a5 e5       	ldi	r26, 0x55	; 85
    29b0:	b0 e0       	ldi	r27, 0x00	; 0
    29b2:	e5 e5       	ldi	r30, 0x55	; 85
    29b4:	f0 e0       	ldi	r31, 0x00	; 0
    29b6:	80 81       	ld	r24, Z
    29b8:	8b 7f       	andi	r24, 0xFB	; 251
    29ba:	8c 93       	st	X, r24
                    SET_BIT(MCUCR, ISC11);
    29bc:	a5 e5       	ldi	r26, 0x55	; 85
    29be:	b0 e0       	ldi	r27, 0x00	; 0
    29c0:	e5 e5       	ldi	r30, 0x55	; 85
    29c2:	f0 e0       	ldi	r31, 0x00	; 0
    29c4:	80 81       	ld	r24, Z
    29c6:	88 60       	ori	r24, 0x08	; 8
    29c8:	8c 93       	st	X, r24
    29ca:	2e c0       	rjmp	.+92     	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
                    break;
                    
                case RISING_EDGE:
                    SET_BIT(MCUCR, ISC10);
    29cc:	a5 e5       	ldi	r26, 0x55	; 85
    29ce:	b0 e0       	ldi	r27, 0x00	; 0
    29d0:	e5 e5       	ldi	r30, 0x55	; 85
    29d2:	f0 e0       	ldi	r31, 0x00	; 0
    29d4:	80 81       	ld	r24, Z
    29d6:	84 60       	ori	r24, 0x04	; 4
    29d8:	8c 93       	st	X, r24
                    SET_BIT(MCUCR, ISC11);
    29da:	a5 e5       	ldi	r26, 0x55	; 85
    29dc:	b0 e0       	ldi	r27, 0x00	; 0
    29de:	e5 e5       	ldi	r30, 0x55	; 85
    29e0:	f0 e0       	ldi	r31, 0x00	; 0
    29e2:	80 81       	ld	r24, Z
    29e4:	88 60       	ori	r24, 0x08	; 8
    29e6:	8c 93       	st	X, r24
    29e8:	1f c0       	rjmp	.+62     	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
                    break;
            }
            break;
            
        case EX_INT2:
            switch(Copy_u8Edge)
    29ea:	8a 81       	ldd	r24, Y+2	; 0x02
    29ec:	28 2f       	mov	r18, r24
    29ee:	30 e0       	ldi	r19, 0x00	; 0
    29f0:	3c 83       	std	Y+4, r19	; 0x04
    29f2:	2b 83       	std	Y+3, r18	; 0x03
    29f4:	8b 81       	ldd	r24, Y+3	; 0x03
    29f6:	9c 81       	ldd	r25, Y+4	; 0x04
    29f8:	82 30       	cpi	r24, 0x02	; 2
    29fa:	91 05       	cpc	r25, r1
    29fc:	31 f0       	breq	.+12     	; 0x2a0a <EXTI_voidEXTITriggerEdge+0x1d0>
    29fe:	2b 81       	ldd	r18, Y+3	; 0x03
    2a00:	3c 81       	ldd	r19, Y+4	; 0x04
    2a02:	23 30       	cpi	r18, 0x03	; 3
    2a04:	31 05       	cpc	r19, r1
    2a06:	49 f0       	breq	.+18     	; 0x2a1a <EXTI_voidEXTITriggerEdge+0x1e0>
    2a08:	0f c0       	rjmp	.+30     	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
            {
                case FALLING_EDGE:
                    CLEAR_BIT(MCUCR, ISC2);
    2a0a:	a5 e5       	ldi	r26, 0x55	; 85
    2a0c:	b0 e0       	ldi	r27, 0x00	; 0
    2a0e:	e5 e5       	ldi	r30, 0x55	; 85
    2a10:	f0 e0       	ldi	r31, 0x00	; 0
    2a12:	80 81       	ld	r24, Z
    2a14:	8f 7b       	andi	r24, 0xBF	; 191
    2a16:	8c 93       	st	X, r24
    2a18:	07 c0       	rjmp	.+14     	; 0x2a28 <EXTI_voidEXTITriggerEdge+0x1ee>
                    break;
                    
                case RISING_EDGE:
                    SET_BIT(MCUCR, ISC2);
    2a1a:	a5 e5       	ldi	r26, 0x55	; 85
    2a1c:	b0 e0       	ldi	r27, 0x00	; 0
    2a1e:	e5 e5       	ldi	r30, 0x55	; 85
    2a20:	f0 e0       	ldi	r31, 0x00	; 0
    2a22:	80 81       	ld	r24, Z
    2a24:	80 64       	ori	r24, 0x40	; 64
    2a26:	8c 93       	st	X, r24
                    break;
            }
            break;
    }
}
    2a28:	2a 96       	adiw	r28, 0x0a	; 10
    2a2a:	0f b6       	in	r0, 0x3f	; 63
    2a2c:	f8 94       	cli
    2a2e:	de bf       	out	0x3e, r29	; 62
    2a30:	0f be       	out	0x3f, r0	; 63
    2a32:	cd bf       	out	0x3d, r28	; 61
    2a34:	cf 91       	pop	r28
    2a36:	df 91       	pop	r29
    2a38:	08 95       	ret

00002a3a <EXTI_voidSetCallBack>:

void EXTI_voidSetCallBack(u8 Copy_u8Interrupt_Name, void (*EXT_INT_voidpFunction)(void))
{
    2a3a:	df 93       	push	r29
    2a3c:	cf 93       	push	r28
    2a3e:	00 d0       	rcall	.+0      	; 0x2a40 <EXTI_voidSetCallBack+0x6>
    2a40:	00 d0       	rcall	.+0      	; 0x2a42 <EXTI_voidSetCallBack+0x8>
    2a42:	0f 92       	push	r0
    2a44:	cd b7       	in	r28, 0x3d	; 61
    2a46:	de b7       	in	r29, 0x3e	; 62
    2a48:	89 83       	std	Y+1, r24	; 0x01
    2a4a:	7b 83       	std	Y+3, r23	; 0x03
    2a4c:	6a 83       	std	Y+2, r22	; 0x02
    switch(Copy_u8Interrupt_Name)
    2a4e:	89 81       	ldd	r24, Y+1	; 0x01
    2a50:	28 2f       	mov	r18, r24
    2a52:	30 e0       	ldi	r19, 0x00	; 0
    2a54:	3d 83       	std	Y+5, r19	; 0x05
    2a56:	2c 83       	std	Y+4, r18	; 0x04
    2a58:	8c 81       	ldd	r24, Y+4	; 0x04
    2a5a:	9d 81       	ldd	r25, Y+5	; 0x05
    2a5c:	81 30       	cpi	r24, 0x01	; 1
    2a5e:	91 05       	cpc	r25, r1
    2a60:	81 f0       	breq	.+32     	; 0x2a82 <EXTI_voidSetCallBack+0x48>
    2a62:	2c 81       	ldd	r18, Y+4	; 0x04
    2a64:	3d 81       	ldd	r19, Y+5	; 0x05
    2a66:	22 30       	cpi	r18, 0x02	; 2
    2a68:	31 05       	cpc	r19, r1
    2a6a:	91 f0       	breq	.+36     	; 0x2a90 <EXTI_voidSetCallBack+0x56>
    2a6c:	8c 81       	ldd	r24, Y+4	; 0x04
    2a6e:	9d 81       	ldd	r25, Y+5	; 0x05
    2a70:	00 97       	sbiw	r24, 0x00	; 0
    2a72:	a1 f4       	brne	.+40     	; 0x2a9c <EXTI_voidSetCallBack+0x62>
    {
        case EX_INT0:
            INT0_fptr = EXT_INT_voidpFunction;
    2a74:	8a 81       	ldd	r24, Y+2	; 0x02
    2a76:	9b 81       	ldd	r25, Y+3	; 0x03
    2a78:	90 93 a1 01 	sts	0x01A1, r25
    2a7c:	80 93 a0 01 	sts	0x01A0, r24
    2a80:	0d c0       	rjmp	.+26     	; 0x2a9c <EXTI_voidSetCallBack+0x62>
            break;
        case EX_INT1:
            INT1_fptr = EXT_INT_voidpFunction;
    2a82:	8a 81       	ldd	r24, Y+2	; 0x02
    2a84:	9b 81       	ldd	r25, Y+3	; 0x03
    2a86:	90 93 a3 01 	sts	0x01A3, r25
    2a8a:	80 93 a2 01 	sts	0x01A2, r24
    2a8e:	06 c0       	rjmp	.+12     	; 0x2a9c <EXTI_voidSetCallBack+0x62>
            break;
        case EX_INT2:
            INT2_fptr = EXT_INT_voidpFunction;
    2a90:	8a 81       	ldd	r24, Y+2	; 0x02
    2a92:	9b 81       	ldd	r25, Y+3	; 0x03
    2a94:	90 93 a5 01 	sts	0x01A5, r25
    2a98:	80 93 a4 01 	sts	0x01A4, r24
            break;
    }
}
    2a9c:	0f 90       	pop	r0
    2a9e:	0f 90       	pop	r0
    2aa0:	0f 90       	pop	r0
    2aa2:	0f 90       	pop	r0
    2aa4:	0f 90       	pop	r0
    2aa6:	cf 91       	pop	r28
    2aa8:	df 91       	pop	r29
    2aaa:	08 95       	ret

00002aac <__vector_1>:



ISR(INT0_vect)
{
    2aac:	1f 92       	push	r1
    2aae:	0f 92       	push	r0
    2ab0:	0f b6       	in	r0, 0x3f	; 63
    2ab2:	0f 92       	push	r0
    2ab4:	11 24       	eor	r1, r1
    2ab6:	2f 93       	push	r18
    2ab8:	3f 93       	push	r19
    2aba:	4f 93       	push	r20
    2abc:	5f 93       	push	r21
    2abe:	6f 93       	push	r22
    2ac0:	7f 93       	push	r23
    2ac2:	8f 93       	push	r24
    2ac4:	9f 93       	push	r25
    2ac6:	af 93       	push	r26
    2ac8:	bf 93       	push	r27
    2aca:	ef 93       	push	r30
    2acc:	ff 93       	push	r31
    2ace:	df 93       	push	r29
    2ad0:	cf 93       	push	r28
    2ad2:	cd b7       	in	r28, 0x3d	; 61
    2ad4:	de b7       	in	r29, 0x3e	; 62
    INT0_fptr();
    2ad6:	e0 91 a0 01 	lds	r30, 0x01A0
    2ada:	f0 91 a1 01 	lds	r31, 0x01A1
    2ade:	09 95       	icall
}
    2ae0:	cf 91       	pop	r28
    2ae2:	df 91       	pop	r29
    2ae4:	ff 91       	pop	r31
    2ae6:	ef 91       	pop	r30
    2ae8:	bf 91       	pop	r27
    2aea:	af 91       	pop	r26
    2aec:	9f 91       	pop	r25
    2aee:	8f 91       	pop	r24
    2af0:	7f 91       	pop	r23
    2af2:	6f 91       	pop	r22
    2af4:	5f 91       	pop	r21
    2af6:	4f 91       	pop	r20
    2af8:	3f 91       	pop	r19
    2afa:	2f 91       	pop	r18
    2afc:	0f 90       	pop	r0
    2afe:	0f be       	out	0x3f, r0	; 63
    2b00:	0f 90       	pop	r0
    2b02:	1f 90       	pop	r1
    2b04:	18 95       	reti

00002b06 <__vector_2>:

ISR(INT1_vect)
{
    2b06:	1f 92       	push	r1
    2b08:	0f 92       	push	r0
    2b0a:	0f b6       	in	r0, 0x3f	; 63
    2b0c:	0f 92       	push	r0
    2b0e:	11 24       	eor	r1, r1
    2b10:	2f 93       	push	r18
    2b12:	3f 93       	push	r19
    2b14:	4f 93       	push	r20
    2b16:	5f 93       	push	r21
    2b18:	6f 93       	push	r22
    2b1a:	7f 93       	push	r23
    2b1c:	8f 93       	push	r24
    2b1e:	9f 93       	push	r25
    2b20:	af 93       	push	r26
    2b22:	bf 93       	push	r27
    2b24:	ef 93       	push	r30
    2b26:	ff 93       	push	r31
    2b28:	df 93       	push	r29
    2b2a:	cf 93       	push	r28
    2b2c:	cd b7       	in	r28, 0x3d	; 61
    2b2e:	de b7       	in	r29, 0x3e	; 62
    INT1_fptr();
    2b30:	e0 91 a2 01 	lds	r30, 0x01A2
    2b34:	f0 91 a3 01 	lds	r31, 0x01A3
    2b38:	09 95       	icall
}
    2b3a:	cf 91       	pop	r28
    2b3c:	df 91       	pop	r29
    2b3e:	ff 91       	pop	r31
    2b40:	ef 91       	pop	r30
    2b42:	bf 91       	pop	r27
    2b44:	af 91       	pop	r26
    2b46:	9f 91       	pop	r25
    2b48:	8f 91       	pop	r24
    2b4a:	7f 91       	pop	r23
    2b4c:	6f 91       	pop	r22
    2b4e:	5f 91       	pop	r21
    2b50:	4f 91       	pop	r20
    2b52:	3f 91       	pop	r19
    2b54:	2f 91       	pop	r18
    2b56:	0f 90       	pop	r0
    2b58:	0f be       	out	0x3f, r0	; 63
    2b5a:	0f 90       	pop	r0
    2b5c:	1f 90       	pop	r1
    2b5e:	18 95       	reti

00002b60 <__vector_3>:

ISR(INT2_vect)
{
    2b60:	1f 92       	push	r1
    2b62:	0f 92       	push	r0
    2b64:	0f b6       	in	r0, 0x3f	; 63
    2b66:	0f 92       	push	r0
    2b68:	11 24       	eor	r1, r1
    2b6a:	2f 93       	push	r18
    2b6c:	3f 93       	push	r19
    2b6e:	4f 93       	push	r20
    2b70:	5f 93       	push	r21
    2b72:	6f 93       	push	r22
    2b74:	7f 93       	push	r23
    2b76:	8f 93       	push	r24
    2b78:	9f 93       	push	r25
    2b7a:	af 93       	push	r26
    2b7c:	bf 93       	push	r27
    2b7e:	ef 93       	push	r30
    2b80:	ff 93       	push	r31
    2b82:	df 93       	push	r29
    2b84:	cf 93       	push	r28
    2b86:	cd b7       	in	r28, 0x3d	; 61
    2b88:	de b7       	in	r29, 0x3e	; 62
    INT2_fptr();
    2b8a:	e0 91 a4 01 	lds	r30, 0x01A4
    2b8e:	f0 91 a5 01 	lds	r31, 0x01A5
    2b92:	09 95       	icall
}
    2b94:	cf 91       	pop	r28
    2b96:	df 91       	pop	r29
    2b98:	ff 91       	pop	r31
    2b9a:	ef 91       	pop	r30
    2b9c:	bf 91       	pop	r27
    2b9e:	af 91       	pop	r26
    2ba0:	9f 91       	pop	r25
    2ba2:	8f 91       	pop	r24
    2ba4:	7f 91       	pop	r23
    2ba6:	6f 91       	pop	r22
    2ba8:	5f 91       	pop	r21
    2baa:	4f 91       	pop	r20
    2bac:	3f 91       	pop	r19
    2bae:	2f 91       	pop	r18
    2bb0:	0f 90       	pop	r0
    2bb2:	0f be       	out	0x3f, r0	; 63
    2bb4:	0f 90       	pop	r0
    2bb6:	1f 90       	pop	r1
    2bb8:	18 95       	reti

00002bba <DIO_voidSetPortDirection>:




void DIO_voidSetPortDirection(u8 Copy_u8PortName, u8 Copy_u8Stat)
{
    2bba:	df 93       	push	r29
    2bbc:	cf 93       	push	r28
    2bbe:	cd b7       	in	r28, 0x3d	; 61
    2bc0:	de b7       	in	r29, 0x3e	; 62
    2bc2:	2c 97       	sbiw	r28, 0x0c	; 12
    2bc4:	0f b6       	in	r0, 0x3f	; 63
    2bc6:	f8 94       	cli
    2bc8:	de bf       	out	0x3e, r29	; 62
    2bca:	0f be       	out	0x3f, r0	; 63
    2bcc:	cd bf       	out	0x3d, r28	; 61
    2bce:	89 83       	std	Y+1, r24	; 0x01
    2bd0:	6a 83       	std	Y+2, r22	; 0x02
	//switch on port type
	switch(Copy_u8PortName)
    2bd2:	89 81       	ldd	r24, Y+1	; 0x01
    2bd4:	28 2f       	mov	r18, r24
    2bd6:	30 e0       	ldi	r19, 0x00	; 0
    2bd8:	3c 87       	std	Y+12, r19	; 0x0c
    2bda:	2b 87       	std	Y+11, r18	; 0x0b
    2bdc:	8b 85       	ldd	r24, Y+11	; 0x0b
    2bde:	9c 85       	ldd	r25, Y+12	; 0x0c
    2be0:	81 30       	cpi	r24, 0x01	; 1
    2be2:	91 05       	cpc	r25, r1
    2be4:	e1 f1       	breq	.+120    	; 0x2c5e <DIO_voidSetPortDirection+0xa4>
    2be6:	2b 85       	ldd	r18, Y+11	; 0x0b
    2be8:	3c 85       	ldd	r19, Y+12	; 0x0c
    2bea:	22 30       	cpi	r18, 0x02	; 2
    2bec:	31 05       	cpc	r19, r1
    2bee:	2c f4       	brge	.+10     	; 0x2bfa <DIO_voidSetPortDirection+0x40>
    2bf0:	8b 85       	ldd	r24, Y+11	; 0x0b
    2bf2:	9c 85       	ldd	r25, Y+12	; 0x0c
    2bf4:	00 97       	sbiw	r24, 0x00	; 0
    2bf6:	71 f0       	breq	.+28     	; 0x2c14 <DIO_voidSetPortDirection+0x5a>
    2bf8:	9e c0       	rjmp	.+316    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
    2bfa:	2b 85       	ldd	r18, Y+11	; 0x0b
    2bfc:	3c 85       	ldd	r19, Y+12	; 0x0c
    2bfe:	22 30       	cpi	r18, 0x02	; 2
    2c00:	31 05       	cpc	r19, r1
    2c02:	09 f4       	brne	.+2      	; 0x2c06 <DIO_voidSetPortDirection+0x4c>
    2c04:	51 c0       	rjmp	.+162    	; 0x2ca8 <DIO_voidSetPortDirection+0xee>
    2c06:	8b 85       	ldd	r24, Y+11	; 0x0b
    2c08:	9c 85       	ldd	r25, Y+12	; 0x0c
    2c0a:	83 30       	cpi	r24, 0x03	; 3
    2c0c:	91 05       	cpc	r25, r1
    2c0e:	09 f4       	brne	.+2      	; 0x2c12 <DIO_voidSetPortDirection+0x58>
    2c10:	6f c0       	rjmp	.+222    	; 0x2cf0 <DIO_voidSetPortDirection+0x136>
    2c12:	91 c0       	rjmp	.+290    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
	{
		case DIO_PORTA:
			//switch on State type
			switch(Copy_u8Stat)
    2c14:	8a 81       	ldd	r24, Y+2	; 0x02
    2c16:	28 2f       	mov	r18, r24
    2c18:	30 e0       	ldi	r19, 0x00	; 0
    2c1a:	3a 87       	std	Y+10, r19	; 0x0a
    2c1c:	29 87       	std	Y+9, r18	; 0x09
    2c1e:	89 85       	ldd	r24, Y+9	; 0x09
    2c20:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c22:	81 30       	cpi	r24, 0x01	; 1
    2c24:	91 05       	cpc	r25, r1
    2c26:	71 f0       	breq	.+28     	; 0x2c44 <DIO_voidSetPortDirection+0x8a>
    2c28:	29 85       	ldd	r18, Y+9	; 0x09
    2c2a:	3a 85       	ldd	r19, Y+10	; 0x0a
    2c2c:	22 30       	cpi	r18, 0x02	; 2
    2c2e:	31 05       	cpc	r19, r1
    2c30:	71 f0       	breq	.+28     	; 0x2c4e <DIO_voidSetPortDirection+0x94>
    2c32:	89 85       	ldd	r24, Y+9	; 0x09
    2c34:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c36:	00 97       	sbiw	r24, 0x00	; 0
    2c38:	09 f0       	breq	.+2      	; 0x2c3c <DIO_voidSetPortDirection+0x82>
    2c3a:	7d c0       	rjmp	.+250    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
			{
				case INPUT: CLEAR_REG(DDRA); break;
    2c3c:	ea e3       	ldi	r30, 0x3A	; 58
    2c3e:	f0 e0       	ldi	r31, 0x00	; 0
    2c40:	10 82       	st	Z, r1
    2c42:	79 c0       	rjmp	.+242    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
				case OUTPUT:  SET_REG(DDRA); break;
    2c44:	ea e3       	ldi	r30, 0x3A	; 58
    2c46:	f0 e0       	ldi	r31, 0x00	; 0
    2c48:	8f ef       	ldi	r24, 0xFF	; 255
    2c4a:	80 83       	st	Z, r24
    2c4c:	74 c0       	rjmp	.+232    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
				case IN_PULL_UP: CLEAR_REG(DDRA); SET_REG(PORTA); break;
    2c4e:	ea e3       	ldi	r30, 0x3A	; 58
    2c50:	f0 e0       	ldi	r31, 0x00	; 0
    2c52:	10 82       	st	Z, r1
    2c54:	eb e3       	ldi	r30, 0x3B	; 59
    2c56:	f0 e0       	ldi	r31, 0x00	; 0
    2c58:	8f ef       	ldi	r24, 0xFF	; 255
    2c5a:	80 83       	st	Z, r24
    2c5c:	6c c0       	rjmp	.+216    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
					break;
			}
			break;
		case DIO_PORTB:
			//switch on State type
			switch(Copy_u8Stat)
    2c5e:	8a 81       	ldd	r24, Y+2	; 0x02
    2c60:	28 2f       	mov	r18, r24
    2c62:	30 e0       	ldi	r19, 0x00	; 0
    2c64:	38 87       	std	Y+8, r19	; 0x08
    2c66:	2f 83       	std	Y+7, r18	; 0x07
    2c68:	8f 81       	ldd	r24, Y+7	; 0x07
    2c6a:	98 85       	ldd	r25, Y+8	; 0x08
    2c6c:	81 30       	cpi	r24, 0x01	; 1
    2c6e:	91 05       	cpc	r25, r1
    2c70:	71 f0       	breq	.+28     	; 0x2c8e <DIO_voidSetPortDirection+0xd4>
    2c72:	2f 81       	ldd	r18, Y+7	; 0x07
    2c74:	38 85       	ldd	r19, Y+8	; 0x08
    2c76:	22 30       	cpi	r18, 0x02	; 2
    2c78:	31 05       	cpc	r19, r1
    2c7a:	71 f0       	breq	.+28     	; 0x2c98 <DIO_voidSetPortDirection+0xde>
    2c7c:	8f 81       	ldd	r24, Y+7	; 0x07
    2c7e:	98 85       	ldd	r25, Y+8	; 0x08
    2c80:	00 97       	sbiw	r24, 0x00	; 0
    2c82:	09 f0       	breq	.+2      	; 0x2c86 <DIO_voidSetPortDirection+0xcc>
    2c84:	58 c0       	rjmp	.+176    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
			{
				case INPUT: CLEAR_REG(DDRB); break;
    2c86:	e7 e3       	ldi	r30, 0x37	; 55
    2c88:	f0 e0       	ldi	r31, 0x00	; 0
    2c8a:	10 82       	st	Z, r1
    2c8c:	54 c0       	rjmp	.+168    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
				case OUTPUT:  SET_REG(DDRB); break;
    2c8e:	e7 e3       	ldi	r30, 0x37	; 55
    2c90:	f0 e0       	ldi	r31, 0x00	; 0
    2c92:	8f ef       	ldi	r24, 0xFF	; 255
    2c94:	80 83       	st	Z, r24
    2c96:	4f c0       	rjmp	.+158    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
				case IN_PULL_UP: CLEAR_REG(DDRB); SET_REG(PORTB); break;
    2c98:	e7 e3       	ldi	r30, 0x37	; 55
    2c9a:	f0 e0       	ldi	r31, 0x00	; 0
    2c9c:	10 82       	st	Z, r1
    2c9e:	e8 e3       	ldi	r30, 0x38	; 56
    2ca0:	f0 e0       	ldi	r31, 0x00	; 0
    2ca2:	8f ef       	ldi	r24, 0xFF	; 255
    2ca4:	80 83       	st	Z, r24
    2ca6:	47 c0       	rjmp	.+142    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
					break;
			}
			break;
		case DIO_PORTC:
			//switch on State type
			switch(Copy_u8Stat)
    2ca8:	8a 81       	ldd	r24, Y+2	; 0x02
    2caa:	28 2f       	mov	r18, r24
    2cac:	30 e0       	ldi	r19, 0x00	; 0
    2cae:	3e 83       	std	Y+6, r19	; 0x06
    2cb0:	2d 83       	std	Y+5, r18	; 0x05
    2cb2:	8d 81       	ldd	r24, Y+5	; 0x05
    2cb4:	9e 81       	ldd	r25, Y+6	; 0x06
    2cb6:	81 30       	cpi	r24, 0x01	; 1
    2cb8:	91 05       	cpc	r25, r1
    2cba:	69 f0       	breq	.+26     	; 0x2cd6 <DIO_voidSetPortDirection+0x11c>
    2cbc:	2d 81       	ldd	r18, Y+5	; 0x05
    2cbe:	3e 81       	ldd	r19, Y+6	; 0x06
    2cc0:	22 30       	cpi	r18, 0x02	; 2
    2cc2:	31 05       	cpc	r19, r1
    2cc4:	69 f0       	breq	.+26     	; 0x2ce0 <DIO_voidSetPortDirection+0x126>
    2cc6:	8d 81       	ldd	r24, Y+5	; 0x05
    2cc8:	9e 81       	ldd	r25, Y+6	; 0x06
    2cca:	00 97       	sbiw	r24, 0x00	; 0
    2ccc:	a1 f5       	brne	.+104    	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
			{
				case INPUT: CLEAR_REG(DDRC); break;
    2cce:	e4 e3       	ldi	r30, 0x34	; 52
    2cd0:	f0 e0       	ldi	r31, 0x00	; 0
    2cd2:	10 82       	st	Z, r1
    2cd4:	30 c0       	rjmp	.+96     	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
				case OUTPUT:  SET_REG(DDRC); break;
    2cd6:	e4 e3       	ldi	r30, 0x34	; 52
    2cd8:	f0 e0       	ldi	r31, 0x00	; 0
    2cda:	8f ef       	ldi	r24, 0xFF	; 255
    2cdc:	80 83       	st	Z, r24
    2cde:	2b c0       	rjmp	.+86     	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
				case IN_PULL_UP: CLEAR_REG(DDRC); SET_REG(PORTC); break;
    2ce0:	e4 e3       	ldi	r30, 0x34	; 52
    2ce2:	f0 e0       	ldi	r31, 0x00	; 0
    2ce4:	10 82       	st	Z, r1
    2ce6:	e5 e3       	ldi	r30, 0x35	; 53
    2ce8:	f0 e0       	ldi	r31, 0x00	; 0
    2cea:	8f ef       	ldi	r24, 0xFF	; 255
    2cec:	80 83       	st	Z, r24
    2cee:	23 c0       	rjmp	.+70     	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
					break;
			}
			break;
		case DIO_PORTD:
			//switch on State type
			switch(Copy_u8Stat)
    2cf0:	8a 81       	ldd	r24, Y+2	; 0x02
    2cf2:	28 2f       	mov	r18, r24
    2cf4:	30 e0       	ldi	r19, 0x00	; 0
    2cf6:	3c 83       	std	Y+4, r19	; 0x04
    2cf8:	2b 83       	std	Y+3, r18	; 0x03
    2cfa:	8b 81       	ldd	r24, Y+3	; 0x03
    2cfc:	9c 81       	ldd	r25, Y+4	; 0x04
    2cfe:	81 30       	cpi	r24, 0x01	; 1
    2d00:	91 05       	cpc	r25, r1
    2d02:	69 f0       	breq	.+26     	; 0x2d1e <DIO_voidSetPortDirection+0x164>
    2d04:	2b 81       	ldd	r18, Y+3	; 0x03
    2d06:	3c 81       	ldd	r19, Y+4	; 0x04
    2d08:	22 30       	cpi	r18, 0x02	; 2
    2d0a:	31 05       	cpc	r19, r1
    2d0c:	69 f0       	breq	.+26     	; 0x2d28 <DIO_voidSetPortDirection+0x16e>
    2d0e:	8b 81       	ldd	r24, Y+3	; 0x03
    2d10:	9c 81       	ldd	r25, Y+4	; 0x04
    2d12:	00 97       	sbiw	r24, 0x00	; 0
    2d14:	81 f4       	brne	.+32     	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
			{
				case INPUT: CLEAR_REG(DDRD); break;
    2d16:	e1 e3       	ldi	r30, 0x31	; 49
    2d18:	f0 e0       	ldi	r31, 0x00	; 0
    2d1a:	10 82       	st	Z, r1
    2d1c:	0c c0       	rjmp	.+24     	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
				case OUTPUT:  SET_REG(DDRD); break;
    2d1e:	e1 e3       	ldi	r30, 0x31	; 49
    2d20:	f0 e0       	ldi	r31, 0x00	; 0
    2d22:	8f ef       	ldi	r24, 0xFF	; 255
    2d24:	80 83       	st	Z, r24
    2d26:	07 c0       	rjmp	.+14     	; 0x2d36 <DIO_voidSetPortDirection+0x17c>
				case IN_PULL_UP: CLEAR_REG(DDRD); SET_REG(PORTD); break;
    2d28:	e1 e3       	ldi	r30, 0x31	; 49
    2d2a:	f0 e0       	ldi	r31, 0x00	; 0
    2d2c:	10 82       	st	Z, r1
    2d2e:	e2 e3       	ldi	r30, 0x32	; 50
    2d30:	f0 e0       	ldi	r31, 0x00	; 0
    2d32:	8f ef       	ldi	r24, 0xFF	; 255
    2d34:	80 83       	st	Z, r24
				default:
					break;
			}
			break;
	}
}
    2d36:	2c 96       	adiw	r28, 0x0c	; 12
    2d38:	0f b6       	in	r0, 0x3f	; 63
    2d3a:	f8 94       	cli
    2d3c:	de bf       	out	0x3e, r29	; 62
    2d3e:	0f be       	out	0x3f, r0	; 63
    2d40:	cd bf       	out	0x3d, r28	; 61
    2d42:	cf 91       	pop	r28
    2d44:	df 91       	pop	r29
    2d46:	08 95       	ret

00002d48 <DIO_voidSetPortSpecificDirection>:

void DIO_voidSetPortSpecificDirection(u8 Copy_u8PortName, u8 Copy_u8SpecificDirection)
{
    2d48:	df 93       	push	r29
    2d4a:	cf 93       	push	r28
    2d4c:	00 d0       	rcall	.+0      	; 0x2d4e <DIO_voidSetPortSpecificDirection+0x6>
    2d4e:	00 d0       	rcall	.+0      	; 0x2d50 <DIO_voidSetPortSpecificDirection+0x8>
    2d50:	cd b7       	in	r28, 0x3d	; 61
    2d52:	de b7       	in	r29, 0x3e	; 62
    2d54:	89 83       	std	Y+1, r24	; 0x01
    2d56:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortName)
    2d58:	89 81       	ldd	r24, Y+1	; 0x01
    2d5a:	28 2f       	mov	r18, r24
    2d5c:	30 e0       	ldi	r19, 0x00	; 0
    2d5e:	3c 83       	std	Y+4, r19	; 0x04
    2d60:	2b 83       	std	Y+3, r18	; 0x03
    2d62:	8b 81       	ldd	r24, Y+3	; 0x03
    2d64:	9c 81       	ldd	r25, Y+4	; 0x04
    2d66:	81 30       	cpi	r24, 0x01	; 1
    2d68:	91 05       	cpc	r25, r1
    2d6a:	d1 f0       	breq	.+52     	; 0x2da0 <DIO_voidSetPortSpecificDirection+0x58>
    2d6c:	2b 81       	ldd	r18, Y+3	; 0x03
    2d6e:	3c 81       	ldd	r19, Y+4	; 0x04
    2d70:	22 30       	cpi	r18, 0x02	; 2
    2d72:	31 05       	cpc	r19, r1
    2d74:	2c f4       	brge	.+10     	; 0x2d80 <DIO_voidSetPortSpecificDirection+0x38>
    2d76:	8b 81       	ldd	r24, Y+3	; 0x03
    2d78:	9c 81       	ldd	r25, Y+4	; 0x04
    2d7a:	00 97       	sbiw	r24, 0x00	; 0
    2d7c:	61 f0       	breq	.+24     	; 0x2d96 <DIO_voidSetPortSpecificDirection+0x4e>
    2d7e:	1e c0       	rjmp	.+60     	; 0x2dbc <DIO_voidSetPortSpecificDirection+0x74>
    2d80:	2b 81       	ldd	r18, Y+3	; 0x03
    2d82:	3c 81       	ldd	r19, Y+4	; 0x04
    2d84:	22 30       	cpi	r18, 0x02	; 2
    2d86:	31 05       	cpc	r19, r1
    2d88:	81 f0       	breq	.+32     	; 0x2daa <DIO_voidSetPortSpecificDirection+0x62>
    2d8a:	8b 81       	ldd	r24, Y+3	; 0x03
    2d8c:	9c 81       	ldd	r25, Y+4	; 0x04
    2d8e:	83 30       	cpi	r24, 0x03	; 3
    2d90:	91 05       	cpc	r25, r1
    2d92:	81 f0       	breq	.+32     	; 0x2db4 <DIO_voidSetPortSpecificDirection+0x6c>
    2d94:	13 c0       	rjmp	.+38     	; 0x2dbc <DIO_voidSetPortSpecificDirection+0x74>
	{
		case DIO_PORTA:
			ASSIGN_REG(DDRA, Copy_u8SpecificDirection);
    2d96:	ea e3       	ldi	r30, 0x3A	; 58
    2d98:	f0 e0       	ldi	r31, 0x00	; 0
    2d9a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d9c:	80 83       	st	Z, r24
    2d9e:	0e c0       	rjmp	.+28     	; 0x2dbc <DIO_voidSetPortSpecificDirection+0x74>
			break;
		case DIO_PORTB:
			ASSIGN_REG(DDRB, Copy_u8SpecificDirection);
    2da0:	e7 e3       	ldi	r30, 0x37	; 55
    2da2:	f0 e0       	ldi	r31, 0x00	; 0
    2da4:	8a 81       	ldd	r24, Y+2	; 0x02
    2da6:	80 83       	st	Z, r24
    2da8:	09 c0       	rjmp	.+18     	; 0x2dbc <DIO_voidSetPortSpecificDirection+0x74>
			break;
		case DIO_PORTC:
			ASSIGN_REG(DDRC, Copy_u8SpecificDirection);
    2daa:	e4 e3       	ldi	r30, 0x34	; 52
    2dac:	f0 e0       	ldi	r31, 0x00	; 0
    2dae:	8a 81       	ldd	r24, Y+2	; 0x02
    2db0:	80 83       	st	Z, r24
    2db2:	04 c0       	rjmp	.+8      	; 0x2dbc <DIO_voidSetPortSpecificDirection+0x74>
			break;
		case DIO_PORTD:
			ASSIGN_REG(DDRD, Copy_u8SpecificDirection);
    2db4:	e1 e3       	ldi	r30, 0x31	; 49
    2db6:	f0 e0       	ldi	r31, 0x00	; 0
    2db8:	8a 81       	ldd	r24, Y+2	; 0x02
    2dba:	80 83       	st	Z, r24
			break;
		default:
			break;
	}
}
    2dbc:	0f 90       	pop	r0
    2dbe:	0f 90       	pop	r0
    2dc0:	0f 90       	pop	r0
    2dc2:	0f 90       	pop	r0
    2dc4:	cf 91       	pop	r28
    2dc6:	df 91       	pop	r29
    2dc8:	08 95       	ret

00002dca <DIO_voidSetPinDirection>:

void DIO_voidSetPinDirection(u8 Copy_u8PortName, u8 Copy_u8Pin, u8 Copy_u8Stat)
{
    2dca:	df 93       	push	r29
    2dcc:	cf 93       	push	r28
    2dce:	cd b7       	in	r28, 0x3d	; 61
    2dd0:	de b7       	in	r29, 0x3e	; 62
    2dd2:	2d 97       	sbiw	r28, 0x0d	; 13
    2dd4:	0f b6       	in	r0, 0x3f	; 63
    2dd6:	f8 94       	cli
    2dd8:	de bf       	out	0x3e, r29	; 62
    2dda:	0f be       	out	0x3f, r0	; 63
    2ddc:	cd bf       	out	0x3d, r28	; 61
    2dde:	89 83       	std	Y+1, r24	; 0x01
    2de0:	6a 83       	std	Y+2, r22	; 0x02
    2de2:	4b 83       	std	Y+3, r20	; 0x03
	//switch on port type
	switch(Copy_u8PortName)
    2de4:	89 81       	ldd	r24, Y+1	; 0x01
    2de6:	28 2f       	mov	r18, r24
    2de8:	30 e0       	ldi	r19, 0x00	; 0
    2dea:	3d 87       	std	Y+13, r19	; 0x0d
    2dec:	2c 87       	std	Y+12, r18	; 0x0c
    2dee:	8c 85       	ldd	r24, Y+12	; 0x0c
    2df0:	9d 85       	ldd	r25, Y+13	; 0x0d
    2df2:	81 30       	cpi	r24, 0x01	; 1
    2df4:	91 05       	cpc	r25, r1
    2df6:	09 f4       	brne	.+2      	; 0x2dfa <DIO_voidSetPinDirection+0x30>
    2df8:	7b c0       	rjmp	.+246    	; 0x2ef0 <DIO_voidSetPinDirection+0x126>
    2dfa:	2c 85       	ldd	r18, Y+12	; 0x0c
    2dfc:	3d 85       	ldd	r19, Y+13	; 0x0d
    2dfe:	22 30       	cpi	r18, 0x02	; 2
    2e00:	31 05       	cpc	r19, r1
    2e02:	2c f4       	brge	.+10     	; 0x2e0e <DIO_voidSetPinDirection+0x44>
    2e04:	8c 85       	ldd	r24, Y+12	; 0x0c
    2e06:	9d 85       	ldd	r25, Y+13	; 0x0d
    2e08:	00 97       	sbiw	r24, 0x00	; 0
    2e0a:	71 f0       	breq	.+28     	; 0x2e28 <DIO_voidSetPinDirection+0x5e>
    2e0c:	9c c1       	rjmp	.+824    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
    2e0e:	2c 85       	ldd	r18, Y+12	; 0x0c
    2e10:	3d 85       	ldd	r19, Y+13	; 0x0d
    2e12:	22 30       	cpi	r18, 0x02	; 2
    2e14:	31 05       	cpc	r19, r1
    2e16:	09 f4       	brne	.+2      	; 0x2e1a <DIO_voidSetPinDirection+0x50>
    2e18:	cf c0       	rjmp	.+414    	; 0x2fb8 <DIO_voidSetPinDirection+0x1ee>
    2e1a:	8c 85       	ldd	r24, Y+12	; 0x0c
    2e1c:	9d 85       	ldd	r25, Y+13	; 0x0d
    2e1e:	83 30       	cpi	r24, 0x03	; 3
    2e20:	91 05       	cpc	r25, r1
    2e22:	09 f4       	brne	.+2      	; 0x2e26 <DIO_voidSetPinDirection+0x5c>
    2e24:	2d c1       	rjmp	.+602    	; 0x3080 <DIO_voidSetPinDirection+0x2b6>
    2e26:	8f c1       	rjmp	.+798    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
	{
		case DIO_PORTA:
            //switch on State type
			switch(Copy_u8Stat)
    2e28:	8b 81       	ldd	r24, Y+3	; 0x03
    2e2a:	28 2f       	mov	r18, r24
    2e2c:	30 e0       	ldi	r19, 0x00	; 0
    2e2e:	3b 87       	std	Y+11, r19	; 0x0b
    2e30:	2a 87       	std	Y+10, r18	; 0x0a
    2e32:	8a 85       	ldd	r24, Y+10	; 0x0a
    2e34:	9b 85       	ldd	r25, Y+11	; 0x0b
    2e36:	81 30       	cpi	r24, 0x01	; 1
    2e38:	91 05       	cpc	r25, r1
    2e3a:	f9 f0       	breq	.+62     	; 0x2e7a <DIO_voidSetPinDirection+0xb0>
    2e3c:	2a 85       	ldd	r18, Y+10	; 0x0a
    2e3e:	3b 85       	ldd	r19, Y+11	; 0x0b
    2e40:	22 30       	cpi	r18, 0x02	; 2
    2e42:	31 05       	cpc	r19, r1
    2e44:	71 f1       	breq	.+92     	; 0x2ea2 <DIO_voidSetPinDirection+0xd8>
    2e46:	8a 85       	ldd	r24, Y+10	; 0x0a
    2e48:	9b 85       	ldd	r25, Y+11	; 0x0b
    2e4a:	00 97       	sbiw	r24, 0x00	; 0
    2e4c:	09 f0       	breq	.+2      	; 0x2e50 <DIO_voidSetPinDirection+0x86>
    2e4e:	7b c1       	rjmp	.+758    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
			{
				case INPUT: CLEAR_BIT(DDRA, Copy_u8Pin); break;
    2e50:	aa e3       	ldi	r26, 0x3A	; 58
    2e52:	b0 e0       	ldi	r27, 0x00	; 0
    2e54:	ea e3       	ldi	r30, 0x3A	; 58
    2e56:	f0 e0       	ldi	r31, 0x00	; 0
    2e58:	80 81       	ld	r24, Z
    2e5a:	48 2f       	mov	r20, r24
    2e5c:	8a 81       	ldd	r24, Y+2	; 0x02
    2e5e:	28 2f       	mov	r18, r24
    2e60:	30 e0       	ldi	r19, 0x00	; 0
    2e62:	81 e0       	ldi	r24, 0x01	; 1
    2e64:	90 e0       	ldi	r25, 0x00	; 0
    2e66:	02 2e       	mov	r0, r18
    2e68:	02 c0       	rjmp	.+4      	; 0x2e6e <DIO_voidSetPinDirection+0xa4>
    2e6a:	88 0f       	add	r24, r24
    2e6c:	99 1f       	adc	r25, r25
    2e6e:	0a 94       	dec	r0
    2e70:	e2 f7       	brpl	.-8      	; 0x2e6a <DIO_voidSetPinDirection+0xa0>
    2e72:	80 95       	com	r24
    2e74:	84 23       	and	r24, r20
    2e76:	8c 93       	st	X, r24
    2e78:	66 c1       	rjmp	.+716    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
				case OUTPUT:  SET_BIT(DDRA, Copy_u8Pin); break;
    2e7a:	aa e3       	ldi	r26, 0x3A	; 58
    2e7c:	b0 e0       	ldi	r27, 0x00	; 0
    2e7e:	ea e3       	ldi	r30, 0x3A	; 58
    2e80:	f0 e0       	ldi	r31, 0x00	; 0
    2e82:	80 81       	ld	r24, Z
    2e84:	48 2f       	mov	r20, r24
    2e86:	8a 81       	ldd	r24, Y+2	; 0x02
    2e88:	28 2f       	mov	r18, r24
    2e8a:	30 e0       	ldi	r19, 0x00	; 0
    2e8c:	81 e0       	ldi	r24, 0x01	; 1
    2e8e:	90 e0       	ldi	r25, 0x00	; 0
    2e90:	02 2e       	mov	r0, r18
    2e92:	02 c0       	rjmp	.+4      	; 0x2e98 <DIO_voidSetPinDirection+0xce>
    2e94:	88 0f       	add	r24, r24
    2e96:	99 1f       	adc	r25, r25
    2e98:	0a 94       	dec	r0
    2e9a:	e2 f7       	brpl	.-8      	; 0x2e94 <DIO_voidSetPinDirection+0xca>
    2e9c:	84 2b       	or	r24, r20
    2e9e:	8c 93       	st	X, r24
    2ea0:	52 c1       	rjmp	.+676    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
                case IN_PULL_UP: CLEAR_BIT(DDRA, Copy_u8Pin); SET_BIT(PORTA, Copy_u8Pin); break;
    2ea2:	aa e3       	ldi	r26, 0x3A	; 58
    2ea4:	b0 e0       	ldi	r27, 0x00	; 0
    2ea6:	ea e3       	ldi	r30, 0x3A	; 58
    2ea8:	f0 e0       	ldi	r31, 0x00	; 0
    2eaa:	80 81       	ld	r24, Z
    2eac:	48 2f       	mov	r20, r24
    2eae:	8a 81       	ldd	r24, Y+2	; 0x02
    2eb0:	28 2f       	mov	r18, r24
    2eb2:	30 e0       	ldi	r19, 0x00	; 0
    2eb4:	81 e0       	ldi	r24, 0x01	; 1
    2eb6:	90 e0       	ldi	r25, 0x00	; 0
    2eb8:	02 c0       	rjmp	.+4      	; 0x2ebe <DIO_voidSetPinDirection+0xf4>
    2eba:	88 0f       	add	r24, r24
    2ebc:	99 1f       	adc	r25, r25
    2ebe:	2a 95       	dec	r18
    2ec0:	e2 f7       	brpl	.-8      	; 0x2eba <DIO_voidSetPinDirection+0xf0>
    2ec2:	80 95       	com	r24
    2ec4:	84 23       	and	r24, r20
    2ec6:	8c 93       	st	X, r24
    2ec8:	ab e3       	ldi	r26, 0x3B	; 59
    2eca:	b0 e0       	ldi	r27, 0x00	; 0
    2ecc:	eb e3       	ldi	r30, 0x3B	; 59
    2ece:	f0 e0       	ldi	r31, 0x00	; 0
    2ed0:	80 81       	ld	r24, Z
    2ed2:	48 2f       	mov	r20, r24
    2ed4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ed6:	28 2f       	mov	r18, r24
    2ed8:	30 e0       	ldi	r19, 0x00	; 0
    2eda:	81 e0       	ldi	r24, 0x01	; 1
    2edc:	90 e0       	ldi	r25, 0x00	; 0
    2ede:	02 2e       	mov	r0, r18
    2ee0:	02 c0       	rjmp	.+4      	; 0x2ee6 <DIO_voidSetPinDirection+0x11c>
    2ee2:	88 0f       	add	r24, r24
    2ee4:	99 1f       	adc	r25, r25
    2ee6:	0a 94       	dec	r0
    2ee8:	e2 f7       	brpl	.-8      	; 0x2ee2 <DIO_voidSetPinDirection+0x118>
    2eea:	84 2b       	or	r24, r20
    2eec:	8c 93       	st	X, r24
    2eee:	2b c1       	rjmp	.+598    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
				default:
					break;
			}
			break;
		case DIO_PORTB:
			switch(Copy_u8Stat)
    2ef0:	8b 81       	ldd	r24, Y+3	; 0x03
    2ef2:	28 2f       	mov	r18, r24
    2ef4:	30 e0       	ldi	r19, 0x00	; 0
    2ef6:	39 87       	std	Y+9, r19	; 0x09
    2ef8:	28 87       	std	Y+8, r18	; 0x08
    2efa:	88 85       	ldd	r24, Y+8	; 0x08
    2efc:	99 85       	ldd	r25, Y+9	; 0x09
    2efe:	81 30       	cpi	r24, 0x01	; 1
    2f00:	91 05       	cpc	r25, r1
    2f02:	f9 f0       	breq	.+62     	; 0x2f42 <DIO_voidSetPinDirection+0x178>
    2f04:	28 85       	ldd	r18, Y+8	; 0x08
    2f06:	39 85       	ldd	r19, Y+9	; 0x09
    2f08:	22 30       	cpi	r18, 0x02	; 2
    2f0a:	31 05       	cpc	r19, r1
    2f0c:	71 f1       	breq	.+92     	; 0x2f6a <DIO_voidSetPinDirection+0x1a0>
    2f0e:	88 85       	ldd	r24, Y+8	; 0x08
    2f10:	99 85       	ldd	r25, Y+9	; 0x09
    2f12:	00 97       	sbiw	r24, 0x00	; 0
    2f14:	09 f0       	breq	.+2      	; 0x2f18 <DIO_voidSetPinDirection+0x14e>
    2f16:	17 c1       	rjmp	.+558    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
			{
				case INPUT: CLEAR_BIT(DDRB, Copy_u8Pin); break;
    2f18:	a7 e3       	ldi	r26, 0x37	; 55
    2f1a:	b0 e0       	ldi	r27, 0x00	; 0
    2f1c:	e7 e3       	ldi	r30, 0x37	; 55
    2f1e:	f0 e0       	ldi	r31, 0x00	; 0
    2f20:	80 81       	ld	r24, Z
    2f22:	48 2f       	mov	r20, r24
    2f24:	8a 81       	ldd	r24, Y+2	; 0x02
    2f26:	28 2f       	mov	r18, r24
    2f28:	30 e0       	ldi	r19, 0x00	; 0
    2f2a:	81 e0       	ldi	r24, 0x01	; 1
    2f2c:	90 e0       	ldi	r25, 0x00	; 0
    2f2e:	02 2e       	mov	r0, r18
    2f30:	02 c0       	rjmp	.+4      	; 0x2f36 <DIO_voidSetPinDirection+0x16c>
    2f32:	88 0f       	add	r24, r24
    2f34:	99 1f       	adc	r25, r25
    2f36:	0a 94       	dec	r0
    2f38:	e2 f7       	brpl	.-8      	; 0x2f32 <DIO_voidSetPinDirection+0x168>
    2f3a:	80 95       	com	r24
    2f3c:	84 23       	and	r24, r20
    2f3e:	8c 93       	st	X, r24
    2f40:	02 c1       	rjmp	.+516    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
				case OUTPUT:  SET_BIT(DDRB, Copy_u8Pin); break;
    2f42:	a7 e3       	ldi	r26, 0x37	; 55
    2f44:	b0 e0       	ldi	r27, 0x00	; 0
    2f46:	e7 e3       	ldi	r30, 0x37	; 55
    2f48:	f0 e0       	ldi	r31, 0x00	; 0
    2f4a:	80 81       	ld	r24, Z
    2f4c:	48 2f       	mov	r20, r24
    2f4e:	8a 81       	ldd	r24, Y+2	; 0x02
    2f50:	28 2f       	mov	r18, r24
    2f52:	30 e0       	ldi	r19, 0x00	; 0
    2f54:	81 e0       	ldi	r24, 0x01	; 1
    2f56:	90 e0       	ldi	r25, 0x00	; 0
    2f58:	02 2e       	mov	r0, r18
    2f5a:	02 c0       	rjmp	.+4      	; 0x2f60 <DIO_voidSetPinDirection+0x196>
    2f5c:	88 0f       	add	r24, r24
    2f5e:	99 1f       	adc	r25, r25
    2f60:	0a 94       	dec	r0
    2f62:	e2 f7       	brpl	.-8      	; 0x2f5c <DIO_voidSetPinDirection+0x192>
    2f64:	84 2b       	or	r24, r20
    2f66:	8c 93       	st	X, r24
    2f68:	ee c0       	rjmp	.+476    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
                case IN_PULL_UP: CLEAR_BIT(DDRB, Copy_u8Pin); SET_BIT(PORTB, Copy_u8Pin); break;
    2f6a:	a7 e3       	ldi	r26, 0x37	; 55
    2f6c:	b0 e0       	ldi	r27, 0x00	; 0
    2f6e:	e7 e3       	ldi	r30, 0x37	; 55
    2f70:	f0 e0       	ldi	r31, 0x00	; 0
    2f72:	80 81       	ld	r24, Z
    2f74:	48 2f       	mov	r20, r24
    2f76:	8a 81       	ldd	r24, Y+2	; 0x02
    2f78:	28 2f       	mov	r18, r24
    2f7a:	30 e0       	ldi	r19, 0x00	; 0
    2f7c:	81 e0       	ldi	r24, 0x01	; 1
    2f7e:	90 e0       	ldi	r25, 0x00	; 0
    2f80:	02 c0       	rjmp	.+4      	; 0x2f86 <DIO_voidSetPinDirection+0x1bc>
    2f82:	88 0f       	add	r24, r24
    2f84:	99 1f       	adc	r25, r25
    2f86:	2a 95       	dec	r18
    2f88:	e2 f7       	brpl	.-8      	; 0x2f82 <DIO_voidSetPinDirection+0x1b8>
    2f8a:	80 95       	com	r24
    2f8c:	84 23       	and	r24, r20
    2f8e:	8c 93       	st	X, r24
    2f90:	a8 e3       	ldi	r26, 0x38	; 56
    2f92:	b0 e0       	ldi	r27, 0x00	; 0
    2f94:	e8 e3       	ldi	r30, 0x38	; 56
    2f96:	f0 e0       	ldi	r31, 0x00	; 0
    2f98:	80 81       	ld	r24, Z
    2f9a:	48 2f       	mov	r20, r24
    2f9c:	8a 81       	ldd	r24, Y+2	; 0x02
    2f9e:	28 2f       	mov	r18, r24
    2fa0:	30 e0       	ldi	r19, 0x00	; 0
    2fa2:	81 e0       	ldi	r24, 0x01	; 1
    2fa4:	90 e0       	ldi	r25, 0x00	; 0
    2fa6:	02 2e       	mov	r0, r18
    2fa8:	02 c0       	rjmp	.+4      	; 0x2fae <DIO_voidSetPinDirection+0x1e4>
    2faa:	88 0f       	add	r24, r24
    2fac:	99 1f       	adc	r25, r25
    2fae:	0a 94       	dec	r0
    2fb0:	e2 f7       	brpl	.-8      	; 0x2faa <DIO_voidSetPinDirection+0x1e0>
    2fb2:	84 2b       	or	r24, r20
    2fb4:	8c 93       	st	X, r24
    2fb6:	c7 c0       	rjmp	.+398    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
				default:
					break;
			}
			break;
		case DIO_PORTC:
			switch(Copy_u8Stat)
    2fb8:	8b 81       	ldd	r24, Y+3	; 0x03
    2fba:	28 2f       	mov	r18, r24
    2fbc:	30 e0       	ldi	r19, 0x00	; 0
    2fbe:	3f 83       	std	Y+7, r19	; 0x07
    2fc0:	2e 83       	std	Y+6, r18	; 0x06
    2fc2:	8e 81       	ldd	r24, Y+6	; 0x06
    2fc4:	9f 81       	ldd	r25, Y+7	; 0x07
    2fc6:	81 30       	cpi	r24, 0x01	; 1
    2fc8:	91 05       	cpc	r25, r1
    2fca:	f9 f0       	breq	.+62     	; 0x300a <DIO_voidSetPinDirection+0x240>
    2fcc:	2e 81       	ldd	r18, Y+6	; 0x06
    2fce:	3f 81       	ldd	r19, Y+7	; 0x07
    2fd0:	22 30       	cpi	r18, 0x02	; 2
    2fd2:	31 05       	cpc	r19, r1
    2fd4:	71 f1       	breq	.+92     	; 0x3032 <DIO_voidSetPinDirection+0x268>
    2fd6:	8e 81       	ldd	r24, Y+6	; 0x06
    2fd8:	9f 81       	ldd	r25, Y+7	; 0x07
    2fda:	00 97       	sbiw	r24, 0x00	; 0
    2fdc:	09 f0       	breq	.+2      	; 0x2fe0 <DIO_voidSetPinDirection+0x216>
    2fde:	b3 c0       	rjmp	.+358    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
			{
				case INPUT: CLEAR_BIT(DDRC, Copy_u8Pin); break;
    2fe0:	a4 e3       	ldi	r26, 0x34	; 52
    2fe2:	b0 e0       	ldi	r27, 0x00	; 0
    2fe4:	e4 e3       	ldi	r30, 0x34	; 52
    2fe6:	f0 e0       	ldi	r31, 0x00	; 0
    2fe8:	80 81       	ld	r24, Z
    2fea:	48 2f       	mov	r20, r24
    2fec:	8a 81       	ldd	r24, Y+2	; 0x02
    2fee:	28 2f       	mov	r18, r24
    2ff0:	30 e0       	ldi	r19, 0x00	; 0
    2ff2:	81 e0       	ldi	r24, 0x01	; 1
    2ff4:	90 e0       	ldi	r25, 0x00	; 0
    2ff6:	02 2e       	mov	r0, r18
    2ff8:	02 c0       	rjmp	.+4      	; 0x2ffe <DIO_voidSetPinDirection+0x234>
    2ffa:	88 0f       	add	r24, r24
    2ffc:	99 1f       	adc	r25, r25
    2ffe:	0a 94       	dec	r0
    3000:	e2 f7       	brpl	.-8      	; 0x2ffa <DIO_voidSetPinDirection+0x230>
    3002:	80 95       	com	r24
    3004:	84 23       	and	r24, r20
    3006:	8c 93       	st	X, r24
    3008:	9e c0       	rjmp	.+316    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
				case OUTPUT:  SET_BIT(DDRC, Copy_u8Pin); break;
    300a:	a4 e3       	ldi	r26, 0x34	; 52
    300c:	b0 e0       	ldi	r27, 0x00	; 0
    300e:	e4 e3       	ldi	r30, 0x34	; 52
    3010:	f0 e0       	ldi	r31, 0x00	; 0
    3012:	80 81       	ld	r24, Z
    3014:	48 2f       	mov	r20, r24
    3016:	8a 81       	ldd	r24, Y+2	; 0x02
    3018:	28 2f       	mov	r18, r24
    301a:	30 e0       	ldi	r19, 0x00	; 0
    301c:	81 e0       	ldi	r24, 0x01	; 1
    301e:	90 e0       	ldi	r25, 0x00	; 0
    3020:	02 2e       	mov	r0, r18
    3022:	02 c0       	rjmp	.+4      	; 0x3028 <DIO_voidSetPinDirection+0x25e>
    3024:	88 0f       	add	r24, r24
    3026:	99 1f       	adc	r25, r25
    3028:	0a 94       	dec	r0
    302a:	e2 f7       	brpl	.-8      	; 0x3024 <DIO_voidSetPinDirection+0x25a>
    302c:	84 2b       	or	r24, r20
    302e:	8c 93       	st	X, r24
    3030:	8a c0       	rjmp	.+276    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
                case IN_PULL_UP: CLEAR_BIT(DDRC, Copy_u8Pin); SET_BIT(PORTC, Copy_u8Pin); break;
    3032:	a4 e3       	ldi	r26, 0x34	; 52
    3034:	b0 e0       	ldi	r27, 0x00	; 0
    3036:	e4 e3       	ldi	r30, 0x34	; 52
    3038:	f0 e0       	ldi	r31, 0x00	; 0
    303a:	80 81       	ld	r24, Z
    303c:	48 2f       	mov	r20, r24
    303e:	8a 81       	ldd	r24, Y+2	; 0x02
    3040:	28 2f       	mov	r18, r24
    3042:	30 e0       	ldi	r19, 0x00	; 0
    3044:	81 e0       	ldi	r24, 0x01	; 1
    3046:	90 e0       	ldi	r25, 0x00	; 0
    3048:	02 c0       	rjmp	.+4      	; 0x304e <DIO_voidSetPinDirection+0x284>
    304a:	88 0f       	add	r24, r24
    304c:	99 1f       	adc	r25, r25
    304e:	2a 95       	dec	r18
    3050:	e2 f7       	brpl	.-8      	; 0x304a <DIO_voidSetPinDirection+0x280>
    3052:	80 95       	com	r24
    3054:	84 23       	and	r24, r20
    3056:	8c 93       	st	X, r24
    3058:	a5 e3       	ldi	r26, 0x35	; 53
    305a:	b0 e0       	ldi	r27, 0x00	; 0
    305c:	e5 e3       	ldi	r30, 0x35	; 53
    305e:	f0 e0       	ldi	r31, 0x00	; 0
    3060:	80 81       	ld	r24, Z
    3062:	48 2f       	mov	r20, r24
    3064:	8a 81       	ldd	r24, Y+2	; 0x02
    3066:	28 2f       	mov	r18, r24
    3068:	30 e0       	ldi	r19, 0x00	; 0
    306a:	81 e0       	ldi	r24, 0x01	; 1
    306c:	90 e0       	ldi	r25, 0x00	; 0
    306e:	02 2e       	mov	r0, r18
    3070:	02 c0       	rjmp	.+4      	; 0x3076 <DIO_voidSetPinDirection+0x2ac>
    3072:	88 0f       	add	r24, r24
    3074:	99 1f       	adc	r25, r25
    3076:	0a 94       	dec	r0
    3078:	e2 f7       	brpl	.-8      	; 0x3072 <DIO_voidSetPinDirection+0x2a8>
    307a:	84 2b       	or	r24, r20
    307c:	8c 93       	st	X, r24
    307e:	63 c0       	rjmp	.+198    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
				default:
					break;
			}
			break;
		case DIO_PORTD:
			switch(Copy_u8Stat)
    3080:	8b 81       	ldd	r24, Y+3	; 0x03
    3082:	28 2f       	mov	r18, r24
    3084:	30 e0       	ldi	r19, 0x00	; 0
    3086:	3d 83       	std	Y+5, r19	; 0x05
    3088:	2c 83       	std	Y+4, r18	; 0x04
    308a:	8c 81       	ldd	r24, Y+4	; 0x04
    308c:	9d 81       	ldd	r25, Y+5	; 0x05
    308e:	81 30       	cpi	r24, 0x01	; 1
    3090:	91 05       	cpc	r25, r1
    3092:	f9 f0       	breq	.+62     	; 0x30d2 <DIO_voidSetPinDirection+0x308>
    3094:	2c 81       	ldd	r18, Y+4	; 0x04
    3096:	3d 81       	ldd	r19, Y+5	; 0x05
    3098:	22 30       	cpi	r18, 0x02	; 2
    309a:	31 05       	cpc	r19, r1
    309c:	71 f1       	breq	.+92     	; 0x30fa <DIO_voidSetPinDirection+0x330>
    309e:	8c 81       	ldd	r24, Y+4	; 0x04
    30a0:	9d 81       	ldd	r25, Y+5	; 0x05
    30a2:	00 97       	sbiw	r24, 0x00	; 0
    30a4:	09 f0       	breq	.+2      	; 0x30a8 <DIO_voidSetPinDirection+0x2de>
    30a6:	4f c0       	rjmp	.+158    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
			{
				case INPUT: CLEAR_BIT(DDRD, Copy_u8Pin); break;
    30a8:	a1 e3       	ldi	r26, 0x31	; 49
    30aa:	b0 e0       	ldi	r27, 0x00	; 0
    30ac:	e1 e3       	ldi	r30, 0x31	; 49
    30ae:	f0 e0       	ldi	r31, 0x00	; 0
    30b0:	80 81       	ld	r24, Z
    30b2:	48 2f       	mov	r20, r24
    30b4:	8a 81       	ldd	r24, Y+2	; 0x02
    30b6:	28 2f       	mov	r18, r24
    30b8:	30 e0       	ldi	r19, 0x00	; 0
    30ba:	81 e0       	ldi	r24, 0x01	; 1
    30bc:	90 e0       	ldi	r25, 0x00	; 0
    30be:	02 2e       	mov	r0, r18
    30c0:	02 c0       	rjmp	.+4      	; 0x30c6 <DIO_voidSetPinDirection+0x2fc>
    30c2:	88 0f       	add	r24, r24
    30c4:	99 1f       	adc	r25, r25
    30c6:	0a 94       	dec	r0
    30c8:	e2 f7       	brpl	.-8      	; 0x30c2 <DIO_voidSetPinDirection+0x2f8>
    30ca:	80 95       	com	r24
    30cc:	84 23       	and	r24, r20
    30ce:	8c 93       	st	X, r24
    30d0:	3a c0       	rjmp	.+116    	; 0x3146 <DIO_voidSetPinDirection+0x37c>
				case OUTPUT:  SET_BIT(DDRD, Copy_u8Pin); break;
    30d2:	a1 e3       	ldi	r26, 0x31	; 49
    30d4:	b0 e0       	ldi	r27, 0x00	; 0
    30d6:	e1 e3       	ldi	r30, 0x31	; 49
    30d8:	f0 e0       	ldi	r31, 0x00	; 0
    30da:	80 81       	ld	r24, Z
    30dc:	48 2f       	mov	r20, r24
    30de:	8a 81       	ldd	r24, Y+2	; 0x02
    30e0:	28 2f       	mov	r18, r24
    30e2:	30 e0       	ldi	r19, 0x00	; 0
    30e4:	81 e0       	ldi	r24, 0x01	; 1
    30e6:	90 e0       	ldi	r25, 0x00	; 0
    30e8:	02 2e       	mov	r0, r18
    30ea:	02 c0       	rjmp	.+4      	; 0x30f0 <DIO_voidSetPinDirection+0x326>
    30ec:	88 0f       	add	r24, r24
    30ee:	99 1f       	adc	r25, r25
    30f0:	0a 94       	dec	r0
    30f2:	e2 f7       	brpl	.-8      	; 0x30ec <DIO_voidSetPinDirection+0x322>
    30f4:	84 2b       	or	r24, r20
    30f6:	8c 93       	st	X, r24
    30f8:	26 c0       	rjmp	.+76     	; 0x3146 <DIO_voidSetPinDirection+0x37c>
                case IN_PULL_UP: CLEAR_BIT(DDRD, Copy_u8Pin); SET_BIT(PORTD, Copy_u8Pin); break;
    30fa:	a1 e3       	ldi	r26, 0x31	; 49
    30fc:	b0 e0       	ldi	r27, 0x00	; 0
    30fe:	e1 e3       	ldi	r30, 0x31	; 49
    3100:	f0 e0       	ldi	r31, 0x00	; 0
    3102:	80 81       	ld	r24, Z
    3104:	48 2f       	mov	r20, r24
    3106:	8a 81       	ldd	r24, Y+2	; 0x02
    3108:	28 2f       	mov	r18, r24
    310a:	30 e0       	ldi	r19, 0x00	; 0
    310c:	81 e0       	ldi	r24, 0x01	; 1
    310e:	90 e0       	ldi	r25, 0x00	; 0
    3110:	02 c0       	rjmp	.+4      	; 0x3116 <DIO_voidSetPinDirection+0x34c>
    3112:	88 0f       	add	r24, r24
    3114:	99 1f       	adc	r25, r25
    3116:	2a 95       	dec	r18
    3118:	e2 f7       	brpl	.-8      	; 0x3112 <DIO_voidSetPinDirection+0x348>
    311a:	80 95       	com	r24
    311c:	84 23       	and	r24, r20
    311e:	8c 93       	st	X, r24
    3120:	a2 e3       	ldi	r26, 0x32	; 50
    3122:	b0 e0       	ldi	r27, 0x00	; 0
    3124:	e2 e3       	ldi	r30, 0x32	; 50
    3126:	f0 e0       	ldi	r31, 0x00	; 0
    3128:	80 81       	ld	r24, Z
    312a:	48 2f       	mov	r20, r24
    312c:	8a 81       	ldd	r24, Y+2	; 0x02
    312e:	28 2f       	mov	r18, r24
    3130:	30 e0       	ldi	r19, 0x00	; 0
    3132:	81 e0       	ldi	r24, 0x01	; 1
    3134:	90 e0       	ldi	r25, 0x00	; 0
    3136:	02 2e       	mov	r0, r18
    3138:	02 c0       	rjmp	.+4      	; 0x313e <DIO_voidSetPinDirection+0x374>
    313a:	88 0f       	add	r24, r24
    313c:	99 1f       	adc	r25, r25
    313e:	0a 94       	dec	r0
    3140:	e2 f7       	brpl	.-8      	; 0x313a <DIO_voidSetPinDirection+0x370>
    3142:	84 2b       	or	r24, r20
    3144:	8c 93       	st	X, r24

		default:
			break;
	}

}
    3146:	2d 96       	adiw	r28, 0x0d	; 13
    3148:	0f b6       	in	r0, 0x3f	; 63
    314a:	f8 94       	cli
    314c:	de bf       	out	0x3e, r29	; 62
    314e:	0f be       	out	0x3f, r0	; 63
    3150:	cd bf       	out	0x3d, r28	; 61
    3152:	cf 91       	pop	r28
    3154:	df 91       	pop	r29
    3156:	08 95       	ret

00003158 <DIO_voidSetPortSpecificValue>:
 * INPUT Args  : PORT Type, Value
 * RETURN      : Execution Status (OK OR NOT_OK)
 * **********************************************************************
 * */
void DIO_voidSetPortSpecificValue(u8 Copy_u8PortName, u8 Copy_u8SpecificValue)
{
    3158:	df 93       	push	r29
    315a:	cf 93       	push	r28
    315c:	00 d0       	rcall	.+0      	; 0x315e <DIO_voidSetPortSpecificValue+0x6>
    315e:	00 d0       	rcall	.+0      	; 0x3160 <DIO_voidSetPortSpecificValue+0x8>
    3160:	cd b7       	in	r28, 0x3d	; 61
    3162:	de b7       	in	r29, 0x3e	; 62
    3164:	89 83       	std	Y+1, r24	; 0x01
    3166:	6a 83       	std	Y+2, r22	; 0x02
	switch (Copy_u8PortName)
    3168:	89 81       	ldd	r24, Y+1	; 0x01
    316a:	28 2f       	mov	r18, r24
    316c:	30 e0       	ldi	r19, 0x00	; 0
    316e:	3c 83       	std	Y+4, r19	; 0x04
    3170:	2b 83       	std	Y+3, r18	; 0x03
    3172:	8b 81       	ldd	r24, Y+3	; 0x03
    3174:	9c 81       	ldd	r25, Y+4	; 0x04
    3176:	81 30       	cpi	r24, 0x01	; 1
    3178:	91 05       	cpc	r25, r1
    317a:	d1 f0       	breq	.+52     	; 0x31b0 <DIO_voidSetPortSpecificValue+0x58>
    317c:	2b 81       	ldd	r18, Y+3	; 0x03
    317e:	3c 81       	ldd	r19, Y+4	; 0x04
    3180:	22 30       	cpi	r18, 0x02	; 2
    3182:	31 05       	cpc	r19, r1
    3184:	2c f4       	brge	.+10     	; 0x3190 <DIO_voidSetPortSpecificValue+0x38>
    3186:	8b 81       	ldd	r24, Y+3	; 0x03
    3188:	9c 81       	ldd	r25, Y+4	; 0x04
    318a:	00 97       	sbiw	r24, 0x00	; 0
    318c:	61 f0       	breq	.+24     	; 0x31a6 <DIO_voidSetPortSpecificValue+0x4e>
    318e:	1e c0       	rjmp	.+60     	; 0x31cc <DIO_voidSetPortSpecificValue+0x74>
    3190:	2b 81       	ldd	r18, Y+3	; 0x03
    3192:	3c 81       	ldd	r19, Y+4	; 0x04
    3194:	22 30       	cpi	r18, 0x02	; 2
    3196:	31 05       	cpc	r19, r1
    3198:	81 f0       	breq	.+32     	; 0x31ba <DIO_voidSetPortSpecificValue+0x62>
    319a:	8b 81       	ldd	r24, Y+3	; 0x03
    319c:	9c 81       	ldd	r25, Y+4	; 0x04
    319e:	83 30       	cpi	r24, 0x03	; 3
    31a0:	91 05       	cpc	r25, r1
    31a2:	81 f0       	breq	.+32     	; 0x31c4 <DIO_voidSetPortSpecificValue+0x6c>
    31a4:	13 c0       	rjmp	.+38     	; 0x31cc <DIO_voidSetPortSpecificValue+0x74>
	{
		case DIO_PORTA: ASSIGN_REG(PORTA, Copy_u8SpecificValue); break;
    31a6:	eb e3       	ldi	r30, 0x3B	; 59
    31a8:	f0 e0       	ldi	r31, 0x00	; 0
    31aa:	8a 81       	ldd	r24, Y+2	; 0x02
    31ac:	80 83       	st	Z, r24
    31ae:	0e c0       	rjmp	.+28     	; 0x31cc <DIO_voidSetPortSpecificValue+0x74>
		case DIO_PORTB: ASSIGN_REG(PORTB, Copy_u8SpecificValue); break;
    31b0:	e8 e3       	ldi	r30, 0x38	; 56
    31b2:	f0 e0       	ldi	r31, 0x00	; 0
    31b4:	8a 81       	ldd	r24, Y+2	; 0x02
    31b6:	80 83       	st	Z, r24
    31b8:	09 c0       	rjmp	.+18     	; 0x31cc <DIO_voidSetPortSpecificValue+0x74>
		case DIO_PORTC: ASSIGN_REG(PORTC, Copy_u8SpecificValue); break;
    31ba:	e5 e3       	ldi	r30, 0x35	; 53
    31bc:	f0 e0       	ldi	r31, 0x00	; 0
    31be:	8a 81       	ldd	r24, Y+2	; 0x02
    31c0:	80 83       	st	Z, r24
    31c2:	04 c0       	rjmp	.+8      	; 0x31cc <DIO_voidSetPortSpecificValue+0x74>
		case DIO_PORTD: ASSIGN_REG(PORTD, Copy_u8SpecificValue); break;
    31c4:	e2 e3       	ldi	r30, 0x32	; 50
    31c6:	f0 e0       	ldi	r31, 0x00	; 0
    31c8:	8a 81       	ldd	r24, Y+2	; 0x02
    31ca:	80 83       	st	Z, r24
		default: break;
	}

}
    31cc:	0f 90       	pop	r0
    31ce:	0f 90       	pop	r0
    31d0:	0f 90       	pop	r0
    31d2:	0f 90       	pop	r0
    31d4:	cf 91       	pop	r28
    31d6:	df 91       	pop	r29
    31d8:	08 95       	ret

000031da <DIO_voidSetBitsInPort>:

void DIO_voidSetBitsInPort(u8 Copy_u8PortName, u8 Copy_u8SpecificValue, u8 Copy_u8Mask)
{
    31da:	df 93       	push	r29
    31dc:	cf 93       	push	r28
    31de:	00 d0       	rcall	.+0      	; 0x31e0 <DIO_voidSetBitsInPort+0x6>
    31e0:	00 d0       	rcall	.+0      	; 0x31e2 <DIO_voidSetBitsInPort+0x8>
    31e2:	0f 92       	push	r0
    31e4:	cd b7       	in	r28, 0x3d	; 61
    31e6:	de b7       	in	r29, 0x3e	; 62
    31e8:	89 83       	std	Y+1, r24	; 0x01
    31ea:	6a 83       	std	Y+2, r22	; 0x02
    31ec:	4b 83       	std	Y+3, r20	; 0x03
	switch (Copy_u8PortName)
    31ee:	89 81       	ldd	r24, Y+1	; 0x01
    31f0:	28 2f       	mov	r18, r24
    31f2:	30 e0       	ldi	r19, 0x00	; 0
    31f4:	3d 83       	std	Y+5, r19	; 0x05
    31f6:	2c 83       	std	Y+4, r18	; 0x04
    31f8:	8c 81       	ldd	r24, Y+4	; 0x04
    31fa:	9d 81       	ldd	r25, Y+5	; 0x05
    31fc:	81 30       	cpi	r24, 0x01	; 1
    31fe:	91 05       	cpc	r25, r1
    3200:	59 f1       	breq	.+86     	; 0x3258 <DIO_voidSetBitsInPort+0x7e>
    3202:	2c 81       	ldd	r18, Y+4	; 0x04
    3204:	3d 81       	ldd	r19, Y+5	; 0x05
    3206:	22 30       	cpi	r18, 0x02	; 2
    3208:	31 05       	cpc	r19, r1
    320a:	2c f4       	brge	.+10     	; 0x3216 <DIO_voidSetBitsInPort+0x3c>
    320c:	8c 81       	ldd	r24, Y+4	; 0x04
    320e:	9d 81       	ldd	r25, Y+5	; 0x05
    3210:	00 97       	sbiw	r24, 0x00	; 0
    3212:	69 f0       	breq	.+26     	; 0x322e <DIO_voidSetBitsInPort+0x54>
    3214:	5f c0       	rjmp	.+190    	; 0x32d4 <DIO_voidSetBitsInPort+0xfa>
    3216:	2c 81       	ldd	r18, Y+4	; 0x04
    3218:	3d 81       	ldd	r19, Y+5	; 0x05
    321a:	22 30       	cpi	r18, 0x02	; 2
    321c:	31 05       	cpc	r19, r1
    321e:	89 f1       	breq	.+98     	; 0x3282 <DIO_voidSetBitsInPort+0xa8>
    3220:	8c 81       	ldd	r24, Y+4	; 0x04
    3222:	9d 81       	ldd	r25, Y+5	; 0x05
    3224:	83 30       	cpi	r24, 0x03	; 3
    3226:	91 05       	cpc	r25, r1
    3228:	09 f4       	brne	.+2      	; 0x322c <DIO_voidSetBitsInPort+0x52>
    322a:	40 c0       	rjmp	.+128    	; 0x32ac <DIO_voidSetBitsInPort+0xd2>
    322c:	53 c0       	rjmp	.+166    	; 0x32d4 <DIO_voidSetBitsInPort+0xfa>
	{
		case DIO_PORTA: 
			CLEAR_BITS_REG(PORTA, Copy_u8Mask);
    322e:	ab e3       	ldi	r26, 0x3B	; 59
    3230:	b0 e0       	ldi	r27, 0x00	; 0
    3232:	eb e3       	ldi	r30, 0x3B	; 59
    3234:	f0 e0       	ldi	r31, 0x00	; 0
    3236:	80 81       	ld	r24, Z
    3238:	98 2f       	mov	r25, r24
    323a:	8b 81       	ldd	r24, Y+3	; 0x03
    323c:	80 95       	com	r24
    323e:	89 23       	and	r24, r25
    3240:	8c 93       	st	X, r24
			SET_BITS_REG(PORTA, (Copy_u8SpecificValue & Copy_u8Mask));
    3242:	ab e3       	ldi	r26, 0x3B	; 59
    3244:	b0 e0       	ldi	r27, 0x00	; 0
    3246:	eb e3       	ldi	r30, 0x3B	; 59
    3248:	f0 e0       	ldi	r31, 0x00	; 0
    324a:	20 81       	ld	r18, Z
    324c:	9a 81       	ldd	r25, Y+2	; 0x02
    324e:	8b 81       	ldd	r24, Y+3	; 0x03
    3250:	89 23       	and	r24, r25
    3252:	82 2b       	or	r24, r18
    3254:	8c 93       	st	X, r24
    3256:	3e c0       	rjmp	.+124    	; 0x32d4 <DIO_voidSetBitsInPort+0xfa>
			break;
		case DIO_PORTB: 
			CLEAR_BITS_REG(PORTB, Copy_u8Mask);
    3258:	a8 e3       	ldi	r26, 0x38	; 56
    325a:	b0 e0       	ldi	r27, 0x00	; 0
    325c:	e8 e3       	ldi	r30, 0x38	; 56
    325e:	f0 e0       	ldi	r31, 0x00	; 0
    3260:	80 81       	ld	r24, Z
    3262:	98 2f       	mov	r25, r24
    3264:	8b 81       	ldd	r24, Y+3	; 0x03
    3266:	80 95       	com	r24
    3268:	89 23       	and	r24, r25
    326a:	8c 93       	st	X, r24
			SET_BITS_REG(PORTB, (Copy_u8SpecificValue & Copy_u8Mask));
    326c:	a8 e3       	ldi	r26, 0x38	; 56
    326e:	b0 e0       	ldi	r27, 0x00	; 0
    3270:	e8 e3       	ldi	r30, 0x38	; 56
    3272:	f0 e0       	ldi	r31, 0x00	; 0
    3274:	20 81       	ld	r18, Z
    3276:	9a 81       	ldd	r25, Y+2	; 0x02
    3278:	8b 81       	ldd	r24, Y+3	; 0x03
    327a:	89 23       	and	r24, r25
    327c:	82 2b       	or	r24, r18
    327e:	8c 93       	st	X, r24
    3280:	29 c0       	rjmp	.+82     	; 0x32d4 <DIO_voidSetBitsInPort+0xfa>
			break;
		case DIO_PORTC:
			CLEAR_BITS_REG(PORTC, Copy_u8Mask);
    3282:	a5 e3       	ldi	r26, 0x35	; 53
    3284:	b0 e0       	ldi	r27, 0x00	; 0
    3286:	e5 e3       	ldi	r30, 0x35	; 53
    3288:	f0 e0       	ldi	r31, 0x00	; 0
    328a:	80 81       	ld	r24, Z
    328c:	98 2f       	mov	r25, r24
    328e:	8b 81       	ldd	r24, Y+3	; 0x03
    3290:	80 95       	com	r24
    3292:	89 23       	and	r24, r25
    3294:	8c 93       	st	X, r24
			SET_BITS_REG(PORTC, (Copy_u8SpecificValue & Copy_u8Mask));
    3296:	a5 e3       	ldi	r26, 0x35	; 53
    3298:	b0 e0       	ldi	r27, 0x00	; 0
    329a:	e5 e3       	ldi	r30, 0x35	; 53
    329c:	f0 e0       	ldi	r31, 0x00	; 0
    329e:	20 81       	ld	r18, Z
    32a0:	9a 81       	ldd	r25, Y+2	; 0x02
    32a2:	8b 81       	ldd	r24, Y+3	; 0x03
    32a4:	89 23       	and	r24, r25
    32a6:	82 2b       	or	r24, r18
    32a8:	8c 93       	st	X, r24
    32aa:	14 c0       	rjmp	.+40     	; 0x32d4 <DIO_voidSetBitsInPort+0xfa>
			break;
		case DIO_PORTD:
			CLEAR_BITS_REG(PORTD, Copy_u8Mask);
    32ac:	a2 e3       	ldi	r26, 0x32	; 50
    32ae:	b0 e0       	ldi	r27, 0x00	; 0
    32b0:	e2 e3       	ldi	r30, 0x32	; 50
    32b2:	f0 e0       	ldi	r31, 0x00	; 0
    32b4:	80 81       	ld	r24, Z
    32b6:	98 2f       	mov	r25, r24
    32b8:	8b 81       	ldd	r24, Y+3	; 0x03
    32ba:	80 95       	com	r24
    32bc:	89 23       	and	r24, r25
    32be:	8c 93       	st	X, r24
			SET_BITS_REG(PORTD, (Copy_u8SpecificValue & Copy_u8Mask));
    32c0:	a2 e3       	ldi	r26, 0x32	; 50
    32c2:	b0 e0       	ldi	r27, 0x00	; 0
    32c4:	e2 e3       	ldi	r30, 0x32	; 50
    32c6:	f0 e0       	ldi	r31, 0x00	; 0
    32c8:	20 81       	ld	r18, Z
    32ca:	9a 81       	ldd	r25, Y+2	; 0x02
    32cc:	8b 81       	ldd	r24, Y+3	; 0x03
    32ce:	89 23       	and	r24, r25
    32d0:	82 2b       	or	r24, r18
    32d2:	8c 93       	st	X, r24
			break;
		default: 
			break;
	}
}
    32d4:	0f 90       	pop	r0
    32d6:	0f 90       	pop	r0
    32d8:	0f 90       	pop	r0
    32da:	0f 90       	pop	r0
    32dc:	0f 90       	pop	r0
    32de:	cf 91       	pop	r28
    32e0:	df 91       	pop	r29
    32e2:	08 95       	ret

000032e4 <DIO_u8ReadPort>:
 * INPUT Args  : PORT Type
 * RETURN      : Value Of Port
 * **********************************************************************
 * */
u8 DIO_u8ReadPort(u8 Copy_u8PortName)
{
    32e4:	df 93       	push	r29
    32e6:	cf 93       	push	r28
    32e8:	00 d0       	rcall	.+0      	; 0x32ea <DIO_u8ReadPort+0x6>
    32ea:	00 d0       	rcall	.+0      	; 0x32ec <DIO_u8ReadPort+0x8>
    32ec:	cd b7       	in	r28, 0x3d	; 61
    32ee:	de b7       	in	r29, 0x3e	; 62
    32f0:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_u8PortName)
    32f2:	89 81       	ldd	r24, Y+1	; 0x01
    32f4:	28 2f       	mov	r18, r24
    32f6:	30 e0       	ldi	r19, 0x00	; 0
    32f8:	3c 83       	std	Y+4, r19	; 0x04
    32fa:	2b 83       	std	Y+3, r18	; 0x03
    32fc:	8b 81       	ldd	r24, Y+3	; 0x03
    32fe:	9c 81       	ldd	r25, Y+4	; 0x04
    3300:	81 30       	cpi	r24, 0x01	; 1
    3302:	91 05       	cpc	r25, r1
    3304:	d1 f0       	breq	.+52     	; 0x333a <DIO_u8ReadPort+0x56>
    3306:	2b 81       	ldd	r18, Y+3	; 0x03
    3308:	3c 81       	ldd	r19, Y+4	; 0x04
    330a:	22 30       	cpi	r18, 0x02	; 2
    330c:	31 05       	cpc	r19, r1
    330e:	2c f4       	brge	.+10     	; 0x331a <DIO_u8ReadPort+0x36>
    3310:	8b 81       	ldd	r24, Y+3	; 0x03
    3312:	9c 81       	ldd	r25, Y+4	; 0x04
    3314:	00 97       	sbiw	r24, 0x00	; 0
    3316:	61 f0       	breq	.+24     	; 0x3330 <DIO_u8ReadPort+0x4c>
    3318:	1f c0       	rjmp	.+62     	; 0x3358 <DIO_u8ReadPort+0x74>
    331a:	2b 81       	ldd	r18, Y+3	; 0x03
    331c:	3c 81       	ldd	r19, Y+4	; 0x04
    331e:	22 30       	cpi	r18, 0x02	; 2
    3320:	31 05       	cpc	r19, r1
    3322:	81 f0       	breq	.+32     	; 0x3344 <DIO_u8ReadPort+0x60>
    3324:	8b 81       	ldd	r24, Y+3	; 0x03
    3326:	9c 81       	ldd	r25, Y+4	; 0x04
    3328:	83 30       	cpi	r24, 0x03	; 3
    332a:	91 05       	cpc	r25, r1
    332c:	81 f0       	breq	.+32     	; 0x334e <DIO_u8ReadPort+0x6a>
    332e:	14 c0       	rjmp	.+40     	; 0x3358 <DIO_u8ReadPort+0x74>
	{
		case DIO_PORTA:
			return PINA;
    3330:	e9 e3       	ldi	r30, 0x39	; 57
    3332:	f0 e0       	ldi	r31, 0x00	; 0
    3334:	90 81       	ld	r25, Z
    3336:	9a 83       	std	Y+2, r25	; 0x02
    3338:	10 c0       	rjmp	.+32     	; 0x335a <DIO_u8ReadPort+0x76>
			break;
		case DIO_PORTB:
			return PINB;
    333a:	e6 e3       	ldi	r30, 0x36	; 54
    333c:	f0 e0       	ldi	r31, 0x00	; 0
    333e:	20 81       	ld	r18, Z
    3340:	2a 83       	std	Y+2, r18	; 0x02
    3342:	0b c0       	rjmp	.+22     	; 0x335a <DIO_u8ReadPort+0x76>
			break;
		case DIO_PORTC:
			return PINC;
    3344:	e3 e3       	ldi	r30, 0x33	; 51
    3346:	f0 e0       	ldi	r31, 0x00	; 0
    3348:	30 81       	ld	r19, Z
    334a:	3a 83       	std	Y+2, r19	; 0x02
    334c:	06 c0       	rjmp	.+12     	; 0x335a <DIO_u8ReadPort+0x76>
			break;
		case DIO_PORTD:
			return PIND;
    334e:	e0 e3       	ldi	r30, 0x30	; 48
    3350:	f0 e0       	ldi	r31, 0x00	; 0
    3352:	80 81       	ld	r24, Z
    3354:	8a 83       	std	Y+2, r24	; 0x02
    3356:	01 c0       	rjmp	.+2      	; 0x335a <DIO_u8ReadPort+0x76>
			break;
		default:
			return 0x00;
    3358:	1a 82       	std	Y+2, r1	; 0x02
    335a:	8a 81       	ldd	r24, Y+2	; 0x02
			break;
	}
}
    335c:	0f 90       	pop	r0
    335e:	0f 90       	pop	r0
    3360:	0f 90       	pop	r0
    3362:	0f 90       	pop	r0
    3364:	cf 91       	pop	r28
    3366:	df 91       	pop	r29
    3368:	08 95       	ret

0000336a <DIO_voidWritePin>:
 * INPUT Args  : PORT Type, Pin Number In Port, Value
 * RETURN      : Execution Status (OK OR NOT_OK)
 * **********************************************************************
 * */
void DIO_voidWritePin(u8 Copy_u8PortName, u8 Copy_u8Pin, u8 Copy_u8Stat)
{
    336a:	df 93       	push	r29
    336c:	cf 93       	push	r28
    336e:	cd b7       	in	r28, 0x3d	; 61
    3370:	de b7       	in	r29, 0x3e	; 62
    3372:	2d 97       	sbiw	r28, 0x0d	; 13
    3374:	0f b6       	in	r0, 0x3f	; 63
    3376:	f8 94       	cli
    3378:	de bf       	out	0x3e, r29	; 62
    337a:	0f be       	out	0x3f, r0	; 63
    337c:	cd bf       	out	0x3d, r28	; 61
    337e:	89 83       	std	Y+1, r24	; 0x01
    3380:	6a 83       	std	Y+2, r22	; 0x02
    3382:	4b 83       	std	Y+3, r20	; 0x03
	switch(Copy_u8PortName)
    3384:	89 81       	ldd	r24, Y+1	; 0x01
    3386:	28 2f       	mov	r18, r24
    3388:	30 e0       	ldi	r19, 0x00	; 0
    338a:	3d 87       	std	Y+13, r19	; 0x0d
    338c:	2c 87       	std	Y+12, r18	; 0x0c
    338e:	8c 85       	ldd	r24, Y+12	; 0x0c
    3390:	9d 85       	ldd	r25, Y+13	; 0x0d
    3392:	81 30       	cpi	r24, 0x01	; 1
    3394:	91 05       	cpc	r25, r1
    3396:	09 f4       	brne	.+2      	; 0x339a <DIO_voidWritePin+0x30>
    3398:	4f c0       	rjmp	.+158    	; 0x3438 <DIO_voidWritePin+0xce>
    339a:	2c 85       	ldd	r18, Y+12	; 0x0c
    339c:	3d 85       	ldd	r19, Y+13	; 0x0d
    339e:	22 30       	cpi	r18, 0x02	; 2
    33a0:	31 05       	cpc	r19, r1
    33a2:	2c f4       	brge	.+10     	; 0x33ae <DIO_voidWritePin+0x44>
    33a4:	8c 85       	ldd	r24, Y+12	; 0x0c
    33a6:	9d 85       	ldd	r25, Y+13	; 0x0d
    33a8:	00 97       	sbiw	r24, 0x00	; 0
    33aa:	71 f0       	breq	.+28     	; 0x33c8 <DIO_voidWritePin+0x5e>
    33ac:	ec c0       	rjmp	.+472    	; 0x3586 <DIO_voidWritePin+0x21c>
    33ae:	2c 85       	ldd	r18, Y+12	; 0x0c
    33b0:	3d 85       	ldd	r19, Y+13	; 0x0d
    33b2:	22 30       	cpi	r18, 0x02	; 2
    33b4:	31 05       	cpc	r19, r1
    33b6:	09 f4       	brne	.+2      	; 0x33ba <DIO_voidWritePin+0x50>
    33b8:	77 c0       	rjmp	.+238    	; 0x34a8 <DIO_voidWritePin+0x13e>
    33ba:	8c 85       	ldd	r24, Y+12	; 0x0c
    33bc:	9d 85       	ldd	r25, Y+13	; 0x0d
    33be:	83 30       	cpi	r24, 0x03	; 3
    33c0:	91 05       	cpc	r25, r1
    33c2:	09 f4       	brne	.+2      	; 0x33c6 <DIO_voidWritePin+0x5c>
    33c4:	a9 c0       	rjmp	.+338    	; 0x3518 <DIO_voidWritePin+0x1ae>
    33c6:	df c0       	rjmp	.+446    	; 0x3586 <DIO_voidWritePin+0x21c>
	{
		case DIO_PORTA:
			switch(Copy_u8Stat)
    33c8:	8b 81       	ldd	r24, Y+3	; 0x03
    33ca:	28 2f       	mov	r18, r24
    33cc:	30 e0       	ldi	r19, 0x00	; 0
    33ce:	3b 87       	std	Y+11, r19	; 0x0b
    33d0:	2a 87       	std	Y+10, r18	; 0x0a
    33d2:	8a 85       	ldd	r24, Y+10	; 0x0a
    33d4:	9b 85       	ldd	r25, Y+11	; 0x0b
    33d6:	00 97       	sbiw	r24, 0x00	; 0
    33d8:	31 f0       	breq	.+12     	; 0x33e6 <DIO_voidWritePin+0x7c>
    33da:	2a 85       	ldd	r18, Y+10	; 0x0a
    33dc:	3b 85       	ldd	r19, Y+11	; 0x0b
    33de:	21 30       	cpi	r18, 0x01	; 1
    33e0:	31 05       	cpc	r19, r1
    33e2:	b1 f0       	breq	.+44     	; 0x3410 <DIO_voidWritePin+0xa6>
    33e4:	d0 c0       	rjmp	.+416    	; 0x3586 <DIO_voidWritePin+0x21c>
			{
				case LOW: CLEAR_BIT(PORTA, Copy_u8Pin); break;
    33e6:	ab e3       	ldi	r26, 0x3B	; 59
    33e8:	b0 e0       	ldi	r27, 0x00	; 0
    33ea:	eb e3       	ldi	r30, 0x3B	; 59
    33ec:	f0 e0       	ldi	r31, 0x00	; 0
    33ee:	80 81       	ld	r24, Z
    33f0:	48 2f       	mov	r20, r24
    33f2:	8a 81       	ldd	r24, Y+2	; 0x02
    33f4:	28 2f       	mov	r18, r24
    33f6:	30 e0       	ldi	r19, 0x00	; 0
    33f8:	81 e0       	ldi	r24, 0x01	; 1
    33fa:	90 e0       	ldi	r25, 0x00	; 0
    33fc:	02 2e       	mov	r0, r18
    33fe:	02 c0       	rjmp	.+4      	; 0x3404 <DIO_voidWritePin+0x9a>
    3400:	88 0f       	add	r24, r24
    3402:	99 1f       	adc	r25, r25
    3404:	0a 94       	dec	r0
    3406:	e2 f7       	brpl	.-8      	; 0x3400 <DIO_voidWritePin+0x96>
    3408:	80 95       	com	r24
    340a:	84 23       	and	r24, r20
    340c:	8c 93       	st	X, r24
    340e:	bb c0       	rjmp	.+374    	; 0x3586 <DIO_voidWritePin+0x21c>
				case HIGH:  SET_BIT(PORTA, Copy_u8Pin); break;
    3410:	ab e3       	ldi	r26, 0x3B	; 59
    3412:	b0 e0       	ldi	r27, 0x00	; 0
    3414:	eb e3       	ldi	r30, 0x3B	; 59
    3416:	f0 e0       	ldi	r31, 0x00	; 0
    3418:	80 81       	ld	r24, Z
    341a:	48 2f       	mov	r20, r24
    341c:	8a 81       	ldd	r24, Y+2	; 0x02
    341e:	28 2f       	mov	r18, r24
    3420:	30 e0       	ldi	r19, 0x00	; 0
    3422:	81 e0       	ldi	r24, 0x01	; 1
    3424:	90 e0       	ldi	r25, 0x00	; 0
    3426:	02 2e       	mov	r0, r18
    3428:	02 c0       	rjmp	.+4      	; 0x342e <DIO_voidWritePin+0xc4>
    342a:	88 0f       	add	r24, r24
    342c:	99 1f       	adc	r25, r25
    342e:	0a 94       	dec	r0
    3430:	e2 f7       	brpl	.-8      	; 0x342a <DIO_voidWritePin+0xc0>
    3432:	84 2b       	or	r24, r20
    3434:	8c 93       	st	X, r24
    3436:	a7 c0       	rjmp	.+334    	; 0x3586 <DIO_voidWritePin+0x21c>
				default: break;
			}
			break;
		case DIO_PORTB:
			switch(Copy_u8Stat)
    3438:	8b 81       	ldd	r24, Y+3	; 0x03
    343a:	28 2f       	mov	r18, r24
    343c:	30 e0       	ldi	r19, 0x00	; 0
    343e:	39 87       	std	Y+9, r19	; 0x09
    3440:	28 87       	std	Y+8, r18	; 0x08
    3442:	88 85       	ldd	r24, Y+8	; 0x08
    3444:	99 85       	ldd	r25, Y+9	; 0x09
    3446:	00 97       	sbiw	r24, 0x00	; 0
    3448:	31 f0       	breq	.+12     	; 0x3456 <DIO_voidWritePin+0xec>
    344a:	28 85       	ldd	r18, Y+8	; 0x08
    344c:	39 85       	ldd	r19, Y+9	; 0x09
    344e:	21 30       	cpi	r18, 0x01	; 1
    3450:	31 05       	cpc	r19, r1
    3452:	b1 f0       	breq	.+44     	; 0x3480 <DIO_voidWritePin+0x116>
    3454:	98 c0       	rjmp	.+304    	; 0x3586 <DIO_voidWritePin+0x21c>
			{
				case LOW: CLEAR_BIT(PORTB, Copy_u8Pin); break;
    3456:	a8 e3       	ldi	r26, 0x38	; 56
    3458:	b0 e0       	ldi	r27, 0x00	; 0
    345a:	e8 e3       	ldi	r30, 0x38	; 56
    345c:	f0 e0       	ldi	r31, 0x00	; 0
    345e:	80 81       	ld	r24, Z
    3460:	48 2f       	mov	r20, r24
    3462:	8a 81       	ldd	r24, Y+2	; 0x02
    3464:	28 2f       	mov	r18, r24
    3466:	30 e0       	ldi	r19, 0x00	; 0
    3468:	81 e0       	ldi	r24, 0x01	; 1
    346a:	90 e0       	ldi	r25, 0x00	; 0
    346c:	02 2e       	mov	r0, r18
    346e:	02 c0       	rjmp	.+4      	; 0x3474 <DIO_voidWritePin+0x10a>
    3470:	88 0f       	add	r24, r24
    3472:	99 1f       	adc	r25, r25
    3474:	0a 94       	dec	r0
    3476:	e2 f7       	brpl	.-8      	; 0x3470 <DIO_voidWritePin+0x106>
    3478:	80 95       	com	r24
    347a:	84 23       	and	r24, r20
    347c:	8c 93       	st	X, r24
    347e:	83 c0       	rjmp	.+262    	; 0x3586 <DIO_voidWritePin+0x21c>
				case HIGH:  SET_BIT(PORTB, Copy_u8Pin); break;
    3480:	a8 e3       	ldi	r26, 0x38	; 56
    3482:	b0 e0       	ldi	r27, 0x00	; 0
    3484:	e8 e3       	ldi	r30, 0x38	; 56
    3486:	f0 e0       	ldi	r31, 0x00	; 0
    3488:	80 81       	ld	r24, Z
    348a:	48 2f       	mov	r20, r24
    348c:	8a 81       	ldd	r24, Y+2	; 0x02
    348e:	28 2f       	mov	r18, r24
    3490:	30 e0       	ldi	r19, 0x00	; 0
    3492:	81 e0       	ldi	r24, 0x01	; 1
    3494:	90 e0       	ldi	r25, 0x00	; 0
    3496:	02 2e       	mov	r0, r18
    3498:	02 c0       	rjmp	.+4      	; 0x349e <DIO_voidWritePin+0x134>
    349a:	88 0f       	add	r24, r24
    349c:	99 1f       	adc	r25, r25
    349e:	0a 94       	dec	r0
    34a0:	e2 f7       	brpl	.-8      	; 0x349a <DIO_voidWritePin+0x130>
    34a2:	84 2b       	or	r24, r20
    34a4:	8c 93       	st	X, r24
    34a6:	6f c0       	rjmp	.+222    	; 0x3586 <DIO_voidWritePin+0x21c>
				default: break;
			}
			break;
		case DIO_PORTC:
			switch(Copy_u8Stat)
    34a8:	8b 81       	ldd	r24, Y+3	; 0x03
    34aa:	28 2f       	mov	r18, r24
    34ac:	30 e0       	ldi	r19, 0x00	; 0
    34ae:	3f 83       	std	Y+7, r19	; 0x07
    34b0:	2e 83       	std	Y+6, r18	; 0x06
    34b2:	8e 81       	ldd	r24, Y+6	; 0x06
    34b4:	9f 81       	ldd	r25, Y+7	; 0x07
    34b6:	00 97       	sbiw	r24, 0x00	; 0
    34b8:	31 f0       	breq	.+12     	; 0x34c6 <DIO_voidWritePin+0x15c>
    34ba:	2e 81       	ldd	r18, Y+6	; 0x06
    34bc:	3f 81       	ldd	r19, Y+7	; 0x07
    34be:	21 30       	cpi	r18, 0x01	; 1
    34c0:	31 05       	cpc	r19, r1
    34c2:	b1 f0       	breq	.+44     	; 0x34f0 <DIO_voidWritePin+0x186>
    34c4:	60 c0       	rjmp	.+192    	; 0x3586 <DIO_voidWritePin+0x21c>
			{
				case LOW: CLEAR_BIT(PORTC, Copy_u8Pin); break;
    34c6:	a5 e3       	ldi	r26, 0x35	; 53
    34c8:	b0 e0       	ldi	r27, 0x00	; 0
    34ca:	e5 e3       	ldi	r30, 0x35	; 53
    34cc:	f0 e0       	ldi	r31, 0x00	; 0
    34ce:	80 81       	ld	r24, Z
    34d0:	48 2f       	mov	r20, r24
    34d2:	8a 81       	ldd	r24, Y+2	; 0x02
    34d4:	28 2f       	mov	r18, r24
    34d6:	30 e0       	ldi	r19, 0x00	; 0
    34d8:	81 e0       	ldi	r24, 0x01	; 1
    34da:	90 e0       	ldi	r25, 0x00	; 0
    34dc:	02 2e       	mov	r0, r18
    34de:	02 c0       	rjmp	.+4      	; 0x34e4 <DIO_voidWritePin+0x17a>
    34e0:	88 0f       	add	r24, r24
    34e2:	99 1f       	adc	r25, r25
    34e4:	0a 94       	dec	r0
    34e6:	e2 f7       	brpl	.-8      	; 0x34e0 <DIO_voidWritePin+0x176>
    34e8:	80 95       	com	r24
    34ea:	84 23       	and	r24, r20
    34ec:	8c 93       	st	X, r24
    34ee:	4b c0       	rjmp	.+150    	; 0x3586 <DIO_voidWritePin+0x21c>
				case HIGH:  SET_BIT(PORTC, Copy_u8Pin); break;
    34f0:	a5 e3       	ldi	r26, 0x35	; 53
    34f2:	b0 e0       	ldi	r27, 0x00	; 0
    34f4:	e5 e3       	ldi	r30, 0x35	; 53
    34f6:	f0 e0       	ldi	r31, 0x00	; 0
    34f8:	80 81       	ld	r24, Z
    34fa:	48 2f       	mov	r20, r24
    34fc:	8a 81       	ldd	r24, Y+2	; 0x02
    34fe:	28 2f       	mov	r18, r24
    3500:	30 e0       	ldi	r19, 0x00	; 0
    3502:	81 e0       	ldi	r24, 0x01	; 1
    3504:	90 e0       	ldi	r25, 0x00	; 0
    3506:	02 2e       	mov	r0, r18
    3508:	02 c0       	rjmp	.+4      	; 0x350e <DIO_voidWritePin+0x1a4>
    350a:	88 0f       	add	r24, r24
    350c:	99 1f       	adc	r25, r25
    350e:	0a 94       	dec	r0
    3510:	e2 f7       	brpl	.-8      	; 0x350a <DIO_voidWritePin+0x1a0>
    3512:	84 2b       	or	r24, r20
    3514:	8c 93       	st	X, r24
    3516:	37 c0       	rjmp	.+110    	; 0x3586 <DIO_voidWritePin+0x21c>
				default: break;
			}
			break;
		case DIO_PORTD:
			switch(Copy_u8Stat)
    3518:	8b 81       	ldd	r24, Y+3	; 0x03
    351a:	28 2f       	mov	r18, r24
    351c:	30 e0       	ldi	r19, 0x00	; 0
    351e:	3d 83       	std	Y+5, r19	; 0x05
    3520:	2c 83       	std	Y+4, r18	; 0x04
    3522:	8c 81       	ldd	r24, Y+4	; 0x04
    3524:	9d 81       	ldd	r25, Y+5	; 0x05
    3526:	00 97       	sbiw	r24, 0x00	; 0
    3528:	31 f0       	breq	.+12     	; 0x3536 <DIO_voidWritePin+0x1cc>
    352a:	2c 81       	ldd	r18, Y+4	; 0x04
    352c:	3d 81       	ldd	r19, Y+5	; 0x05
    352e:	21 30       	cpi	r18, 0x01	; 1
    3530:	31 05       	cpc	r19, r1
    3532:	b1 f0       	breq	.+44     	; 0x3560 <DIO_voidWritePin+0x1f6>
    3534:	28 c0       	rjmp	.+80     	; 0x3586 <DIO_voidWritePin+0x21c>
			{
				case LOW: CLEAR_BIT(PORTD, Copy_u8Pin); break;
    3536:	a2 e3       	ldi	r26, 0x32	; 50
    3538:	b0 e0       	ldi	r27, 0x00	; 0
    353a:	e2 e3       	ldi	r30, 0x32	; 50
    353c:	f0 e0       	ldi	r31, 0x00	; 0
    353e:	80 81       	ld	r24, Z
    3540:	48 2f       	mov	r20, r24
    3542:	8a 81       	ldd	r24, Y+2	; 0x02
    3544:	28 2f       	mov	r18, r24
    3546:	30 e0       	ldi	r19, 0x00	; 0
    3548:	81 e0       	ldi	r24, 0x01	; 1
    354a:	90 e0       	ldi	r25, 0x00	; 0
    354c:	02 2e       	mov	r0, r18
    354e:	02 c0       	rjmp	.+4      	; 0x3554 <DIO_voidWritePin+0x1ea>
    3550:	88 0f       	add	r24, r24
    3552:	99 1f       	adc	r25, r25
    3554:	0a 94       	dec	r0
    3556:	e2 f7       	brpl	.-8      	; 0x3550 <DIO_voidWritePin+0x1e6>
    3558:	80 95       	com	r24
    355a:	84 23       	and	r24, r20
    355c:	8c 93       	st	X, r24
    355e:	13 c0       	rjmp	.+38     	; 0x3586 <DIO_voidWritePin+0x21c>
				case HIGH:  SET_BIT(PORTD, Copy_u8Pin); break;
    3560:	a2 e3       	ldi	r26, 0x32	; 50
    3562:	b0 e0       	ldi	r27, 0x00	; 0
    3564:	e2 e3       	ldi	r30, 0x32	; 50
    3566:	f0 e0       	ldi	r31, 0x00	; 0
    3568:	80 81       	ld	r24, Z
    356a:	48 2f       	mov	r20, r24
    356c:	8a 81       	ldd	r24, Y+2	; 0x02
    356e:	28 2f       	mov	r18, r24
    3570:	30 e0       	ldi	r19, 0x00	; 0
    3572:	81 e0       	ldi	r24, 0x01	; 1
    3574:	90 e0       	ldi	r25, 0x00	; 0
    3576:	02 2e       	mov	r0, r18
    3578:	02 c0       	rjmp	.+4      	; 0x357e <DIO_voidWritePin+0x214>
    357a:	88 0f       	add	r24, r24
    357c:	99 1f       	adc	r25, r25
    357e:	0a 94       	dec	r0
    3580:	e2 f7       	brpl	.-8      	; 0x357a <DIO_voidWritePin+0x210>
    3582:	84 2b       	or	r24, r20
    3584:	8c 93       	st	X, r24
				default: break;
			}
			break;
	}
}
    3586:	2d 96       	adiw	r28, 0x0d	; 13
    3588:	0f b6       	in	r0, 0x3f	; 63
    358a:	f8 94       	cli
    358c:	de bf       	out	0x3e, r29	; 62
    358e:	0f be       	out	0x3f, r0	; 63
    3590:	cd bf       	out	0x3d, r28	; 61
    3592:	cf 91       	pop	r28
    3594:	df 91       	pop	r29
    3596:	08 95       	ret

00003598 <DIO_voidReadPin>:
 * INPUT Args  : PORT Type, Pin Number In Port
 * RETURN      : HIGH OR LOW
 * **********************************************************************
 * */
u8 DIO_voidReadPin(u8 Copy_u8PortName, u8 Copy_u8Pin)
{
    3598:	df 93       	push	r29
    359a:	cf 93       	push	r28
    359c:	00 d0       	rcall	.+0      	; 0x359e <DIO_voidReadPin+0x6>
    359e:	00 d0       	rcall	.+0      	; 0x35a0 <DIO_voidReadPin+0x8>
    35a0:	0f 92       	push	r0
    35a2:	cd b7       	in	r28, 0x3d	; 61
    35a4:	de b7       	in	r29, 0x3e	; 62
    35a6:	89 83       	std	Y+1, r24	; 0x01
    35a8:	6a 83       	std	Y+2, r22	; 0x02
	switch (Copy_u8PortName)
    35aa:	89 81       	ldd	r24, Y+1	; 0x01
    35ac:	28 2f       	mov	r18, r24
    35ae:	30 e0       	ldi	r19, 0x00	; 0
    35b0:	3d 83       	std	Y+5, r19	; 0x05
    35b2:	2c 83       	std	Y+4, r18	; 0x04
    35b4:	4c 81       	ldd	r20, Y+4	; 0x04
    35b6:	5d 81       	ldd	r21, Y+5	; 0x05
    35b8:	41 30       	cpi	r20, 0x01	; 1
    35ba:	51 05       	cpc	r21, r1
    35bc:	49 f1       	breq	.+82     	; 0x3610 <DIO_voidReadPin+0x78>
    35be:	8c 81       	ldd	r24, Y+4	; 0x04
    35c0:	9d 81       	ldd	r25, Y+5	; 0x05
    35c2:	82 30       	cpi	r24, 0x02	; 2
    35c4:	91 05       	cpc	r25, r1
    35c6:	34 f4       	brge	.+12     	; 0x35d4 <DIO_voidReadPin+0x3c>
    35c8:	2c 81       	ldd	r18, Y+4	; 0x04
    35ca:	3d 81       	ldd	r19, Y+5	; 0x05
    35cc:	21 15       	cp	r18, r1
    35ce:	31 05       	cpc	r19, r1
    35d0:	61 f0       	breq	.+24     	; 0x35ea <DIO_voidReadPin+0x52>
    35d2:	57 c0       	rjmp	.+174    	; 0x3682 <DIO_voidReadPin+0xea>
    35d4:	4c 81       	ldd	r20, Y+4	; 0x04
    35d6:	5d 81       	ldd	r21, Y+5	; 0x05
    35d8:	42 30       	cpi	r20, 0x02	; 2
    35da:	51 05       	cpc	r21, r1
    35dc:	61 f1       	breq	.+88     	; 0x3636 <DIO_voidReadPin+0x9e>
    35de:	8c 81       	ldd	r24, Y+4	; 0x04
    35e0:	9d 81       	ldd	r25, Y+5	; 0x05
    35e2:	83 30       	cpi	r24, 0x03	; 3
    35e4:	91 05       	cpc	r25, r1
    35e6:	d1 f1       	breq	.+116    	; 0x365c <DIO_voidReadPin+0xc4>
    35e8:	4c c0       	rjmp	.+152    	; 0x3682 <DIO_voidReadPin+0xea>
	{
		case DIO_PORTA:
			return GET_BIT(PINA,Copy_u8Pin);
    35ea:	e9 e3       	ldi	r30, 0x39	; 57
    35ec:	f0 e0       	ldi	r31, 0x00	; 0
    35ee:	80 81       	ld	r24, Z
    35f0:	28 2f       	mov	r18, r24
    35f2:	30 e0       	ldi	r19, 0x00	; 0
    35f4:	8a 81       	ldd	r24, Y+2	; 0x02
    35f6:	88 2f       	mov	r24, r24
    35f8:	90 e0       	ldi	r25, 0x00	; 0
    35fa:	a9 01       	movw	r20, r18
    35fc:	02 c0       	rjmp	.+4      	; 0x3602 <DIO_voidReadPin+0x6a>
    35fe:	55 95       	asr	r21
    3600:	47 95       	ror	r20
    3602:	8a 95       	dec	r24
    3604:	e2 f7       	brpl	.-8      	; 0x35fe <DIO_voidReadPin+0x66>
    3606:	ca 01       	movw	r24, r20
    3608:	58 2f       	mov	r21, r24
    360a:	51 70       	andi	r21, 0x01	; 1
    360c:	5b 83       	std	Y+3, r21	; 0x03
    360e:	3a c0       	rjmp	.+116    	; 0x3684 <DIO_voidReadPin+0xec>
			break;
		case DIO_PORTB:
			return GET_BIT(PINB,Copy_u8Pin);
    3610:	e6 e3       	ldi	r30, 0x36	; 54
    3612:	f0 e0       	ldi	r31, 0x00	; 0
    3614:	80 81       	ld	r24, Z
    3616:	28 2f       	mov	r18, r24
    3618:	30 e0       	ldi	r19, 0x00	; 0
    361a:	8a 81       	ldd	r24, Y+2	; 0x02
    361c:	88 2f       	mov	r24, r24
    361e:	90 e0       	ldi	r25, 0x00	; 0
    3620:	a9 01       	movw	r20, r18
    3622:	02 c0       	rjmp	.+4      	; 0x3628 <DIO_voidReadPin+0x90>
    3624:	55 95       	asr	r21
    3626:	47 95       	ror	r20
    3628:	8a 95       	dec	r24
    362a:	e2 f7       	brpl	.-8      	; 0x3624 <DIO_voidReadPin+0x8c>
    362c:	ca 01       	movw	r24, r20
    362e:	58 2f       	mov	r21, r24
    3630:	51 70       	andi	r21, 0x01	; 1
    3632:	5b 83       	std	Y+3, r21	; 0x03
    3634:	27 c0       	rjmp	.+78     	; 0x3684 <DIO_voidReadPin+0xec>
			break;
		case DIO_PORTC:
			return GET_BIT(PINC,Copy_u8Pin);
    3636:	e3 e3       	ldi	r30, 0x33	; 51
    3638:	f0 e0       	ldi	r31, 0x00	; 0
    363a:	80 81       	ld	r24, Z
    363c:	28 2f       	mov	r18, r24
    363e:	30 e0       	ldi	r19, 0x00	; 0
    3640:	8a 81       	ldd	r24, Y+2	; 0x02
    3642:	88 2f       	mov	r24, r24
    3644:	90 e0       	ldi	r25, 0x00	; 0
    3646:	a9 01       	movw	r20, r18
    3648:	02 c0       	rjmp	.+4      	; 0x364e <DIO_voidReadPin+0xb6>
    364a:	55 95       	asr	r21
    364c:	47 95       	ror	r20
    364e:	8a 95       	dec	r24
    3650:	e2 f7       	brpl	.-8      	; 0x364a <DIO_voidReadPin+0xb2>
    3652:	ca 01       	movw	r24, r20
    3654:	58 2f       	mov	r21, r24
    3656:	51 70       	andi	r21, 0x01	; 1
    3658:	5b 83       	std	Y+3, r21	; 0x03
    365a:	14 c0       	rjmp	.+40     	; 0x3684 <DIO_voidReadPin+0xec>
			break;
		case DIO_PORTD:
			return GET_BIT(PIND,Copy_u8Pin);
    365c:	e0 e3       	ldi	r30, 0x30	; 48
    365e:	f0 e0       	ldi	r31, 0x00	; 0
    3660:	80 81       	ld	r24, Z
    3662:	28 2f       	mov	r18, r24
    3664:	30 e0       	ldi	r19, 0x00	; 0
    3666:	8a 81       	ldd	r24, Y+2	; 0x02
    3668:	88 2f       	mov	r24, r24
    366a:	90 e0       	ldi	r25, 0x00	; 0
    366c:	a9 01       	movw	r20, r18
    366e:	02 c0       	rjmp	.+4      	; 0x3674 <DIO_voidReadPin+0xdc>
    3670:	55 95       	asr	r21
    3672:	47 95       	ror	r20
    3674:	8a 95       	dec	r24
    3676:	e2 f7       	brpl	.-8      	; 0x3670 <DIO_voidReadPin+0xd8>
    3678:	ca 01       	movw	r24, r20
    367a:	58 2f       	mov	r21, r24
    367c:	51 70       	andi	r21, 0x01	; 1
    367e:	5b 83       	std	Y+3, r21	; 0x03
    3680:	01 c0       	rjmp	.+2      	; 0x3684 <DIO_voidReadPin+0xec>
			break;
		default:
			return 0x00;
    3682:	1b 82       	std	Y+3, r1	; 0x03
    3684:	8b 81       	ldd	r24, Y+3	; 0x03
			break;
	}
}
    3686:	0f 90       	pop	r0
    3688:	0f 90       	pop	r0
    368a:	0f 90       	pop	r0
    368c:	0f 90       	pop	r0
    368e:	0f 90       	pop	r0
    3690:	cf 91       	pop	r28
    3692:	df 91       	pop	r29
    3694:	08 95       	ret

00003696 <DIO_voidTogglePin>:
 * INPUT Args  : PORT Type, Pin Number In Port
 * RETURN      : Execution Status (OK OR NOT_OK)
 * **********************************************************************
 * */
void DIO_voidTogglePin(u8 Copy_u8PortName, u8 Copy_u8Pin)
{
    3696:	df 93       	push	r29
    3698:	cf 93       	push	r28
    369a:	00 d0       	rcall	.+0      	; 0x369c <DIO_voidTogglePin+0x6>
    369c:	00 d0       	rcall	.+0      	; 0x369e <DIO_voidTogglePin+0x8>
    369e:	cd b7       	in	r28, 0x3d	; 61
    36a0:	de b7       	in	r29, 0x3e	; 62
    36a2:	89 83       	std	Y+1, r24	; 0x01
    36a4:	6a 83       	std	Y+2, r22	; 0x02
	switch (Copy_u8PortName)
    36a6:	89 81       	ldd	r24, Y+1	; 0x01
    36a8:	28 2f       	mov	r18, r24
    36aa:	30 e0       	ldi	r19, 0x00	; 0
    36ac:	3c 83       	std	Y+4, r19	; 0x04
    36ae:	2b 83       	std	Y+3, r18	; 0x03
    36b0:	8b 81       	ldd	r24, Y+3	; 0x03
    36b2:	9c 81       	ldd	r25, Y+4	; 0x04
    36b4:	81 30       	cpi	r24, 0x01	; 1
    36b6:	91 05       	cpc	r25, r1
    36b8:	49 f1       	breq	.+82     	; 0x370c <DIO_voidTogglePin+0x76>
    36ba:	2b 81       	ldd	r18, Y+3	; 0x03
    36bc:	3c 81       	ldd	r19, Y+4	; 0x04
    36be:	22 30       	cpi	r18, 0x02	; 2
    36c0:	31 05       	cpc	r19, r1
    36c2:	2c f4       	brge	.+10     	; 0x36ce <DIO_voidTogglePin+0x38>
    36c4:	8b 81       	ldd	r24, Y+3	; 0x03
    36c6:	9c 81       	ldd	r25, Y+4	; 0x04
    36c8:	00 97       	sbiw	r24, 0x00	; 0
    36ca:	61 f0       	breq	.+24     	; 0x36e4 <DIO_voidTogglePin+0x4e>
    36cc:	5a c0       	rjmp	.+180    	; 0x3782 <DIO_voidTogglePin+0xec>
    36ce:	2b 81       	ldd	r18, Y+3	; 0x03
    36d0:	3c 81       	ldd	r19, Y+4	; 0x04
    36d2:	22 30       	cpi	r18, 0x02	; 2
    36d4:	31 05       	cpc	r19, r1
    36d6:	71 f1       	breq	.+92     	; 0x3734 <DIO_voidTogglePin+0x9e>
    36d8:	8b 81       	ldd	r24, Y+3	; 0x03
    36da:	9c 81       	ldd	r25, Y+4	; 0x04
    36dc:	83 30       	cpi	r24, 0x03	; 3
    36de:	91 05       	cpc	r25, r1
    36e0:	e9 f1       	breq	.+122    	; 0x375c <DIO_voidTogglePin+0xc6>
    36e2:	4f c0       	rjmp	.+158    	; 0x3782 <DIO_voidTogglePin+0xec>
	{
		case DIO_PORTA:
			TOGGLE_BIT(PORTA,Copy_u8Pin);
    36e4:	ab e3       	ldi	r26, 0x3B	; 59
    36e6:	b0 e0       	ldi	r27, 0x00	; 0
    36e8:	eb e3       	ldi	r30, 0x3B	; 59
    36ea:	f0 e0       	ldi	r31, 0x00	; 0
    36ec:	80 81       	ld	r24, Z
    36ee:	48 2f       	mov	r20, r24
    36f0:	8a 81       	ldd	r24, Y+2	; 0x02
    36f2:	28 2f       	mov	r18, r24
    36f4:	30 e0       	ldi	r19, 0x00	; 0
    36f6:	81 e0       	ldi	r24, 0x01	; 1
    36f8:	90 e0       	ldi	r25, 0x00	; 0
    36fa:	02 2e       	mov	r0, r18
    36fc:	02 c0       	rjmp	.+4      	; 0x3702 <DIO_voidTogglePin+0x6c>
    36fe:	88 0f       	add	r24, r24
    3700:	99 1f       	adc	r25, r25
    3702:	0a 94       	dec	r0
    3704:	e2 f7       	brpl	.-8      	; 0x36fe <DIO_voidTogglePin+0x68>
    3706:	84 27       	eor	r24, r20
    3708:	8c 93       	st	X, r24
    370a:	3b c0       	rjmp	.+118    	; 0x3782 <DIO_voidTogglePin+0xec>
			break;
		case DIO_PORTB:
			TOGGLE_BIT(PORTB,Copy_u8Pin);
    370c:	a8 e3       	ldi	r26, 0x38	; 56
    370e:	b0 e0       	ldi	r27, 0x00	; 0
    3710:	e8 e3       	ldi	r30, 0x38	; 56
    3712:	f0 e0       	ldi	r31, 0x00	; 0
    3714:	80 81       	ld	r24, Z
    3716:	48 2f       	mov	r20, r24
    3718:	8a 81       	ldd	r24, Y+2	; 0x02
    371a:	28 2f       	mov	r18, r24
    371c:	30 e0       	ldi	r19, 0x00	; 0
    371e:	81 e0       	ldi	r24, 0x01	; 1
    3720:	90 e0       	ldi	r25, 0x00	; 0
    3722:	02 2e       	mov	r0, r18
    3724:	02 c0       	rjmp	.+4      	; 0x372a <DIO_voidTogglePin+0x94>
    3726:	88 0f       	add	r24, r24
    3728:	99 1f       	adc	r25, r25
    372a:	0a 94       	dec	r0
    372c:	e2 f7       	brpl	.-8      	; 0x3726 <DIO_voidTogglePin+0x90>
    372e:	84 27       	eor	r24, r20
    3730:	8c 93       	st	X, r24
    3732:	27 c0       	rjmp	.+78     	; 0x3782 <DIO_voidTogglePin+0xec>
			break;
		case DIO_PORTC:
			TOGGLE_BIT(PORTC,Copy_u8Pin);
    3734:	a5 e3       	ldi	r26, 0x35	; 53
    3736:	b0 e0       	ldi	r27, 0x00	; 0
    3738:	e5 e3       	ldi	r30, 0x35	; 53
    373a:	f0 e0       	ldi	r31, 0x00	; 0
    373c:	80 81       	ld	r24, Z
    373e:	48 2f       	mov	r20, r24
    3740:	8a 81       	ldd	r24, Y+2	; 0x02
    3742:	28 2f       	mov	r18, r24
    3744:	30 e0       	ldi	r19, 0x00	; 0
    3746:	81 e0       	ldi	r24, 0x01	; 1
    3748:	90 e0       	ldi	r25, 0x00	; 0
    374a:	02 2e       	mov	r0, r18
    374c:	02 c0       	rjmp	.+4      	; 0x3752 <DIO_voidTogglePin+0xbc>
    374e:	88 0f       	add	r24, r24
    3750:	99 1f       	adc	r25, r25
    3752:	0a 94       	dec	r0
    3754:	e2 f7       	brpl	.-8      	; 0x374e <DIO_voidTogglePin+0xb8>
    3756:	84 27       	eor	r24, r20
    3758:	8c 93       	st	X, r24
    375a:	13 c0       	rjmp	.+38     	; 0x3782 <DIO_voidTogglePin+0xec>
			break;
		case DIO_PORTD:
			TOGGLE_BIT(PORTD,Copy_u8Pin);
    375c:	a2 e3       	ldi	r26, 0x32	; 50
    375e:	b0 e0       	ldi	r27, 0x00	; 0
    3760:	e2 e3       	ldi	r30, 0x32	; 50
    3762:	f0 e0       	ldi	r31, 0x00	; 0
    3764:	80 81       	ld	r24, Z
    3766:	48 2f       	mov	r20, r24
    3768:	8a 81       	ldd	r24, Y+2	; 0x02
    376a:	28 2f       	mov	r18, r24
    376c:	30 e0       	ldi	r19, 0x00	; 0
    376e:	81 e0       	ldi	r24, 0x01	; 1
    3770:	90 e0       	ldi	r25, 0x00	; 0
    3772:	02 2e       	mov	r0, r18
    3774:	02 c0       	rjmp	.+4      	; 0x377a <DIO_voidTogglePin+0xe4>
    3776:	88 0f       	add	r24, r24
    3778:	99 1f       	adc	r25, r25
    377a:	0a 94       	dec	r0
    377c:	e2 f7       	brpl	.-8      	; 0x3776 <DIO_voidTogglePin+0xe0>
    377e:	84 27       	eor	r24, r20
    3780:	8c 93       	st	X, r24
			break;
		default: break;
	}

}
    3782:	0f 90       	pop	r0
    3784:	0f 90       	pop	r0
    3786:	0f 90       	pop	r0
    3788:	0f 90       	pop	r0
    378a:	cf 91       	pop	r28
    378c:	df 91       	pop	r29
    378e:	08 95       	ret

00003790 <ADC_voidInit>:
volatile u16 ADC_u16_DigitalValue;
volatile u8 Local_u8ReadFlag;


void ADC_voidInit(void)
{
    3790:	df 93       	push	r29
    3792:	cf 93       	push	r28
    3794:	cd b7       	in	r28, 0x3d	; 61
    3796:	de b7       	in	r29, 0x3e	; 62
    /*Check For The ADC Enable*/
    #if ADC_ENABLE  == ENABLE
        SET_BIT(ADCSRA, ADCSRA_ADEN);
    3798:	a6 e2       	ldi	r26, 0x26	; 38
    379a:	b0 e0       	ldi	r27, 0x00	; 0
    379c:	e6 e2       	ldi	r30, 0x26	; 38
    379e:	f0 e0       	ldi	r31, 0x00	; 0
    37a0:	80 81       	ld	r24, Z
    37a2:	80 68       	ori	r24, 0x80	; 128
    37a4:	8c 93       	st	X, r24

    /*Check For The ADC Interrupt*/ 
    #if ADC_INTERRUPT_STATUS == ENABLE
        SET_BIT(ADCSRA, ADCSRA_ADIE);
    #elif ADC_INTERRUPT_STATUS == DISABLE
        CLEAR_BIT(ADCSRA, ADCSRA_ADIE);
    37a6:	a6 e2       	ldi	r26, 0x26	; 38
    37a8:	b0 e0       	ldi	r27, 0x00	; 0
    37aa:	e6 e2       	ldi	r30, 0x26	; 38
    37ac:	f0 e0       	ldi	r31, 0x00	; 0
    37ae:	80 81       	ld	r24, Z
    37b0:	87 7f       	andi	r24, 0xF7	; 247
    37b2:	8c 93       	st	X, r24
    //     #error ("Error, ADC_REFERENCE_SELECTION Configuration Error")
    // #endif


    /*Set the reference selection options using BitMasking*/
    ADMUX &= REF_CLR_MASK;
    37b4:	a7 e2       	ldi	r26, 0x27	; 39
    37b6:	b0 e0       	ldi	r27, 0x00	; 0
    37b8:	e7 e2       	ldi	r30, 0x27	; 39
    37ba:	f0 e0       	ldi	r31, 0x00	; 0
    37bc:	80 81       	ld	r24, Z
    37be:	8f 73       	andi	r24, 0x3F	; 63
    37c0:	8c 93       	st	X, r24
    ADMUX |= ADC_REFERENCE_SELECTION;
    37c2:	a7 e2       	ldi	r26, 0x27	; 39
    37c4:	b0 e0       	ldi	r27, 0x00	; 0
    37c6:	e7 e2       	ldi	r30, 0x27	; 39
    37c8:	f0 e0       	ldi	r31, 0x00	; 0
    37ca:	80 81       	ld	r24, Z
    37cc:	80 64       	ori	r24, 0x40	; 64
    37ce:	8c 93       	st	X, r24
        #error("Error, ADC_RESULT Confiuration Error")
    #endif


    /* Check For The Prescaler Values*/
    ADCSRA &= ADC_CLR_SCALER_MASK;
    37d0:	a6 e2       	ldi	r26, 0x26	; 38
    37d2:	b0 e0       	ldi	r27, 0x00	; 0
    37d4:	e6 e2       	ldi	r30, 0x26	; 38
    37d6:	f0 e0       	ldi	r31, 0x00	; 0
    37d8:	80 81       	ld	r24, Z
    37da:	88 7f       	andi	r24, 0xF8	; 248
    37dc:	8c 93       	st	X, r24
    ADCSRA |= ADC_SCALER_SELECTION;
    37de:	a6 e2       	ldi	r26, 0x26	; 38
    37e0:	b0 e0       	ldi	r27, 0x00	; 0
    37e2:	e6 e2       	ldi	r30, 0x26	; 38
    37e4:	f0 e0       	ldi	r31, 0x00	; 0
    37e6:	80 81       	ld	r24, Z
    37e8:	86 60       	ori	r24, 0x06	; 6
    37ea:	8c 93       	st	X, r24

}
    37ec:	cf 91       	pop	r28
    37ee:	df 91       	pop	r29
    37f0:	08 95       	ret

000037f2 <ADC_voidInterruptControl>:


void ADC_voidInterruptControl(u8 Copy_u8InterruptStatus)
{
    37f2:	df 93       	push	r29
    37f4:	cf 93       	push	r28
    37f6:	00 d0       	rcall	.+0      	; 0x37f8 <ADC_voidInterruptControl+0x6>
    37f8:	0f 92       	push	r0
    37fa:	cd b7       	in	r28, 0x3d	; 61
    37fc:	de b7       	in	r29, 0x3e	; 62
    37fe:	89 83       	std	Y+1, r24	; 0x01
    switch(Copy_u8InterruptStatus)
    3800:	89 81       	ldd	r24, Y+1	; 0x01
    3802:	28 2f       	mov	r18, r24
    3804:	30 e0       	ldi	r19, 0x00	; 0
    3806:	3b 83       	std	Y+3, r19	; 0x03
    3808:	2a 83       	std	Y+2, r18	; 0x02
    380a:	8a 81       	ldd	r24, Y+2	; 0x02
    380c:	9b 81       	ldd	r25, Y+3	; 0x03
    380e:	00 97       	sbiw	r24, 0x00	; 0
    3810:	31 f0       	breq	.+12     	; 0x381e <ADC_voidInterruptControl+0x2c>
    3812:	2a 81       	ldd	r18, Y+2	; 0x02
    3814:	3b 81       	ldd	r19, Y+3	; 0x03
    3816:	21 30       	cpi	r18, 0x01	; 1
    3818:	31 05       	cpc	r19, r1
    381a:	49 f0       	breq	.+18     	; 0x382e <ADC_voidInterruptControl+0x3c>
    381c:	0f c0       	rjmp	.+30     	; 0x383c <ADC_voidInterruptControl+0x4a>
    {
        case DISABLE:
            CLEAR_BIT(ADCSRA, ADCSRA_ADIE);
    381e:	a6 e2       	ldi	r26, 0x26	; 38
    3820:	b0 e0       	ldi	r27, 0x00	; 0
    3822:	e6 e2       	ldi	r30, 0x26	; 38
    3824:	f0 e0       	ldi	r31, 0x00	; 0
    3826:	80 81       	ld	r24, Z
    3828:	87 7f       	andi	r24, 0xF7	; 247
    382a:	8c 93       	st	X, r24
    382c:	07 c0       	rjmp	.+14     	; 0x383c <ADC_voidInterruptControl+0x4a>
        break;

        case ENABLE:
            SET_BIT(ADCSRA, ADCSRA_ADIE);
    382e:	a6 e2       	ldi	r26, 0x26	; 38
    3830:	b0 e0       	ldi	r27, 0x00	; 0
    3832:	e6 e2       	ldi	r30, 0x26	; 38
    3834:	f0 e0       	ldi	r31, 0x00	; 0
    3836:	80 81       	ld	r24, Z
    3838:	88 60       	ori	r24, 0x08	; 8
    383a:	8c 93       	st	X, r24

        default:
            /*Do Noting*/
        break;
    }
}
    383c:	0f 90       	pop	r0
    383e:	0f 90       	pop	r0
    3840:	0f 90       	pop	r0
    3842:	cf 91       	pop	r28
    3844:	df 91       	pop	r29
    3846:	08 95       	ret

00003848 <ADC_u8StartConversionSynchronous>:

u8 ADC_u8StartConversionSynchronous(u8 Copy_u8ChannelNumber) //Polling
{
    3848:	df 93       	push	r29
    384a:	cf 93       	push	r28
    384c:	00 d0       	rcall	.+0      	; 0x384e <ADC_u8StartConversionSynchronous+0x6>
    384e:	cd b7       	in	r28, 0x3d	; 61
    3850:	de b7       	in	r29, 0x3e	; 62
    3852:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8DigitalValue;

    ADMUX &= CHANNEL_CLR_MASK;
    3854:	a7 e2       	ldi	r26, 0x27	; 39
    3856:	b0 e0       	ldi	r27, 0x00	; 0
    3858:	e7 e2       	ldi	r30, 0x27	; 39
    385a:	f0 e0       	ldi	r31, 0x00	; 0
    385c:	80 81       	ld	r24, Z
    385e:	80 7e       	andi	r24, 0xE0	; 224
    3860:	8c 93       	st	X, r24
    ADMUX |= Copy_u8ChannelNumber;
    3862:	a7 e2       	ldi	r26, 0x27	; 39
    3864:	b0 e0       	ldi	r27, 0x00	; 0
    3866:	e7 e2       	ldi	r30, 0x27	; 39
    3868:	f0 e0       	ldi	r31, 0x00	; 0
    386a:	90 81       	ld	r25, Z
    386c:	8a 81       	ldd	r24, Y+2	; 0x02
    386e:	89 2b       	or	r24, r25
    3870:	8c 93       	st	X, r24

    SET_BIT(ADCSRA, ADCSRA_ADSC);
    3872:	a6 e2       	ldi	r26, 0x26	; 38
    3874:	b0 e0       	ldi	r27, 0x00	; 0
    3876:	e6 e2       	ldi	r30, 0x26	; 38
    3878:	f0 e0       	ldi	r31, 0x00	; 0
    387a:	80 81       	ld	r24, Z
    387c:	80 64       	ori	r24, 0x40	; 64
    387e:	8c 93       	st	X, r24

    while( (GET_BIT(ADCSRA, ADCSRA_ADIF)) == DISABLE );
    3880:	e6 e2       	ldi	r30, 0x26	; 38
    3882:	f0 e0       	ldi	r31, 0x00	; 0
    3884:	80 81       	ld	r24, Z
    3886:	82 95       	swap	r24
    3888:	8f 70       	andi	r24, 0x0F	; 15
    388a:	88 2f       	mov	r24, r24
    388c:	90 e0       	ldi	r25, 0x00	; 0
    388e:	81 70       	andi	r24, 0x01	; 1
    3890:	90 70       	andi	r25, 0x00	; 0
    3892:	00 97       	sbiw	r24, 0x00	; 0
    3894:	a9 f3       	breq	.-22     	; 0x3880 <ADC_u8StartConversionSynchronous+0x38>

    CLEAR_BIT(ADCSRA, ADCSRA_ADSC);
    3896:	a6 e2       	ldi	r26, 0x26	; 38
    3898:	b0 e0       	ldi	r27, 0x00	; 0
    389a:	e6 e2       	ldi	r30, 0x26	; 38
    389c:	f0 e0       	ldi	r31, 0x00	; 0
    389e:	80 81       	ld	r24, Z
    38a0:	8f 7b       	andi	r24, 0xBF	; 191
    38a2:	8c 93       	st	X, r24
    CLEAR_BIT(ADCSRA, ADCSRA_ADIF);
    38a4:	a6 e2       	ldi	r26, 0x26	; 38
    38a6:	b0 e0       	ldi	r27, 0x00	; 0
    38a8:	e6 e2       	ldi	r30, 0x26	; 38
    38aa:	f0 e0       	ldi	r31, 0x00	; 0
    38ac:	80 81       	ld	r24, Z
    38ae:	8f 7e       	andi	r24, 0xEF	; 239
    38b0:	8c 93       	st	X, r24
#if ADC_RESULT == RIGHT_ADJUST
    Local_u8DigitalValue = (u8)ADC;
#elif ADC_RESULT == LEFT_ADJUST
    Local_u8DigitalValue = ADCH;
#elif ADC_RESULT == FULL_ADC_REG
    Local_u8DigitalValue = (u8)ADC;
    38b2:	e4 e2       	ldi	r30, 0x24	; 36
    38b4:	f0 e0       	ldi	r31, 0x00	; 0
    38b6:	80 81       	ld	r24, Z
    38b8:	91 81       	ldd	r25, Z+1	; 0x01
    38ba:	89 83       	std	Y+1, r24	; 0x01
#else
    #error("Error, ADC_RESULT Confiuration Error")
#endif

    return Local_u8DigitalValue;
    38bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    38be:	0f 90       	pop	r0
    38c0:	0f 90       	pop	r0
    38c2:	cf 91       	pop	r28
    38c4:	df 91       	pop	r29
    38c6:	08 95       	ret

000038c8 <ADC_u16StartConversionSynchronous>:

u16 ADC_u16StartConversionSynchronous(u8 Copy_u8ChannelNumber) //Polling
{
    38c8:	df 93       	push	r29
    38ca:	cf 93       	push	r28
    38cc:	0f 92       	push	r0
    38ce:	cd b7       	in	r28, 0x3d	; 61
    38d0:	de b7       	in	r29, 0x3e	; 62
    38d2:	89 83       	std	Y+1, r24	; 0x01
    
    ADMUX &= CHANNEL_CLR_MASK;
    38d4:	a7 e2       	ldi	r26, 0x27	; 39
    38d6:	b0 e0       	ldi	r27, 0x00	; 0
    38d8:	e7 e2       	ldi	r30, 0x27	; 39
    38da:	f0 e0       	ldi	r31, 0x00	; 0
    38dc:	80 81       	ld	r24, Z
    38de:	80 7e       	andi	r24, 0xE0	; 224
    38e0:	8c 93       	st	X, r24
    ADMUX |= Copy_u8ChannelNumber;
    38e2:	a7 e2       	ldi	r26, 0x27	; 39
    38e4:	b0 e0       	ldi	r27, 0x00	; 0
    38e6:	e7 e2       	ldi	r30, 0x27	; 39
    38e8:	f0 e0       	ldi	r31, 0x00	; 0
    38ea:	90 81       	ld	r25, Z
    38ec:	89 81       	ldd	r24, Y+1	; 0x01
    38ee:	89 2b       	or	r24, r25
    38f0:	8c 93       	st	X, r24

    SET_BIT(ADCSRA, ADCSRA_ADSC);
    38f2:	a6 e2       	ldi	r26, 0x26	; 38
    38f4:	b0 e0       	ldi	r27, 0x00	; 0
    38f6:	e6 e2       	ldi	r30, 0x26	; 38
    38f8:	f0 e0       	ldi	r31, 0x00	; 0
    38fa:	80 81       	ld	r24, Z
    38fc:	80 64       	ori	r24, 0x40	; 64
    38fe:	8c 93       	st	X, r24

    while( (GET_BIT(ADCSRA, ADCSRA_ADIF)) == DISABLE );
    3900:	e6 e2       	ldi	r30, 0x26	; 38
    3902:	f0 e0       	ldi	r31, 0x00	; 0
    3904:	80 81       	ld	r24, Z
    3906:	82 95       	swap	r24
    3908:	8f 70       	andi	r24, 0x0F	; 15
    390a:	88 2f       	mov	r24, r24
    390c:	90 e0       	ldi	r25, 0x00	; 0
    390e:	81 70       	andi	r24, 0x01	; 1
    3910:	90 70       	andi	r25, 0x00	; 0
    3912:	00 97       	sbiw	r24, 0x00	; 0
    3914:	a9 f3       	breq	.-22     	; 0x3900 <ADC_u16StartConversionSynchronous+0x38>

    CLEAR_BIT(ADCSRA, ADCSRA_ADSC);
    3916:	a6 e2       	ldi	r26, 0x26	; 38
    3918:	b0 e0       	ldi	r27, 0x00	; 0
    391a:	e6 e2       	ldi	r30, 0x26	; 38
    391c:	f0 e0       	ldi	r31, 0x00	; 0
    391e:	80 81       	ld	r24, Z
    3920:	8f 7b       	andi	r24, 0xBF	; 191
    3922:	8c 93       	st	X, r24
    CLEAR_BIT(ADCSRA, ADCSRA_ADIF);
    3924:	a6 e2       	ldi	r26, 0x26	; 38
    3926:	b0 e0       	ldi	r27, 0x00	; 0
    3928:	e6 e2       	ldi	r30, 0x26	; 38
    392a:	f0 e0       	ldi	r31, 0x00	; 0
    392c:	80 81       	ld	r24, Z
    392e:	8f 7e       	andi	r24, 0xEF	; 239
    3930:	8c 93       	st	X, r24


    return ADC;
    3932:	e4 e2       	ldi	r30, 0x24	; 36
    3934:	f0 e0       	ldi	r31, 0x00	; 0
    3936:	80 81       	ld	r24, Z
    3938:	91 81       	ldd	r25, Z+1	; 0x01
}
    393a:	0f 90       	pop	r0
    393c:	cf 91       	pop	r28
    393e:	df 91       	pop	r29
    3940:	08 95       	ret

00003942 <ADC_u8StartConversionAsynchronous>:

u8 ADC_u8StartConversionAsynchronous(u8 Copy_u8ChannelNumber) //Based On Interrupt
{
    3942:	df 93       	push	r29
    3944:	cf 93       	push	r28
    3946:	00 d0       	rcall	.+0      	; 0x3948 <ADC_u8StartConversionAsynchronous+0x6>
    3948:	cd b7       	in	r28, 0x3d	; 61
    394a:	de b7       	in	r29, 0x3e	; 62
    394c:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8DigitalValue = ADC_RESULT_NOT_READY;
    394e:	8f ef       	ldi	r24, 0xFF	; 255
    3950:	89 83       	std	Y+1, r24	; 0x01

    if(Local_u8ReadFlag == 0)   
    3952:	80 91 ad 01 	lds	r24, 0x01AD
    3956:	88 23       	and	r24, r24
    3958:	d1 f4       	brne	.+52     	; 0x398e <ADC_u8StartConversionAsynchronous+0x4c>
    {
        /*Set ADC Channel*/
        ADMUX &= CHANNEL_CLR_MASK;
    395a:	a7 e2       	ldi	r26, 0x27	; 39
    395c:	b0 e0       	ldi	r27, 0x00	; 0
    395e:	e7 e2       	ldi	r30, 0x27	; 39
    3960:	f0 e0       	ldi	r31, 0x00	; 0
    3962:	80 81       	ld	r24, Z
    3964:	80 7e       	andi	r24, 0xE0	; 224
    3966:	8c 93       	st	X, r24
        ADMUX |= Copy_u8ChannelNumber;
    3968:	a7 e2       	ldi	r26, 0x27	; 39
    396a:	b0 e0       	ldi	r27, 0x00	; 0
    396c:	e7 e2       	ldi	r30, 0x27	; 39
    396e:	f0 e0       	ldi	r31, 0x00	; 0
    3970:	90 81       	ld	r25, Z
    3972:	8a 81       	ldd	r24, Y+2	; 0x02
    3974:	89 2b       	or	r24, r25
    3976:	8c 93       	st	X, r24

        /*ADC Start Conversion*/
        SET_BIT(ADCSRA, ADCSRA_ADSC);
    3978:	a6 e2       	ldi	r26, 0x26	; 38
    397a:	b0 e0       	ldi	r27, 0x00	; 0
    397c:	e6 e2       	ldi	r30, 0x26	; 38
    397e:	f0 e0       	ldi	r31, 0x00	; 0
    3980:	80 81       	ld	r24, Z
    3982:	80 64       	ori	r24, 0x40	; 64
    3984:	8c 93       	st	X, r24
        Local_u8ReadFlag = 1;
    3986:	81 e0       	ldi	r24, 0x01	; 1
    3988:	80 93 ad 01 	sts	0x01AD, r24
    398c:	0b c0       	rjmp	.+22     	; 0x39a4 <ADC_u8StartConversionAsynchronous+0x62>
    } 
    else if(Local_u8ReadFlag == 2)
    398e:	80 91 ad 01 	lds	r24, 0x01AD
    3992:	82 30       	cpi	r24, 0x02	; 2
    3994:	39 f4       	brne	.+14     	; 0x39a4 <ADC_u8StartConversionAsynchronous+0x62>

            Local_u8DigitalValue = (u8)(ADC_u16_DigitalValue);

        #elif ADC_RESULT == FULL_ADC_REG

            Local_u8DigitalValue = (u8)ADC_u16_DigitalValue;
    3996:	80 91 ae 01 	lds	r24, 0x01AE
    399a:	90 91 af 01 	lds	r25, 0x01AF
    399e:	89 83       	std	Y+1, r24	; 0x01

        #endif
        
        Local_u8ReadFlag = 0;
    39a0:	10 92 ad 01 	sts	0x01AD, r1
    }
    
    return Local_u8DigitalValue;
    39a4:	89 81       	ldd	r24, Y+1	; 0x01
}
    39a6:	0f 90       	pop	r0
    39a8:	0f 90       	pop	r0
    39aa:	cf 91       	pop	r28
    39ac:	df 91       	pop	r29
    39ae:	08 95       	ret

000039b0 <ADC_u16StartConversionAsynchronous>:

u16 ADC_u16StartConversionAsynchronous(u8 Copy_u8ChannelNumber) //Based On Interrupt
{
    39b0:	df 93       	push	r29
    39b2:	cf 93       	push	r28
    39b4:	00 d0       	rcall	.+0      	; 0x39b6 <ADC_u16StartConversionAsynchronous+0x6>
    39b6:	0f 92       	push	r0
    39b8:	cd b7       	in	r28, 0x3d	; 61
    39ba:	de b7       	in	r29, 0x3e	; 62
    39bc:	8b 83       	std	Y+3, r24	; 0x03
    u16 Local_u16DigitalValue = ADC_RESULT_NOT_READY;
    39be:	8f ef       	ldi	r24, 0xFF	; 255
    39c0:	9f ef       	ldi	r25, 0xFF	; 255
    39c2:	9a 83       	std	Y+2, r25	; 0x02
    39c4:	89 83       	std	Y+1, r24	; 0x01

    if(Local_u8ReadFlag == 0)   
    39c6:	80 91 ad 01 	lds	r24, 0x01AD
    39ca:	88 23       	and	r24, r24
    39cc:	d1 f4       	brne	.+52     	; 0x3a02 <ADC_u16StartConversionAsynchronous+0x52>
    {
        /*Set ADC Channel*/
        ADMUX &= CHANNEL_CLR_MASK;
    39ce:	a7 e2       	ldi	r26, 0x27	; 39
    39d0:	b0 e0       	ldi	r27, 0x00	; 0
    39d2:	e7 e2       	ldi	r30, 0x27	; 39
    39d4:	f0 e0       	ldi	r31, 0x00	; 0
    39d6:	80 81       	ld	r24, Z
    39d8:	80 7e       	andi	r24, 0xE0	; 224
    39da:	8c 93       	st	X, r24
        ADMUX |= Copy_u8ChannelNumber;
    39dc:	a7 e2       	ldi	r26, 0x27	; 39
    39de:	b0 e0       	ldi	r27, 0x00	; 0
    39e0:	e7 e2       	ldi	r30, 0x27	; 39
    39e2:	f0 e0       	ldi	r31, 0x00	; 0
    39e4:	90 81       	ld	r25, Z
    39e6:	8b 81       	ldd	r24, Y+3	; 0x03
    39e8:	89 2b       	or	r24, r25
    39ea:	8c 93       	st	X, r24

        /*ADC Start Conversion*/
        SET_BIT(ADCSRA, ADCSRA_ADSC);
    39ec:	a6 e2       	ldi	r26, 0x26	; 38
    39ee:	b0 e0       	ldi	r27, 0x00	; 0
    39f0:	e6 e2       	ldi	r30, 0x26	; 38
    39f2:	f0 e0       	ldi	r31, 0x00	; 0
    39f4:	80 81       	ld	r24, Z
    39f6:	80 64       	ori	r24, 0x40	; 64
    39f8:	8c 93       	st	X, r24
        Local_u8ReadFlag = 1;
    39fa:	81 e0       	ldi	r24, 0x01	; 1
    39fc:	80 93 ad 01 	sts	0x01AD, r24
    3a00:	0c c0       	rjmp	.+24     	; 0x3a1a <ADC_u16StartConversionAsynchronous+0x6a>
    } 
    else if(Local_u8ReadFlag == 2)
    3a02:	80 91 ad 01 	lds	r24, 0x01AD
    3a06:	82 30       	cpi	r24, 0x02	; 2
    3a08:	41 f4       	brne	.+16     	; 0x3a1a <ADC_u16StartConversionAsynchronous+0x6a>
    {
        Local_u16DigitalValue = ADC_u16_DigitalValue;
    3a0a:	80 91 ae 01 	lds	r24, 0x01AE
    3a0e:	90 91 af 01 	lds	r25, 0x01AF
    3a12:	9a 83       	std	Y+2, r25	; 0x02
    3a14:	89 83       	std	Y+1, r24	; 0x01
        Local_u8ReadFlag = 0;
    3a16:	10 92 ad 01 	sts	0x01AD, r1
    }
    
    return Local_u16DigitalValue;
    3a1a:	89 81       	ldd	r24, Y+1	; 0x01
    3a1c:	9a 81       	ldd	r25, Y+2	; 0x02
}
    3a1e:	0f 90       	pop	r0
    3a20:	0f 90       	pop	r0
    3a22:	0f 90       	pop	r0
    3a24:	cf 91       	pop	r28
    3a26:	df 91       	pop	r29
    3a28:	08 95       	ret

00003a2a <__vector_16>:


ISR(ADC_vect)
{
    3a2a:	1f 92       	push	r1
    3a2c:	0f 92       	push	r0
    3a2e:	0f b6       	in	r0, 0x3f	; 63
    3a30:	0f 92       	push	r0
    3a32:	11 24       	eor	r1, r1
    3a34:	8f 93       	push	r24
    3a36:	9f 93       	push	r25
    3a38:	ef 93       	push	r30
    3a3a:	ff 93       	push	r31
    3a3c:	df 93       	push	r29
    3a3e:	cf 93       	push	r28
    3a40:	cd b7       	in	r28, 0x3d	; 61
    3a42:	de b7       	in	r29, 0x3e	; 62

    Local_u8ReadFlag = 2;
    3a44:	82 e0       	ldi	r24, 0x02	; 2
    3a46:	80 93 ad 01 	sts	0x01AD, r24

    ADC_u16_DigitalValue = (u16)ADCH;

#elif ADC_RESULT == FULL_ADC_REG

    ADC_u16_DigitalValue = ADC;
    3a4a:	e4 e2       	ldi	r30, 0x24	; 36
    3a4c:	f0 e0       	ldi	r31, 0x00	; 0
    3a4e:	80 81       	ld	r24, Z
    3a50:	91 81       	ldd	r25, Z+1	; 0x01
    3a52:	90 93 af 01 	sts	0x01AF, r25
    3a56:	80 93 ae 01 	sts	0x01AE, r24

#endif
    
    3a5a:	cf 91       	pop	r28
    3a5c:	df 91       	pop	r29
    3a5e:	ff 91       	pop	r31
    3a60:	ef 91       	pop	r30
    3a62:	9f 91       	pop	r25
    3a64:	8f 91       	pop	r24
    3a66:	0f 90       	pop	r0
    3a68:	0f be       	out	0x3f, r0	; 63
    3a6a:	0f 90       	pop	r0
    3a6c:	1f 90       	pop	r1
    3a6e:	18 95       	reti

00003a70 <SevenSeg_voidInit>:


/************************************ Implementation Section ******************************/

void SevenSeg_voidInit(const SevenSeg_t * Copy_SevenSeg)
{
    3a70:	df 93       	push	r29
    3a72:	cf 93       	push	r28
    3a74:	00 d0       	rcall	.+0      	; 0x3a76 <SevenSeg_voidInit+0x6>
    3a76:	cd b7       	in	r28, 0x3d	; 61
    3a78:	de b7       	in	r29, 0x3e	; 62
    3a7a:	9a 83       	std	Y+2, r25	; 0x02
    3a7c:	89 83       	std	Y+1, r24	; 0x01
	//Set Seven Segment Port As Output, Initially LOW 
	DIO_voidSetPortDirection(Copy_SevenSeg->Port , OUTPUT);
    3a7e:	e9 81       	ldd	r30, Y+1	; 0x01
    3a80:	fa 81       	ldd	r31, Y+2	; 0x02
    3a82:	80 81       	ld	r24, Z
    3a84:	61 e0       	ldi	r22, 0x01	; 1
    3a86:	0e 94 dd 15 	call	0x2bba	; 0x2bba <DIO_voidSetPortDirection>
	DIO_voidSetPortSpecificValue(Copy_SevenSeg->Port , ~(Copy_SevenSeg->Common_Type));
    3a8a:	e9 81       	ldd	r30, Y+1	; 0x01
    3a8c:	fa 81       	ldd	r31, Y+2	; 0x02
    3a8e:	20 81       	ld	r18, Z
    3a90:	e9 81       	ldd	r30, Y+1	; 0x01
    3a92:	fa 81       	ldd	r31, Y+2	; 0x02
    3a94:	81 81       	ldd	r24, Z+1	; 0x01
    3a96:	98 2f       	mov	r25, r24
    3a98:	90 95       	com	r25
    3a9a:	82 2f       	mov	r24, r18
    3a9c:	69 2f       	mov	r22, r25
    3a9e:	0e 94 ac 18 	call	0x3158	; 0x3158 <DIO_voidSetPortSpecificValue>
}
    3aa2:	0f 90       	pop	r0
    3aa4:	0f 90       	pop	r0
    3aa6:	cf 91       	pop	r28
    3aa8:	df 91       	pop	r29
    3aaa:	08 95       	ret

00003aac <SevenSeg_voidDisplayData>:

void SevenSeg_voidDisplayData(const SevenSeg_t * Copy_SevenSeg, u8 Copy_u8Data)
{
    3aac:	1f 93       	push	r17
    3aae:	df 93       	push	r29
    3ab0:	cf 93       	push	r28
    3ab2:	00 d0       	rcall	.+0      	; 0x3ab4 <SevenSeg_voidDisplayData+0x8>
    3ab4:	0f 92       	push	r0
    3ab6:	cd b7       	in	r28, 0x3d	; 61
    3ab8:	de b7       	in	r29, 0x3e	; 62
    3aba:	9a 83       	std	Y+2, r25	; 0x02
    3abc:	89 83       	std	Y+1, r24	; 0x01
    3abe:	6b 83       	std	Y+3, r22	; 0x03

	if(Copy_SevenSeg->Common_Type == COMMON_ANODE)
    3ac0:	e9 81       	ldd	r30, Y+1	; 0x01
    3ac2:	fa 81       	ldd	r31, Y+2	; 0x02
    3ac4:	81 81       	ldd	r24, Z+1	; 0x01
    3ac6:	88 23       	and	r24, r24
    3ac8:	61 f4       	brne	.+24     	; 0x3ae2 <SevenSeg_voidDisplayData+0x36>
	{
		DIO_voidSetPortSpecificValue(Copy_SevenSeg->Port , SevenSeg_u8CommonAnodeDecoder(Copy_u8Data));
    3aca:	e9 81       	ldd	r30, Y+1	; 0x01
    3acc:	fa 81       	ldd	r31, Y+2	; 0x02
    3ace:	10 81       	ld	r17, Z
    3ad0:	8b 81       	ldd	r24, Y+3	; 0x03
    3ad2:	0e 94 ab 1d 	call	0x3b56	; 0x3b56 <SevenSeg_u8CommonAnodeDecoder>
    3ad6:	98 2f       	mov	r25, r24
    3ad8:	81 2f       	mov	r24, r17
    3ada:	69 2f       	mov	r22, r25
    3adc:	0e 94 ac 18 	call	0x3158	; 0x3158 <DIO_voidSetPortSpecificValue>
    3ae0:	10 c0       	rjmp	.+32     	; 0x3b02 <SevenSeg_voidDisplayData+0x56>
	}
	else if(Copy_SevenSeg->Common_Type == COMMON_CATHODE)
    3ae2:	e9 81       	ldd	r30, Y+1	; 0x01
    3ae4:	fa 81       	ldd	r31, Y+2	; 0x02
    3ae6:	81 81       	ldd	r24, Z+1	; 0x01
    3ae8:	81 30       	cpi	r24, 0x01	; 1
    3aea:	59 f4       	brne	.+22     	; 0x3b02 <SevenSeg_voidDisplayData+0x56>
	{
		DIO_voidSetPortSpecificValue(Copy_SevenSeg->Port , SevenSeg_u8CommonCathodeDecoder(Copy_u8Data));
    3aec:	e9 81       	ldd	r30, Y+1	; 0x01
    3aee:	fa 81       	ldd	r31, Y+2	; 0x02
    3af0:	10 81       	ld	r17, Z
    3af2:	8b 81       	ldd	r24, Y+3	; 0x03
    3af4:	0e 94 9a 1e 	call	0x3d34	; 0x3d34 <SevenSeg_u8CommonCathodeDecoder>
    3af8:	98 2f       	mov	r25, r24
    3afa:	81 2f       	mov	r24, r17
    3afc:	69 2f       	mov	r22, r25
    3afe:	0e 94 ac 18 	call	0x3158	; 0x3158 <DIO_voidSetPortSpecificValue>
	}
	else{}

}
    3b02:	0f 90       	pop	r0
    3b04:	0f 90       	pop	r0
    3b06:	0f 90       	pop	r0
    3b08:	cf 91       	pop	r28
    3b0a:	df 91       	pop	r29
    3b0c:	1f 91       	pop	r17
    3b0e:	08 95       	ret

00003b10 <SevenSeg_voidOFF>:

void SevenSeg_voidOFF(const SevenSeg_t * Copy_SevenSeg)
{
    3b10:	df 93       	push	r29
    3b12:	cf 93       	push	r28
    3b14:	00 d0       	rcall	.+0      	; 0x3b16 <SevenSeg_voidOFF+0x6>
    3b16:	cd b7       	in	r28, 0x3d	; 61
    3b18:	de b7       	in	r29, 0x3e	; 62
    3b1a:	9a 83       	std	Y+2, r25	; 0x02
    3b1c:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_SevenSeg->Common_Type == COMMON_ANODE)
    3b1e:	e9 81       	ldd	r30, Y+1	; 0x01
    3b20:	fa 81       	ldd	r31, Y+2	; 0x02
    3b22:	81 81       	ldd	r24, Z+1	; 0x01
    3b24:	88 23       	and	r24, r24
    3b26:	39 f4       	brne	.+14     	; 0x3b36 <SevenSeg_voidOFF+0x26>
	{
		DIO_voidSetPortSpecificValue(Copy_SevenSeg->Port , 0xFF);
    3b28:	e9 81       	ldd	r30, Y+1	; 0x01
    3b2a:	fa 81       	ldd	r31, Y+2	; 0x02
    3b2c:	80 81       	ld	r24, Z
    3b2e:	6f ef       	ldi	r22, 0xFF	; 255
    3b30:	0e 94 ac 18 	call	0x3158	; 0x3158 <DIO_voidSetPortSpecificValue>
    3b34:	0b c0       	rjmp	.+22     	; 0x3b4c <SevenSeg_voidOFF+0x3c>
	}
	else if(Copy_SevenSeg->Common_Type == COMMON_CATHODE)
    3b36:	e9 81       	ldd	r30, Y+1	; 0x01
    3b38:	fa 81       	ldd	r31, Y+2	; 0x02
    3b3a:	81 81       	ldd	r24, Z+1	; 0x01
    3b3c:	81 30       	cpi	r24, 0x01	; 1
    3b3e:	31 f4       	brne	.+12     	; 0x3b4c <SevenSeg_voidOFF+0x3c>
	{
		DIO_voidSetPortSpecificValue(Copy_SevenSeg->Port , 0x00);
    3b40:	e9 81       	ldd	r30, Y+1	; 0x01
    3b42:	fa 81       	ldd	r31, Y+2	; 0x02
    3b44:	80 81       	ld	r24, Z
    3b46:	60 e0       	ldi	r22, 0x00	; 0
    3b48:	0e 94 ac 18 	call	0x3158	; 0x3158 <DIO_voidSetPortSpecificValue>
	}
	else{}

}
    3b4c:	0f 90       	pop	r0
    3b4e:	0f 90       	pop	r0
    3b50:	cf 91       	pop	r28
    3b52:	df 91       	pop	r29
    3b54:	08 95       	ret

00003b56 <SevenSeg_u8CommonAnodeDecoder>:



static u8 SevenSeg_u8CommonAnodeDecoder(u8 Copy_u8Data)
{
    3b56:	df 93       	push	r29
    3b58:	cf 93       	push	r28
    3b5a:	00 d0       	rcall	.+0      	; 0x3b5c <SevenSeg_u8CommonAnodeDecoder+0x6>
    3b5c:	00 d0       	rcall	.+0      	; 0x3b5e <SevenSeg_u8CommonAnodeDecoder+0x8>
    3b5e:	cd b7       	in	r28, 0x3d	; 61
    3b60:	de b7       	in	r29, 0x3e	; 62
    3b62:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8ReturnValue = 0;
    3b64:	19 82       	std	Y+1, r1	; 0x01
    switch(Copy_u8Data)
    3b66:	8a 81       	ldd	r24, Y+2	; 0x02
    3b68:	28 2f       	mov	r18, r24
    3b6a:	30 e0       	ldi	r19, 0x00	; 0
    3b6c:	3c 83       	std	Y+4, r19	; 0x04
    3b6e:	2b 83       	std	Y+3, r18	; 0x03
    3b70:	8b 81       	ldd	r24, Y+3	; 0x03
    3b72:	9c 81       	ldd	r25, Y+4	; 0x04
    3b74:	81 34       	cpi	r24, 0x41	; 65
    3b76:	91 05       	cpc	r25, r1
    3b78:	09 f4       	brne	.+2      	; 0x3b7c <SevenSeg_u8CommonAnodeDecoder+0x26>
    3b7a:	c3 c0       	rjmp	.+390    	; 0x3d02 <SevenSeg_u8CommonAnodeDecoder+0x1ac>
    3b7c:	2b 81       	ldd	r18, Y+3	; 0x03
    3b7e:	3c 81       	ldd	r19, Y+4	; 0x04
    3b80:	22 34       	cpi	r18, 0x42	; 66
    3b82:	31 05       	cpc	r19, r1
    3b84:	0c f0       	brlt	.+2      	; 0x3b88 <SevenSeg_u8CommonAnodeDecoder+0x32>
    3b86:	4e c0       	rjmp	.+156    	; 0x3c24 <SevenSeg_u8CommonAnodeDecoder+0xce>
    3b88:	8b 81       	ldd	r24, Y+3	; 0x03
    3b8a:	9c 81       	ldd	r25, Y+4	; 0x04
    3b8c:	84 30       	cpi	r24, 0x04	; 4
    3b8e:	91 05       	cpc	r25, r1
    3b90:	09 f4       	brne	.+2      	; 0x3b94 <SevenSeg_u8CommonAnodeDecoder+0x3e>
    3b92:	a5 c0       	rjmp	.+330    	; 0x3cde <SevenSeg_u8CommonAnodeDecoder+0x188>
    3b94:	2b 81       	ldd	r18, Y+3	; 0x03
    3b96:	3c 81       	ldd	r19, Y+4	; 0x04
    3b98:	25 30       	cpi	r18, 0x05	; 5
    3b9a:	31 05       	cpc	r19, r1
    3b9c:	f4 f4       	brge	.+60     	; 0x3bda <SevenSeg_u8CommonAnodeDecoder+0x84>
    3b9e:	8b 81       	ldd	r24, Y+3	; 0x03
    3ba0:	9c 81       	ldd	r25, Y+4	; 0x04
    3ba2:	81 30       	cpi	r24, 0x01	; 1
    3ba4:	91 05       	cpc	r25, r1
    3ba6:	09 f4       	brne	.+2      	; 0x3baa <SevenSeg_u8CommonAnodeDecoder+0x54>
    3ba8:	91 c0       	rjmp	.+290    	; 0x3ccc <SevenSeg_u8CommonAnodeDecoder+0x176>
    3baa:	2b 81       	ldd	r18, Y+3	; 0x03
    3bac:	3c 81       	ldd	r19, Y+4	; 0x04
    3bae:	22 30       	cpi	r18, 0x02	; 2
    3bb0:	31 05       	cpc	r19, r1
    3bb2:	34 f4       	brge	.+12     	; 0x3bc0 <SevenSeg_u8CommonAnodeDecoder+0x6a>
    3bb4:	8b 81       	ldd	r24, Y+3	; 0x03
    3bb6:	9c 81       	ldd	r25, Y+4	; 0x04
    3bb8:	00 97       	sbiw	r24, 0x00	; 0
    3bba:	09 f4       	brne	.+2      	; 0x3bbe <SevenSeg_u8CommonAnodeDecoder+0x68>
    3bbc:	84 c0       	rjmp	.+264    	; 0x3cc6 <SevenSeg_u8CommonAnodeDecoder+0x170>
    3bbe:	b2 c0       	rjmp	.+356    	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
    3bc0:	2b 81       	ldd	r18, Y+3	; 0x03
    3bc2:	3c 81       	ldd	r19, Y+4	; 0x04
    3bc4:	22 30       	cpi	r18, 0x02	; 2
    3bc6:	31 05       	cpc	r19, r1
    3bc8:	09 f4       	brne	.+2      	; 0x3bcc <SevenSeg_u8CommonAnodeDecoder+0x76>
    3bca:	83 c0       	rjmp	.+262    	; 0x3cd2 <SevenSeg_u8CommonAnodeDecoder+0x17c>
    3bcc:	8b 81       	ldd	r24, Y+3	; 0x03
    3bce:	9c 81       	ldd	r25, Y+4	; 0x04
    3bd0:	83 30       	cpi	r24, 0x03	; 3
    3bd2:	91 05       	cpc	r25, r1
    3bd4:	09 f4       	brne	.+2      	; 0x3bd8 <SevenSeg_u8CommonAnodeDecoder+0x82>
    3bd6:	80 c0       	rjmp	.+256    	; 0x3cd8 <SevenSeg_u8CommonAnodeDecoder+0x182>
    3bd8:	a5 c0       	rjmp	.+330    	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
    3bda:	2b 81       	ldd	r18, Y+3	; 0x03
    3bdc:	3c 81       	ldd	r19, Y+4	; 0x04
    3bde:	27 30       	cpi	r18, 0x07	; 7
    3be0:	31 05       	cpc	r19, r1
    3be2:	09 f4       	brne	.+2      	; 0x3be6 <SevenSeg_u8CommonAnodeDecoder+0x90>
    3be4:	85 c0       	rjmp	.+266    	; 0x3cf0 <SevenSeg_u8CommonAnodeDecoder+0x19a>
    3be6:	8b 81       	ldd	r24, Y+3	; 0x03
    3be8:	9c 81       	ldd	r25, Y+4	; 0x04
    3bea:	88 30       	cpi	r24, 0x08	; 8
    3bec:	91 05       	cpc	r25, r1
    3bee:	6c f4       	brge	.+26     	; 0x3c0a <SevenSeg_u8CommonAnodeDecoder+0xb4>
    3bf0:	2b 81       	ldd	r18, Y+3	; 0x03
    3bf2:	3c 81       	ldd	r19, Y+4	; 0x04
    3bf4:	25 30       	cpi	r18, 0x05	; 5
    3bf6:	31 05       	cpc	r19, r1
    3bf8:	09 f4       	brne	.+2      	; 0x3bfc <SevenSeg_u8CommonAnodeDecoder+0xa6>
    3bfa:	74 c0       	rjmp	.+232    	; 0x3ce4 <SevenSeg_u8CommonAnodeDecoder+0x18e>
    3bfc:	8b 81       	ldd	r24, Y+3	; 0x03
    3bfe:	9c 81       	ldd	r25, Y+4	; 0x04
    3c00:	86 30       	cpi	r24, 0x06	; 6
    3c02:	91 05       	cpc	r25, r1
    3c04:	09 f4       	brne	.+2      	; 0x3c08 <SevenSeg_u8CommonAnodeDecoder+0xb2>
    3c06:	71 c0       	rjmp	.+226    	; 0x3cea <SevenSeg_u8CommonAnodeDecoder+0x194>
    3c08:	8d c0       	rjmp	.+282    	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
    3c0a:	2b 81       	ldd	r18, Y+3	; 0x03
    3c0c:	3c 81       	ldd	r19, Y+4	; 0x04
    3c0e:	28 30       	cpi	r18, 0x08	; 8
    3c10:	31 05       	cpc	r19, r1
    3c12:	09 f4       	brne	.+2      	; 0x3c16 <SevenSeg_u8CommonAnodeDecoder+0xc0>
    3c14:	70 c0       	rjmp	.+224    	; 0x3cf6 <SevenSeg_u8CommonAnodeDecoder+0x1a0>
    3c16:	8b 81       	ldd	r24, Y+3	; 0x03
    3c18:	9c 81       	ldd	r25, Y+4	; 0x04
    3c1a:	89 30       	cpi	r24, 0x09	; 9
    3c1c:	91 05       	cpc	r25, r1
    3c1e:	09 f4       	brne	.+2      	; 0x3c22 <SevenSeg_u8CommonAnodeDecoder+0xcc>
    3c20:	6d c0       	rjmp	.+218    	; 0x3cfc <SevenSeg_u8CommonAnodeDecoder+0x1a6>
    3c22:	80 c0       	rjmp	.+256    	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
    3c24:	2b 81       	ldd	r18, Y+3	; 0x03
    3c26:	3c 81       	ldd	r19, Y+4	; 0x04
    3c28:	21 36       	cpi	r18, 0x61	; 97
    3c2a:	31 05       	cpc	r19, r1
    3c2c:	09 f4       	brne	.+2      	; 0x3c30 <SevenSeg_u8CommonAnodeDecoder+0xda>
    3c2e:	69 c0       	rjmp	.+210    	; 0x3d02 <SevenSeg_u8CommonAnodeDecoder+0x1ac>
    3c30:	8b 81       	ldd	r24, Y+3	; 0x03
    3c32:	9c 81       	ldd	r25, Y+4	; 0x04
    3c34:	82 36       	cpi	r24, 0x62	; 98
    3c36:	91 05       	cpc	r25, r1
    3c38:	2c f5       	brge	.+74     	; 0x3c84 <SevenSeg_u8CommonAnodeDecoder+0x12e>
    3c3a:	2b 81       	ldd	r18, Y+3	; 0x03
    3c3c:	3c 81       	ldd	r19, Y+4	; 0x04
    3c3e:	24 34       	cpi	r18, 0x44	; 68
    3c40:	31 05       	cpc	r19, r1
    3c42:	09 f4       	brne	.+2      	; 0x3c46 <SevenSeg_u8CommonAnodeDecoder+0xf0>
    3c44:	67 c0       	rjmp	.+206    	; 0x3d14 <SevenSeg_u8CommonAnodeDecoder+0x1be>
    3c46:	8b 81       	ldd	r24, Y+3	; 0x03
    3c48:	9c 81       	ldd	r25, Y+4	; 0x04
    3c4a:	85 34       	cpi	r24, 0x45	; 69
    3c4c:	91 05       	cpc	r25, r1
    3c4e:	6c f4       	brge	.+26     	; 0x3c6a <SevenSeg_u8CommonAnodeDecoder+0x114>
    3c50:	2b 81       	ldd	r18, Y+3	; 0x03
    3c52:	3c 81       	ldd	r19, Y+4	; 0x04
    3c54:	22 34       	cpi	r18, 0x42	; 66
    3c56:	31 05       	cpc	r19, r1
    3c58:	09 f4       	brne	.+2      	; 0x3c5c <SevenSeg_u8CommonAnodeDecoder+0x106>
    3c5a:	56 c0       	rjmp	.+172    	; 0x3d08 <SevenSeg_u8CommonAnodeDecoder+0x1b2>
    3c5c:	8b 81       	ldd	r24, Y+3	; 0x03
    3c5e:	9c 81       	ldd	r25, Y+4	; 0x04
    3c60:	83 34       	cpi	r24, 0x43	; 67
    3c62:	91 05       	cpc	r25, r1
    3c64:	09 f4       	brne	.+2      	; 0x3c68 <SevenSeg_u8CommonAnodeDecoder+0x112>
    3c66:	53 c0       	rjmp	.+166    	; 0x3d0e <SevenSeg_u8CommonAnodeDecoder+0x1b8>
    3c68:	5d c0       	rjmp	.+186    	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
    3c6a:	2b 81       	ldd	r18, Y+3	; 0x03
    3c6c:	3c 81       	ldd	r19, Y+4	; 0x04
    3c6e:	25 34       	cpi	r18, 0x45	; 69
    3c70:	31 05       	cpc	r19, r1
    3c72:	09 f4       	brne	.+2      	; 0x3c76 <SevenSeg_u8CommonAnodeDecoder+0x120>
    3c74:	52 c0       	rjmp	.+164    	; 0x3d1a <SevenSeg_u8CommonAnodeDecoder+0x1c4>
    3c76:	8b 81       	ldd	r24, Y+3	; 0x03
    3c78:	9c 81       	ldd	r25, Y+4	; 0x04
    3c7a:	86 34       	cpi	r24, 0x46	; 70
    3c7c:	91 05       	cpc	r25, r1
    3c7e:	09 f4       	brne	.+2      	; 0x3c82 <SevenSeg_u8CommonAnodeDecoder+0x12c>
    3c80:	4f c0       	rjmp	.+158    	; 0x3d20 <SevenSeg_u8CommonAnodeDecoder+0x1ca>
    3c82:	50 c0       	rjmp	.+160    	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
    3c84:	2b 81       	ldd	r18, Y+3	; 0x03
    3c86:	3c 81       	ldd	r19, Y+4	; 0x04
    3c88:	24 36       	cpi	r18, 0x64	; 100
    3c8a:	31 05       	cpc	r19, r1
    3c8c:	09 f4       	brne	.+2      	; 0x3c90 <SevenSeg_u8CommonAnodeDecoder+0x13a>
    3c8e:	42 c0       	rjmp	.+132    	; 0x3d14 <SevenSeg_u8CommonAnodeDecoder+0x1be>
    3c90:	8b 81       	ldd	r24, Y+3	; 0x03
    3c92:	9c 81       	ldd	r25, Y+4	; 0x04
    3c94:	85 36       	cpi	r24, 0x65	; 101
    3c96:	91 05       	cpc	r25, r1
    3c98:	5c f4       	brge	.+22     	; 0x3cb0 <SevenSeg_u8CommonAnodeDecoder+0x15a>
    3c9a:	2b 81       	ldd	r18, Y+3	; 0x03
    3c9c:	3c 81       	ldd	r19, Y+4	; 0x04
    3c9e:	22 36       	cpi	r18, 0x62	; 98
    3ca0:	31 05       	cpc	r19, r1
    3ca2:	91 f1       	breq	.+100    	; 0x3d08 <SevenSeg_u8CommonAnodeDecoder+0x1b2>
    3ca4:	8b 81       	ldd	r24, Y+3	; 0x03
    3ca6:	9c 81       	ldd	r25, Y+4	; 0x04
    3ca8:	83 36       	cpi	r24, 0x63	; 99
    3caa:	91 05       	cpc	r25, r1
    3cac:	81 f1       	breq	.+96     	; 0x3d0e <SevenSeg_u8CommonAnodeDecoder+0x1b8>
    3cae:	3a c0       	rjmp	.+116    	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
    3cb0:	2b 81       	ldd	r18, Y+3	; 0x03
    3cb2:	3c 81       	ldd	r19, Y+4	; 0x04
    3cb4:	25 36       	cpi	r18, 0x65	; 101
    3cb6:	31 05       	cpc	r19, r1
    3cb8:	81 f1       	breq	.+96     	; 0x3d1a <SevenSeg_u8CommonAnodeDecoder+0x1c4>
    3cba:	8b 81       	ldd	r24, Y+3	; 0x03
    3cbc:	9c 81       	ldd	r25, Y+4	; 0x04
    3cbe:	86 36       	cpi	r24, 0x66	; 102
    3cc0:	91 05       	cpc	r25, r1
    3cc2:	71 f1       	breq	.+92     	; 0x3d20 <SevenSeg_u8CommonAnodeDecoder+0x1ca>
    3cc4:	2f c0       	rjmp	.+94     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
    {
        case 0: //0b1000 0000
            Local_u8ReturnValue = 0x80; break;
    3cc6:	80 e8       	ldi	r24, 0x80	; 128
    3cc8:	89 83       	std	Y+1, r24	; 0x01
    3cca:	2c c0       	rjmp	.+88     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
        case 1: //0b1111 1001
            Local_u8ReturnValue = 0xF9; break;
    3ccc:	89 ef       	ldi	r24, 0xF9	; 249
    3cce:	89 83       	std	Y+1, r24	; 0x01
    3cd0:	29 c0       	rjmp	.+82     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
        case 2: //0b1010 0100
            Local_u8ReturnValue = 0xA4; break;
    3cd2:	84 ea       	ldi	r24, 0xA4	; 164
    3cd4:	89 83       	std	Y+1, r24	; 0x01
    3cd6:	26 c0       	rjmp	.+76     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
        case 3: //0b1011 0000
            Local_u8ReturnValue = 0xB0; break;
    3cd8:	80 eb       	ldi	r24, 0xB0	; 176
    3cda:	89 83       	std	Y+1, r24	; 0x01
    3cdc:	23 c0       	rjmp	.+70     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
        case 4: //0b1001 1001
            Local_u8ReturnValue = 0x99; break;
    3cde:	89 e9       	ldi	r24, 0x99	; 153
    3ce0:	89 83       	std	Y+1, r24	; 0x01
    3ce2:	20 c0       	rjmp	.+64     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
        case 5: //0b1001 0010
            Local_u8ReturnValue = 0x92; break;
    3ce4:	82 e9       	ldi	r24, 0x92	; 146
    3ce6:	89 83       	std	Y+1, r24	; 0x01
    3ce8:	1d c0       	rjmp	.+58     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
        case 6: //0b1000 0010
            Local_u8ReturnValue = 0x82; break;
    3cea:	82 e8       	ldi	r24, 0x82	; 130
    3cec:	89 83       	std	Y+1, r24	; 0x01
    3cee:	1a c0       	rjmp	.+52     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
        case 7: //0b1111 1000
            Local_u8ReturnValue = 0xF8; break;
    3cf0:	88 ef       	ldi	r24, 0xF8	; 248
    3cf2:	89 83       	std	Y+1, r24	; 0x01
    3cf4:	17 c0       	rjmp	.+46     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
        case 8: //0b1000 0000
            Local_u8ReturnValue = 0x80; break;
    3cf6:	80 e8       	ldi	r24, 0x80	; 128
    3cf8:	89 83       	std	Y+1, r24	; 0x01
    3cfa:	14 c0       	rjmp	.+40     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
        case 9: //0b1001 0000
            Local_u8ReturnValue = 0x90; break;
    3cfc:	80 e9       	ldi	r24, 0x90	; 144
    3cfe:	89 83       	std	Y+1, r24	; 0x01
    3d00:	11 c0       	rjmp	.+34     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
		case 'a':
		case 'A': //0b1000 1000
            Local_u8ReturnValue = 0x88; break;
    3d02:	88 e8       	ldi	r24, 0x88	; 136
    3d04:	89 83       	std	Y+1, r24	; 0x01
    3d06:	0e c0       	rjmp	.+28     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
		case 'b':
		case 'B': //0b1000 0011
            Local_u8ReturnValue = 0x83; break;
    3d08:	83 e8       	ldi	r24, 0x83	; 131
    3d0a:	89 83       	std	Y+1, r24	; 0x01
    3d0c:	0b c0       	rjmp	.+22     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
		case 'c':
		case 'C': //0b1100 0110
            Local_u8ReturnValue = 0xC6; break;
    3d0e:	86 ec       	ldi	r24, 0xC6	; 198
    3d10:	89 83       	std	Y+1, r24	; 0x01
    3d12:	08 c0       	rjmp	.+16     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
		case 'd':
		case 'D': //0b1010 0001
            Local_u8ReturnValue = 0xA1; break;
    3d14:	81 ea       	ldi	r24, 0xA1	; 161
    3d16:	89 83       	std	Y+1, r24	; 0x01
    3d18:	05 c0       	rjmp	.+10     	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
		case 'e':
		case 'E': //0b1000 0110
            Local_u8ReturnValue = 0x86; break;
    3d1a:	86 e8       	ldi	r24, 0x86	; 134
    3d1c:	89 83       	std	Y+1, r24	; 0x01
    3d1e:	02 c0       	rjmp	.+4      	; 0x3d24 <SevenSeg_u8CommonAnodeDecoder+0x1ce>
		case 'f':
		case 'F': //0b1000 1110
            Local_u8ReturnValue = 0x8E; break;
    3d20:	8e e8       	ldi	r24, 0x8E	; 142
    3d22:	89 83       	std	Y+1, r24	; 0x01

        default:
            break;
    }

    return Local_u8ReturnValue;
    3d24:	89 81       	ldd	r24, Y+1	; 0x01
}
    3d26:	0f 90       	pop	r0
    3d28:	0f 90       	pop	r0
    3d2a:	0f 90       	pop	r0
    3d2c:	0f 90       	pop	r0
    3d2e:	cf 91       	pop	r28
    3d30:	df 91       	pop	r29
    3d32:	08 95       	ret

00003d34 <SevenSeg_u8CommonCathodeDecoder>:



static u8 SevenSeg_u8CommonCathodeDecoder(u8 Copy_u8Data)
{
    3d34:	df 93       	push	r29
    3d36:	cf 93       	push	r28
    3d38:	00 d0       	rcall	.+0      	; 0x3d3a <SevenSeg_u8CommonCathodeDecoder+0x6>
    3d3a:	00 d0       	rcall	.+0      	; 0x3d3c <SevenSeg_u8CommonCathodeDecoder+0x8>
    3d3c:	cd b7       	in	r28, 0x3d	; 61
    3d3e:	de b7       	in	r29, 0x3e	; 62
    3d40:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8ReturnValue = 0;
    3d42:	19 82       	std	Y+1, r1	; 0x01
    switch(Copy_u8Data)
    3d44:	8a 81       	ldd	r24, Y+2	; 0x02
    3d46:	28 2f       	mov	r18, r24
    3d48:	30 e0       	ldi	r19, 0x00	; 0
    3d4a:	3c 83       	std	Y+4, r19	; 0x04
    3d4c:	2b 83       	std	Y+3, r18	; 0x03
    3d4e:	8b 81       	ldd	r24, Y+3	; 0x03
    3d50:	9c 81       	ldd	r25, Y+4	; 0x04
    3d52:	81 34       	cpi	r24, 0x41	; 65
    3d54:	91 05       	cpc	r25, r1
    3d56:	09 f4       	brne	.+2      	; 0x3d5a <SevenSeg_u8CommonCathodeDecoder+0x26>
    3d58:	c3 c0       	rjmp	.+390    	; 0x3ee0 <SevenSeg_u8CommonCathodeDecoder+0x1ac>
    3d5a:	2b 81       	ldd	r18, Y+3	; 0x03
    3d5c:	3c 81       	ldd	r19, Y+4	; 0x04
    3d5e:	22 34       	cpi	r18, 0x42	; 66
    3d60:	31 05       	cpc	r19, r1
    3d62:	0c f0       	brlt	.+2      	; 0x3d66 <SevenSeg_u8CommonCathodeDecoder+0x32>
    3d64:	4e c0       	rjmp	.+156    	; 0x3e02 <SevenSeg_u8CommonCathodeDecoder+0xce>
    3d66:	8b 81       	ldd	r24, Y+3	; 0x03
    3d68:	9c 81       	ldd	r25, Y+4	; 0x04
    3d6a:	84 30       	cpi	r24, 0x04	; 4
    3d6c:	91 05       	cpc	r25, r1
    3d6e:	09 f4       	brne	.+2      	; 0x3d72 <SevenSeg_u8CommonCathodeDecoder+0x3e>
    3d70:	a5 c0       	rjmp	.+330    	; 0x3ebc <SevenSeg_u8CommonCathodeDecoder+0x188>
    3d72:	2b 81       	ldd	r18, Y+3	; 0x03
    3d74:	3c 81       	ldd	r19, Y+4	; 0x04
    3d76:	25 30       	cpi	r18, 0x05	; 5
    3d78:	31 05       	cpc	r19, r1
    3d7a:	f4 f4       	brge	.+60     	; 0x3db8 <SevenSeg_u8CommonCathodeDecoder+0x84>
    3d7c:	8b 81       	ldd	r24, Y+3	; 0x03
    3d7e:	9c 81       	ldd	r25, Y+4	; 0x04
    3d80:	81 30       	cpi	r24, 0x01	; 1
    3d82:	91 05       	cpc	r25, r1
    3d84:	09 f4       	brne	.+2      	; 0x3d88 <SevenSeg_u8CommonCathodeDecoder+0x54>
    3d86:	91 c0       	rjmp	.+290    	; 0x3eaa <SevenSeg_u8CommonCathodeDecoder+0x176>
    3d88:	2b 81       	ldd	r18, Y+3	; 0x03
    3d8a:	3c 81       	ldd	r19, Y+4	; 0x04
    3d8c:	22 30       	cpi	r18, 0x02	; 2
    3d8e:	31 05       	cpc	r19, r1
    3d90:	34 f4       	brge	.+12     	; 0x3d9e <SevenSeg_u8CommonCathodeDecoder+0x6a>
    3d92:	8b 81       	ldd	r24, Y+3	; 0x03
    3d94:	9c 81       	ldd	r25, Y+4	; 0x04
    3d96:	00 97       	sbiw	r24, 0x00	; 0
    3d98:	09 f4       	brne	.+2      	; 0x3d9c <SevenSeg_u8CommonCathodeDecoder+0x68>
    3d9a:	84 c0       	rjmp	.+264    	; 0x3ea4 <SevenSeg_u8CommonCathodeDecoder+0x170>
    3d9c:	b2 c0       	rjmp	.+356    	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
    3d9e:	2b 81       	ldd	r18, Y+3	; 0x03
    3da0:	3c 81       	ldd	r19, Y+4	; 0x04
    3da2:	22 30       	cpi	r18, 0x02	; 2
    3da4:	31 05       	cpc	r19, r1
    3da6:	09 f4       	brne	.+2      	; 0x3daa <SevenSeg_u8CommonCathodeDecoder+0x76>
    3da8:	83 c0       	rjmp	.+262    	; 0x3eb0 <SevenSeg_u8CommonCathodeDecoder+0x17c>
    3daa:	8b 81       	ldd	r24, Y+3	; 0x03
    3dac:	9c 81       	ldd	r25, Y+4	; 0x04
    3dae:	83 30       	cpi	r24, 0x03	; 3
    3db0:	91 05       	cpc	r25, r1
    3db2:	09 f4       	brne	.+2      	; 0x3db6 <SevenSeg_u8CommonCathodeDecoder+0x82>
    3db4:	80 c0       	rjmp	.+256    	; 0x3eb6 <SevenSeg_u8CommonCathodeDecoder+0x182>
    3db6:	a5 c0       	rjmp	.+330    	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
    3db8:	2b 81       	ldd	r18, Y+3	; 0x03
    3dba:	3c 81       	ldd	r19, Y+4	; 0x04
    3dbc:	27 30       	cpi	r18, 0x07	; 7
    3dbe:	31 05       	cpc	r19, r1
    3dc0:	09 f4       	brne	.+2      	; 0x3dc4 <SevenSeg_u8CommonCathodeDecoder+0x90>
    3dc2:	85 c0       	rjmp	.+266    	; 0x3ece <SevenSeg_u8CommonCathodeDecoder+0x19a>
    3dc4:	8b 81       	ldd	r24, Y+3	; 0x03
    3dc6:	9c 81       	ldd	r25, Y+4	; 0x04
    3dc8:	88 30       	cpi	r24, 0x08	; 8
    3dca:	91 05       	cpc	r25, r1
    3dcc:	6c f4       	brge	.+26     	; 0x3de8 <SevenSeg_u8CommonCathodeDecoder+0xb4>
    3dce:	2b 81       	ldd	r18, Y+3	; 0x03
    3dd0:	3c 81       	ldd	r19, Y+4	; 0x04
    3dd2:	25 30       	cpi	r18, 0x05	; 5
    3dd4:	31 05       	cpc	r19, r1
    3dd6:	09 f4       	brne	.+2      	; 0x3dda <SevenSeg_u8CommonCathodeDecoder+0xa6>
    3dd8:	74 c0       	rjmp	.+232    	; 0x3ec2 <SevenSeg_u8CommonCathodeDecoder+0x18e>
    3dda:	8b 81       	ldd	r24, Y+3	; 0x03
    3ddc:	9c 81       	ldd	r25, Y+4	; 0x04
    3dde:	86 30       	cpi	r24, 0x06	; 6
    3de0:	91 05       	cpc	r25, r1
    3de2:	09 f4       	brne	.+2      	; 0x3de6 <SevenSeg_u8CommonCathodeDecoder+0xb2>
    3de4:	71 c0       	rjmp	.+226    	; 0x3ec8 <SevenSeg_u8CommonCathodeDecoder+0x194>
    3de6:	8d c0       	rjmp	.+282    	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
    3de8:	2b 81       	ldd	r18, Y+3	; 0x03
    3dea:	3c 81       	ldd	r19, Y+4	; 0x04
    3dec:	28 30       	cpi	r18, 0x08	; 8
    3dee:	31 05       	cpc	r19, r1
    3df0:	09 f4       	brne	.+2      	; 0x3df4 <SevenSeg_u8CommonCathodeDecoder+0xc0>
    3df2:	70 c0       	rjmp	.+224    	; 0x3ed4 <SevenSeg_u8CommonCathodeDecoder+0x1a0>
    3df4:	8b 81       	ldd	r24, Y+3	; 0x03
    3df6:	9c 81       	ldd	r25, Y+4	; 0x04
    3df8:	89 30       	cpi	r24, 0x09	; 9
    3dfa:	91 05       	cpc	r25, r1
    3dfc:	09 f4       	brne	.+2      	; 0x3e00 <SevenSeg_u8CommonCathodeDecoder+0xcc>
    3dfe:	6d c0       	rjmp	.+218    	; 0x3eda <SevenSeg_u8CommonCathodeDecoder+0x1a6>
    3e00:	80 c0       	rjmp	.+256    	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
    3e02:	2b 81       	ldd	r18, Y+3	; 0x03
    3e04:	3c 81       	ldd	r19, Y+4	; 0x04
    3e06:	21 36       	cpi	r18, 0x61	; 97
    3e08:	31 05       	cpc	r19, r1
    3e0a:	09 f4       	brne	.+2      	; 0x3e0e <SevenSeg_u8CommonCathodeDecoder+0xda>
    3e0c:	69 c0       	rjmp	.+210    	; 0x3ee0 <SevenSeg_u8CommonCathodeDecoder+0x1ac>
    3e0e:	8b 81       	ldd	r24, Y+3	; 0x03
    3e10:	9c 81       	ldd	r25, Y+4	; 0x04
    3e12:	82 36       	cpi	r24, 0x62	; 98
    3e14:	91 05       	cpc	r25, r1
    3e16:	2c f5       	brge	.+74     	; 0x3e62 <SevenSeg_u8CommonCathodeDecoder+0x12e>
    3e18:	2b 81       	ldd	r18, Y+3	; 0x03
    3e1a:	3c 81       	ldd	r19, Y+4	; 0x04
    3e1c:	24 34       	cpi	r18, 0x44	; 68
    3e1e:	31 05       	cpc	r19, r1
    3e20:	09 f4       	brne	.+2      	; 0x3e24 <SevenSeg_u8CommonCathodeDecoder+0xf0>
    3e22:	67 c0       	rjmp	.+206    	; 0x3ef2 <SevenSeg_u8CommonCathodeDecoder+0x1be>
    3e24:	8b 81       	ldd	r24, Y+3	; 0x03
    3e26:	9c 81       	ldd	r25, Y+4	; 0x04
    3e28:	85 34       	cpi	r24, 0x45	; 69
    3e2a:	91 05       	cpc	r25, r1
    3e2c:	6c f4       	brge	.+26     	; 0x3e48 <SevenSeg_u8CommonCathodeDecoder+0x114>
    3e2e:	2b 81       	ldd	r18, Y+3	; 0x03
    3e30:	3c 81       	ldd	r19, Y+4	; 0x04
    3e32:	22 34       	cpi	r18, 0x42	; 66
    3e34:	31 05       	cpc	r19, r1
    3e36:	09 f4       	brne	.+2      	; 0x3e3a <SevenSeg_u8CommonCathodeDecoder+0x106>
    3e38:	56 c0       	rjmp	.+172    	; 0x3ee6 <SevenSeg_u8CommonCathodeDecoder+0x1b2>
    3e3a:	8b 81       	ldd	r24, Y+3	; 0x03
    3e3c:	9c 81       	ldd	r25, Y+4	; 0x04
    3e3e:	83 34       	cpi	r24, 0x43	; 67
    3e40:	91 05       	cpc	r25, r1
    3e42:	09 f4       	brne	.+2      	; 0x3e46 <SevenSeg_u8CommonCathodeDecoder+0x112>
    3e44:	53 c0       	rjmp	.+166    	; 0x3eec <SevenSeg_u8CommonCathodeDecoder+0x1b8>
    3e46:	5d c0       	rjmp	.+186    	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
    3e48:	2b 81       	ldd	r18, Y+3	; 0x03
    3e4a:	3c 81       	ldd	r19, Y+4	; 0x04
    3e4c:	25 34       	cpi	r18, 0x45	; 69
    3e4e:	31 05       	cpc	r19, r1
    3e50:	09 f4       	brne	.+2      	; 0x3e54 <SevenSeg_u8CommonCathodeDecoder+0x120>
    3e52:	52 c0       	rjmp	.+164    	; 0x3ef8 <SevenSeg_u8CommonCathodeDecoder+0x1c4>
    3e54:	8b 81       	ldd	r24, Y+3	; 0x03
    3e56:	9c 81       	ldd	r25, Y+4	; 0x04
    3e58:	86 34       	cpi	r24, 0x46	; 70
    3e5a:	91 05       	cpc	r25, r1
    3e5c:	09 f4       	brne	.+2      	; 0x3e60 <SevenSeg_u8CommonCathodeDecoder+0x12c>
    3e5e:	4f c0       	rjmp	.+158    	; 0x3efe <SevenSeg_u8CommonCathodeDecoder+0x1ca>
    3e60:	50 c0       	rjmp	.+160    	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
    3e62:	2b 81       	ldd	r18, Y+3	; 0x03
    3e64:	3c 81       	ldd	r19, Y+4	; 0x04
    3e66:	24 36       	cpi	r18, 0x64	; 100
    3e68:	31 05       	cpc	r19, r1
    3e6a:	09 f4       	brne	.+2      	; 0x3e6e <SevenSeg_u8CommonCathodeDecoder+0x13a>
    3e6c:	42 c0       	rjmp	.+132    	; 0x3ef2 <SevenSeg_u8CommonCathodeDecoder+0x1be>
    3e6e:	8b 81       	ldd	r24, Y+3	; 0x03
    3e70:	9c 81       	ldd	r25, Y+4	; 0x04
    3e72:	85 36       	cpi	r24, 0x65	; 101
    3e74:	91 05       	cpc	r25, r1
    3e76:	5c f4       	brge	.+22     	; 0x3e8e <SevenSeg_u8CommonCathodeDecoder+0x15a>
    3e78:	2b 81       	ldd	r18, Y+3	; 0x03
    3e7a:	3c 81       	ldd	r19, Y+4	; 0x04
    3e7c:	22 36       	cpi	r18, 0x62	; 98
    3e7e:	31 05       	cpc	r19, r1
    3e80:	91 f1       	breq	.+100    	; 0x3ee6 <SevenSeg_u8CommonCathodeDecoder+0x1b2>
    3e82:	8b 81       	ldd	r24, Y+3	; 0x03
    3e84:	9c 81       	ldd	r25, Y+4	; 0x04
    3e86:	83 36       	cpi	r24, 0x63	; 99
    3e88:	91 05       	cpc	r25, r1
    3e8a:	81 f1       	breq	.+96     	; 0x3eec <SevenSeg_u8CommonCathodeDecoder+0x1b8>
    3e8c:	3a c0       	rjmp	.+116    	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
    3e8e:	2b 81       	ldd	r18, Y+3	; 0x03
    3e90:	3c 81       	ldd	r19, Y+4	; 0x04
    3e92:	25 36       	cpi	r18, 0x65	; 101
    3e94:	31 05       	cpc	r19, r1
    3e96:	81 f1       	breq	.+96     	; 0x3ef8 <SevenSeg_u8CommonCathodeDecoder+0x1c4>
    3e98:	8b 81       	ldd	r24, Y+3	; 0x03
    3e9a:	9c 81       	ldd	r25, Y+4	; 0x04
    3e9c:	86 36       	cpi	r24, 0x66	; 102
    3e9e:	91 05       	cpc	r25, r1
    3ea0:	71 f1       	breq	.+92     	; 0x3efe <SevenSeg_u8CommonCathodeDecoder+0x1ca>
    3ea2:	2f c0       	rjmp	.+94     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
    {
        case 0: //0b0011 1111
            Local_u8ReturnValue = 0x3F; break;
    3ea4:	8f e3       	ldi	r24, 0x3F	; 63
    3ea6:	89 83       	std	Y+1, r24	; 0x01
    3ea8:	2c c0       	rjmp	.+88     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
        case 1: //0b0000 0110
            Local_u8ReturnValue = 0x06; break;
    3eaa:	86 e0       	ldi	r24, 0x06	; 6
    3eac:	89 83       	std	Y+1, r24	; 0x01
    3eae:	29 c0       	rjmp	.+82     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
        case 2: //0b0101 1011
            Local_u8ReturnValue = 0x5B; break;
    3eb0:	8b e5       	ldi	r24, 0x5B	; 91
    3eb2:	89 83       	std	Y+1, r24	; 0x01
    3eb4:	26 c0       	rjmp	.+76     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
        case 3: //0b0100 1111
            Local_u8ReturnValue = 0x4F; break;
    3eb6:	8f e4       	ldi	r24, 0x4F	; 79
    3eb8:	89 83       	std	Y+1, r24	; 0x01
    3eba:	23 c0       	rjmp	.+70     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
        case 4: //0b0110 0110
            Local_u8ReturnValue = 0x66; break;
    3ebc:	86 e6       	ldi	r24, 0x66	; 102
    3ebe:	89 83       	std	Y+1, r24	; 0x01
    3ec0:	20 c0       	rjmp	.+64     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
        case 5: //0b0110 1101
            Local_u8ReturnValue = 0x6D; break;
    3ec2:	8d e6       	ldi	r24, 0x6D	; 109
    3ec4:	89 83       	std	Y+1, r24	; 0x01
    3ec6:	1d c0       	rjmp	.+58     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
        case 6: //0b0111 1101
            Local_u8ReturnValue = 0x7D; break;
    3ec8:	8d e7       	ldi	r24, 0x7D	; 125
    3eca:	89 83       	std	Y+1, r24	; 0x01
    3ecc:	1a c0       	rjmp	.+52     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
        case 7: //0b0000 0111
            Local_u8ReturnValue = 0x07; break;
    3ece:	87 e0       	ldi	r24, 0x07	; 7
    3ed0:	89 83       	std	Y+1, r24	; 0x01
    3ed2:	17 c0       	rjmp	.+46     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
        case 8: //0b0111 1111
            Local_u8ReturnValue = 0x7F; break;
    3ed4:	8f e7       	ldi	r24, 0x7F	; 127
    3ed6:	89 83       	std	Y+1, r24	; 0x01
    3ed8:	14 c0       	rjmp	.+40     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
        case 9: //0b0110 1111
            Local_u8ReturnValue = 0x6F; break;
    3eda:	8f e6       	ldi	r24, 0x6F	; 111
    3edc:	89 83       	std	Y+1, r24	; 0x01
    3ede:	11 c0       	rjmp	.+34     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
		case 'a':
		case 'A': //0b0111 0111
            Local_u8ReturnValue = 0x77; break;
    3ee0:	87 e7       	ldi	r24, 0x77	; 119
    3ee2:	89 83       	std	Y+1, r24	; 0x01
    3ee4:	0e c0       	rjmp	.+28     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
		case 'b':
		case 'B': //0b0111 1100
            Local_u8ReturnValue = 0x7C; break;
    3ee6:	8c e7       	ldi	r24, 0x7C	; 124
    3ee8:	89 83       	std	Y+1, r24	; 0x01
    3eea:	0b c0       	rjmp	.+22     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
		case 'c':
		case 'C': //0b0011 1001
            Local_u8ReturnValue = 0x39; break;
    3eec:	89 e3       	ldi	r24, 0x39	; 57
    3eee:	89 83       	std	Y+1, r24	; 0x01
    3ef0:	08 c0       	rjmp	.+16     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
		case 'd':
		case 'D': //0b0101 1110
            Local_u8ReturnValue = 0x5E; break;
    3ef2:	8e e5       	ldi	r24, 0x5E	; 94
    3ef4:	89 83       	std	Y+1, r24	; 0x01
    3ef6:	05 c0       	rjmp	.+10     	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
		case 'e':
		case 'E': //0b0111 1001
            Local_u8ReturnValue = 0x79; break;
    3ef8:	89 e7       	ldi	r24, 0x79	; 121
    3efa:	89 83       	std	Y+1, r24	; 0x01
    3efc:	02 c0       	rjmp	.+4      	; 0x3f02 <SevenSeg_u8CommonCathodeDecoder+0x1ce>
		case 'f':
		case 'F': //0b0111 0001
            Local_u8ReturnValue = 0x71; break;
    3efe:	81 e7       	ldi	r24, 0x71	; 113
    3f00:	89 83       	std	Y+1, r24	; 0x01
		
        default:
            break;
    }
    
    return Local_u8ReturnValue;
    3f02:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f04:	0f 90       	pop	r0
    3f06:	0f 90       	pop	r0
    3f08:	0f 90       	pop	r0
    3f0a:	0f 90       	pop	r0
    3f0c:	cf 91       	pop	r28
    3f0e:	df 91       	pop	r29
    3f10:	08 95       	ret

00003f12 <LM35_voidInit>:
#include "LM35_private.h"
#include "LM35_config.h"


void LM35_voidInit(LM35_t * LM35)
{
    3f12:	df 93       	push	r29
    3f14:	cf 93       	push	r28
    3f16:	00 d0       	rcall	.+0      	; 0x3f18 <LM35_voidInit+0x6>
    3f18:	cd b7       	in	r28, 0x3d	; 61
    3f1a:	de b7       	in	r29, 0x3e	; 62
    3f1c:	9a 83       	std	Y+2, r25	; 0x02
    3f1e:	89 83       	std	Y+1, r24	; 0x01
    static u8 Local_u8InitFlag = 0;
    
    DIO_voidSetPinDirection(LM35->Port, LM35->Pin, INPUT);
    3f20:	e9 81       	ldd	r30, Y+1	; 0x01
    3f22:	fa 81       	ldd	r31, Y+2	; 0x02
    3f24:	80 81       	ld	r24, Z
    3f26:	e9 81       	ldd	r30, Y+1	; 0x01
    3f28:	fa 81       	ldd	r31, Y+2	; 0x02
    3f2a:	91 81       	ldd	r25, Z+1	; 0x01
    3f2c:	69 2f       	mov	r22, r25
    3f2e:	40 e0       	ldi	r20, 0x00	; 0
    3f30:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>

    if(Local_u8InitFlag == 0)
    3f34:	80 91 a6 01 	lds	r24, 0x01A6
    3f38:	88 23       	and	r24, r24
    3f3a:	29 f4       	brne	.+10     	; 0x3f46 <LM35_voidInit+0x34>
    {
        ADC_voidInit();
    3f3c:	0e 94 c8 1b 	call	0x3790	; 0x3790 <ADC_voidInit>
        Local_u8InitFlag = 1;
    3f40:	81 e0       	ldi	r24, 0x01	; 1
    3f42:	80 93 a6 01 	sts	0x01A6, r24
    }
    else{}

}
    3f46:	0f 90       	pop	r0
    3f48:	0f 90       	pop	r0
    3f4a:	cf 91       	pop	r28
    3f4c:	df 91       	pop	r29
    3f4e:	08 95       	ret

00003f50 <LM35_u8GetTemp>:

u8  LM35_u8GetTemp(LM35_t * LM35)
{
    3f50:	df 93       	push	r29
    3f52:	cf 93       	push	r28
    3f54:	cd b7       	in	r28, 0x3d	; 61
    3f56:	de b7       	in	r29, 0x3e	; 62
    3f58:	2d 97       	sbiw	r28, 0x0d	; 13
    3f5a:	0f b6       	in	r0, 0x3f	; 63
    3f5c:	f8 94       	cli
    3f5e:	de bf       	out	0x3e, r29	; 62
    3f60:	0f be       	out	0x3f, r0	; 63
    3f62:	cd bf       	out	0x3d, r28	; 61
    3f64:	9d 87       	std	Y+13, r25	; 0x0d
    3f66:	8c 87       	std	Y+12, r24	; 0x0c
    u16 Local_u16DigitalValue;
    f32 Local_f32MilliVolt;
    f32 Local_f32AcurateDegree;
    u8 Local_u8Degree;

    Local_u16DigitalValue = ADC_u16StartConversionSynchronous(LM35->Pin);
    3f68:	ec 85       	ldd	r30, Y+12	; 0x0c
    3f6a:	fd 85       	ldd	r31, Y+13	; 0x0d
    3f6c:	81 81       	ldd	r24, Z+1	; 0x01
    3f6e:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <ADC_u16StartConversionSynchronous>
    3f72:	9b 87       	std	Y+11, r25	; 0x0b
    3f74:	8a 87       	std	Y+10, r24	; 0x0a
    Local_f32MilliVolt = ((f32)Local_u16DigitalValue * MAX_MILLI_VOLT) / (f32)RESOLUTION;
    3f76:	8a 85       	ldd	r24, Y+10	; 0x0a
    3f78:	9b 85       	ldd	r25, Y+11	; 0x0b
    3f7a:	cc 01       	movw	r24, r24
    3f7c:	a0 e0       	ldi	r26, 0x00	; 0
    3f7e:	b0 e0       	ldi	r27, 0x00	; 0
    3f80:	bc 01       	movw	r22, r24
    3f82:	cd 01       	movw	r24, r26
    3f84:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    3f88:	dc 01       	movw	r26, r24
    3f8a:	cb 01       	movw	r24, r22
    3f8c:	bc 01       	movw	r22, r24
    3f8e:	cd 01       	movw	r24, r26
    3f90:	20 e0       	ldi	r18, 0x00	; 0
    3f92:	30 e4       	ldi	r19, 0x40	; 64
    3f94:	4c e9       	ldi	r20, 0x9C	; 156
    3f96:	55 e4       	ldi	r21, 0x45	; 69
    3f98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f9c:	dc 01       	movw	r26, r24
    3f9e:	cb 01       	movw	r24, r22
    3fa0:	bc 01       	movw	r22, r24
    3fa2:	cd 01       	movw	r24, r26
    3fa4:	20 e0       	ldi	r18, 0x00	; 0
    3fa6:	30 e0       	ldi	r19, 0x00	; 0
    3fa8:	40 e8       	ldi	r20, 0x80	; 128
    3faa:	54 e4       	ldi	r21, 0x44	; 68
    3fac:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3fb0:	dc 01       	movw	r26, r24
    3fb2:	cb 01       	movw	r24, r22
    3fb4:	8e 83       	std	Y+6, r24	; 0x06
    3fb6:	9f 83       	std	Y+7, r25	; 0x07
    3fb8:	a8 87       	std	Y+8, r26	; 0x08
    3fba:	b9 87       	std	Y+9, r27	; 0x09

    Local_f32AcurateDegree = Local_f32MilliVolt / MILLI_VOLT_DEGREE;
    3fbc:	6e 81       	ldd	r22, Y+6	; 0x06
    3fbe:	7f 81       	ldd	r23, Y+7	; 0x07
    3fc0:	88 85       	ldd	r24, Y+8	; 0x08
    3fc2:	99 85       	ldd	r25, Y+9	; 0x09
    3fc4:	20 e0       	ldi	r18, 0x00	; 0
    3fc6:	30 e0       	ldi	r19, 0x00	; 0
    3fc8:	40 e2       	ldi	r20, 0x20	; 32
    3fca:	51 e4       	ldi	r21, 0x41	; 65
    3fcc:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3fd0:	dc 01       	movw	r26, r24
    3fd2:	cb 01       	movw	r24, r22
    3fd4:	8a 83       	std	Y+2, r24	; 0x02
    3fd6:	9b 83       	std	Y+3, r25	; 0x03
    3fd8:	ac 83       	std	Y+4, r26	; 0x04
    3fda:	bd 83       	std	Y+5, r27	; 0x05

    if((Local_f32AcurateDegree - (s32)Local_f32AcurateDegree) >= 0.5)
    3fdc:	6a 81       	ldd	r22, Y+2	; 0x02
    3fde:	7b 81       	ldd	r23, Y+3	; 0x03
    3fe0:	8c 81       	ldd	r24, Y+4	; 0x04
    3fe2:	9d 81       	ldd	r25, Y+5	; 0x05
    3fe4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    3fe8:	dc 01       	movw	r26, r24
    3fea:	cb 01       	movw	r24, r22
    3fec:	aa 27       	eor	r26, r26
    3fee:	97 fd       	sbrc	r25, 7
    3ff0:	a0 95       	com	r26
    3ff2:	ba 2f       	mov	r27, r26
    3ff4:	bc 01       	movw	r22, r24
    3ff6:	cd 01       	movw	r24, r26
    3ff8:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    3ffc:	9b 01       	movw	r18, r22
    3ffe:	ac 01       	movw	r20, r24
    4000:	6a 81       	ldd	r22, Y+2	; 0x02
    4002:	7b 81       	ldd	r23, Y+3	; 0x03
    4004:	8c 81       	ldd	r24, Y+4	; 0x04
    4006:	9d 81       	ldd	r25, Y+5	; 0x05
    4008:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    400c:	dc 01       	movw	r26, r24
    400e:	cb 01       	movw	r24, r22
    4010:	bc 01       	movw	r22, r24
    4012:	cd 01       	movw	r24, r26
    4014:	20 e0       	ldi	r18, 0x00	; 0
    4016:	30 e0       	ldi	r19, 0x00	; 0
    4018:	40 e0       	ldi	r20, 0x00	; 0
    401a:	5f e3       	ldi	r21, 0x3F	; 63
    401c:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
    4020:	88 23       	and	r24, r24
    4022:	84 f0       	brlt	.+32     	; 0x4044 <LM35_u8GetTemp+0xf4>
    {
    	Local_f32AcurateDegree += 1.0;
    4024:	6a 81       	ldd	r22, Y+2	; 0x02
    4026:	7b 81       	ldd	r23, Y+3	; 0x03
    4028:	8c 81       	ldd	r24, Y+4	; 0x04
    402a:	9d 81       	ldd	r25, Y+5	; 0x05
    402c:	20 e0       	ldi	r18, 0x00	; 0
    402e:	30 e0       	ldi	r19, 0x00	; 0
    4030:	40 e8       	ldi	r20, 0x80	; 128
    4032:	5f e3       	ldi	r21, 0x3F	; 63
    4034:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    4038:	dc 01       	movw	r26, r24
    403a:	cb 01       	movw	r24, r22
    403c:	8a 83       	std	Y+2, r24	; 0x02
    403e:	9b 83       	std	Y+3, r25	; 0x03
    4040:	ac 83       	std	Y+4, r26	; 0x04
    4042:	bd 83       	std	Y+5, r27	; 0x05
    }

    Local_u8Degree = (u8)Local_f32AcurateDegree;
    4044:	6a 81       	ldd	r22, Y+2	; 0x02
    4046:	7b 81       	ldd	r23, Y+3	; 0x03
    4048:	8c 81       	ldd	r24, Y+4	; 0x04
    404a:	9d 81       	ldd	r25, Y+5	; 0x05
    404c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4050:	dc 01       	movw	r26, r24
    4052:	cb 01       	movw	r24, r22
    4054:	89 83       	std	Y+1, r24	; 0x01

    return Local_u8Degree;
    4056:	89 81       	ldd	r24, Y+1	; 0x01

}
    4058:	2d 96       	adiw	r28, 0x0d	; 13
    405a:	0f b6       	in	r0, 0x3f	; 63
    405c:	f8 94       	cli
    405e:	de bf       	out	0x3e, r29	; 62
    4060:	0f be       	out	0x3f, r0	; 63
    4062:	cd bf       	out	0x3d, r28	; 61
    4064:	cf 91       	pop	r28
    4066:	df 91       	pop	r29
    4068:	08 95       	ret

0000406a <LED_voidInit>:
 * INPUT Args  : Reference To The LED Structure 
 * RETURN      : Execution Status (OK OR NOT_OK)
 * **********************************************************************
 * */
void LED_voidInit(const LED_t* Copy_pLed)
{
    406a:	df 93       	push	r29
    406c:	cf 93       	push	r28
    406e:	00 d0       	rcall	.+0      	; 0x4070 <LED_voidInit+0x6>
    4070:	cd b7       	in	r28, 0x3d	; 61
    4072:	de b7       	in	r29, 0x3e	; 62
    4074:	9a 83       	std	Y+2, r25	; 0x02
    4076:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pLed)
    4078:	89 81       	ldd	r24, Y+1	; 0x01
    407a:	9a 81       	ldd	r25, Y+2	; 0x02
    407c:	00 97       	sbiw	r24, 0x00	; 0
    407e:	51 f0       	breq	.+20     	; 0x4094 <LED_voidInit+0x2a>
	{
		DIO_voidSetPinDirection(Copy_pLed->port, Copy_pLed->pin, OUTPUT);
    4080:	e9 81       	ldd	r30, Y+1	; 0x01
    4082:	fa 81       	ldd	r31, Y+2	; 0x02
    4084:	80 81       	ld	r24, Z
    4086:	e9 81       	ldd	r30, Y+1	; 0x01
    4088:	fa 81       	ldd	r31, Y+2	; 0x02
    408a:	91 81       	ldd	r25, Z+1	; 0x01
    408c:	69 2f       	mov	r22, r25
    408e:	41 e0       	ldi	r20, 0x01	; 1
    4090:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
	}
	else{}
}
    4094:	0f 90       	pop	r0
    4096:	0f 90       	pop	r0
    4098:	cf 91       	pop	r28
    409a:	df 91       	pop	r29
    409c:	08 95       	ret

0000409e <LED_voidON>:
 * INPUT Args  : Reference To The LED Structure 
 * RETURN      : Execution Status (OK OR NOT_OK)
 * **********************************************************************
 * */
void LED_voidON(const LED_t* Copy_pLed)
{
    409e:	df 93       	push	r29
    40a0:	cf 93       	push	r28
    40a2:	00 d0       	rcall	.+0      	; 0x40a4 <LED_voidON+0x6>
    40a4:	cd b7       	in	r28, 0x3d	; 61
    40a6:	de b7       	in	r29, 0x3e	; 62
    40a8:	9a 83       	std	Y+2, r25	; 0x02
    40aa:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pLed)
    40ac:	89 81       	ldd	r24, Y+1	; 0x01
    40ae:	9a 81       	ldd	r25, Y+2	; 0x02
    40b0:	00 97       	sbiw	r24, 0x00	; 0
    40b2:	69 f0       	breq	.+26     	; 0x40ce <LED_voidON+0x30>
		{
			DIO_voidWritePin(Copy_pLed->port, Copy_pLed->pin, Copy_pLed->ON_VOLT_LEVEL);
    40b4:	e9 81       	ldd	r30, Y+1	; 0x01
    40b6:	fa 81       	ldd	r31, Y+2	; 0x02
    40b8:	80 81       	ld	r24, Z
    40ba:	e9 81       	ldd	r30, Y+1	; 0x01
    40bc:	fa 81       	ldd	r31, Y+2	; 0x02
    40be:	21 81       	ldd	r18, Z+1	; 0x01
    40c0:	e9 81       	ldd	r30, Y+1	; 0x01
    40c2:	fa 81       	ldd	r31, Y+2	; 0x02
    40c4:	92 81       	ldd	r25, Z+2	; 0x02
    40c6:	62 2f       	mov	r22, r18
    40c8:	49 2f       	mov	r20, r25
    40ca:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
		}
		else{}
}
    40ce:	0f 90       	pop	r0
    40d0:	0f 90       	pop	r0
    40d2:	cf 91       	pop	r28
    40d4:	df 91       	pop	r29
    40d6:	08 95       	ret

000040d8 <LED_voidOFF>:
 * INPUT Args  : Reference To The LED Structure 
 * RETURN      : Execution Status (OK OR NOT_OK)
 * **********************************************************************
 * */
void LED_voidOFF(const LED_t* Copy_pLed)
{
    40d8:	df 93       	push	r29
    40da:	cf 93       	push	r28
    40dc:	00 d0       	rcall	.+0      	; 0x40de <LED_voidOFF+0x6>
    40de:	00 d0       	rcall	.+0      	; 0x40e0 <LED_voidOFF+0x8>
    40e0:	0f 92       	push	r0
    40e2:	cd b7       	in	r28, 0x3d	; 61
    40e4:	de b7       	in	r29, 0x3e	; 62
    40e6:	9a 83       	std	Y+2, r25	; 0x02
    40e8:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pLed)
    40ea:	89 81       	ldd	r24, Y+1	; 0x01
    40ec:	9a 81       	ldd	r25, Y+2	; 0x02
    40ee:	00 97       	sbiw	r24, 0x00	; 0
    40f0:	a9 f0       	breq	.+42     	; 0x411c <LED_voidOFF+0x44>
	{
		DIO_voidWritePin(Copy_pLed->port, Copy_pLed->pin, !(Copy_pLed->ON_VOLT_LEVEL));
    40f2:	e9 81       	ldd	r30, Y+1	; 0x01
    40f4:	fa 81       	ldd	r31, Y+2	; 0x02
    40f6:	80 81       	ld	r24, Z
    40f8:	8d 83       	std	Y+5, r24	; 0x05
    40fa:	e9 81       	ldd	r30, Y+1	; 0x01
    40fc:	fa 81       	ldd	r31, Y+2	; 0x02
    40fe:	81 81       	ldd	r24, Z+1	; 0x01
    4100:	8c 83       	std	Y+4, r24	; 0x04
    4102:	e9 81       	ldd	r30, Y+1	; 0x01
    4104:	fa 81       	ldd	r31, Y+2	; 0x02
    4106:	82 81       	ldd	r24, Z+2	; 0x02
    4108:	1b 82       	std	Y+3, r1	; 0x03
    410a:	88 23       	and	r24, r24
    410c:	11 f4       	brne	.+4      	; 0x4112 <LED_voidOFF+0x3a>
    410e:	81 e0       	ldi	r24, 0x01	; 1
    4110:	8b 83       	std	Y+3, r24	; 0x03
    4112:	8d 81       	ldd	r24, Y+5	; 0x05
    4114:	6c 81       	ldd	r22, Y+4	; 0x04
    4116:	4b 81       	ldd	r20, Y+3	; 0x03
    4118:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
	}
	else{}
}
    411c:	0f 90       	pop	r0
    411e:	0f 90       	pop	r0
    4120:	0f 90       	pop	r0
    4122:	0f 90       	pop	r0
    4124:	0f 90       	pop	r0
    4126:	cf 91       	pop	r28
    4128:	df 91       	pop	r29
    412a:	08 95       	ret

0000412c <LCD_voidInit>:



#if(LCD_MODE == EIGHT_BIT_MODE)
void LCD_voidInit(void)
{
    412c:	df 93       	push	r29
    412e:	cf 93       	push	r28
    4130:	cd b7       	in	r28, 0x3d	; 61
    4132:	de b7       	in	r29, 0x3e	; 62
    4134:	2e 97       	sbiw	r28, 0x0e	; 14
    4136:	0f b6       	in	r0, 0x3f	; 63
    4138:	f8 94       	cli
    413a:	de bf       	out	0x3e, r29	; 62
    413c:	0f be       	out	0x3f, r0	; 63
    413e:	cd bf       	out	0x3d, r28	; 61
    //Initialize Data Port
    DIO_voidSetPortDirection(LCD_DATA_PORT, OUTPUT);
    4140:	82 e0       	ldi	r24, 0x02	; 2
    4142:	61 e0       	ldi	r22, 0x01	; 1
    4144:	0e 94 dd 15 	call	0x2bba	; 0x2bba <DIO_voidSetPortDirection>
    //Initialize Control Pins
    DIO_voidSetPinDirection(LCD_CONTROL_PORT, RS, OUTPUT);
    4148:	83 e0       	ldi	r24, 0x03	; 3
    414a:	60 e0       	ldi	r22, 0x00	; 0
    414c:	41 e0       	ldi	r20, 0x01	; 1
    414e:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
#if RW != NC
    DIO_voidSetPinDirection(LCD_CONTROL_PORT, RW, OUTPUT);
#endif
    DIO_voidSetPinDirection(LCD_CONTROL_PORT, EN, OUTPUT);
    4152:	83 e0       	ldi	r24, 0x03	; 3
    4154:	62 e0       	ldi	r22, 0x02	; 2
    4156:	41 e0       	ldi	r20, 0x01	; 1
    4158:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
    415c:	80 e0       	ldi	r24, 0x00	; 0
    415e:	90 e0       	ldi	r25, 0x00	; 0
    4160:	a8 e4       	ldi	r26, 0x48	; 72
    4162:	b2 e4       	ldi	r27, 0x42	; 66
    4164:	8b 87       	std	Y+11, r24	; 0x0b
    4166:	9c 87       	std	Y+12, r25	; 0x0c
    4168:	ad 87       	std	Y+13, r26	; 0x0d
    416a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    416c:	6b 85       	ldd	r22, Y+11	; 0x0b
    416e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4170:	8d 85       	ldd	r24, Y+13	; 0x0d
    4172:	9e 85       	ldd	r25, Y+14	; 0x0e
    4174:	20 e0       	ldi	r18, 0x00	; 0
    4176:	30 e0       	ldi	r19, 0x00	; 0
    4178:	4a ef       	ldi	r20, 0xFA	; 250
    417a:	54 e4       	ldi	r21, 0x44	; 68
    417c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4180:	dc 01       	movw	r26, r24
    4182:	cb 01       	movw	r24, r22
    4184:	8f 83       	std	Y+7, r24	; 0x07
    4186:	98 87       	std	Y+8, r25	; 0x08
    4188:	a9 87       	std	Y+9, r26	; 0x09
    418a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    418c:	6f 81       	ldd	r22, Y+7	; 0x07
    418e:	78 85       	ldd	r23, Y+8	; 0x08
    4190:	89 85       	ldd	r24, Y+9	; 0x09
    4192:	9a 85       	ldd	r25, Y+10	; 0x0a
    4194:	20 e0       	ldi	r18, 0x00	; 0
    4196:	30 e0       	ldi	r19, 0x00	; 0
    4198:	40 e8       	ldi	r20, 0x80	; 128
    419a:	5f e3       	ldi	r21, 0x3F	; 63
    419c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    41a0:	88 23       	and	r24, r24
    41a2:	2c f4       	brge	.+10     	; 0x41ae <LCD_voidInit+0x82>
		__ticks = 1;
    41a4:	81 e0       	ldi	r24, 0x01	; 1
    41a6:	90 e0       	ldi	r25, 0x00	; 0
    41a8:	9e 83       	std	Y+6, r25	; 0x06
    41aa:	8d 83       	std	Y+5, r24	; 0x05
    41ac:	3f c0       	rjmp	.+126    	; 0x422c <LCD_voidInit+0x100>
	else if (__tmp > 65535)
    41ae:	6f 81       	ldd	r22, Y+7	; 0x07
    41b0:	78 85       	ldd	r23, Y+8	; 0x08
    41b2:	89 85       	ldd	r24, Y+9	; 0x09
    41b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    41b6:	20 e0       	ldi	r18, 0x00	; 0
    41b8:	3f ef       	ldi	r19, 0xFF	; 255
    41ba:	4f e7       	ldi	r20, 0x7F	; 127
    41bc:	57 e4       	ldi	r21, 0x47	; 71
    41be:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    41c2:	18 16       	cp	r1, r24
    41c4:	4c f5       	brge	.+82     	; 0x4218 <LCD_voidInit+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    41c6:	6b 85       	ldd	r22, Y+11	; 0x0b
    41c8:	7c 85       	ldd	r23, Y+12	; 0x0c
    41ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    41cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    41ce:	20 e0       	ldi	r18, 0x00	; 0
    41d0:	30 e0       	ldi	r19, 0x00	; 0
    41d2:	40 e2       	ldi	r20, 0x20	; 32
    41d4:	51 e4       	ldi	r21, 0x41	; 65
    41d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41da:	dc 01       	movw	r26, r24
    41dc:	cb 01       	movw	r24, r22
    41de:	bc 01       	movw	r22, r24
    41e0:	cd 01       	movw	r24, r26
    41e2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41e6:	dc 01       	movw	r26, r24
    41e8:	cb 01       	movw	r24, r22
    41ea:	9e 83       	std	Y+6, r25	; 0x06
    41ec:	8d 83       	std	Y+5, r24	; 0x05
    41ee:	0f c0       	rjmp	.+30     	; 0x420e <LCD_voidInit+0xe2>
    41f0:	88 ec       	ldi	r24, 0xC8	; 200
    41f2:	90 e0       	ldi	r25, 0x00	; 0
    41f4:	9c 83       	std	Y+4, r25	; 0x04
    41f6:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    41f8:	8b 81       	ldd	r24, Y+3	; 0x03
    41fa:	9c 81       	ldd	r25, Y+4	; 0x04
    41fc:	01 97       	sbiw	r24, 0x01	; 1
    41fe:	f1 f7       	brne	.-4      	; 0x41fc <LCD_voidInit+0xd0>
    4200:	9c 83       	std	Y+4, r25	; 0x04
    4202:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4204:	8d 81       	ldd	r24, Y+5	; 0x05
    4206:	9e 81       	ldd	r25, Y+6	; 0x06
    4208:	01 97       	sbiw	r24, 0x01	; 1
    420a:	9e 83       	std	Y+6, r25	; 0x06
    420c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    420e:	8d 81       	ldd	r24, Y+5	; 0x05
    4210:	9e 81       	ldd	r25, Y+6	; 0x06
    4212:	00 97       	sbiw	r24, 0x00	; 0
    4214:	69 f7       	brne	.-38     	; 0x41f0 <LCD_voidInit+0xc4>
    4216:	14 c0       	rjmp	.+40     	; 0x4240 <LCD_voidInit+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4218:	6f 81       	ldd	r22, Y+7	; 0x07
    421a:	78 85       	ldd	r23, Y+8	; 0x08
    421c:	89 85       	ldd	r24, Y+9	; 0x09
    421e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4220:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4224:	dc 01       	movw	r26, r24
    4226:	cb 01       	movw	r24, r22
    4228:	9e 83       	std	Y+6, r25	; 0x06
    422a:	8d 83       	std	Y+5, r24	; 0x05
    422c:	8d 81       	ldd	r24, Y+5	; 0x05
    422e:	9e 81       	ldd	r25, Y+6	; 0x06
    4230:	9a 83       	std	Y+2, r25	; 0x02
    4232:	89 83       	std	Y+1, r24	; 0x01
    4234:	89 81       	ldd	r24, Y+1	; 0x01
    4236:	9a 81       	ldd	r25, Y+2	; 0x02
    4238:	01 97       	sbiw	r24, 0x01	; 1
    423a:	f1 f7       	brne	.-4      	; 0x4238 <LCD_voidInit+0x10c>
    423c:	9a 83       	std	Y+2, r25	; 0x02
    423e:	89 83       	std	Y+1, r24	; 0x01

    //wait for more than 30ms
    _delay_ms(50);

    //Send Function Set Command
    LCD_voidSendCommand(CMD_SET_8BIT_2LINE_7DOTS);
    4240:	88 e3       	ldi	r24, 0x38	; 56
    4242:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>
    //wait for 1ms
    //Send Display ON/ OFF Control Command
    LCD_voidSendCommand(CMD_ON_OFF_DISPLAY_ON);
    4246:	8c e0       	ldi	r24, 0x0C	; 12
    4248:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>

    //Send Clear Command
    LCD_voidSendCommand(CMD_CLEAR_DISPLAY);
    424c:	81 e0       	ldi	r24, 0x01	; 1
    424e:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>

}
    4252:	2e 96       	adiw	r28, 0x0e	; 14
    4254:	0f b6       	in	r0, 0x3f	; 63
    4256:	f8 94       	cli
    4258:	de bf       	out	0x3e, r29	; 62
    425a:	0f be       	out	0x3f, r0	; 63
    425c:	cd bf       	out	0x3d, r28	; 61
    425e:	cf 91       	pop	r28
    4260:	df 91       	pop	r29
    4262:	08 95       	ret

00004264 <LCD_voidSendChar>:

void LCD_voidSendChar(u8 Copy_u8Data)
{
    4264:	df 93       	push	r29
    4266:	cf 93       	push	r28
    4268:	cd b7       	in	r28, 0x3d	; 61
    426a:	de b7       	in	r29, 0x3e	; 62
    426c:	2f 97       	sbiw	r28, 0x0f	; 15
    426e:	0f b6       	in	r0, 0x3f	; 63
    4270:	f8 94       	cli
    4272:	de bf       	out	0x3e, r29	; 62
    4274:	0f be       	out	0x3f, r0	; 63
    4276:	cd bf       	out	0x3d, r28	; 61
    4278:	8f 87       	std	Y+15, r24	; 0x0f
    //SET RS Pin To Send Command (RS -> 0: Command, 1: Data)
    DIO_voidWritePin(LCD_CONTROL_PORT, RS, HIGH);
    427a:	83 e0       	ldi	r24, 0x03	; 3
    427c:	60 e0       	ldi	r22, 0x00	; 0
    427e:	41 e0       	ldi	r20, 0x01	; 1
    4280:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
#if RW != NC
    //Clear RW Pin To Write The Command (RW -> 0: Write, 1: Read)
    DIO_voidWritePin(LCD_CONTROL_PORT, RW, LOW);
#endif
    //Set The Command On The Data/Command Port
    DIO_voidSetPortSpecificValue(LCD_DATA_PORT, Copy_u8Data);
    4284:	82 e0       	ldi	r24, 0x02	; 2
    4286:	6f 85       	ldd	r22, Y+15	; 0x0f
    4288:	0e 94 ac 18 	call	0x3158	; 0x3158 <DIO_voidSetPortSpecificValue>

    //Send Enable Pulse
    //LOW
    DIO_voidWritePin(LCD_CONTROL_PORT, EN, LOW);
    428c:	83 e0       	ldi	r24, 0x03	; 3
    428e:	62 e0       	ldi	r22, 0x02	; 2
    4290:	40 e0       	ldi	r20, 0x00	; 0
    4292:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
    //HIGH
    DIO_voidWritePin(LCD_CONTROL_PORT, EN, HIGH);
    4296:	83 e0       	ldi	r24, 0x03	; 3
    4298:	62 e0       	ldi	r22, 0x02	; 2
    429a:	41 e0       	ldi	r20, 0x01	; 1
    429c:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
    42a0:	80 e0       	ldi	r24, 0x00	; 0
    42a2:	90 e0       	ldi	r25, 0x00	; 0
    42a4:	a0 e0       	ldi	r26, 0x00	; 0
    42a6:	b0 e4       	ldi	r27, 0x40	; 64
    42a8:	8b 87       	std	Y+11, r24	; 0x0b
    42aa:	9c 87       	std	Y+12, r25	; 0x0c
    42ac:	ad 87       	std	Y+13, r26	; 0x0d
    42ae:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    42b0:	6b 85       	ldd	r22, Y+11	; 0x0b
    42b2:	7c 85       	ldd	r23, Y+12	; 0x0c
    42b4:	8d 85       	ldd	r24, Y+13	; 0x0d
    42b6:	9e 85       	ldd	r25, Y+14	; 0x0e
    42b8:	20 e0       	ldi	r18, 0x00	; 0
    42ba:	30 e0       	ldi	r19, 0x00	; 0
    42bc:	4a ef       	ldi	r20, 0xFA	; 250
    42be:	54 e4       	ldi	r21, 0x44	; 68
    42c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42c4:	dc 01       	movw	r26, r24
    42c6:	cb 01       	movw	r24, r22
    42c8:	8f 83       	std	Y+7, r24	; 0x07
    42ca:	98 87       	std	Y+8, r25	; 0x08
    42cc:	a9 87       	std	Y+9, r26	; 0x09
    42ce:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    42d0:	6f 81       	ldd	r22, Y+7	; 0x07
    42d2:	78 85       	ldd	r23, Y+8	; 0x08
    42d4:	89 85       	ldd	r24, Y+9	; 0x09
    42d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    42d8:	20 e0       	ldi	r18, 0x00	; 0
    42da:	30 e0       	ldi	r19, 0x00	; 0
    42dc:	40 e8       	ldi	r20, 0x80	; 128
    42de:	5f e3       	ldi	r21, 0x3F	; 63
    42e0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    42e4:	88 23       	and	r24, r24
    42e6:	2c f4       	brge	.+10     	; 0x42f2 <LCD_voidSendChar+0x8e>
		__ticks = 1;
    42e8:	81 e0       	ldi	r24, 0x01	; 1
    42ea:	90 e0       	ldi	r25, 0x00	; 0
    42ec:	9e 83       	std	Y+6, r25	; 0x06
    42ee:	8d 83       	std	Y+5, r24	; 0x05
    42f0:	3f c0       	rjmp	.+126    	; 0x4370 <LCD_voidSendChar+0x10c>
	else if (__tmp > 65535)
    42f2:	6f 81       	ldd	r22, Y+7	; 0x07
    42f4:	78 85       	ldd	r23, Y+8	; 0x08
    42f6:	89 85       	ldd	r24, Y+9	; 0x09
    42f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    42fa:	20 e0       	ldi	r18, 0x00	; 0
    42fc:	3f ef       	ldi	r19, 0xFF	; 255
    42fe:	4f e7       	ldi	r20, 0x7F	; 127
    4300:	57 e4       	ldi	r21, 0x47	; 71
    4302:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4306:	18 16       	cp	r1, r24
    4308:	4c f5       	brge	.+82     	; 0x435c <LCD_voidSendChar+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    430a:	6b 85       	ldd	r22, Y+11	; 0x0b
    430c:	7c 85       	ldd	r23, Y+12	; 0x0c
    430e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4310:	9e 85       	ldd	r25, Y+14	; 0x0e
    4312:	20 e0       	ldi	r18, 0x00	; 0
    4314:	30 e0       	ldi	r19, 0x00	; 0
    4316:	40 e2       	ldi	r20, 0x20	; 32
    4318:	51 e4       	ldi	r21, 0x41	; 65
    431a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    431e:	dc 01       	movw	r26, r24
    4320:	cb 01       	movw	r24, r22
    4322:	bc 01       	movw	r22, r24
    4324:	cd 01       	movw	r24, r26
    4326:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    432a:	dc 01       	movw	r26, r24
    432c:	cb 01       	movw	r24, r22
    432e:	9e 83       	std	Y+6, r25	; 0x06
    4330:	8d 83       	std	Y+5, r24	; 0x05
    4332:	0f c0       	rjmp	.+30     	; 0x4352 <LCD_voidSendChar+0xee>
    4334:	88 ec       	ldi	r24, 0xC8	; 200
    4336:	90 e0       	ldi	r25, 0x00	; 0
    4338:	9c 83       	std	Y+4, r25	; 0x04
    433a:	8b 83       	std	Y+3, r24	; 0x03
    433c:	8b 81       	ldd	r24, Y+3	; 0x03
    433e:	9c 81       	ldd	r25, Y+4	; 0x04
    4340:	01 97       	sbiw	r24, 0x01	; 1
    4342:	f1 f7       	brne	.-4      	; 0x4340 <LCD_voidSendChar+0xdc>
    4344:	9c 83       	std	Y+4, r25	; 0x04
    4346:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4348:	8d 81       	ldd	r24, Y+5	; 0x05
    434a:	9e 81       	ldd	r25, Y+6	; 0x06
    434c:	01 97       	sbiw	r24, 0x01	; 1
    434e:	9e 83       	std	Y+6, r25	; 0x06
    4350:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4352:	8d 81       	ldd	r24, Y+5	; 0x05
    4354:	9e 81       	ldd	r25, Y+6	; 0x06
    4356:	00 97       	sbiw	r24, 0x00	; 0
    4358:	69 f7       	brne	.-38     	; 0x4334 <LCD_voidSendChar+0xd0>
    435a:	14 c0       	rjmp	.+40     	; 0x4384 <LCD_voidSendChar+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    435c:	6f 81       	ldd	r22, Y+7	; 0x07
    435e:	78 85       	ldd	r23, Y+8	; 0x08
    4360:	89 85       	ldd	r24, Y+9	; 0x09
    4362:	9a 85       	ldd	r25, Y+10	; 0x0a
    4364:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4368:	dc 01       	movw	r26, r24
    436a:	cb 01       	movw	r24, r22
    436c:	9e 83       	std	Y+6, r25	; 0x06
    436e:	8d 83       	std	Y+5, r24	; 0x05
    4370:	8d 81       	ldd	r24, Y+5	; 0x05
    4372:	9e 81       	ldd	r25, Y+6	; 0x06
    4374:	9a 83       	std	Y+2, r25	; 0x02
    4376:	89 83       	std	Y+1, r24	; 0x01
    4378:	89 81       	ldd	r24, Y+1	; 0x01
    437a:	9a 81       	ldd	r25, Y+2	; 0x02
    437c:	01 97       	sbiw	r24, 0x01	; 1
    437e:	f1 f7       	brne	.-4      	; 0x437c <LCD_voidSendChar+0x118>
    4380:	9a 83       	std	Y+2, r25	; 0x02
    4382:	89 83       	std	Y+1, r24	; 0x01
    //wait for 2ms
    _delay_ms(2);
    //LOW
    DIO_voidWritePin(LCD_CONTROL_PORT, EN, LOW);
    4384:	83 e0       	ldi	r24, 0x03	; 3
    4386:	62 e0       	ldi	r22, 0x02	; 2
    4388:	40 e0       	ldi	r20, 0x00	; 0
    438a:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>

}
    438e:	2f 96       	adiw	r28, 0x0f	; 15
    4390:	0f b6       	in	r0, 0x3f	; 63
    4392:	f8 94       	cli
    4394:	de bf       	out	0x3e, r29	; 62
    4396:	0f be       	out	0x3f, r0	; 63
    4398:	cd bf       	out	0x3d, r28	; 61
    439a:	cf 91       	pop	r28
    439c:	df 91       	pop	r29
    439e:	08 95       	ret

000043a0 <LCD_voidSendCommand>:


static void LCD_voidSendCommand(u8 Copy_u8Command)
{
    43a0:	df 93       	push	r29
    43a2:	cf 93       	push	r28
    43a4:	cd b7       	in	r28, 0x3d	; 61
    43a6:	de b7       	in	r29, 0x3e	; 62
    43a8:	2f 97       	sbiw	r28, 0x0f	; 15
    43aa:	0f b6       	in	r0, 0x3f	; 63
    43ac:	f8 94       	cli
    43ae:	de bf       	out	0x3e, r29	; 62
    43b0:	0f be       	out	0x3f, r0	; 63
    43b2:	cd bf       	out	0x3d, r28	; 61
    43b4:	8f 87       	std	Y+15, r24	; 0x0f
    //Clear RS Pin To Send Command (RS -> 0: Command, 1: Data)
    DIO_voidWritePin(LCD_CONTROL_PORT, RS, LOW);
    43b6:	83 e0       	ldi	r24, 0x03	; 3
    43b8:	60 e0       	ldi	r22, 0x00	; 0
    43ba:	40 e0       	ldi	r20, 0x00	; 0
    43bc:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
#if RW != NC
    //Clear RW Pin To Write The Command (RW -> 0: Write, 1: Read)
    DIO_voidWritePin(LCD_CONTROL_PORT, RW, LOW);
#endif
    //Set The Command On The Data/Command Port
    DIO_voidSetPortSpecificValue(LCD_DATA_PORT, Copy_u8Command);
    43c0:	82 e0       	ldi	r24, 0x02	; 2
    43c2:	6f 85       	ldd	r22, Y+15	; 0x0f
    43c4:	0e 94 ac 18 	call	0x3158	; 0x3158 <DIO_voidSetPortSpecificValue>

    //Send Enable Pulse
    //LOW
    DIO_voidWritePin(LCD_CONTROL_PORT, EN, LOW);
    43c8:	83 e0       	ldi	r24, 0x03	; 3
    43ca:	62 e0       	ldi	r22, 0x02	; 2
    43cc:	40 e0       	ldi	r20, 0x00	; 0
    43ce:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
    //HIGH
    DIO_voidWritePin(LCD_CONTROL_PORT, EN, HIGH);
    43d2:	83 e0       	ldi	r24, 0x03	; 3
    43d4:	62 e0       	ldi	r22, 0x02	; 2
    43d6:	41 e0       	ldi	r20, 0x01	; 1
    43d8:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
    43dc:	80 e0       	ldi	r24, 0x00	; 0
    43de:	90 e0       	ldi	r25, 0x00	; 0
    43e0:	a0 e0       	ldi	r26, 0x00	; 0
    43e2:	b0 e4       	ldi	r27, 0x40	; 64
    43e4:	8b 87       	std	Y+11, r24	; 0x0b
    43e6:	9c 87       	std	Y+12, r25	; 0x0c
    43e8:	ad 87       	std	Y+13, r26	; 0x0d
    43ea:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    43ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    43ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    43f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    43f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    43f4:	20 e0       	ldi	r18, 0x00	; 0
    43f6:	30 e0       	ldi	r19, 0x00	; 0
    43f8:	4a ef       	ldi	r20, 0xFA	; 250
    43fa:	54 e4       	ldi	r21, 0x44	; 68
    43fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4400:	dc 01       	movw	r26, r24
    4402:	cb 01       	movw	r24, r22
    4404:	8f 83       	std	Y+7, r24	; 0x07
    4406:	98 87       	std	Y+8, r25	; 0x08
    4408:	a9 87       	std	Y+9, r26	; 0x09
    440a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    440c:	6f 81       	ldd	r22, Y+7	; 0x07
    440e:	78 85       	ldd	r23, Y+8	; 0x08
    4410:	89 85       	ldd	r24, Y+9	; 0x09
    4412:	9a 85       	ldd	r25, Y+10	; 0x0a
    4414:	20 e0       	ldi	r18, 0x00	; 0
    4416:	30 e0       	ldi	r19, 0x00	; 0
    4418:	40 e8       	ldi	r20, 0x80	; 128
    441a:	5f e3       	ldi	r21, 0x3F	; 63
    441c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4420:	88 23       	and	r24, r24
    4422:	2c f4       	brge	.+10     	; 0x442e <LCD_voidSendCommand+0x8e>
		__ticks = 1;
    4424:	81 e0       	ldi	r24, 0x01	; 1
    4426:	90 e0       	ldi	r25, 0x00	; 0
    4428:	9e 83       	std	Y+6, r25	; 0x06
    442a:	8d 83       	std	Y+5, r24	; 0x05
    442c:	3f c0       	rjmp	.+126    	; 0x44ac <LCD_voidSendCommand+0x10c>
	else if (__tmp > 65535)
    442e:	6f 81       	ldd	r22, Y+7	; 0x07
    4430:	78 85       	ldd	r23, Y+8	; 0x08
    4432:	89 85       	ldd	r24, Y+9	; 0x09
    4434:	9a 85       	ldd	r25, Y+10	; 0x0a
    4436:	20 e0       	ldi	r18, 0x00	; 0
    4438:	3f ef       	ldi	r19, 0xFF	; 255
    443a:	4f e7       	ldi	r20, 0x7F	; 127
    443c:	57 e4       	ldi	r21, 0x47	; 71
    443e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4442:	18 16       	cp	r1, r24
    4444:	4c f5       	brge	.+82     	; 0x4498 <LCD_voidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4446:	6b 85       	ldd	r22, Y+11	; 0x0b
    4448:	7c 85       	ldd	r23, Y+12	; 0x0c
    444a:	8d 85       	ldd	r24, Y+13	; 0x0d
    444c:	9e 85       	ldd	r25, Y+14	; 0x0e
    444e:	20 e0       	ldi	r18, 0x00	; 0
    4450:	30 e0       	ldi	r19, 0x00	; 0
    4452:	40 e2       	ldi	r20, 0x20	; 32
    4454:	51 e4       	ldi	r21, 0x41	; 65
    4456:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    445a:	dc 01       	movw	r26, r24
    445c:	cb 01       	movw	r24, r22
    445e:	bc 01       	movw	r22, r24
    4460:	cd 01       	movw	r24, r26
    4462:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4466:	dc 01       	movw	r26, r24
    4468:	cb 01       	movw	r24, r22
    446a:	9e 83       	std	Y+6, r25	; 0x06
    446c:	8d 83       	std	Y+5, r24	; 0x05
    446e:	0f c0       	rjmp	.+30     	; 0x448e <LCD_voidSendCommand+0xee>
    4470:	88 ec       	ldi	r24, 0xC8	; 200
    4472:	90 e0       	ldi	r25, 0x00	; 0
    4474:	9c 83       	std	Y+4, r25	; 0x04
    4476:	8b 83       	std	Y+3, r24	; 0x03
    4478:	8b 81       	ldd	r24, Y+3	; 0x03
    447a:	9c 81       	ldd	r25, Y+4	; 0x04
    447c:	01 97       	sbiw	r24, 0x01	; 1
    447e:	f1 f7       	brne	.-4      	; 0x447c <LCD_voidSendCommand+0xdc>
    4480:	9c 83       	std	Y+4, r25	; 0x04
    4482:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4484:	8d 81       	ldd	r24, Y+5	; 0x05
    4486:	9e 81       	ldd	r25, Y+6	; 0x06
    4488:	01 97       	sbiw	r24, 0x01	; 1
    448a:	9e 83       	std	Y+6, r25	; 0x06
    448c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    448e:	8d 81       	ldd	r24, Y+5	; 0x05
    4490:	9e 81       	ldd	r25, Y+6	; 0x06
    4492:	00 97       	sbiw	r24, 0x00	; 0
    4494:	69 f7       	brne	.-38     	; 0x4470 <LCD_voidSendCommand+0xd0>
    4496:	14 c0       	rjmp	.+40     	; 0x44c0 <LCD_voidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4498:	6f 81       	ldd	r22, Y+7	; 0x07
    449a:	78 85       	ldd	r23, Y+8	; 0x08
    449c:	89 85       	ldd	r24, Y+9	; 0x09
    449e:	9a 85       	ldd	r25, Y+10	; 0x0a
    44a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    44a4:	dc 01       	movw	r26, r24
    44a6:	cb 01       	movw	r24, r22
    44a8:	9e 83       	std	Y+6, r25	; 0x06
    44aa:	8d 83       	std	Y+5, r24	; 0x05
    44ac:	8d 81       	ldd	r24, Y+5	; 0x05
    44ae:	9e 81       	ldd	r25, Y+6	; 0x06
    44b0:	9a 83       	std	Y+2, r25	; 0x02
    44b2:	89 83       	std	Y+1, r24	; 0x01
    44b4:	89 81       	ldd	r24, Y+1	; 0x01
    44b6:	9a 81       	ldd	r25, Y+2	; 0x02
    44b8:	01 97       	sbiw	r24, 0x01	; 1
    44ba:	f1 f7       	brne	.-4      	; 0x44b8 <LCD_voidSendCommand+0x118>
    44bc:	9a 83       	std	Y+2, r25	; 0x02
    44be:	89 83       	std	Y+1, r24	; 0x01
    //wait for 2ms
    _delay_ms(2);
    //LOW
    DIO_voidWritePin(LCD_CONTROL_PORT, EN, LOW);
    44c0:	83 e0       	ldi	r24, 0x03	; 3
    44c2:	62 e0       	ldi	r22, 0x02	; 2
    44c4:	40 e0       	ldi	r20, 0x00	; 0
    44c6:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
}
    44ca:	2f 96       	adiw	r28, 0x0f	; 15
    44cc:	0f b6       	in	r0, 0x3f	; 63
    44ce:	f8 94       	cli
    44d0:	de bf       	out	0x3e, r29	; 62
    44d2:	0f be       	out	0x3f, r0	; 63
    44d4:	cd bf       	out	0x3d, r28	; 61
    44d6:	cf 91       	pop	r28
    44d8:	df 91       	pop	r29
    44da:	08 95       	ret

000044dc <LCD_voidGoToXY>:

#endif


void LCD_voidGoToXY(u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    44dc:	df 93       	push	r29
    44de:	cf 93       	push	r28
    44e0:	00 d0       	rcall	.+0      	; 0x44e2 <LCD_voidGoToXY+0x6>
    44e2:	0f 92       	push	r0
    44e4:	cd b7       	in	r28, 0x3d	; 61
    44e6:	de b7       	in	r29, 0x3e	; 62
    44e8:	8a 83       	std	Y+2, r24	; 0x02
    44ea:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8CharAddress = 0;
    44ec:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8XPos == 0)
    44ee:	8a 81       	ldd	r24, Y+2	; 0x02
    44f0:	88 23       	and	r24, r24
    44f2:	31 f4       	brne	.+12     	; 0x4500 <LCD_voidGoToXY+0x24>
	{
		if(Copy_u8YPos < 16)
    44f4:	8b 81       	ldd	r24, Y+3	; 0x03
    44f6:	80 31       	cpi	r24, 0x10	; 16
    44f8:	60 f4       	brcc	.+24     	; 0x4512 <LCD_voidGoToXY+0x36>
		{
			//Address = Y-Position
			Local_u8CharAddress = Copy_u8YPos;
    44fa:	8b 81       	ldd	r24, Y+3	; 0x03
    44fc:	89 83       	std	Y+1, r24	; 0x01
    44fe:	09 c0       	rjmp	.+18     	; 0x4512 <LCD_voidGoToXY+0x36>
		}else{}
	}
	else if(Copy_u8XPos == 1)
    4500:	8a 81       	ldd	r24, Y+2	; 0x02
    4502:	81 30       	cpi	r24, 0x01	; 1
    4504:	31 f4       	brne	.+12     	; 0x4512 <LCD_voidGoToXY+0x36>
	{
		if(Copy_u8YPos < 16)
    4506:	8b 81       	ldd	r24, Y+3	; 0x03
    4508:	80 31       	cpi	r24, 0x10	; 16
    450a:	18 f4       	brcc	.+6      	; 0x4512 <LCD_voidGoToXY+0x36>
		{
			Local_u8CharAddress = Copy_u8YPos + ROW1_OFFSET;
    450c:	8b 81       	ldd	r24, Y+3	; 0x03
    450e:	80 5c       	subi	r24, 0xC0	; 192
    4510:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		//Raise Error
	}

	Local_u8CharAddress += ROW1_CMD;
    4512:	89 81       	ldd	r24, Y+1	; 0x01
    4514:	80 58       	subi	r24, 0x80	; 128
    4516:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidSendCommand(Local_u8CharAddress);
    4518:	89 81       	ldd	r24, Y+1	; 0x01
    451a:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>

}
    451e:	0f 90       	pop	r0
    4520:	0f 90       	pop	r0
    4522:	0f 90       	pop	r0
    4524:	cf 91       	pop	r28
    4526:	df 91       	pop	r29
    4528:	08 95       	ret

0000452a <LCD_voidSendString>:

void LCD_voidSendString(u8 * Copy_pu8StringArray)
{
    452a:	df 93       	push	r29
    452c:	cf 93       	push	r28
    452e:	00 d0       	rcall	.+0      	; 0x4530 <LCD_voidSendString+0x6>
    4530:	0f 92       	push	r0
    4532:	cd b7       	in	r28, 0x3d	; 61
    4534:	de b7       	in	r29, 0x3e	; 62
    4536:	9b 83       	std	Y+3, r25	; 0x03
    4538:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8LoopCounter = 0;
    453a:	19 82       	std	Y+1, r1	; 0x01
    453c:	0e c0       	rjmp	.+28     	; 0x455a <LCD_voidSendString+0x30>

	while(Copy_pu8StringArray[Local_u8LoopCounter] != '\0')
	{
		LCD_voidSendChar(Copy_pu8StringArray[Local_u8LoopCounter]);
    453e:	89 81       	ldd	r24, Y+1	; 0x01
    4540:	28 2f       	mov	r18, r24
    4542:	30 e0       	ldi	r19, 0x00	; 0
    4544:	8a 81       	ldd	r24, Y+2	; 0x02
    4546:	9b 81       	ldd	r25, Y+3	; 0x03
    4548:	fc 01       	movw	r30, r24
    454a:	e2 0f       	add	r30, r18
    454c:	f3 1f       	adc	r31, r19
    454e:	80 81       	ld	r24, Z
    4550:	0e 94 32 21 	call	0x4264	; 0x4264 <LCD_voidSendChar>
		Local_u8LoopCounter++;
    4554:	89 81       	ldd	r24, Y+1	; 0x01
    4556:	8f 5f       	subi	r24, 0xFF	; 255
    4558:	89 83       	std	Y+1, r24	; 0x01

void LCD_voidSendString(u8 * Copy_pu8StringArray)
{
	u8 Local_u8LoopCounter = 0;

	while(Copy_pu8StringArray[Local_u8LoopCounter] != '\0')
    455a:	89 81       	ldd	r24, Y+1	; 0x01
    455c:	28 2f       	mov	r18, r24
    455e:	30 e0       	ldi	r19, 0x00	; 0
    4560:	8a 81       	ldd	r24, Y+2	; 0x02
    4562:	9b 81       	ldd	r25, Y+3	; 0x03
    4564:	fc 01       	movw	r30, r24
    4566:	e2 0f       	add	r30, r18
    4568:	f3 1f       	adc	r31, r19
    456a:	80 81       	ld	r24, Z
    456c:	88 23       	and	r24, r24
    456e:	39 f7       	brne	.-50     	; 0x453e <LCD_voidSendString+0x14>
	{
		LCD_voidSendChar(Copy_pu8StringArray[Local_u8LoopCounter]);
		Local_u8LoopCounter++;
	}
}
    4570:	0f 90       	pop	r0
    4572:	0f 90       	pop	r0
    4574:	0f 90       	pop	r0
    4576:	cf 91       	pop	r28
    4578:	df 91       	pop	r29
    457a:	08 95       	ret

0000457c <LCD_voidSendNumber>:


void LCD_voidSendNumber(s32 Copy_s32Number)
{
    457c:	df 93       	push	r29
    457e:	cf 93       	push	r28
    4580:	cd b7       	in	r28, 0x3d	; 61
    4582:	de b7       	in	r29, 0x3e	; 62
    4584:	2e 97       	sbiw	r28, 0x0e	; 14
    4586:	0f b6       	in	r0, 0x3f	; 63
    4588:	f8 94       	cli
    458a:	de bf       	out	0x3e, r29	; 62
    458c:	0f be       	out	0x3f, r0	; 63
    458e:	cd bf       	out	0x3d, r28	; 61
    4590:	9e 87       	std	Y+14, r25	; 0x0e
    4592:	8d 87       	std	Y+13, r24	; 0x0d
	u8 Local_u8DigitsDataArray[10] = {0};
    4594:	8a e0       	ldi	r24, 0x0A	; 10
    4596:	fe 01       	movw	r30, r28
    4598:	33 96       	adiw	r30, 0x03	; 3
    459a:	df 01       	movw	r26, r30
    459c:	98 2f       	mov	r25, r24
    459e:	1d 92       	st	X+, r1
    45a0:	9a 95       	dec	r25
    45a2:	e9 f7       	brne	.-6      	; 0x459e <LCD_voidSendNumber+0x22>
	s8 Local_s8LoopCounter = 0;
    45a4:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8NumberSign  = 0; //0 -> Positive Number, 1 for Negative Number
    45a6:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_s32Number >= 0)
    45a8:	8d 85       	ldd	r24, Y+13	; 0x0d
    45aa:	9e 85       	ldd	r25, Y+14	; 0x0e
    45ac:	99 23       	and	r25, r25
    45ae:	14 f0       	brlt	.+4      	; 0x45b4 <LCD_voidSendNumber+0x38>
	{
		Local_u8NumberSign = POSITIVE;
    45b0:	19 82       	std	Y+1, r1	; 0x01
    45b2:	0d c0       	rjmp	.+26     	; 0x45ce <LCD_voidSendNumber+0x52>
	}
	else
	{	//Convert The Number To Positive, and take the sign
		Local_u8NumberSign = NEGATIVE;
    45b4:	81 e0       	ldi	r24, 0x01	; 1
    45b6:	89 83       	std	Y+1, r24	; 0x01
        //Get The First Complement
		Copy_s32Number--;
    45b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    45ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    45bc:	01 97       	sbiw	r24, 0x01	; 1
    45be:	9e 87       	std	Y+14, r25	; 0x0e
    45c0:	8d 87       	std	Y+13, r24	; 0x0d
        //Get The Positive Value
		Copy_s32Number = ~Copy_s32Number;
    45c2:	8d 85       	ldd	r24, Y+13	; 0x0d
    45c4:	9e 85       	ldd	r25, Y+14	; 0x0e
    45c6:	80 95       	com	r24
    45c8:	90 95       	com	r25
    45ca:	9e 87       	std	Y+14, r25	; 0x0e
    45cc:	8d 87       	std	Y+13, r24	; 0x0d
	}

    if(Copy_s32Number == 0)
    45ce:	8d 85       	ldd	r24, Y+13	; 0x0d
    45d0:	9e 85       	ldd	r25, Y+14	; 0x0e
    45d2:	00 97       	sbiw	r24, 0x00	; 0
    45d4:	81 f5       	brne	.+96     	; 0x4636 <LCD_voidSendNumber+0xba>
    {
        Local_u8DigitsDataArray[Local_s8LoopCounter] = '0';
    45d6:	8a 81       	ldd	r24, Y+2	; 0x02
    45d8:	28 2f       	mov	r18, r24
    45da:	33 27       	eor	r19, r19
    45dc:	27 fd       	sbrc	r18, 7
    45de:	30 95       	com	r19
    45e0:	ce 01       	movw	r24, r28
    45e2:	03 96       	adiw	r24, 0x03	; 3
    45e4:	fc 01       	movw	r30, r24
    45e6:	e2 0f       	add	r30, r18
    45e8:	f3 1f       	adc	r31, r19
    45ea:	80 e3       	ldi	r24, 0x30	; 48
    45ec:	80 83       	st	Z, r24
        Local_s8LoopCounter++;
    45ee:	8a 81       	ldd	r24, Y+2	; 0x02
    45f0:	8f 5f       	subi	r24, 0xFF	; 255
    45f2:	8a 83       	std	Y+2, r24	; 0x02
    45f4:	20 c0       	rjmp	.+64     	; 0x4636 <LCD_voidSendNumber+0xba>
    }else{}

	while(Copy_s32Number != 0)
	{	//Split the Number to digits, Get there ASCII, and store them in array.
		Local_u8DigitsDataArray[Local_s8LoopCounter] = (Copy_s32Number % 10) + '0';
    45f6:	8a 81       	ldd	r24, Y+2	; 0x02
    45f8:	e8 2f       	mov	r30, r24
    45fa:	ff 27       	eor	r31, r31
    45fc:	e7 fd       	sbrc	r30, 7
    45fe:	f0 95       	com	r31
    4600:	8d 85       	ldd	r24, Y+13	; 0x0d
    4602:	9e 85       	ldd	r25, Y+14	; 0x0e
    4604:	2a e0       	ldi	r18, 0x0A	; 10
    4606:	30 e0       	ldi	r19, 0x00	; 0
    4608:	b9 01       	movw	r22, r18
    460a:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <__divmodhi4>
    460e:	28 2f       	mov	r18, r24
    4610:	20 5d       	subi	r18, 0xD0	; 208
    4612:	ce 01       	movw	r24, r28
    4614:	03 96       	adiw	r24, 0x03	; 3
    4616:	e8 0f       	add	r30, r24
    4618:	f9 1f       	adc	r31, r25
    461a:	20 83       	st	Z, r18
		Copy_s32Number /= 10;
    461c:	8d 85       	ldd	r24, Y+13	; 0x0d
    461e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4620:	2a e0       	ldi	r18, 0x0A	; 10
    4622:	30 e0       	ldi	r19, 0x00	; 0
    4624:	b9 01       	movw	r22, r18
    4626:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <__divmodhi4>
    462a:	cb 01       	movw	r24, r22
    462c:	9e 87       	std	Y+14, r25	; 0x0e
    462e:	8d 87       	std	Y+13, r24	; 0x0d
		Local_s8LoopCounter++;
    4630:	8a 81       	ldd	r24, Y+2	; 0x02
    4632:	8f 5f       	subi	r24, 0xFF	; 255
    4634:	8a 83       	std	Y+2, r24	; 0x02
    {
        Local_u8DigitsDataArray[Local_s8LoopCounter] = '0';
        Local_s8LoopCounter++;
    }else{}

	while(Copy_s32Number != 0)
    4636:	8d 85       	ldd	r24, Y+13	; 0x0d
    4638:	9e 85       	ldd	r25, Y+14	; 0x0e
    463a:	00 97       	sbiw	r24, 0x00	; 0
    463c:	e1 f6       	brne	.-72     	; 0x45f6 <LCD_voidSendNumber+0x7a>
		Local_u8DigitsDataArray[Local_s8LoopCounter] = (Copy_s32Number % 10) + '0';
		Copy_s32Number /= 10;
		Local_s8LoopCounter++;
	}

	Local_s8LoopCounter--;
    463e:	8a 81       	ldd	r24, Y+2	; 0x02
    4640:	81 50       	subi	r24, 0x01	; 1
    4642:	8a 83       	std	Y+2, r24	; 0x02

	if(Local_u8NumberSign == NEGATIVE)
    4644:	89 81       	ldd	r24, Y+1	; 0x01
    4646:	81 30       	cpi	r24, 0x01	; 1
    4648:	a1 f4       	brne	.+40     	; 0x4672 <LCD_voidSendNumber+0xf6>
	{
		LCD_voidSendChar('-');
    464a:	8d e2       	ldi	r24, 0x2D	; 45
    464c:	0e 94 32 21 	call	0x4264	; 0x4264 <LCD_voidSendChar>
    4650:	10 c0       	rjmp	.+32     	; 0x4672 <LCD_voidSendNumber+0xf6>
	}else{}

	while(Local_s8LoopCounter >= 0)
	{
		LCD_voidSendChar(Local_u8DigitsDataArray[Local_s8LoopCounter]);
    4652:	8a 81       	ldd	r24, Y+2	; 0x02
    4654:	28 2f       	mov	r18, r24
    4656:	33 27       	eor	r19, r19
    4658:	27 fd       	sbrc	r18, 7
    465a:	30 95       	com	r19
    465c:	ce 01       	movw	r24, r28
    465e:	03 96       	adiw	r24, 0x03	; 3
    4660:	fc 01       	movw	r30, r24
    4662:	e2 0f       	add	r30, r18
    4664:	f3 1f       	adc	r31, r19
    4666:	80 81       	ld	r24, Z
    4668:	0e 94 32 21 	call	0x4264	; 0x4264 <LCD_voidSendChar>
		Local_s8LoopCounter--;
    466c:	8a 81       	ldd	r24, Y+2	; 0x02
    466e:	81 50       	subi	r24, 0x01	; 1
    4670:	8a 83       	std	Y+2, r24	; 0x02
	if(Local_u8NumberSign == NEGATIVE)
	{
		LCD_voidSendChar('-');
	}else{}

	while(Local_s8LoopCounter >= 0)
    4672:	8a 81       	ldd	r24, Y+2	; 0x02
    4674:	88 23       	and	r24, r24
    4676:	6c f7       	brge	.-38     	; 0x4652 <LCD_voidSendNumber+0xd6>
	{
		LCD_voidSendChar(Local_u8DigitsDataArray[Local_s8LoopCounter]);
		Local_s8LoopCounter--;
	}
}
    4678:	2e 96       	adiw	r28, 0x0e	; 14
    467a:	0f b6       	in	r0, 0x3f	; 63
    467c:	f8 94       	cli
    467e:	de bf       	out	0x3e, r29	; 62
    4680:	0f be       	out	0x3f, r0	; 63
    4682:	cd bf       	out	0x3d, r28	; 61
    4684:	cf 91       	pop	r28
    4686:	df 91       	pop	r29
    4688:	08 95       	ret

0000468a <LCD_voidSendCustomCharachter>:

void LCD_voidSendCustomCharachter(u8 * Copy_pu8CharArray,
								  u8 Copy_u8PatternNumber,
								  u8 Copy_u8XPos,
								  u8 Copy_u8YPos)
{
    468a:	df 93       	push	r29
    468c:	cf 93       	push	r28
    468e:	cd b7       	in	r28, 0x3d	; 61
    4690:	de b7       	in	r29, 0x3e	; 62
    4692:	27 97       	sbiw	r28, 0x07	; 7
    4694:	0f b6       	in	r0, 0x3f	; 63
    4696:	f8 94       	cli
    4698:	de bf       	out	0x3e, r29	; 62
    469a:	0f be       	out	0x3f, r0	; 63
    469c:	cd bf       	out	0x3d, r28	; 61
    469e:	9c 83       	std	Y+4, r25	; 0x04
    46a0:	8b 83       	std	Y+3, r24	; 0x03
    46a2:	6d 83       	std	Y+5, r22	; 0x05
    46a4:	4e 83       	std	Y+6, r20	; 0x06
    46a6:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8LoopCounter = 0;
    46a8:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8CGRAMAddress = 0;
    46aa:	19 82       	std	Y+1, r1	; 0x01
	Local_u8CGRAMAddress = Copy_u8PatternNumber * 8;
    46ac:	8d 81       	ldd	r24, Y+5	; 0x05
    46ae:	88 2f       	mov	r24, r24
    46b0:	90 e0       	ldi	r25, 0x00	; 0
    46b2:	88 0f       	add	r24, r24
    46b4:	99 1f       	adc	r25, r25
    46b6:	88 0f       	add	r24, r24
    46b8:	99 1f       	adc	r25, r25
    46ba:	88 0f       	add	r24, r24
    46bc:	99 1f       	adc	r25, r25
    46be:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8CGRAMAddress, 6);
    46c0:	89 81       	ldd	r24, Y+1	; 0x01
    46c2:	80 64       	ori	r24, 0x40	; 64
    46c4:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidSendCommand(Local_u8CGRAMAddress);
    46c6:	89 81       	ldd	r24, Y+1	; 0x01
    46c8:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>

	for(Local_u8LoopCounter=0; Local_u8LoopCounter<8; Local_u8LoopCounter++)
    46cc:	1a 82       	std	Y+2, r1	; 0x02
    46ce:	0e c0       	rjmp	.+28     	; 0x46ec <LCD_voidSendCustomCharachter+0x62>
	{
		LCD_voidSendChar(Copy_pu8CharArray[Local_u8LoopCounter]);
    46d0:	8a 81       	ldd	r24, Y+2	; 0x02
    46d2:	28 2f       	mov	r18, r24
    46d4:	30 e0       	ldi	r19, 0x00	; 0
    46d6:	8b 81       	ldd	r24, Y+3	; 0x03
    46d8:	9c 81       	ldd	r25, Y+4	; 0x04
    46da:	fc 01       	movw	r30, r24
    46dc:	e2 0f       	add	r30, r18
    46de:	f3 1f       	adc	r31, r19
    46e0:	80 81       	ld	r24, Z
    46e2:	0e 94 32 21 	call	0x4264	; 0x4264 <LCD_voidSendChar>
	Local_u8CGRAMAddress = Copy_u8PatternNumber * 8;
	SET_BIT(Local_u8CGRAMAddress, 6);

	LCD_voidSendCommand(Local_u8CGRAMAddress);

	for(Local_u8LoopCounter=0; Local_u8LoopCounter<8; Local_u8LoopCounter++)
    46e6:	8a 81       	ldd	r24, Y+2	; 0x02
    46e8:	8f 5f       	subi	r24, 0xFF	; 255
    46ea:	8a 83       	std	Y+2, r24	; 0x02
    46ec:	8a 81       	ldd	r24, Y+2	; 0x02
    46ee:	88 30       	cpi	r24, 0x08	; 8
    46f0:	78 f3       	brcs	.-34     	; 0x46d0 <LCD_voidSendCustomCharachter+0x46>
	{
		LCD_voidSendChar(Copy_pu8CharArray[Local_u8LoopCounter]);
	}

	LCD_voidGoToXY(Copy_u8XPos, Copy_u8YPos);
    46f2:	8e 81       	ldd	r24, Y+6	; 0x06
    46f4:	6f 81       	ldd	r22, Y+7	; 0x07
    46f6:	0e 94 6e 22 	call	0x44dc	; 0x44dc <LCD_voidGoToXY>

	LCD_voidSendChar(Copy_u8PatternNumber);
    46fa:	8d 81       	ldd	r24, Y+5	; 0x05
    46fc:	0e 94 32 21 	call	0x4264	; 0x4264 <LCD_voidSendChar>

}
    4700:	27 96       	adiw	r28, 0x07	; 7
    4702:	0f b6       	in	r0, 0x3f	; 63
    4704:	f8 94       	cli
    4706:	de bf       	out	0x3e, r29	; 62
    4708:	0f be       	out	0x3f, r0	; 63
    470a:	cd bf       	out	0x3d, r28	; 61
    470c:	cf 91       	pop	r28
    470e:	df 91       	pop	r29
    4710:	08 95       	ret

00004712 <LCD_voidDisplayOn>:


void LCD_voidDisplayOn(void)
{
    4712:	df 93       	push	r29
    4714:	cf 93       	push	r28
    4716:	cd b7       	in	r28, 0x3d	; 61
    4718:	de b7       	in	r29, 0x3e	; 62
    LCD_voidSendCommand(CMD_ON_OFF_DISPLAY_ON);
    471a:	8c e0       	ldi	r24, 0x0C	; 12
    471c:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>
}
    4720:	cf 91       	pop	r28
    4722:	df 91       	pop	r29
    4724:	08 95       	ret

00004726 <LCD_voidDisplayOff>:

void LCD_voidDisplayOff(void)
{
    4726:	df 93       	push	r29
    4728:	cf 93       	push	r28
    472a:	cd b7       	in	r28, 0x3d	; 61
    472c:	de b7       	in	r29, 0x3e	; 62
    LCD_voidSendCommand(CMD_ON_OFF_DISPLAY_OFF);
    472e:	88 e0       	ldi	r24, 0x08	; 8
    4730:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>
}
    4734:	cf 91       	pop	r28
    4736:	df 91       	pop	r29
    4738:	08 95       	ret

0000473a <LCD_voidClearDisplay>:

void LCD_voidClearDisplay(void)
{
    473a:	df 93       	push	r29
    473c:	cf 93       	push	r28
    473e:	cd b7       	in	r28, 0x3d	; 61
    4740:	de b7       	in	r29, 0x3e	; 62
    LCD_voidSendCommand(CMD_CLEAR_DISPLAY);
    4742:	81 e0       	ldi	r24, 0x01	; 1
    4744:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>
}
    4748:	cf 91       	pop	r28
    474a:	df 91       	pop	r29
    474c:	08 95       	ret

0000474e <LCD_voidCursorOn>:

void LCD_voidCursorOn(void)
{
    474e:	df 93       	push	r29
    4750:	cf 93       	push	r28
    4752:	cd b7       	in	r28, 0x3d	; 61
    4754:	de b7       	in	r29, 0x3e	; 62
    LCD_voidSendCommand(CMD_ON_OFF_CURSOR_ON);
    4756:	8e e0       	ldi	r24, 0x0E	; 14
    4758:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>
}
    475c:	cf 91       	pop	r28
    475e:	df 91       	pop	r29
    4760:	08 95       	ret

00004762 <LCD_voidCursorBlink>:

void LCD_voidCursorBlink(void)
{
    4762:	df 93       	push	r29
    4764:	cf 93       	push	r28
    4766:	cd b7       	in	r28, 0x3d	; 61
    4768:	de b7       	in	r29, 0x3e	; 62
    LCD_voidSendCommand(CMD_ON_OFF_CURSOR_BLINK);
    476a:	8f e0       	ldi	r24, 0x0F	; 15
    476c:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>
}
    4770:	cf 91       	pop	r28
    4772:	df 91       	pop	r29
    4774:	08 95       	ret

00004776 <LCD_voidCursorOff>:

void LCD_voidCursorOff(void)
{
    4776:	df 93       	push	r29
    4778:	cf 93       	push	r28
    477a:	cd b7       	in	r28, 0x3d	; 61
    477c:	de b7       	in	r29, 0x3e	; 62
    LCD_voidSendCommand(CMD_ON_OFF_CURSOR_OFF);
    477e:	8c e0       	ldi	r24, 0x0C	; 12
    4780:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <LCD_voidSendCommand>
}
    4784:	cf 91       	pop	r28
    4786:	df 91       	pop	r29
    4788:	08 95       	ret

0000478a <KPD_voidInit>:
#include "KPD_config.h"



void KPD_voidInit(void)
{
    478a:	df 93       	push	r29
    478c:	cf 93       	push	r28
    478e:	cd b7       	in	r28, 0x3d	; 61
    4790:	de b7       	in	r29, 0x3e	; 62
	//Set Rows Pins as Input pull up
	DIO_voidSetPinDirection(KPD_ROWS_PORT, KPD_ROW0_PIN, IN_PULL_UP);
    4792:	82 e0       	ldi	r24, 0x02	; 2
    4794:	60 e0       	ldi	r22, 0x00	; 0
    4796:	42 e0       	ldi	r20, 0x02	; 2
    4798:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_ROWS_PORT, KPD_ROW1_PIN, IN_PULL_UP);
    479c:	82 e0       	ldi	r24, 0x02	; 2
    479e:	61 e0       	ldi	r22, 0x01	; 1
    47a0:	42 e0       	ldi	r20, 0x02	; 2
    47a2:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_ROWS_PORT, KPD_ROW2_PIN, IN_PULL_UP);
    47a6:	82 e0       	ldi	r24, 0x02	; 2
    47a8:	62 e0       	ldi	r22, 0x02	; 2
    47aa:	42 e0       	ldi	r20, 0x02	; 2
    47ac:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_ROWS_PORT, KPD_ROW3_PIN, IN_PULL_UP);
    47b0:	82 e0       	ldi	r24, 0x02	; 2
    47b2:	62 e0       	ldi	r22, 0x02	; 2
    47b4:	42 e0       	ldi	r20, 0x02	; 2
    47b6:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>

	//Set Colomns Pins as Output High
	DIO_voidSetPinDirection(KPD_COLUMNS_PORT, KPD_COLUMN0_PIN, OUTPUT);
    47ba:	82 e0       	ldi	r24, 0x02	; 2
    47bc:	60 e0       	ldi	r22, 0x00	; 0
    47be:	41 e0       	ldi	r20, 0x01	; 1
    47c0:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_COLUMNS_PORT, KPD_COLUMN1_PIN, OUTPUT);
    47c4:	82 e0       	ldi	r24, 0x02	; 2
    47c6:	61 e0       	ldi	r22, 0x01	; 1
    47c8:	41 e0       	ldi	r20, 0x01	; 1
    47ca:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_COLUMNS_PORT, KPD_COLUMN2_PIN, OUTPUT);
    47ce:	82 e0       	ldi	r24, 0x02	; 2
    47d0:	62 e0       	ldi	r22, 0x02	; 2
    47d2:	41 e0       	ldi	r20, 0x01	; 1
    47d4:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_COLUMNS_PORT, KPD_COLUMN3_PIN, OUTPUT);
    47d8:	82 e0       	ldi	r24, 0x02	; 2
    47da:	62 e0       	ldi	r22, 0x02	; 2
    47dc:	41 e0       	ldi	r20, 0x01	; 1
    47de:	0e 94 e5 16 	call	0x2dca	; 0x2dca <DIO_voidSetPinDirection>
}
    47e2:	cf 91       	pop	r28
    47e4:	df 91       	pop	r29
    47e6:	08 95       	ret

000047e8 <KPD_u8GetPressedKey>:

u8 KPD_u8GetPressedKey(void)
{
    47e8:	df 93       	push	r29
    47ea:	cf 93       	push	r28
    47ec:	00 d0       	rcall	.+0      	; 0x47ee <KPD_u8GetPressedKey+0x6>
    47ee:	00 d0       	rcall	.+0      	; 0x47f0 <KPD_u8GetPressedKey+0x8>
    47f0:	0f 92       	push	r0
    47f2:	cd b7       	in	r28, 0x3d	; 61
    47f4:	de b7       	in	r29, 0x3e	; 62
	

	u8 Local_u8RowsCounter;
	u8 Local_u8ColmsCounter;
	u8 Local_u8RowValue;
	u8 Local_u8PressedKey = KPD_NO_KEY_PRESSED;
    47f6:	8f ef       	ldi	r24, 0xFF	; 255
    47f8:	89 83       	std	Y+1, r24	; 0x01

	for(Local_u8ColmsCounter=0; Local_u8ColmsCounter<KPD_COLUMNS_NUM; Local_u8ColmsCounter++)
    47fa:	1b 82       	std	Y+3, r1	; 0x03
    47fc:	57 c0       	rjmp	.+174    	; 0x48ac <KPD_u8GetPressedKey+0xc4>
	{
		DIO_voidWritePin(KPD_COLUMNS_PORT, KPD_u8ColumnsArray[Local_u8ColmsCounter], LOW);
    47fe:	8b 81       	ldd	r24, Y+3	; 0x03
    4800:	88 2f       	mov	r24, r24
    4802:	90 e0       	ldi	r25, 0x00	; 0
    4804:	fc 01       	movw	r30, r24
    4806:	ec 58       	subi	r30, 0x8C	; 140
    4808:	fe 4f       	sbci	r31, 0xFE	; 254
    480a:	90 81       	ld	r25, Z
    480c:	82 e0       	ldi	r24, 0x02	; 2
    480e:	69 2f       	mov	r22, r25
    4810:	40 e0       	ldi	r20, 0x00	; 0
    4812:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>

		for(Local_u8RowsCounter=0; Local_u8RowsCounter<KPD_ROWS_NUM; Local_u8RowsCounter++)
    4816:	1c 82       	std	Y+4, r1	; 0x04
    4818:	37 c0       	rjmp	.+110    	; 0x4888 <KPD_u8GetPressedKey+0xa0>
		{
			Local_u8RowValue = DIO_voidReadPin(KPD_ROWS_PORT, KPD_u8RowsArray[Local_u8RowsCounter]);
    481a:	8c 81       	ldd	r24, Y+4	; 0x04
    481c:	88 2f       	mov	r24, r24
    481e:	90 e0       	ldi	r25, 0x00	; 0
    4820:	fc 01       	movw	r30, r24
    4822:	e8 58       	subi	r30, 0x88	; 136
    4824:	fe 4f       	sbci	r31, 0xFE	; 254
    4826:	90 81       	ld	r25, Z
    4828:	82 e0       	ldi	r24, 0x02	; 2
    482a:	69 2f       	mov	r22, r25
    482c:	0e 94 cc 1a 	call	0x3598	; 0x3598 <DIO_voidReadPin>
    4830:	8a 83       	std	Y+2, r24	; 0x02

			if(Local_u8RowValue == LOW)
    4832:	8a 81       	ldd	r24, Y+2	; 0x02
    4834:	88 23       	and	r24, r24
    4836:	29 f5       	brne	.+74     	; 0x4882 <KPD_u8GetPressedKey+0x9a>
			{
				Local_u8PressedKey = KPD_u8CharsArray[Local_u8RowsCounter][Local_u8ColmsCounter];
    4838:	8c 81       	ldd	r24, Y+4	; 0x04
    483a:	48 2f       	mov	r20, r24
    483c:	50 e0       	ldi	r21, 0x00	; 0
    483e:	8b 81       	ldd	r24, Y+3	; 0x03
    4840:	28 2f       	mov	r18, r24
    4842:	30 e0       	ldi	r19, 0x00	; 0
    4844:	ca 01       	movw	r24, r20
    4846:	88 0f       	add	r24, r24
    4848:	99 1f       	adc	r25, r25
    484a:	88 0f       	add	r24, r24
    484c:	99 1f       	adc	r25, r25
    484e:	82 0f       	add	r24, r18
    4850:	93 1f       	adc	r25, r19
    4852:	fc 01       	movw	r30, r24
    4854:	e4 58       	subi	r30, 0x84	; 132
    4856:	fe 4f       	sbci	r31, 0xFE	; 254
    4858:	80 81       	ld	r24, Z
    485a:	89 83       	std	Y+1, r24	; 0x01
    485c:	0c c0       	rjmp	.+24     	; 0x4876 <KPD_u8GetPressedKey+0x8e>

				while(Local_u8RowValue == LOW)
				{
					Local_u8RowValue = DIO_voidReadPin(KPD_ROWS_PORT, KPD_u8RowsArray[Local_u8RowsCounter]);
    485e:	8c 81       	ldd	r24, Y+4	; 0x04
    4860:	88 2f       	mov	r24, r24
    4862:	90 e0       	ldi	r25, 0x00	; 0
    4864:	fc 01       	movw	r30, r24
    4866:	e8 58       	subi	r30, 0x88	; 136
    4868:	fe 4f       	sbci	r31, 0xFE	; 254
    486a:	90 81       	ld	r25, Z
    486c:	82 e0       	ldi	r24, 0x02	; 2
    486e:	69 2f       	mov	r22, r25
    4870:	0e 94 cc 1a 	call	0x3598	; 0x3598 <DIO_voidReadPin>
    4874:	8a 83       	std	Y+2, r24	; 0x02

			if(Local_u8RowValue == LOW)
			{
				Local_u8PressedKey = KPD_u8CharsArray[Local_u8RowsCounter][Local_u8ColmsCounter];

				while(Local_u8RowValue == LOW)
    4876:	8a 81       	ldd	r24, Y+2	; 0x02
    4878:	88 23       	and	r24, r24
    487a:	89 f3       	breq	.-30     	; 0x485e <KPD_u8GetPressedKey+0x76>
				{
					Local_u8RowValue = DIO_voidReadPin(KPD_ROWS_PORT, KPD_u8RowsArray[Local_u8RowsCounter]);
				}
				
				return Local_u8PressedKey;
    487c:	89 81       	ldd	r24, Y+1	; 0x01
    487e:	8d 83       	std	Y+5, r24	; 0x05
    4880:	1b c0       	rjmp	.+54     	; 0x48b8 <KPD_u8GetPressedKey+0xd0>

	for(Local_u8ColmsCounter=0; Local_u8ColmsCounter<KPD_COLUMNS_NUM; Local_u8ColmsCounter++)
	{
		DIO_voidWritePin(KPD_COLUMNS_PORT, KPD_u8ColumnsArray[Local_u8ColmsCounter], LOW);

		for(Local_u8RowsCounter=0; Local_u8RowsCounter<KPD_ROWS_NUM; Local_u8RowsCounter++)
    4882:	8c 81       	ldd	r24, Y+4	; 0x04
    4884:	8f 5f       	subi	r24, 0xFF	; 255
    4886:	8c 83       	std	Y+4, r24	; 0x04
    4888:	8c 81       	ldd	r24, Y+4	; 0x04
    488a:	84 30       	cpi	r24, 0x04	; 4
    488c:	30 f2       	brcs	.-116    	; 0x481a <KPD_u8GetPressedKey+0x32>
				
				return Local_u8PressedKey;
			}
		}

		DIO_voidWritePin(KPD_COLUMNS_PORT, KPD_u8ColumnsArray[Local_u8ColmsCounter], HIGH);
    488e:	8b 81       	ldd	r24, Y+3	; 0x03
    4890:	88 2f       	mov	r24, r24
    4892:	90 e0       	ldi	r25, 0x00	; 0
    4894:	fc 01       	movw	r30, r24
    4896:	ec 58       	subi	r30, 0x8C	; 140
    4898:	fe 4f       	sbci	r31, 0xFE	; 254
    489a:	90 81       	ld	r25, Z
    489c:	82 e0       	ldi	r24, 0x02	; 2
    489e:	69 2f       	mov	r22, r25
    48a0:	41 e0       	ldi	r20, 0x01	; 1
    48a2:	0e 94 b5 19 	call	0x336a	; 0x336a <DIO_voidWritePin>
	u8 Local_u8RowsCounter;
	u8 Local_u8ColmsCounter;
	u8 Local_u8RowValue;
	u8 Local_u8PressedKey = KPD_NO_KEY_PRESSED;

	for(Local_u8ColmsCounter=0; Local_u8ColmsCounter<KPD_COLUMNS_NUM; Local_u8ColmsCounter++)
    48a6:	8b 81       	ldd	r24, Y+3	; 0x03
    48a8:	8f 5f       	subi	r24, 0xFF	; 255
    48aa:	8b 83       	std	Y+3, r24	; 0x03
    48ac:	8b 81       	ldd	r24, Y+3	; 0x03
    48ae:	84 30       	cpi	r24, 0x04	; 4
    48b0:	08 f4       	brcc	.+2      	; 0x48b4 <KPD_u8GetPressedKey+0xcc>
    48b2:	a5 cf       	rjmp	.-182    	; 0x47fe <KPD_u8GetPressedKey+0x16>
		}

		DIO_voidWritePin(KPD_COLUMNS_PORT, KPD_u8ColumnsArray[Local_u8ColmsCounter], HIGH);
	}

	return Local_u8PressedKey;
    48b4:	89 81       	ldd	r24, Y+1	; 0x01
    48b6:	8d 83       	std	Y+5, r24	; 0x05
    48b8:	8d 81       	ldd	r24, Y+5	; 0x05
}
    48ba:	0f 90       	pop	r0
    48bc:	0f 90       	pop	r0
    48be:	0f 90       	pop	r0
    48c0:	0f 90       	pop	r0
    48c2:	0f 90       	pop	r0
    48c4:	cf 91       	pop	r28
    48c6:	df 91       	pop	r29
    48c8:	08 95       	ret

000048ca <EEPROM_voidSendDataByte>:
#include "EEPROM_interface.h"
#include "EEPROM_private.h"
#include "EEPROM_config.h"

void EEPROM_voidSendDataByte(u16 Copy_u16LocationAddress, u8 Copy_u8Data)
{
    48ca:	df 93       	push	r29
    48cc:	cf 93       	push	r28
    48ce:	00 d0       	rcall	.+0      	; 0x48d0 <EEPROM_voidSendDataByte+0x6>
    48d0:	00 d0       	rcall	.+0      	; 0x48d2 <EEPROM_voidSendDataByte+0x8>
    48d2:	cd b7       	in	r28, 0x3d	; 61
    48d4:	de b7       	in	r29, 0x3e	; 62
    48d6:	9b 83       	std	Y+3, r25	; 0x03
    48d8:	8a 83       	std	Y+2, r24	; 0x02
    48da:	6c 83       	std	Y+4, r22	; 0x04
    u8 Local_u8SlaveAddress = FIXED_ADDRESS | (A2_CONNECTION << 2) | (u8)(Copy_u16LocationAddress >> 8);
    48dc:	8a 81       	ldd	r24, Y+2	; 0x02
    48de:	9b 81       	ldd	r25, Y+3	; 0x03
    48e0:	89 2f       	mov	r24, r25
    48e2:	99 27       	eor	r25, r25
    48e4:	80 65       	ori	r24, 0x50	; 80
    48e6:	89 83       	std	Y+1, r24	; 0x01
    /*Send Start Condition*/
    TWI_ERRSendStartCondition();
    48e8:	0e 94 cd 11 	call	0x239a	; 0x239a <TWI_ERRSendStartCondition>
    /*Send Slave Address + Write Request*/
    TWI_ERRSendSlaveAddressWithWrite(Local_u8SlaveAddress);
    48ec:	89 81       	ldd	r24, Y+1	; 0x01
    48ee:	0e 94 21 12 	call	0x2442	; 0x2442 <TWI_ERRSendSlaveAddressWithWrite>
    /*Send Location Address*/
    TWI_ERRSendDataPacket((u8)Copy_u16LocationAddress);
    48f2:	8a 81       	ldd	r24, Y+2	; 0x02
    48f4:	0e 94 90 12 	call	0x2520	; 0x2520 <TWI_ERRSendDataPacket>
    /*Send Data*/
    TWI_ERRSendDataPacket(Copy_u8Data);
    48f8:	8c 81       	ldd	r24, Y+4	; 0x04
    48fa:	0e 94 90 12 	call	0x2520	; 0x2520 <TWI_ERRSendDataPacket>
    /*Send Stop Condition*/
    TWI_voidSendStopCondition();
    48fe:	0e 94 e8 12 	call	0x25d0	; 0x25d0 <TWI_voidSendStopCondition>
    /*Delay 5msec*/
    //_delay_ms(5);
}
    4902:	0f 90       	pop	r0
    4904:	0f 90       	pop	r0
    4906:	0f 90       	pop	r0
    4908:	0f 90       	pop	r0
    490a:	cf 91       	pop	r28
    490c:	df 91       	pop	r29
    490e:	08 95       	ret

00004910 <EEPROM_voidReceiveDataByte>:

void EEPROM_voidReceiveDataByte(u16 Copy_u16LocationAddress, u8 * Copy_pu8ReceivedData)
{
    4910:	df 93       	push	r29
    4912:	cf 93       	push	r28
    4914:	00 d0       	rcall	.+0      	; 0x4916 <EEPROM_voidReceiveDataByte+0x6>
    4916:	00 d0       	rcall	.+0      	; 0x4918 <EEPROM_voidReceiveDataByte+0x8>
    4918:	0f 92       	push	r0
    491a:	cd b7       	in	r28, 0x3d	; 61
    491c:	de b7       	in	r29, 0x3e	; 62
    491e:	9b 83       	std	Y+3, r25	; 0x03
    4920:	8a 83       	std	Y+2, r24	; 0x02
    4922:	7d 83       	std	Y+5, r23	; 0x05
    4924:	6c 83       	std	Y+4, r22	; 0x04
    u8 Local_u8SlaveAddress = FIXED_ADDRESS | (A2_CONNECTION << 2) | (u8)(Copy_u16LocationAddress >> 8);
    4926:	8a 81       	ldd	r24, Y+2	; 0x02
    4928:	9b 81       	ldd	r25, Y+3	; 0x03
    492a:	89 2f       	mov	r24, r25
    492c:	99 27       	eor	r25, r25
    492e:	80 65       	ori	r24, 0x50	; 80
    4930:	89 83       	std	Y+1, r24	; 0x01
    /*Send Start Condition*/
    TWI_ERRSendStartCondition();
    4932:	0e 94 cd 11 	call	0x239a	; 0x239a <TWI_ERRSendStartCondition>
    /*Send Slave Address + Write Request*/
    TWI_ERRSendSlaveAddressWithWrite(Local_u8SlaveAddress);
    4936:	89 81       	ldd	r24, Y+1	; 0x01
    4938:	0e 94 21 12 	call	0x2442	; 0x2442 <TWI_ERRSendSlaveAddressWithWrite>
    /*Send Location Address*/
    TWI_ERRSendDataPacket((u8)Copy_u16LocationAddress);
    493c:	8a 81       	ldd	r24, Y+2	; 0x02
    493e:	0e 94 90 12 	call	0x2520	; 0x2520 <TWI_ERRSendDataPacket>
    /*Send Repeated Start Condition*/
    TWI_ERRSendRepeatedStartCondition();
    4942:	0e 94 f7 11 	call	0x23ee	; 0x23ee <TWI_ERRSendRepeatedStartCondition>
    /*Send Slave Address + Read Request*/
    TWI_voidSendSlaveAddressWithRead(Local_u8SlaveAddress);
    4946:	89 81       	ldd	r24, Y+1	; 0x01
    4948:	0e 94 59 12 	call	0x24b2	; 0x24b2 <TWI_voidSendSlaveAddressWithRead>
    /*Receive Data*/
    TWI_ERRReceiveDataPacket(Copy_pu8ReceivedData);
    494c:	8c 81       	ldd	r24, Y+4	; 0x04
    494e:	9d 81       	ldd	r25, Y+5	; 0x05
    4950:	0e 94 b9 12 	call	0x2572	; 0x2572 <TWI_ERRReceiveDataPacket>
    /*Send Stop Condition*/
    TWI_voidSendStopCondition();
    4954:	0e 94 e8 12 	call	0x25d0	; 0x25d0 <TWI_voidSendStopCondition>
}
    4958:	0f 90       	pop	r0
    495a:	0f 90       	pop	r0
    495c:	0f 90       	pop	r0
    495e:	0f 90       	pop	r0
    4960:	0f 90       	pop	r0
    4962:	cf 91       	pop	r28
    4964:	df 91       	pop	r29
    4966:	08 95       	ret

00004968 <main>:
volatile u16 POV_u16LastRotTime;
volatile u8 seconds = 30  ;
volatile u8 minutes = 58 ;
volatile u8 hours = 11  ;
s32 main(void)
{
    4968:	df 93       	push	r29
    496a:	cf 93       	push	r28
    496c:	cd b7       	in	r28, 0x3d	; 61
    496e:	de b7       	in	r29, 0x3e	; 62
		sei();
    4970:	78 94       	sei
    	LCD_voidInit();
    4972:	0e 94 96 20 	call	0x412c	; 0x412c <LCD_voidInit>
    	Timer0_voidInit(TIMER0_CTC_MODE,SCALER_64,OC0_DISCONECTED);
    4976:	82 e0       	ldi	r24, 0x02	; 2
    4978:	63 e0       	ldi	r22, 0x03	; 3
    497a:	40 e0       	ldi	r20, 0x00	; 0
    497c:	0e 94 3e 09 	call	0x127c	; 0x127c <Timer0_voidInit>
    	Timer0_voidSetCompareMatchValue(200);
    4980:	88 ec       	ldi	r24, 0xC8	; 200
    4982:	0e 94 d7 09 	call	0x13ae	; 0x13ae <Timer0_voidSetCompareMatchValue>
    	Timer0_void_OCR_InterruptEnable();
    4986:	0e 94 4b 0b 	call	0x1696	; 0x1696 <Timer0_void_OCR_InterruptEnable>
    	Timer0_voidOCRSetCallBack(&CalculateTime);
    498a:	80 e0       	ldi	r24, 0x00	; 0
    498c:	95 e2       	ldi	r25, 0x25	; 37
    498e:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <Timer0_voidOCRSetCallBack>

    while (1)
    {		LCD_voidGoToXY(0,0);
    4992:	80 e0       	ldi	r24, 0x00	; 0
    4994:	60 e0       	ldi	r22, 0x00	; 0
    4996:	0e 94 6e 22 	call	0x44dc	; 0x44dc <LCD_voidGoToXY>
    		LCD_voidSendString("s: ");
    499a:	80 e6       	ldi	r24, 0x60	; 96
    499c:	90 e0       	ldi	r25, 0x00	; 0
    499e:	0e 94 95 22 	call	0x452a	; 0x452a <LCD_voidSendString>
			LCD_voidGoToXY(0,4);
    49a2:	80 e0       	ldi	r24, 0x00	; 0
    49a4:	64 e0       	ldi	r22, 0x04	; 4
    49a6:	0e 94 6e 22 	call	0x44dc	; 0x44dc <LCD_voidGoToXY>
    		LCD_voidSendNumber(seconds);
    49aa:	80 91 8c 01 	lds	r24, 0x018C
    49ae:	88 2f       	mov	r24, r24
    49b0:	90 e0       	ldi	r25, 0x00	; 0
    49b2:	0e 94 be 22 	call	0x457c	; 0x457c <LCD_voidSendNumber>
    		//LCD_voidClearDisplay();
    		LCD_voidGoToXY(0,8);
    49b6:	80 e0       	ldi	r24, 0x00	; 0
    49b8:	68 e0       	ldi	r22, 0x08	; 8
    49ba:	0e 94 6e 22 	call	0x44dc	; 0x44dc <LCD_voidGoToXY>
    		LCD_voidSendString("m: ");
    49be:	84 e6       	ldi	r24, 0x64	; 100
    49c0:	90 e0       	ldi	r25, 0x00	; 0
    49c2:	0e 94 95 22 	call	0x452a	; 0x452a <LCD_voidSendString>
    		LCD_voidGoToXY(0,13);
    49c6:	80 e0       	ldi	r24, 0x00	; 0
    49c8:	6d e0       	ldi	r22, 0x0D	; 13
    49ca:	0e 94 6e 22 	call	0x44dc	; 0x44dc <LCD_voidGoToXY>
    		LCD_voidSendNumber(minutes);
    49ce:	80 91 8d 01 	lds	r24, 0x018D
    49d2:	88 2f       	mov	r24, r24
    49d4:	90 e0       	ldi	r25, 0x00	; 0
    49d6:	0e 94 be 22 	call	0x457c	; 0x457c <LCD_voidSendNumber>
    		//LCD_voidClearDisplay();
    		LCD_voidGoToXY(1,0);
    49da:	81 e0       	ldi	r24, 0x01	; 1
    49dc:	60 e0       	ldi	r22, 0x00	; 0
    49de:	0e 94 6e 22 	call	0x44dc	; 0x44dc <LCD_voidGoToXY>
    		LCD_voidSendString("h: ");
    49e2:	88 e6       	ldi	r24, 0x68	; 104
    49e4:	90 e0       	ldi	r25, 0x00	; 0
    49e6:	0e 94 95 22 	call	0x452a	; 0x452a <LCD_voidSendString>
    		LCD_voidGoToXY(1,3);
    49ea:	81 e0       	ldi	r24, 0x01	; 1
    49ec:	63 e0       	ldi	r22, 0x03	; 3
    49ee:	0e 94 6e 22 	call	0x44dc	; 0x44dc <LCD_voidGoToXY>
    		LCD_voidSendNumber(hours);
    49f2:	80 91 8e 01 	lds	r24, 0x018E
    49f6:	88 2f       	mov	r24, r24
    49f8:	90 e0       	ldi	r25, 0x00	; 0
    49fa:	0e 94 be 22 	call	0x457c	; 0x457c <LCD_voidSendNumber>
    49fe:	c9 cf       	rjmp	.-110    	; 0x4992 <main+0x2a>

00004a00 <CalculateTime>:
    }
    
    return 0;
}
void CalculateTime(void)
{
    4a00:	df 93       	push	r29
    4a02:	cf 93       	push	r28
    4a04:	cd b7       	in	r28, 0x3d	; 61
    4a06:	de b7       	in	r29, 0x3e	; 62
	static counter ;
	counter ++ ;
    4a08:	80 91 a7 01 	lds	r24, 0x01A7
    4a0c:	90 91 a8 01 	lds	r25, 0x01A8
    4a10:	01 96       	adiw	r24, 0x01	; 1
    4a12:	90 93 a8 01 	sts	0x01A8, r25
    4a16:	80 93 a7 01 	sts	0x01A7, r24
	if(counter == 625)
    4a1a:	80 91 a7 01 	lds	r24, 0x01A7
    4a1e:	90 91 a8 01 	lds	r25, 0x01A8
    4a22:	22 e0       	ldi	r18, 0x02	; 2
    4a24:	81 37       	cpi	r24, 0x71	; 113
    4a26:	92 07       	cpc	r25, r18
    4a28:	49 f4       	brne	.+18     	; 0x4a3c <CalculateTime+0x3c>
	{
		seconds ++;
    4a2a:	80 91 8c 01 	lds	r24, 0x018C
    4a2e:	8f 5f       	subi	r24, 0xFF	; 255
    4a30:	80 93 8c 01 	sts	0x018C, r24
		counter=0;
    4a34:	10 92 a8 01 	sts	0x01A8, r1
    4a38:	10 92 a7 01 	sts	0x01A7, r1
	}
	else
	{}
	if(seconds == 60)
    4a3c:	80 91 8c 01 	lds	r24, 0x018C
    4a40:	8c 33       	cpi	r24, 0x3C	; 60
    4a42:	39 f4       	brne	.+14     	; 0x4a52 <CalculateTime+0x52>
	{
		minutes ++ ;
    4a44:	80 91 8d 01 	lds	r24, 0x018D
    4a48:	8f 5f       	subi	r24, 0xFF	; 255
    4a4a:	80 93 8d 01 	sts	0x018D, r24
		seconds = 0 ;
    4a4e:	10 92 8c 01 	sts	0x018C, r1
	}
	else{}
	if(minutes == 60)
    4a52:	80 91 8d 01 	lds	r24, 0x018D
    4a56:	8c 33       	cpi	r24, 0x3C	; 60
    4a58:	39 f4       	brne	.+14     	; 0x4a68 <CalculateTime+0x68>
	{
		hours ++ ;
    4a5a:	80 91 8e 01 	lds	r24, 0x018E
    4a5e:	8f 5f       	subi	r24, 0xFF	; 255
    4a60:	80 93 8e 01 	sts	0x018E, r24
		minutes = 0 ;
    4a64:	10 92 8d 01 	sts	0x018D, r1
	}
	else
	{}
	if(hours == 12 )
    4a68:	80 91 8e 01 	lds	r24, 0x018E
    4a6c:	8c 30       	cpi	r24, 0x0C	; 12
    4a6e:	11 f4       	brne	.+4      	; 0x4a74 <CalculateTime+0x74>
	{
		hours = 0 ;
    4a70:	10 92 8e 01 	sts	0x018E, r1
	}
	else {

	}

}
    4a74:	cf 91       	pop	r28
    4a76:	df 91       	pop	r29
    4a78:	08 95       	ret

00004a7a <__mulsi3>:
    4a7a:	62 9f       	mul	r22, r18
    4a7c:	d0 01       	movw	r26, r0
    4a7e:	73 9f       	mul	r23, r19
    4a80:	f0 01       	movw	r30, r0
    4a82:	82 9f       	mul	r24, r18
    4a84:	e0 0d       	add	r30, r0
    4a86:	f1 1d       	adc	r31, r1
    4a88:	64 9f       	mul	r22, r20
    4a8a:	e0 0d       	add	r30, r0
    4a8c:	f1 1d       	adc	r31, r1
    4a8e:	92 9f       	mul	r25, r18
    4a90:	f0 0d       	add	r31, r0
    4a92:	83 9f       	mul	r24, r19
    4a94:	f0 0d       	add	r31, r0
    4a96:	74 9f       	mul	r23, r20
    4a98:	f0 0d       	add	r31, r0
    4a9a:	65 9f       	mul	r22, r21
    4a9c:	f0 0d       	add	r31, r0
    4a9e:	99 27       	eor	r25, r25
    4aa0:	72 9f       	mul	r23, r18
    4aa2:	b0 0d       	add	r27, r0
    4aa4:	e1 1d       	adc	r30, r1
    4aa6:	f9 1f       	adc	r31, r25
    4aa8:	63 9f       	mul	r22, r19
    4aaa:	b0 0d       	add	r27, r0
    4aac:	e1 1d       	adc	r30, r1
    4aae:	f9 1f       	adc	r31, r25
    4ab0:	bd 01       	movw	r22, r26
    4ab2:	cf 01       	movw	r24, r30
    4ab4:	11 24       	eor	r1, r1
    4ab6:	08 95       	ret

00004ab8 <__udivmodhi4>:
    4ab8:	aa 1b       	sub	r26, r26
    4aba:	bb 1b       	sub	r27, r27
    4abc:	51 e1       	ldi	r21, 0x11	; 17
    4abe:	07 c0       	rjmp	.+14     	; 0x4ace <__udivmodhi4_ep>

00004ac0 <__udivmodhi4_loop>:
    4ac0:	aa 1f       	adc	r26, r26
    4ac2:	bb 1f       	adc	r27, r27
    4ac4:	a6 17       	cp	r26, r22
    4ac6:	b7 07       	cpc	r27, r23
    4ac8:	10 f0       	brcs	.+4      	; 0x4ace <__udivmodhi4_ep>
    4aca:	a6 1b       	sub	r26, r22
    4acc:	b7 0b       	sbc	r27, r23

00004ace <__udivmodhi4_ep>:
    4ace:	88 1f       	adc	r24, r24
    4ad0:	99 1f       	adc	r25, r25
    4ad2:	5a 95       	dec	r21
    4ad4:	a9 f7       	brne	.-22     	; 0x4ac0 <__udivmodhi4_loop>
    4ad6:	80 95       	com	r24
    4ad8:	90 95       	com	r25
    4ada:	bc 01       	movw	r22, r24
    4adc:	cd 01       	movw	r24, r26
    4ade:	08 95       	ret

00004ae0 <__divmodhi4>:
    4ae0:	97 fb       	bst	r25, 7
    4ae2:	09 2e       	mov	r0, r25
    4ae4:	07 26       	eor	r0, r23
    4ae6:	0a d0       	rcall	.+20     	; 0x4afc <__divmodhi4_neg1>
    4ae8:	77 fd       	sbrc	r23, 7
    4aea:	04 d0       	rcall	.+8      	; 0x4af4 <__divmodhi4_neg2>
    4aec:	e5 df       	rcall	.-54     	; 0x4ab8 <__udivmodhi4>
    4aee:	06 d0       	rcall	.+12     	; 0x4afc <__divmodhi4_neg1>
    4af0:	00 20       	and	r0, r0
    4af2:	1a f4       	brpl	.+6      	; 0x4afa <__divmodhi4_exit>

00004af4 <__divmodhi4_neg2>:
    4af4:	70 95       	com	r23
    4af6:	61 95       	neg	r22
    4af8:	7f 4f       	sbci	r23, 0xFF	; 255

00004afa <__divmodhi4_exit>:
    4afa:	08 95       	ret

00004afc <__divmodhi4_neg1>:
    4afc:	f6 f7       	brtc	.-4      	; 0x4afa <__divmodhi4_exit>
    4afe:	90 95       	com	r25
    4b00:	81 95       	neg	r24
    4b02:	9f 4f       	sbci	r25, 0xFF	; 255
    4b04:	08 95       	ret

00004b06 <__udivmodsi4>:
    4b06:	a1 e2       	ldi	r26, 0x21	; 33
    4b08:	1a 2e       	mov	r1, r26
    4b0a:	aa 1b       	sub	r26, r26
    4b0c:	bb 1b       	sub	r27, r27
    4b0e:	fd 01       	movw	r30, r26
    4b10:	0d c0       	rjmp	.+26     	; 0x4b2c <__udivmodsi4_ep>

00004b12 <__udivmodsi4_loop>:
    4b12:	aa 1f       	adc	r26, r26
    4b14:	bb 1f       	adc	r27, r27
    4b16:	ee 1f       	adc	r30, r30
    4b18:	ff 1f       	adc	r31, r31
    4b1a:	a2 17       	cp	r26, r18
    4b1c:	b3 07       	cpc	r27, r19
    4b1e:	e4 07       	cpc	r30, r20
    4b20:	f5 07       	cpc	r31, r21
    4b22:	20 f0       	brcs	.+8      	; 0x4b2c <__udivmodsi4_ep>
    4b24:	a2 1b       	sub	r26, r18
    4b26:	b3 0b       	sbc	r27, r19
    4b28:	e4 0b       	sbc	r30, r20
    4b2a:	f5 0b       	sbc	r31, r21

00004b2c <__udivmodsi4_ep>:
    4b2c:	66 1f       	adc	r22, r22
    4b2e:	77 1f       	adc	r23, r23
    4b30:	88 1f       	adc	r24, r24
    4b32:	99 1f       	adc	r25, r25
    4b34:	1a 94       	dec	r1
    4b36:	69 f7       	brne	.-38     	; 0x4b12 <__udivmodsi4_loop>
    4b38:	60 95       	com	r22
    4b3a:	70 95       	com	r23
    4b3c:	80 95       	com	r24
    4b3e:	90 95       	com	r25
    4b40:	9b 01       	movw	r18, r22
    4b42:	ac 01       	movw	r20, r24
    4b44:	bd 01       	movw	r22, r26
    4b46:	cf 01       	movw	r24, r30
    4b48:	08 95       	ret

00004b4a <__prologue_saves__>:
    4b4a:	2f 92       	push	r2
    4b4c:	3f 92       	push	r3
    4b4e:	4f 92       	push	r4
    4b50:	5f 92       	push	r5
    4b52:	6f 92       	push	r6
    4b54:	7f 92       	push	r7
    4b56:	8f 92       	push	r8
    4b58:	9f 92       	push	r9
    4b5a:	af 92       	push	r10
    4b5c:	bf 92       	push	r11
    4b5e:	cf 92       	push	r12
    4b60:	df 92       	push	r13
    4b62:	ef 92       	push	r14
    4b64:	ff 92       	push	r15
    4b66:	0f 93       	push	r16
    4b68:	1f 93       	push	r17
    4b6a:	cf 93       	push	r28
    4b6c:	df 93       	push	r29
    4b6e:	cd b7       	in	r28, 0x3d	; 61
    4b70:	de b7       	in	r29, 0x3e	; 62
    4b72:	ca 1b       	sub	r28, r26
    4b74:	db 0b       	sbc	r29, r27
    4b76:	0f b6       	in	r0, 0x3f	; 63
    4b78:	f8 94       	cli
    4b7a:	de bf       	out	0x3e, r29	; 62
    4b7c:	0f be       	out	0x3f, r0	; 63
    4b7e:	cd bf       	out	0x3d, r28	; 61
    4b80:	09 94       	ijmp

00004b82 <__epilogue_restores__>:
    4b82:	2a 88       	ldd	r2, Y+18	; 0x12
    4b84:	39 88       	ldd	r3, Y+17	; 0x11
    4b86:	48 88       	ldd	r4, Y+16	; 0x10
    4b88:	5f 84       	ldd	r5, Y+15	; 0x0f
    4b8a:	6e 84       	ldd	r6, Y+14	; 0x0e
    4b8c:	7d 84       	ldd	r7, Y+13	; 0x0d
    4b8e:	8c 84       	ldd	r8, Y+12	; 0x0c
    4b90:	9b 84       	ldd	r9, Y+11	; 0x0b
    4b92:	aa 84       	ldd	r10, Y+10	; 0x0a
    4b94:	b9 84       	ldd	r11, Y+9	; 0x09
    4b96:	c8 84       	ldd	r12, Y+8	; 0x08
    4b98:	df 80       	ldd	r13, Y+7	; 0x07
    4b9a:	ee 80       	ldd	r14, Y+6	; 0x06
    4b9c:	fd 80       	ldd	r15, Y+5	; 0x05
    4b9e:	0c 81       	ldd	r16, Y+4	; 0x04
    4ba0:	1b 81       	ldd	r17, Y+3	; 0x03
    4ba2:	aa 81       	ldd	r26, Y+2	; 0x02
    4ba4:	b9 81       	ldd	r27, Y+1	; 0x01
    4ba6:	ce 0f       	add	r28, r30
    4ba8:	d1 1d       	adc	r29, r1
    4baa:	0f b6       	in	r0, 0x3f	; 63
    4bac:	f8 94       	cli
    4bae:	de bf       	out	0x3e, r29	; 62
    4bb0:	0f be       	out	0x3f, r0	; 63
    4bb2:	cd bf       	out	0x3d, r28	; 61
    4bb4:	ed 01       	movw	r28, r26
    4bb6:	08 95       	ret

00004bb8 <_exit>:
    4bb8:	f8 94       	cli

00004bba <__stop_program>:
    4bba:	ff cf       	rjmp	.-2      	; 0x4bba <__stop_program>
