Name,Type,Visible,Description,Default Value
arch.debugPblockOnLoad,boolean,False,Dump pblock geometry after loading ucf,0
arch.enableTestFeatures,boolean,False,Sitemap parser loads mappings for test-only uniprims,0
bd.allowAllKeywords,boolean,False,"If set to true, tool will not disallow any keywords",0
bd.checkAdvancedAxiParams,boolean,False,Enable DRCs for advanced AXI params,0
bd.DDRComponentWidthForBMM,integer,False,Specifies the width of the DDR to use for simulation,0
bd.disableExtPortActionsInFaasFlow,boolean,False,"If this param is set, a warning will be issued on creation and renaming of external ports/intf ports",0
bd.disablePrefixForFaasIntf,boolean,False,"If set to true, tool will not add the interface name as prefix for external ports of FAAS interface.",0
bd.discoverTclFromComponent,boolean,False,Set this flag to true to use the bd.tcl location in the component.xml rather than always use bd/bd.tcl.,0
bd.enableAutoConnectionsInNoc,boolean,False,"If set to true, CONNECTIONS parameter will be auto-populated in 1-n and n-1 configurations, when get_bd_intf_pins is used with the -auto_enable switch",0
bd.enableBroadcastIntf,boolean,False,Enable connecting interfaces as broadcast,0
bd.enableEverestFlow,boolean,False,"If set to true, Everest NOC Compiler Flow, Designer Assistance etc. will be enabled",0
bd.enableGTBlockAutomation,boolean,False,"If set to true, Everest GT bridge IP Block Automation is enabled",1
bd.enableIpSharedDirectory,boolean,False,Enable IP shared directory for delivery of shared output products under BD flow,1
bd.enableNestedTeamBD,boolean,False,Allow nesting of team BD blocks. (Default = false),0
bd.EnablePfmGUI,boolean,False,"If set to true, tool will enable PFM GUI",1
bd.enablePRAutomation,boolean,False,Enable Designer Assistance for partition BD-cells,0
bd.enableTeamBD,coalescedboolean,False,"If set to true, tool will enable team bd feature",0
bd.generateSynthesisNetlist,boolean,False,"If set to true, tool will generate HDL by excluding objects which have the parameter IN_SYNTH_HDL set to NO.",1
bd.nocCompilerDevice,string,False,"By default, NOC compiler always uses M20. Use this param to change it.",None
bd.siliconEmuFlow,boolean,False,"If set to true, from/to concatenated ports will be enabled on some IPs(like PS, NMU, NSU, LNOC etc.)",0
bd.skipLockedIPCheck,boolean,False,"If set to TRUE, the check for locked IPs when setting parameters and generating the design is skipped.",0
bd.skipResetClkMismatchCheck,boolean,False,"If set to true, check for mismatch between clock-domains of reset-pin's associated clock and reset pin's synchronizing clock is skipped",0
bd.skipUnConnPinsCheck,boolean,False,"If set to TRUE, the check for unconnected pins when validating/generating the design is skipped.",0
bd.suppressValidationErrorMsgs,boolean,False,Disables the validation messages when setting parameters,0
bd.upgradeInterpDirty,boolean,False,Set this flag to true to mark the TCL interp for a given VLNV as dirty.,0
bd.useXspiceForParam,boolean,False,Use Xspice to validate parameter value,1
bd.useXspiceForParamProp,boolean,False,Use Xspice to validate parameter value for parameter propagation,0
bd.verboseTclErr,boolean,False,If set to true will output tcl error stack,0
bd.writeHdlComments,boolean,False,"If set to true, tool will write user comments to generated HDL",1
bitgen.diablo.applyHalfLatchMuxFix,boolean,False,Apply fix for Half Latch PR issue,1
bitgen.diablo.checkHalfLatchMuxFix,boolean,False,Check fix for Half Latch PR issue,0
bitgen.enableDciMatchForPR,boolean,False,Enable DCI re-calibration after Partial Reconfiguration,1
bitgen.enableElfAnnotaton,boolean,False,Enable elf annotation,0
bitgen.enableTandemPR,boolean,False,Enable Partial Reconfiguration flow for Tandem designs,0
bitgen.EvalUnusedTiles,boolean,False,Force evaluation of unused tiles in regular evaluation,0
bitgen.fuji.disableSPI32Fix,boolean,False,Disable fix for SPI 32-bit addressing in Fuji,0
bitgen.getDRCRoutedSites,boolean,False,Grab routed site cache from DRC.,1
bitgen.integratePsPmcConfig,boolean,False,"Integrate eFSBL, PS and PMC config data into pdi",0
bitgen.maxThreads,integer,False,Maximum number of threads to allow for write_bitstream.,8
bitgen.noCheckImpl,boolean,False,Disable pre-bitstream check to make sure that design has been implemented,0
bitgen.oly.enableEfficientBcTallMfw,boolean,False,Enable efficient algorithm for Broadcast-Tall-Mfw for better compression,0
bitgen.oly.enableEfficientTallMfw,boolean,False,Enable efficient algorithm for Tall-Mfw for better compression,0
bitgen.oly.enableRSAForESRevisions,boolean,False,Enable RSA Authentication for es revisions,0
bitgen.oly.unusedLocalMuxFix,boolean,False,Enable fix for unusedLocalMux programming in Olympus,1
bitgen.runBootgen,boolean,False,Run bootgen to produced the PDI file,0
bitgen.verboseTiles,string,False,Name of tiles to enable verbose messaging,None
bitgen.warnUnsupportedDevice,boolean,False,Deprecate write_bitstream unsupported device ERROR to WARNING,0
bitgen.writeReport,boolean,False,Write BGN report file,0
bitgen.writeSemNpiDescriptor,boolean,False,Write Sem NPI descriptor data,0
bitstream.allowOptionsWriteable,boolean,False,Certain bitstrema -g options are readOnly. Allow these option to be writeable,0
bitstream.enableAbstractShell,boolean,False,Enable Partial bitstream generation for abstract shell design,0
bitstream.enableExpandedRoutingDRP,boolean,False,Enable Partial Reconfiguration flow to protect static DRP cells in expanded routing region for UltraScale and UltraScale+ devices,1
bitstream.enableMultipleStage2,boolean,False,Enable Tandem Configuration flow to use multiple Stage2 bitfiles for UltraScale+ devices,1
bitstream.enableOnePartialFile,boolean,False,Enable Partial Reconfiguration flow to generate one partial file for UltraScale+ devices,1
bitstream.enablePRBbBlanking,boolean,False,Enable Partial Reconfiguration flow to prepend blackbox blanking bitstream,1
bitstream.enableTandemPR,string,False,Enable creation of Partial Reconfiguration bitstreams for Tandem Configuration designs.,0
bitstream.limitTandemPROMPersist,boolean,False,Enable Tandem PROM configuration to persist single bank if possible.,1
bitstream.SHA3.OriginalPadding,boolean,False,Enable Original SHA-3 10*1 padding for UltraScale devices,1
board.enableSchemaV2,boolean,False,Allows board data model to work on board schema 2.0,1
boardStore.enableDebug,boolean,False,Enable debug XilinxBoardStore,0
boardStore.enableStore,boolean,False,Enable XilinxBoardStore,0
bplace.boltzmannConstant,float,False,Parameter is used in calculation for tuning of the block placer; ratio of tiles to moves per temp,1e-22
bplace.freezeTemp,float,False,Parameter is used as default final temperature Value should be >= 0 and <= 999,1
bplace.greedyPassesHigh,integer,False,Parameter is used in calculation for number of greedy passes Value should be >= 200 and <= 1000,400
bplace.greedyPassesLow,integer,False,Parameter is used in calculation for number of greedy passes Value should be >= 0 and <= 40,20
bplace.greedyPassesMedium,integer,False,Parameter is used in calculation for number of greedy passes Value should be >= 10 and <= 200,100
bplace.highToMediumRatio,float,False,Parameter is used in calculation for tuning of the block placer Value should be >= 1 and <= 4,2
bplace.ioEdgeWeight,integer,False,Parameter to influence IO edge connectivity Value should be >= 0 and <= 100,10
bplace.maxBlocksTimePrediction,integer,False,Parameter is used in calculation for tuning of the block placer; used to calculate number of time steps Value should be >= 11 and <= 1000,20
bplace.maxTilesTimePrediction,integer,False,Parameter is used in calculation for tuning of the block placer; used to calculate number of time steps Value should be >= 101 and <= 1000000,10000
bplace.mediumMaxTilesMaxBlocksTimePrediction,float,False,Parameter (in minutes) is used in calculation for tuning of the block placer; used to calculate number of time steps Value should be >= 15 and <= 300,8
bplace.mediumMinTilesMinBlocksTimePrediction,float,False,Parameter (in minutes) is used in calculation for tuning of the block placer; used to calculate number of time steps Value should be >= 0.1 and <= 15,0.12
bplace.minBlocksTimePrediction,integer,False,Parameter is used in calculation for tuning of the block placer; used to calculate number of time steps Value should be >= 1 and <= 10,2
bplace.minTilesTimePrediction,integer,False,Parameter is used in calculation for tuning of the block placer; used to calculate number of time steps Value should be >= 10 and <= 100,20
bplace.numTempStepsAtMedium,integer,False,Parameter is used to determine the number of temperature steps Value should be >= 1 and <= 10000,1000
bplace.ratioTilesToNumMovesPerBlock,float,False,Parameter is used in calculation for tuning of the block placer; ratio of tiles to moves per temp Value should be >= 0.1 and <= 10000,0.5
bplace.selectAllGrid,boolean,False,Select all gridded type after block placement is done,1
bplace.shapeCostAspectRatioThreshold,float,False,Parameter is used in calculation for tuning of the block placer; ratio of tiles to moves per temp Value should be >= 1 and <= 100,1.5
bplace.startingProbability,float,False,Parameter is used in calculation for tuning of the block placer Value should be >= 0.01 and <= 0.99,0.99
bplace.startingTemp,float,False,Parameter is used as default starting temperature Value should be >= 1000 and <= 3.40282e+38,20000
bplace.useOnlyBaseShapes,boolean,False,Parameter is used to restrict only aspect ratio of 1.0,0
cdc.skipDuplicateWaiversCheck,boolean,False,Do not check new waivers for being duplicates,0
cdc.useWaiverObjsIdCleanup,boolean,False,Enable Waiver cleanup to also use objId cleanup.,0
cg.allowRdiCustomizationOverride,boolean,False,Allows a testing flow with RDI Customization but no RDI Generation,0
cg.autoCatalogReload,boolean,False,Allow the IP Catalog to be automatically reloaded if the IP_REPO_PATHS setting changes,0
cg.disableSafeXIT,boolean,False,Disable Safe-XIT restrictions from XIT interpreters,0
cg.dumpGuiEventData,boolean,False,Dumps the VLNVs passed in the load-catalog guiEvent,0
cg.enableXPathEvaluation,boolean,False,Enable XPath evaluation in IP Packager,1
cg.ignoreUnreleasedCores,boolean,False,Disable the loading of any backbone unreleased IP,0
cg.makeCElaborationDirRelative,boolean,False,Set false to force the c_elaboration_dir generic in synthesis wrappers to an absolute path,1
cg.msgSeverityGenerationOldComponentContent,integer,False,"Set message severity when IP generation flow finds deprecated component content (0=off, 1=info, 2=warning, 3=error)",0
cg.msgSeverityPackagerOldComponentContent,integer,False,"Set message severity when when ipx::check_integrity command finds deprecated component content (0=off, 1=info, 2=warning, 3=error)",2
cg.perfLevel,integer,False,"Set threshold for performance reporting, value should be 0-3 (0 reports nothing, 3 is most verbose)",0
cg.perfMinSecs,float,False,"Set minimum number of secs to report, set to -1 to report all non-zero times",1
cg.setRemoteIndexDir,string,False,Set the location for the remote index files,None
cg.skipHiddenCheck,boolean,False,Allow commands to run on hidden IP,0
cg.updateXGuiInBatchMode,boolean,False,No XGUI elements are read or updated in batch mode in XSpice 2.0. Use this flag to test GUI updates in batch mode,0
cg.verboseIPTestMsgs,boolean,False,Report detailed CoreGen IP test messages,0
checkpoint.matchClosestPart,boolean,False,"Match to closest available part, when checkpoint part is not found (Debug license only).",0
checkpoint.renameRefsOnLoad,boolean,False,Rename all cell views when loading the checkpoint.,0
checkpoint.writeIncrFile,boolean,False,force checkpoints to write incremental data file,1
checkpoint.writeRdaFile,boolean,False,force checkpoints to write design analysis data file,1
chipscope.enableLtxSchemaValidation,boolean,False,Turn on schema validation for json ltx files.,0
chipscope.enableOrderingConstraints,boolean,False,Parameter to enable processing constraints in order in implementing debug cores.,1
chipscope.enablePRFlow,boolean,False,Enable & handle PR flow in debug stitcher flow.,1
chipscope.enablePRShell,boolean,False,enable debug core stitching for PR Shell designs,1
chipscope.enableStrictHierLtx,boolean,False,Turn on Strict Hierarchical Ltx Export without net renaming,0
chipscope.enableXVCFlow,boolean,False,Enable & handle XVC flow in debug stitcher flow.,1
chipscope.exportHierLtx,boolean,False,Turn on Hierarchical Ltx Export,1
chipscope.implDbgCoreEnhancementAndRuns,boolean,False,Use pb file for handling failures in implement_debug_core and future runs enhancement,1
chipscope.ltxFormat,string,False,Ltx file format,json
chipscope.maxJobs,integer,False,Parameter to set jobs for parallel implementation of all debug cores.,0
compiler.enablePerformanceTrace,boolean,False,Enables performance logging,0
compiler.enablePerformanceTraceCPP,boolean,False,Enables performance cpp logging,1
constraints.binaryConstraintsPerf,boolean,False,enable binary constraint performance measurement,0
constraints.binaryConstraintsPerfUseHDPL,boolean,False,enable binary constraint performance measurement,0
constraints.debugBinaryConstraints,integer,False,as the name implies,0
constraints.dontLoadMEResult,boolean,False,Don't load ME Compiler result in placeDB prior to calling placer.,0
constraints.dontLoadNOCResult,boolean,False,Don't load NOC Compiler result in placeDB prior to calling placer.,1
constraints.enableBinaryConstraints,boolean,False,enable writing/reading binary constraint data,1
constraints.enableNoSortWrite,boolean,False,enable use of no-sort xdc write in place of regular write,0
constraints.includeWaiverRefs,boolean,False,include waivers when collecting constraints for binary serialization.,1
constraints.limitTimingExceptionChecks,boolean,False,limit redundant checking/reporting of timing exception paths,0
constraints.readBinaryConstrsAnyway,boolean,False,Try reading binary constraint data even when binary timing data can't be read.,1
constraints.reloadAfterRetargeting,boolean,False,Automatically reload constraints when invalid primitives are retargeted by MLO,0
constraints.skipBConBuildVersionCheck,boolean,False,don't do the build version check before reading binary constraints,0
constraints.sortUsingMasterIndex,boolean,False,Sort constraints for write_xdc using a global index instead of file/line info.,1
constr.allowResetNetlistProperties,boolean,False,"Allow delete of netlist properties; You need to set this parameter before design is opened,setting the value after design is open has no effect.",0
constr.constraintConfigDebug,boolean,False,print debug info when reading from ConstraintsConfig.cfg,0
constr.constraintDesignPhaseDebug,boolean,False,print debug info when tracing design phase status changes,0
constr.disable.DiffTermMigration,boolean,False,If true to not migrate DIFF_TERM of netlist object to DIFF_TERM_ADV,0
constr.dumpConstrainsDatabaseForDebug,boolean,False,Dump constraints database at various stages of flow.,0
constr.dumpConstrainsDatabaseForDebugFileName,string,False,Dump constraints database at various stages of flow to this filename. Default to std::couto,None
constr.dumpInstanceTiming,boolean,False,Allow dumping out timing constraints for instance,1
constr.enable.ToolModifiedConstraintHandling,boolean,False,enable handling of tool modified constraints so that they don't impact user constraints.,1
constr.enableTwoPhaseConstrExtractionFromAttrs,boolean,False,Enable the extraction of constraints from netlist attributes in two phases,1
constr.evaluatePatternForReplicatedExtraObjects,boolean,False,Evaluate pattern for extra replicated objects,0
constr.exportWithWildcardPatternMapping,boolean,False,Parameter to control use of mapped wildecard patterns for constraint export,1
constr.multiTargetDebug,boolean,False,Enable debug messages from multi target file mechanism,0
constr.placementOnInternalInstancesAllowed,boolean,False,Allow placement on internal instances,0
constr.preservePatternForReplicatedObjects,boolean,True,"Preserve pattern for replicated objects in the way of ""[list <ORIG_PATTERN> extra stuff]""",0
constr.readByBatchCmds,boolean,False,Allow tcl batch flow commands to read constraints from IPs that are marked as used in that command,1
constr.setIPMsgConfigLog,string,False,Name of log file in which to put filtered IP Messages.,None
constr.useMultipleTargetFiles,boolean,False,Enable writing constraints to 'per category' target files,0
constr.writeAllUcfConstraints,boolean,False,Make write_ucf command to write both valid and invalid constraints by default,0
csv.newWriter,boolean,False,"If true, the new CSV writer will be used",1
deca.debugLevel,integer,False,Level of debug messages,0
deca.rqsStrategyForcePrediction,integer,False,Verbose parameter for rqs -strategy command; if set it forcefully runs prediction,1
designutils.ISPDHeader,boolean,False,Set false to skip ISPD error while reading checkpoint of default,0
device.evalarch.boundingBoxDelay,boolean,False,Used bounding box physical distance calculation,0
device.evalarch.disablePlanarCrossingsPct,float,False,Percent of planar crossings to disable.,0
device.evalarch.disablePlanarCrossingsSeed,integer,False,Seed value for random number generator for choosing muxes to disable.,0
device.evalarch.evalShapeBuilderName,string,False,Name used to direct factory creation of an evalarch shapebuilder object.,None
device.evalarch.interconnectBuilderTasks,string,False,Comma-separated list of tasks to run when building evalarch interconnect data.,None
device.evalarch.interconnectPreRouteModifierTasks,string,False,Comma-separated list of tasks to run before building router nodegraph data.,None
device.evalarch.numZMuxesPerInterconnectTile,integer,False,Number of layer crossing muxes per interconnect tile,0
device.evalarch.shapesBuildEnabled,boolean,False,Control whether shape builder is called on device load (link_design). Default=true.,1
device.evalarch.useEvalPowerFlow,boolean,False,Use the new power flow for eval devices,0
dirt.disableDriverAlignmentCheck,boolean,False,Disable the check for driver alignment when depositing directed routing.,0
dirt.disableErrors,boolean,False,Disable ERRORs when depositing directed routing.,0
dirt.disableLoadAlignmentCheck,boolean,False,Disable the check for load alignment when depositing directed routing.,1
dirt.disableRouteConstraintCreation,boolean,False,Disable route constraint creation when depositing fixed routing.,0
dirt.disableUndo,boolean,False,Disable undo when depositing fixed routing.,0
dlyest.estimateClockTree,boolean,False,Construct temporary clock trees as needed during initial placement for the purpose of generating more accurate clock tree estimations.,1
dlyest.fanoutCapForDelay,integer,False,"While using fanout to model delay estimator values dynamically, cap the fanout using this value",500
dlyest.inboxDelayPenalty,float,False,Set inbox delay estimation multiplication factor,-1
dlyest.reportBeldelays,boolean,False,enabling reporting of beldelays,0
dlyest.useFanoutToModelDelay,boolean,False,Use net fanout to model delay estimator values dynamically by adding an extra penalty value,1
dlyest.useRefactoredDlyMediator,boolean,False,Use simplified DlyMediator hierarchy,0
drc.checkPortDirection,boolean,False,Control Hierarchical Port Direction Check,1
drc.debugFeaturesRelevantToRuledeck,integer,False,"0=NONE, 1=ERROR, 2=WARN, 3=INFO, 4=TRACE, 5=VERBOSE",0
drc.debugFlags,integer,False,bit flag register -- turn on specific debug,0
drc.debugSpecialFlag,integer,False,set for debug,0
drc.debugSpecialName,string,False,name to use for debug,None
drc.defaultBehaviorAsMessages,boolean,False,Use ComMsgMgr to handle DRC violation reporting.,0
drc.disableLUTOverUtilError,boolean,False,Disable LUT over-utilization error,0
drc.disableRtlChecksOnIp,boolean,False,Disable RTL rule checks on IPs,1
drc.disableWaiverChangeCallback,integer,False,Enable Waiver design change callbacks.,0
drc.doMethodologyChecksToo,boolean,False,Do Methodology checks while running DRC.,0
drc.doNotBehaveAsMessages,boolean,False,Do not use ComMsgMgr to handle DRC violation reporting (for Mandatory DRCs).,0
drc.doRAMBE2ForREQP1839and1840,boolean,False,Do DRC on RAMB_E2 for REQP-1839 and REQP-1840.,0
drc.downgradeVioList,string,False,Space-separated list of abbrevs to downgrade severity to Critical Warning,None
drc.enableExperimental,boolean,False,Enable experimental rules,0
drc.enableReplicatedObjectsDRCs,boolean,False,Enable drcs for constraints coverage of replicated objects,1
drc.enableService,boolean,False,Enables DRC service,0
drc.errorWhenRuntimeExceeds,float,False,Report_drc will issue an error message when runtime exceeds limit (default 0 disables error),0
drc.extraWaiverCleanup,integer,False,Allow extra zero-id waiver cleanup step for opt (floorplan call).,0
drc.fatalVioList,string,False,Comma-separated list of abbrevs to convert to FATAL,None
drc.forceIOBFlops,boolean,False,"Do not look at the IOB property, consider all IO flops for DRC",0
drc.HARCArchitecturesInEffect,boolean,False,Use HARC ARCHITECTURES to restrict relevant Vio Specs.,1
drc.HARCFeaturesRequiredInEffect,boolean,False,Use HARC required FEATURES to restrict relevant Vio Specs.,1
drc.HDDebug,boolean,False,Enable HD DRC debug message,0
drc.hideDSARuledeck,boolean,False,Hides SDAccel ruledeck so that vivado users cannot see it by default.,1
drc.ignoreVioOverrides,boolean,False,"Ignore violation overrides (waivers, set_property) for mandatory bitstream run",0
drc.logRulesDRD,string,False,File from which to load logical DRD drc rules,None
drc.logRules,string,False,File from which to load logical drc rules,None
drc.LUTReadWriteTieOffCheck2734,integer,False,"Algorithm to use for PDCN-2734 check for LUT read/write pins Tied Off to different nets. (0=none,1,2,3=both)",2
drc.maxIOCount,integer,False,Max number of IOs to check,100000
drc.maxLimitREQP1839and1840,integer,False,"Limit the number of REQP-1839 and REQP-1840 violations checked, to improve performance.",20
drc.maxReportedNames,integer,False,Max number of names for each substitution in violation message,15
drc.maxThreads,integer,False,Maximum number of threads to allow for DRC.,0
drc.methodologyCheckSlackThreshold,float,False,"Preempt SYNTH-[6,11,12,13] report_methodology rules if slack threshold (in ps) is satisfied.",0
drc.newUTLZChecker,boolean,False,"Introducing new utilization checker, which relies on report_utilization.",1
drc.nonBufClkNetLoadLimit,integer,False,Non-buffered Clock Net Loads count Limit,512
drc.OracleFeaturesTurnedOn,boolean,False,Use new Oracle Features code in DRC.,1
drc.packRules,string,False,File from which to load package drc rules,None
drc.physRulesDRD,string,False,File from which to load physical DRD drc rules,None
drc.physRules,string,False,File from which to load physical drc rules,None
drc.reportCheckerThreshold,integer,False,"Threshold for wall time, over which the stats are reported. 0 means never.",0
drc.reportWriterShowAsTable,boolean,False,Write the DRC report as a table format. The drc.useReportWriter must have already been set to 1.,0
drc.ruleSeverityCfg,string,False,File overrides severity for each rule,None
drc.runAsFeasibility,boolean,False,Runs Feasibility Checks!,0
drc.runAsMethodology,boolean,False,Runs Methodology Checks!,0
drc.runImplRules,boolean,False,Run implementation rules even if in ISE flow,0
drc.scanGatedClockBufgOutputNets,boolean,False,Enable Waiver cleanup to also use objId cleanup.,0
drc.setDrcMaxMsgListObjLimit,integer,False,Set the maximum allowed number of objects to express in a DRC message list.,1000
drc.setThresholdXDCB,integer,False,Set the threshold value for XDCB-1,10000
drc.showExceptionDetail,boolean,False,"If exception caught, show detail",0
drc.showSeverity,string,False,lowest level of severity to include in report_drc results,None
drc.showSrcInfoXdcRules,boolean,False,show source information in drc results for all xdc rules,1
drc.skipDuplicateWaiversCheck,boolean,False,Do not check new waivers for being duplicates,0
drc.sortVios,boolean,False,"Sort violations by severity, abbrev, id, and text",1
drc.suppressVioList,string,False,Space-separated list of abbrevs to suppress,None
drc.timeChecker,boolean,False,Profile time and memory for each checker,0
drc.unleashNewChecks,boolean,False,Checks with DISPOSITION=NEW treated as if released.,0
drc.UseFaninAlgorithm,boolean,False,Use C++ version of the all_fanin TCL command instead of walkback algorithm for REQP-1839 and REQP-1840.,0
drc.useReportWriter,boolean,False,Write the DRC report using the common HCRRpt classes.,1
drc.useWaiverObjsIdCleanup,boolean,False,Enable Waiver cleanup to also use objId cleanup.,0
drc.waiverNoCmdContext,integer,False,Disable (control) waiver cmd output usage (cmd context).,0
drc.writePerfMetrics,boolean,False,Write DRC performance metrics to a json file,0
dsa.enableFullCheckpointInMinimalMode,boolean,False,Enables writing full checkpoint in addition to abstracted shell checkpoint as part of write_dsa -minimal,0
dsa.enablePRShellCheckpoint,boolean,False,Enables writing PR shell checkpoint as part of write_dsa,0
dsa.generateEmuXmlInWriteDsa,boolean,False,Generate the Emulation XML within write_dsa,1
dsa.includeMEContent,boolean,False,Include ME Archive and Xsim binary in DSA,0
dsa.populateDsaRomInWriteDsa,boolean,False,Call write_dsa_rom within write_dsa,1
dsa.useBaseFileNamesWhileWritingDCP,boolean,False,Write only the base file names into the xdc files while writing checkpoints,1
dsa.writeHDFData,boolean,False,Write HDF data as part of write_dsa,1
edifin.autoFunnelFilterName,string,False,Name of the HDConfig setting in HANXTranform.cfg to use for primitive filtering,MACRO_PRIMITIVES
edifin.cacheNgc2Edif,boolean,False,Parameter to allow result of ngc2edif to be reused,1
edifin.checkPrimsVsPart,boolean,False,turn on checking primitive cells vs. legal prims for the part.,1
edifin.edifCacheDir,string,False,Parameter to override PlanAhead projects local edif cache directory.,None
edifin.Ngc2EdifSaltIncludeExe,boolean,False,Consider path to ngc2edif to be considered when checking cached edf file validity,1
edifin.Ngc2EdifUseSalt,boolean,False,Ignore absolute location of ngc file in filesystem when filling/examining cache (regression only),1
edifin.readCore,boolean,False,Parameter to turn on reading core specified in ngo/ngo format,1
edifin.readCoreUltraScaleAndLater,boolean,False,Allow designs using UltraScale and later parts to use ngc,0
edifin.supportNgd2Edif,boolean,False,Parameter to allow reading netlist generated by the internal utility ngd2edif,0
edifout.separateFile,boolean,False,Write user cells in a separate file (only if it was read in from a separate file),0
edifout.suppressBusInferencing,boolean,False,Don't infer buses from scalar names if this is set true.,0
edifout.suppressUnjoinedNets,boolean,False,Parameter to filter nets which don't connect to any pin or terminal,0
edifout.writeFolded,boolean,False,Write folded netlist,1
edifout.writePrimContents,boolean,False,Write contents of hierarchical primitives created by funnel,0
elaboration.rodin.useDataFile,boolean,False,(Obsolete),1
est.noBestEffort,boolean,False,Estimator will return 0 values for unavailable data,0
export.escapeNameFormat,boolean,False,Escape the hierarchical separator when part of the name.,0
export.nameCompatibilityDebug,boolean,False,Dump rename tables,0
export.nameCompatibility,string,False,"Use Verilog, VHDL, EDIF name compatability mode in write_sdf etc",EDIF
export.whitelistPrimitiveParams,boolean,False,Write all bitstream configuration-related parameters to netlist irrespective of srcType,1
floorplan.filterRAM16X1DLocForExport,boolean,False,export UCF flow filters RAM16X1D/DP and RAM16X2S/O1 Loc,1
floorplan.saveFPDoNotMergeRange,boolean,False,do not merge area group range in save floorplan flow,1
floorplan.shapeConstrListener,boolean,False,Turn on/off constraint event listener for incremental shape update,1
floorplan.shapeDBundo,boolean,False,use shapedb undo feature,1
funnel.doNotTransform,string,False,Space-separated list of cell types not to transform,None
funnel.expandPseudoDiffBuffers,boolean,False,Enable transformation of blocks requiring pseudo differential buffer expansion.,1
funnel.expandToUserHierarchy,string,False,Space-separated list of macro cell types to convert to a user hierarchy,None
funnel.forceHierarchy,boolean,False,Force funnel to do all transformations under a level of hierarchy,0
funnel.prep.setAttrsToDefault,boolean,False,Enable setting of unset attributes to their default values,1
funnel.prep.TieOff,boolean,False,Enable constant tieoff of unused pins,1
funnel.transformBlocksWithPinInversions,boolean,False,Enable transformation of blocks requiring pin inversion settings.,1
general.displayMemoryStatistics,boolean,False,Displays memory statistics when fork fails,0
general.enableLowMemWarnings,boolean,False,Enable warnings when machine memory runs low,1
general.enablePerfCounterEvents,boolean,False,Enable Perf Counter event processing,0
general.enablePerfCountersReporting,boolean,False,Enable Perf Counters reporting in task stats,0
general.enablePerfInstrCountSciNotation,boolean,False,Enable Perf Counters IC reporting in scientific notation,1
general.ignorePathLengthChecks,boolean,False,Do not perform path length checks which are typically done on Windows.,0
general.legalFilePathCheckRelaxed,boolean,False,check for unsupported characters in file and directory names,0
general.lowMemPercentThreshold,integer,False,Percentage threshold at which low machine memory warnings are issued Value should be >= 0 and <= 100,3
general.maxBackupLogs,integer,False,Maximum number of log or journal files to keep (default: 5),5
general.maxThreads,integer,True,Maximum threads created for Vivado Value should be >= 1 and <= 32,8
general.timingDriven,coalescedboolean,False,"Force placer, router and the timer to timing driven mode.",1
gui.advancedTrigger,boolean,False,Enable prototype advanced trigger feature (default:false),0
gui.analyzeMemory,boolean,False,Analyze memory usage for GUI and engine (default:false),0
gui.animateIcons,boolean,False,Display animated icons for running jobs,1
gui.architectMode,boolean,False,Run in GUI architect mode (default:false),0
gui.assertExceptions,boolean,False,Assert on all exceptions,0
gui.autoRefreshSerialIO,boolean,False,Enable engine auto-refresh for serial I/O analyzer (default:true),1
gui.backgroundProgressbar,boolean,False,Automatically background progress bar (default:false),0
gui.bitConfig,boolean,False,Activate bitstream config ui for development & testing (default:false),0
gui.classicTclFind,boolean,False,Old GUI find (default:false),0
gui.convertIni2Xml,boolean,False,Enable the conversion of the init.ini file to xml.,0
gui.debugCodeEditor,boolean,False,Debug code editor (default:false),0
gui.debugDevice,boolean,False,Debug device view (default:false),0
gui.debugEditableCell,boolean,False,Debug editable cells (default:false),0
gui.debugGenericReport,boolean,False,Debug generic report (default:false),0
gui.debugHorzScrollBar,boolean,False,Debug horizontal scrollbar issue (default:false),0
gui.debugModuleData,boolean,False,Debug module data (default:false),0
gui.debugPackage,boolean,False,Debug package view (default:false),0
gui.debugPerformance,boolean,False,Debug GUI performance (default:false),0
gui.debugRegression,boolean,False,Debug GUI regression tests (default:false),0
gui.debugSdxMode,boolean,False,Run in SDx debug mode (default:false),0
gui.debugSerialIO,boolean,False,Debug serial I/O analyzer (default:false),0
gui.debugTclProperties,boolean,False,Debug Tcl properties (default:false),0
gui.debugWaveform,boolean,False,Debug waveform (default:false),0
gui.disableLoadSioScanPlots,boolean,False,When true don't automatically open serial I/O scan plots when the scan finishes. Default is false,0
gui.doClick,string,False,Instructs the GUI to execute a command handler or perform a GUI-specific operation,None
gui.dontCheckVersion,boolean,False,Don't check settings for XILINX and XILINX_EDK (default:false),0
gui.enableDeviceSpecificInExampleDesign,boolean,False,When true display device specific example designs. Default is false,0
gui.enableDPIScaling,boolean,False,Enable DPI scaling of Vivado GUI.,0
gui.enableFedEditing,boolean,False,Enable editing features in Fed,0
gui.enableGenericReport,boolean,False,Enable new generic report feature (default:false),0
gui.enableIEPhoneHome,boolean,False,Phone home when an IE occurs,0
gui.enableImprovedElfAssociationDialog,boolean,True,When true use the new improved elf association dialog box. Default is true,1
gui.enableIPIBoardConnection,boolean,False,PR789475 feature,1
gui.enableIPIPR749772,boolean,False,PR789475 feature,1
gui.enableIPIPR824234,boolean,False,PR824234 Board Schema 2.0,1
gui.enableIPIPR824820,boolean,False,PR824820 Add IP popup,1
gui.enableLinkIP,boolean,False,Enabled linking and un-linking IP in Sources View,0
gui.enableMiscSettings,boolean,False,Turns on Misc Settings page,0
gui.enableMnemonics,boolean,False,When true support hardware probe mnemonics (PR 856539),0
gui.enableNewLookAndFeel,boolean,False,Enable the new look and feel of Vivado GUI.,1
gui.enableProfiling,boolean,False,Enable GUI profiling,0
gui.enableProjectOpen,boolean,False,Enables project open by the GUI.,1
gui.enableReportView,boolean,False,Enable report view (default:false),0
gui.enableRobot,boolean,False,Enables Robot and STR menu controls in GUI (default:false),0
gui.enableSchematicHierarchy,boolean,False,Enabled Schematic Hierarchy,0
gui.enableSDAccelMode,boolean,False,Turns on SDAccel (SDx) Mode in Vivado,0
gui.enableStatusMessages,boolean,False,Enabled status messages in Messages View,1
gui.enableTclStore,boolean,False,Enabled Xilinx Tcl Store,1
gui.enableTCWLeftPaneNavigation,boolean,False,Enables the Timing Constraints wizard left pane navigation,0
gui.enableURLPrintout,boolean,False,Enabled URL printout to help buttons and menus,0
gui.enableWires,boolean,False,Enable selection of wires,0
gui.enableXHubBoardStore,boolean,False,PR-5509 Importing and Viewing Custom Boards,0
gui.exposeInternalTcl,boolean,False,"Exposes internal (aka ""hidden"" tcl values in some gui views (eg. property editor table) (default:false)",0
gui.fedDisplayCoords,boolean,False,Set FPGA Editor display coords (default:false),0
gui.flashTaskBar,boolean,False,Blink the minimized window when there are new dialogs to show (Windows only),1
gui.forceEnableIEPhoneHome,boolean,False,Force phone home when an IE occurs,0
gui.internalTestMode,boolean,False,Instructs the GUI that this tcl script or command is for internal testing/regressions,0
gui.ipiHidePinsOfHiddenNets,boolean,False,Hide pins and nets when nets are hidden from layers view,0
gui.largeFileSize,integer,False,"Size (in bytes) of a text file that is considered ""large."" Files above this size will be handled in a lazy load fashion.",8000000
gui.liteRunScript,string,False,Relative path to Tcl script for Vivado Lite 'Run' button,None
gui.liteRunWithDebugScript,string,False,Relative path to Tcl script for Vivado Lite 'Run with Debug' button,None
gui.liteSetupHardwareScript,string,False,Relative path to Tcl script for Vivado Lite 'Set up Hardware' button,None
gui.logEvents,boolean,False,Display GUI events in console (default:false),0
gui.maxNumTimingConstraints,integer,False,"Maximum number of constraints in XDC constraints editor (default: 100000, ignore: -1)",100000
gui.maxSizeAllTimingConstraints,integer,False,"Maximum size of total timing constraints that can be opened in the XDC constraints editor (default: 1000000000, ignore: -1)",1000000000
gui.maxSizePerTimingConstraint,integer,False,"Maximum size of an individual timing constraint that can be opened in the XDC constraints editor (default: 3000000, ignore: -1)",3000000
gui.noUpdateCheck,boolean,False,Disable or automatically close the XilinxNotify pop-up,0
gui.openFile,string,False,Instructs the GUI to open a file <filename>,None
gui.pinInfo,boolean,False,Compare old/new pin info (default:false),0
gui.propertyEditorLimit,integer,False,Limit for total number of displayed properties in the Property Editor.,700
gui.rtlConstraintsEditor,boolean,False,Enable XDC timing constraints editor in elaborated design (default:false),0
gui.rtlDebugFlow,boolean,False,Enable debug flow in elaborated design (default:false),0
gui.showDoClickCmdKey,boolean,False,Display command keys as tooltips (default:false),0
gui.showHardwareCellNames,boolean,False,Show cell names for debug cores in Hardware Manager,0
gui.showI18n,boolean,False,Show i18n (internationalized) tooltips (default:false),0
gui.showLayout,string,False,"Instructs the GUI to switch layout to ... (e.g., I/O Layout)",None
gui.showSimpleIcons,boolean,False,When true sources view will show a simplified set of icons,1
gui.showTrimmedPartialWires,boolean,False,Show trimmed portions of partial wires,0
gui.showUnusedNodeWires,boolean,False,Show unused node wires,0
gui.sourceHierarchyLimit,integer,False,Limit for sources view design hierarchy tree nodes.,20000
gui.systemView,integer,False,system view mode,0
gui.takeScreenCapture,string,False,"Instructs the GUI to take screen capture of a view. (e.g., Device)",None
gui.TCWLeftPaneMode,string,False,"State of the Timing Constraints wizard left pane: none, steps, help or both)",none
gui.TCWReapplyInvalid,boolean,False,Timing Constraints Wizard reapplies invalid constraints when user presses Next (default: true),1
gui.timeRowSelection,boolean,False,Measure time to select table rows,0
gui.useSystemRenderingHints,boolean,False,Respects rendering hints defined by the operating system or window manager.,0
gui.vivadoLite,boolean,False,When true run lite version of Vivado GUI,0
hd.allowConfigInRM,boolean,False,Allow a unused CONFIG_SITE to be allowed inside a reconfigurable module.,1
hd.allowInRM,string,False,"Allow a grid type, like CONFIG_SITE, to be allowed inside a reconfigurable module.",0
hd.applyExpandedContainmentArea2Placer,boolean,False,apply expanded containment area to placer,0
hd.assignPartitionPinDedicatedRoutePath,boolean,False,Allow PPLOC Assignment on dedicated route path,1
hd.availableResourceAnalysis,integer,False,0. no print; 1. print brief information about CLE usage; 2. print the available CLE tile names,0
hd.backToBackTiles,integer,False,Parameter to enable backToBackTile checks,2
hd.blockPblockCornersForPPLOC,boolean,False,Do not place PPLOCs on the corners of Pblock Slice Range,0
hd.blockPblockLeftRightForPPLOC,boolean,False,Do not place PPLOCs on the left/right edge of Pblock Slice Range,0
hd.blockPblockTopBottomForPPLOC,boolean,False,Do not place PPLOCs on the top/bottom edge of Pblock Slice Range,0
hd.BufferInsertion,boolean,False,Parameter to do buffer insertion for Pwr/Gnd nets,1
hd.bypassLoadlessClockNetBufferInsertion,boolean,False,Bypass load buffer insertion for load-less clock nets,0
hd.carveClockSpineRouting,boolean,False,Enable carve mechanism on clock spine routings at PPLOC boundaries.,1
hd.carveDedicatedRoutingNoStaticDangling,boolean,False,Don't remove RM dedicated routing that has any Static load pins downstream.,1
hd.carveSubnetRouting,boolean,False,Enable carve mechanism to identify subnet routings at PPLOC boundaries.,1
hd.carvingEntireTree,boolean,False,true: carver is going to remove the whole tree; false (default): carver is going to remove the RM routing branch only,0
hd.carvingUnplaceUnusedPort,boolean,False,true (default): carver is going to unplace unused IO terminals when going from used to ununused; false: carver is going to keep placement which user can override.,1
hd.carvingUnplaceUnusedPortConstantDriven,boolean,False,true (default): For VCC/GND nets carver is going to unplace unused IO terminals when going from used to ununused; false: carver is going to keep placement which user can override.,1
hd.checkIllegalUpdateDesignBlackbox,boolean,False,check the usage of command update_design -black_box -cell,1
hd.clockRoutingWireReduction,boolean,False,Allow PPLOC reduction on SH1-to-CL clock if there is no load,0
hd.collectExtraRepowerPipsForDiabloNoClearBitgenSupport,boolean,False,this code is used to collect extra tiles outside bounding-box due to advanced clock routing support,0
hd.debugCarveNet,boolean,False,Parameter to turn on dubugging of carve route tree on PPLOC boundary,0
hd.debugChecksum,integer,False,Enable debugging of checksum. The greater the value the more verbose the debug output,0
hd.debugEnableNestedPblocks,boolean,False,Parameter to enable nested pblock support,1
hd.debugINet,integer,False,Parameter to generate debug output for Interface Nets of Partial Configuration flows. The greater the value the more verbose the debug output,0
hd.debugOptDesignChangeCausePlacerCrash,boolean,False,opt_design change to skip DONT_TOUCH on hierarchical instance,0
hd.debugParentTile,boolean,False,Parameter to print the parentTile of a selected tile,0
hd.debugPartitionNet,boolean,False,Parameter to turn on dubugging of PartitonNet,0
hd.debugPartNets,integer,False,Parameter to generate debug output for dubugging of PartitonNets. The greater the value the more verbose the debug output,0
hd.debugPartPinRangeGen,boolean,False,Parameter to turn on dubugging of auto generate pprange for pr/pc/partition,0
hd.disableClockContainmentChecking,boolean,False,Disable clock containment checking for debugging purpose.,0
hd.disableINTTileSplit,boolean,False,Disable INT tile splitting in Everest for routability testing,0
hd.disableRCLKTileSplit,boolean,False,Disable RCLK tile splitting in Everest for routability testing,0
hd.disableVNOCTileSplit,boolean,False,Disable VNOC tile splitting in Everest for routability testing,0
hd.dumpOutDebuggingNodes,boolean,False,"parameter to dump out the debugging nodes, e. g. RM routing nodes outside RM region, static SLL used inside RM",0
hd.enableDriverReplicatonOnStaticDriverStaticLoadPath,boolean,False,enable driver replication on static to RM input boundary nets. This happens when static driver drives both static and RM loads,0
hd.enableEarlyPR,string,False,Enable PR internally for a upcoming architecture that does not yet have FrameMgr support.,0
hd.enableFlowCheckParam,boolean,False,This is going to enable specific flow check,1
hd.enableIDFDRC,boolean,True,Enable system IDF DRCs of VIV 2.0.,0
hd.enableOOCPR,string,False,Enable OOC module PR implementatino internally.,0
hd.enablePostRouteDRC,boolean,False,Enable post-route-DRC,1
hd.enablePPLOCGradientCapacity,boolean,False,enable the code of PPLOC placement tuning,1
hd.enablePRFreeze,boolean,False,Enable XPIO PR freeze mode for PDI generation,0
hd.enablePRInsertedBufferDeletion,boolean,False,"if it is true, delete inserted buffers when doing set_property HD.RECONFIGURABLE false",0
hd.enableReadCheckpoint,boolean,False,Parameter to control new HD.PARTITION/HD.ISOLATION specific read_checkpoint -cell behavior.,1
hd.enableReadCheckpointCanPlace,boolean,False,Parameter to control new HD.PARTITION/HD.ISOLATION specific read_checkpoint -cell canPlace behavior.,1
hd.enableReconfigurableSuperLongLineForStaticRouting,boolean,False,parameter to enable reconfigurable super long line for static routing,1
hd.enableTandemAutoPblockAssignment,boolean,False,Enable Tandem stage1 auto pblock assignment,1
hd.enableTandemPR,string,False,Enable software support of Partial Reconfiguration + Tandem designs.,0
hd.enableVerticalExpansion,boolean,False,set the parameter true to expand vertically 1 FSR top and 1 FSR bottom,0
hd.errorInjectionForDefaultMuxSelection,boolean,False,1st configuration always picks up static incident; while 2nd configuration does not change,0
hd.everestAddBli,string,False,"For Everest, controls whether to pull in BLI resources for each ranged HSR tiles. Valid values: none, aligned, all",all
hd.everestSnapping,integer,False,Controls new Everest snapping behavior. 0 is the default where numbers greater are different strategies we are currently trying out.,0
hd.excludeRouteNodes,boolean,False,Control RM GNODE/SLLs route nodes exclusions,1
hd.expansionRatio,integer,False,total number of tiles after expansion / total number of tiles before expansion,3
hd.extendBonded,string,False,"For 7-series ROUTING snapping_mode, when possible extend RM pblock into bounded IO regions without locs to help with routing",1
hd.extendUnbonded,string,False,"For 7-series ROUTING snapping_mode, when possible extend RM pblock into unbounded IO regions without locs to help with routing",1
hd.FilterHSRRoutingTiles,string,False,"For Everest control the routing resources pulled in for ranged HSR tiles. By default, include all types. Specify specific tile names that get filtered out.",None
hd.growRmToUnusedStatic,integer,False,"When static is placed and completed, set this with snapping mode ON, to grow pblock into unused PUs",0
hd.HandleUnusedPrClockNodes,boolean,False,set it to true so that unused PR clock nodes has only one pull-up inside RP,1
hd.hardCodedClockPPLOCFor8Series,boolean,False,Add DONT_TOUCH on static loads driven by RM output ports,0
hd.HSRRoutingTypes,string,False,"For Everest control the routing resources pulled in for ranged HSR tiles. By default, include all types. Specify specific tile type(s) in string",None
hd.initialNumberOfPartPinLocPerIntTile,integer,False,"Initial number of PPLOC per INT tile, default value is 1, it means 2 per INT tile",1
hd.insertFlipFlopForLoadlessClockNets,boolean,False,"For load-less clock nets, in PR flow or platform flow: true: insert FF; false insert LUT1",1
hd.insertOneBufferPerPort,boolean,False,parameter to control inserting 1 buffer per port,1
hd.isModuleMode,boolean,False,"use modular flow to implement this design, e.g allow unbuffer IOs and sourcelss nets",0
hdlin.showAllParseMessages,boolean,False,Show all parse and elaborate messages,0
hd.maxPPLOCSPerIntTile,integer,False,Max number of PPLOCs per tile,5
hd.moduleRouteStorage,boolean,False,Use PPLOC boundaries for determining subnet parent.,0
hd.numberOfINTColumnsForHorizontalExpansion,integer,False,"Number of interconnect tile columns for horizontal expansion, default value is 2",2
hd.numberOfProgrammingUnitsForHorizontalExpansion,integer,False,"Number of horizontal expansion, default value is 2-PU",2
hd.outputPortPPLOCSupport,boolean,False,Add support for assigning PPLOCs to output ports of clock nets driven by RM outputs,1
hd.partitionFlow,boolean,False,True if the project contains at least one partition.,0
hd.partPinRangesForPblock,boolean,False,Parameter to control whether HD.PARTPIN_RANGEs are automatically created from pblock for HD.PARITION and HD.ISOLATION,1
hd.PlatformFlow,boolean,False,Support basic in-context partition-based HD solution for platform creation and preservation,0
hd.platformVerifyCachedRun,boolean,False,Enable cache based flow for platform verify to save runtime,1
hd.postRoutePPLOCAssignmentBufferInsertionForSinglePortMultipleLoads,boolean,False,"post-route PPLOC assignment, do buffer insertion on single-port multiple loads to generate the 2-pin nets",0
hd.postRoutePPLOCAssignmentLocalClock,boolean,False,do post-route PPLOC assignment on local clock net from IBUF to BUFG,1
hd.postRoutePPLOCAssignmentOne2OnePort,boolean,False,do post-route PPLOC assignment on boundary port has 1 driver and 1 load,1
hd.postRoutePPLOCAssignmentPPLOCContainedInsideExpandedRange,boolean,False,"post-route PPLOC assignment, PPLOC contained inside expanded range",1
hd.postRoutePPLOCAssignmentStrategy,integer,False,1. choose the 1st qualified Node; 2. choose the last node across placement boundary; 3. choose the qualified with least number of PPLOC assigned,3
hd.pplocReductionOnStaticDriverStaticLoadPath,boolean,False,switch to control PPLOC reduction on paths having static driver and static loads,1
hd.pplocsFullyInsideRanges,boolean,False,"for OOC designs, only select Nodes that are FULLY inside the pblock ranges",0
hd.PRConnectionCheck,boolean,False,Parameter to do PR Connection check,1
hd.preserveRoutingFootprintInProperty,boolean,False,enable store/restore routing footprint in property,1
hd.preventRouterPinSwap,boolean,False,This parameter is combined with hd.skipPartPinAssignmentOnFullyContainedBoundaryNets. We need to prevent PIN SWAP in router,1
hd.PRIllegalNodes,boolean,False,Parameter to exclude multi driver nodes being used in Reconfig Pblocks,1
hd.prohibitFullyContainedStaticGaps,boolean,False,prohibit the fully contained static gaps inside RP PBLOCK,0
hd.qorDbgFlow,string,False,"QOR flow names. It could be: PR, FLAT, EXCLUDE, CONTAIN, EPCR, PBLOCK",PR
hd.reclaimStrategy,integer,False,"Snapping reclaim strategy: 0: OFF, 1: reclaim one big block PU gaps that have no placent, 1: partial reclaiming of one PU gaps with no placemnt",0
hd.reducePartPinAssignmentOnAbuttedRPs,boolean,False,reduce part-pin assignment when two RPs are abutted to each other,1
hd.reducePartPinAssignmentOnMultiplePartitionNetWithoutStaticLogic,boolean,False,reduce part-pin assignment for output port driving input use cases. There is no static logic on the net,1
hd.removeEmptyPuFromRm,integer,False,Removes empty PUs RP pblock when snapping_mode is ON. Use after initial placement of static and RM logic,0
hd.removeRmPuFromStatic,integer,False,"When static is allowed to be placed in RM, set this and snapping_mode ON, and it will remove static PUs from RP pblock",0
hd.removeStaticPuFromRm,integer,False,"When static is allowed to be placed in RM, set this and snapping_mode ON, and it will remove static PUs from RP pblock",0
hd.repowerOffPipsFromSelf,boolean,False,collect repower off pips from the configuration itself,0
hd.routingContainmentAreaExpansion,boolean,False,set it to true to expand the routing containment area,1
hd.rpRouting,integer,False,Controls new Everest RP routing behavior. 0 is the default old flow where numbers greater are different strategies we are currently trying out.,3
hd.skipInit,boolean,False,false (default): Skips all inititialization of HDHDManager. Workaround for bringing up new architectures when some HD funcitionality is not ready yet.,0
hd.skipLockingFullyContainedBoundaryNets,boolean,False,true: skip locking fully contained boundary nets (input nets with static loads); false: lock everything,0
hd.skipPartitionPinReductionOnCell,string,False,set the cell to skip partition pin reduction on given nets,None
hd.skipPartPinAssignmentOnFullyContainedBoundaryNets,boolean,False,skip part-pin assignment when the net is fully contained inside expanded region,1
hd.snappingMode,string,False,"Internally, allow the changing of the snapping mode.",None
hd.StrictContainRouting,integer,False,Parameter to have CONTAIN_ROUTING Pblocks be more conservative,1
hd.supportClockNetCrossDiffReconfigurablePartitions,boolean,False,This is for supporting clock driver in RP1 and clock loads in RP1 and RP2,1
hd.testFlow,integer,False,Parameter used to control XDC generation for different flows,0
hd.topEdgeProhibitContainmentPblock,integer,False,Prohibot the top N rows of static containment PBLOCK,1
hd.totalLengthOfHorizontalExpansion,integer,False,"Total length of horizontal expansion, set this parameter to adjust the horizontal expansion",10
hd.useFullFSRForBitstream,boolean,False,Apply full FSR for bitgen. Do full clearance,0
hd.useStaticResourceForRMRouting,boolean,False,set it to true to enable static resources for RM routing. This is only for RM internal clock routing,1
hd.verifyFullDesign,boolean,False,"Enable verification of all bitfiles in platform_verify, not just the partial ones",0
hd.Visual,integer,False,Parameter to generate visualization scripts for Pblocks,1
hd.writeCheckpointCellWithBoundaryInfo,boolean,False,Preserve boundary information for write_checkpoint -cell,1
iconstr.diffPairPulltype,string,False,"Speficy how to set PULLTYPE on differential port pairs. Valid settings are 'same', 'opposite', and 'auto'(default). for 'auto', 7-series will use 'same', ultrascale and beyond use 'opposite'.",auto
iconstr.pushThruBuffers,boolean,False,Allow io constraints to push thru buffers,0
impl.rodin.netlistEDIF,boolean,False,Use EDIF as input to rodin implementation flow,1
incremental.numTimingPaths,integer,False,Number of timing paths of which timing data is collected for incremental flow,10
incremental.toolMarginOverRecordedWNS,float,False,tighten WNS target for incr flow by this much over refWNS,0.05
incremental.turnOffIncrFlow,boolean,False,Turn off incremental flow,0
iopl.autoPlaceDeviceView,boolean,False,Auto Placer aligns on device view,0
iopl.autoPlaceOnlyHeur,integer,False,Run Only One Heuristic,-1
iopl.breakAtFirst,boolean,False,Exit ILP solver at first feasible solution,0
iopl.checkSiteCapacity,boolean,False,Check a site's capacity while formulating ILP constraints and update the constraints accordingly,1
iopl.checkUnBufferedTerms,boolean,False,DRC Check unbuffered IO Terms,1
iopl.clkCntPlacerLimit,integer,False,limit of # of instance in clock count placer to skip clock count placer,500
iopl.clkLoadPlacerVerbose,integer,False,Turn on verbose for clock load placement status,0
iopl.clkPlacerOverride,boolean,False,Internal debugging - clock placer errors global override,0
iopl.clkPlacerVerbose,integer,False,Main verbose control for clock placer,0
iopl.COINSolverType,integer,False,Selected COIN LPSolver,0
iopl.dumpClkSrcPlacerJson,boolean,False,Param to control whether dump oout json for BB status,0
iopl.forceTurnOffGUROBI,boolean,False,Force to turn off Gurobi,0
iopl.gtBufggtMmcmObjectiveWeight,float,False,relative weight of GT-to-BUFG_GT-to-MMCM objective,100
iopl.heurSuccessDump,boolean,False,Dump fate of heuristic success,0
iopl.ilpRelaxerLevel,integer,False,ILP relaxer level,2
iopl.IncludeMMCMForSLRClkOpt,boolean,False,Include MMCM for SLR clk optimizations,0
iopl.maxNumIOBusAnnealerIter,integer,False,Maximum number of annealer iterations in IO bus placement,100
iopl.maxNumLocRelationConstraints,integer,False,Maximum number of Loc relation constraints,10000000
iopl.minimizeBUFGAndCMTLoadsSLRDist,boolean,False,try to place bufgs that have only one MMCM/PLL load in the same or neighbor SLRs,0
iopl.olympusEval,boolean,False,Obsolete: Left so that existing tcl scripts don't fail,0
iopl.partCompat,string,False,Parameter to specify what parts are to be made compat,None
iopl.placeBitsliceCtrlRiuor,boolean,False,param to turn on/off xiphy related blocks placement task,1
iopl.placeBufggtDrivenMmcmLoadsCloseby,boolean,False,Enforces the objective function to place MMCM loads close to their BUFG_GT source to help during clock routing,1
iopl.placeGlobalClockInstsInIOPlacer,boolean,False,Place global clock instances in IO placer,1
iopl.placeIOAndGTLoadsCloseToClockSource,boolean,False,Enforces the objective function to place IO/GT loads close to their clock source to help during clock routing,1
iopl.placeIOsInMiddleOfDevice,boolean,False,Enforces the objective function to give preference to IO sites in middle of the device,0
iopl.placeRegionalClockInstsInIOPlacer,boolean,False,Place regional clock instances in IO placer,1
iopl.placeUnBufferedTerms,boolean,False,Place unbuffered IO Terms,1
iopl.preferredSLRObjectiveWeight,float,False,relative weight of BUFG bucket assignment in different SLRs (when iopl.tryPreferredSLRForBufgs is set,200
iopl.regionalClockCheckMacroInstsConstraint,boolean,False,Check area constraint generated by regional clock placer for Macros,1
iopl.relativeSpreadingWeight,float,False,relative weight of IOBus spreading to weighted wirelength cost,1
iopl.runAssymetryOptimization,boolean,False,to run IO assymetry optimization,1
iopl.runClkSLROptimization,boolean,False,to run clock proximity SLR optimization,1
iopl.runFullIOBusPlacer,boolean,False,to run full IOBus placement,1
iopl.runIOBusPlacer,boolean,False,Run IOBus placer flow,1
iopl.runIOPStats,boolean,False,to run IO placement statistics (quality metric),0
iopl.runProximityOptimization,boolean,False,to run IO proximity optimization,1
iopl.runSplitSioGroups,boolean,False,to run IOBus placer with split SioGroups,0
iopl.sioIlpModel,integer,False,SIOILP_MODEL,0
iopl.sioIlpVerbose,integer,False,SIOILP_VERBOSE,0
iopl.skipCertainClockRules,boolean,False,Param to control whether to skip some of the clock rules like rule_bufgce_bufgctrl,1
iopl.skipIoBufgClockRules,boolean,False,Param to control whether to skip some of the clock rules like rule_io_bufg_pll_loads,1
iopl.skipMmcmBufgClockRules,boolean,False,Param to control whether to skip some of the clock rules like rule_mmcm_bufg_pll_loads,1
iopl.skipPllBufgClockRules,boolean,False,Param to control whether to skip some of the clock rules like rule_pll_bufg_pll_loads,1
iopl.SLRObjectiveWeight,float,False,relative weight of clock SLR optimization,50
iopl.sortIOsBySLR,integer,False,"Sort IO Banks such that the ones in/closer to master SLR are used first, if the utilization is less than the threshold specified",0
iopl.spreadIOCol4Cong,boolean,False,"If IO utilization is low and is occupied only on one SLR, one IO COl, spread the IO Coloumn",0
iopl.termPlaceClean,boolean,False,Respect IOStd Rules During Manual Placement,0
iopl.tryPreferredSLRForBufgs,boolean,False,try to place bufgs in preferred SLRs (SLRs where bufg loads are locked/constrained),1
iopl.updatePrefrredSLRsForIOLoadsOfBUFGs,boolean,False,Consider IO cell locations for IO loads of BUFGs for global clock assignment to BUFG nets,0
iopl.useAllEdgesModel,boolean,False,keep all edges between 2 nodes of IOBus graph,0
iopl.useCOIN,boolean,False,Switch ILP solver to COIN.,1
iopl.useGUROBI,boolean,False,Switch ILP solver to GUROBI.,0
iopl.useSingleEdgeModel,boolean,False,keep only 1 edge between 2 nodes of IOBus graph,0
ipgui.addClockTab,boolean,False,Use this flag to automatically create a Clock Tab for FREQ_HZ clock interface parameter which can be configured for use in automatic creation of the _ooc.xdc,0
ipgui.displayPowerEstimation,boolean,False,Display Power Estimation information on IPGUI,0
ipgui.dobitstringLengthValidation,boolean,False,Set this flag to enable bit string length validation,1
ipgui.dumpGuiStates,boolean,False,Use this flag to dump GUI states that are stored in XGUI of the IP in ROBOT testing,0
ipgui.enableResetonPreset,boolean,False,Enable reset of Customization while applying Preset,1
ipgui.enableStartIPGUIRefactoring,boolean,False,Unset this flag if we do not want to enable the code refactoring for start_ip_gui,1
ipgui.openDebugWindow,boolean,False,Set true to bring up IP GUI debug window with IP GUI. Works only in debug build,0
ipgui.savePresetWithModifiedParams,boolean,False,Use this flag to capture only the modified user parameters on saving the configuration as a preset,1
ipgui.showProgressBar,boolean,False,"If set to true, all the IP param changes will include a progress bar whenever required.",0
ipgui.useDelayedValidationForDict,boolean,False,Set this flag to delay the validation calls on all user parameters while applying a dict of CONFIG properties,1
ipgui.useOptimizedDict,boolean,False,Set this flag to optimize the number of calls to update procedures while applying a dict of CONFIG properties,0
ipgui.validateXguiProperties,boolean,False,Use this flag to validate the usage of xgui properties,1
ipgui.xguiUseSourceIp,boolean,False,Set true so that XGUI uses 'source_ipfile' instead of 'source',0
ips.addSpecialDataToCacheID,boolean,False,Include special data in cache-ID for cores with dynamic synthesis files.,1
ips.allowAppcoreSubcoreInst,boolean,False,Allow create_ip to work for AppcoreSubcore component,0
ips.allowOOCdebugMsgs,boolean,False,Propagates IPCACHE/CACHEID debug scope and visibility to OOC TCL file,0
ips.allowRemoteIndexUse,boolean,False,Enables the use of remote repository index files,0
ips.autoGenerateIndex,boolean,False,Automatically generate repository index files,0
ips.cacheIpLicenseCheckouts,boolean,False,Cache result of previous IP license checkouts for faster lookups,1
ips.checkOutputProductFileTypes,boolean,False,Verify output product file types for language dependent output products,0
ips.convertLiteralBitStringValues,boolean,False,Convert literal-to-canonical bitstring format during Tcl 'set_property' command,0
ipscratch.quietCmds,boolean,False,Set false to disable message-suppression of selected ipscratch-scope tcl commands,1
ips.customIpAllowMultVers,boolean,False,Allow custom IP to have multiple versions in the IP Catalog,1
ips.debug.plainTextCrc,boolean,False,Enable Plain Text Crcs for debugging purposes,0
ips.debugUpgrade,boolean,False,"Enables additional debug information for IP Developers attempting to triage upgrade problems, and develop upgrade scripts",0
ips.deprecateImportIP,boolean,False,Avoid using the import_ip command if feasible,1
ips.dft.enableIPXinXIT,boolean,False,Allow XIT access to IPX functions (for testing use),0
ips.disableStrictMatching,boolean,False,Allow create_ip to override the version field if no match is found,0
ips.downgradeIPIdentifiedWarnings,boolean,False,Inserts the 'DowngradeIPIdentifiedWarnings' pragma into generated HDL synthesis wrappers,1
ips.dumpIPDebugData,boolean,False,Dumps the IP defs' debug data,0
ips.dumpLockData,boolean,False,Dumps the IP instance lock data,0
ips.dumpTmpIPDataPtrs,boolean,False,Dumps the tmp IPData ptrs during and after IP Catalog load,0
ips.enableAggressiveVIP,boolean,False,"If set to true, all AXIMM interfaces will have the AXI VIP inserted onto them.",0
ips.enableAllDefaultHDLTemplates,boolean,False,Enables the generation of both VHDL and Verilog HDL default instantiation templates when either is selected,1
ips.enableAsyncLicenseCheck,boolean,False,Check license for IP asynchronously after creation to speed up generation.,1
ips.enableClkWizChanges,boolean,False,"If set to true, clocking wizard library changes to calculate phase and DC are considered",0
ips.enableCoreContainerInstCache,boolean,False,Set this flag to enable IP instance caching for IP that utilize core containers.,1
ips.enableEarlyIPCacheCheck,boolean,False,Enable IP Cache check at end of generation,1
ips.enableEncryptOption,boolean,False,"If set to true, enables encryption during package.",0
ips.enableExplicitVerilogNetTypes,boolean,False,Enable explicit Verilog net types in generated synthesis/simulation wrappers,1
ips.enableHDLPrettyLayout,boolean,False,Enables a prettified layout within the generated HDL wrappers and instantiation templates,0
ips.enableHDLTemplateInterfaceAttributes,boolean,False,Enables the addition of attributes describing port membership of interfaces within the generated HDL instantiation templates,0
ips.enableHDLWrapperBitStringLength,boolean,False,Enables the explicit use of bitString lengths for all IP within the generated HDL wrappers,0
ips.enableHDLWrapperInterfaceAttributes,boolean,False,Enables the addition of attributes describing port membership of interfaces within the generated HDL wrappers,1
ips.enableInstCacheAutoRepoPaths,boolean,False,Set this flag to cause the ip_output_repo path to be implicitly appended to the ip_repo_paths project property.,1
ips.enableInstCache,boolean,False,Set this flag to enable IP instance caching.,0
ips.enableInstCacheRunIPC,boolean,False,Set this flag to enable IP instance caching IPC between run and original project.,1
ips.enableInterfaceArrayInference,boolean,False,run heuristic to recognize interface arrays,1
ips.enableIPCacheForModRefIPInst,boolean,False,Enable IP Caching for module reference IP,0
ips.enableIPCacheForUserIP,boolean,False,Enable IP Caching for custom IP,1
ips.enableIPCacheLiteLoad,boolean,False,Set this flag to enable lite-loading of IP instance cache entries.,1
ips.enableIPCacheLocking,boolean,False,Enable IP Caching lock file usage,1
ips.enableIPCacheLogsDir,boolean,False,Turn on creation of the IP Cache entry logs directories,0
ips.enableIPCacheMultiThreading,boolean,False,Enable IP Cache multi-threading for export option,1
ips.enableIpOutputDirectory,boolean,False,Enable IP output directory selection for delivery of IP output products,0
ips.enableIpSharedDirectory,boolean,False,Enable IP shared directory for delivery of shared output products under IP flow,0
ips.enableLockedByUserLock,boolean,False,Enablenew 'locked by user' locking feature.,1
ips.enableModuleReferenceWithAutoOOC,boolean,False,Enable the creation of an auto-generated ooc.xdc file for modref with IP within them.,1
ips.enableOverrideParameter,boolean,False,Set this parameter to allow a special parameter on the parent core to override child core parameters. Use with caution.,0
ips.enablePMCBootSettings,boolean,False,Toggle the flow to use new boot PMC settings (default off),0
ips.enableSimplifiedBoardSupportFlow,boolean,False,Enable Menu options and TCL command to add board support to an interface in the IP Packager,0
ips.enableSLRParameter,integer,False,"If set to true, automagically add a new user parameter SLR_ASSIGNMENTS to any IP that doesn't already declare it",0
ips.enableSmartLocking,boolean,False,"Enable smart locking feature that locks an IP when a part changes, only if it dependends to the part elements that have been change.",0
ips.enableSourceIpLicenseCheckout,boolean,False,Enable 'source' IP license checkout,1
ips.enableStandaloneDefElab,boolean,False,"If set, will allow instantiating deferred-elab hierarchical IPs in standalone mode",0
ips.enableSVCosim,boolean,False,Set this flag to generate SVCosim wrapper for system level simulation,0
ips.enableSynthOptimization,boolean,False,Set this flag to enable PHY synthesis optimization by disabling constraint flow,1
ips.enableSystemCInOutPorts,boolean,False,Set this flag to enable 'inout' port support during SystemC simulation wrapper generation,0
ips.enableSystemVerilogDeclarations,boolean,False,"If set true, enable SystemVerilog complex type declarations; otherwise, map complex types to the compatible bit vectors in the HDL wrapper.",0
ips.enableTtclLight,boolean,False,run ttcl in a newly created tcl interpreter.,0
ips.enableValidateAll,boolean,False,"If set to true, validate_all proc is considered",1
ips.enableValSrcAuto,boolean,False,Enable VALSRC_AUTO usage on inferred AXI bus parameters.,1
ips.enableVIPInsertion,boolean,False,"If set to true, all AXIMM interfaces with a bus parameter INSERT_VIP will have the AXI VIP inserted onto them.",1
ips.evaluateAddressConfigInString,boolean,False,Temporary switch that evaluates Address Configurable elements in string format,1
ips.excludeScopedToCellsAttribute,boolean,False,Exclude SCOPED_TO_CELLS attribute advertisement to Vivado flows.,0
ips.extractDeviceModelInfo,boolean,False,Temporary switch that extracts NOCModel information based on current part,0
ips.generation.cacheXitResults,boolean,False,Enables the software to skip re-generating an XIT file that has already been generated within the current generate_target call,1
ips.generation.createSVtemplate,boolean,False,"If set to true, create a SystemVerilog instantiation template",0
ips.generation.enableBlockHdlIP,boolean,False,Enables support for block hdl ip in IP Integrator.,1
ips.generation.enableLibraryPropagation,boolean,False,Enables the propagation of library information from component.xml to files generated via XIT/TTcl,1
ips.generation.includeLibraryNameInDir,boolean,False,"If set to true, the directory name of generated files includes the IP Library name",0
ips.generation.wrapSVOfile,boolean,False,"If set to true, create a synthesizable SystemVerilog instantiation template",0
ips.ignoreUnknownFamilySupport,boolean,False,Unknown family support should not be retained in the index file,0
ips.includeClockLocationConstraints,boolean,False,Include site locations as part of the autogenerated constraint files,0
ips.includeIpSharedDirectoryChecksum,boolean,False,Include unique IP checksum in IP shared directory path,1
ips.inferScopedToRefAttribute,boolean,False,Auto-infer SCOPED_TO_REF attribute if unset.,0
ips.inferSystemCSockets,boolean,False,Infer generated socket-to-socket connetions in default SystemC wrapper from bus interfaces,1
ips.ipStatusDebugMsgs,boolean,False,Enable report_ip_status debug messages,0
ips.loadXilinxCatalogIP,boolean,False,Set this flag to false to disable loading of IP from Xilinx repositories.,1
ips.lockCoreRevisionDiffs,boolean,False,Lock IP instance if core revision differs from IP data,1
ips.lock.ignoreMissingSubcores,boolean,False,Don't lock an IP if its definition is missing subcores,0
ips.maxHdlAttributeValueLength,integer,False,Set maximum length (in bytes) for injected HDL attribute values in IP generated outputs (-1 implies unlimited).,500
ips.maxXmlElementValueLength,integer,False,Set maximum length (in bytes) for XML element values in IP generated outputs (-1 implies unlimited).,500
ips.overrideCustomWrapperExclusions,boolean,False,Override/ignore list of IP in the custom wrapper exclusions list,0
ips.overrideFileProcOrder,boolean,False,Overrides 'NORMAL' IP file processing order to be 'EARLY' in Vivado,1
ips.overrideOutOfContextExclusions,boolean,False,Override/ignore list of IP in the Out-of-Context exclusions list,0
ips.overrideSupersededIPLock,boolean,False,Overrides restrictions that prevent superseded IP from being altered or generated,0
ips.overwriteIpSharedFiles,boolean,False,Overwrite files if they already exist in the IP shared directory,0
ips.postExampleProjectCleanup,boolean,False,"After open-example-project, reset the example target for the original project.",1
ips.prioritisedInferredInterfaces,string,True,"This parameter allows to specify prefered interface VLNVs. When inferring interfaces, the packager will try to infer the interfaces in this string in the order set here before any other ones. Example value: 'xilinx.com:interface:axi_ifc:1.0 xilinx.com:interface:other_ifc:2.0'",None
ips.recursiveComponentSearch,boolean,False,Enables the recursive search for component.xml files to continue after one has been found,1
ips.removeHLSconstraints,boolean,False,Prevent the addition of any HLS-generated OOC XDC file to the BOM,1
ips.repoChangeMonitor,boolean,False,Enable IP repository file change monitor,1
ips.repoChangeMonitorDbgLevel,integer,False,Level of repo monitor debug messages to show,-1
ips.runs.hlsOverrideClocks,string,False,"Pass the supplied clocks to HLS instead of getting the clocks from the IP. Format is 'name,value,name,value'.",None
ips.runs.updateHLSFilesOnly,boolean,False,Only update HLS IP when updating files on completion of a run.,0
ips.saveBdExampleTmpArea,boolean,False,Don't clean up BD IP open-example-project tmp area.,0
ips.saveIPCacheSynthRuntime,boolean,False,Save the synthesis runtime in the IP Cache stats,1
ips.shortenBdExampleIpName,boolean,False,Use short IP name for BD IP open-example-project.,1
ips.shortenExampleProjPaths,boolean,False,Do not preserve imported files directory structure for Example Projects.,1
ips.simulation.subCoreNoWorkLibName,boolean,False,Use top HDL file's library instead of the default for generated subcore simulation wrapper file.,1
ips.state.forceCompositeReset,boolean,False,Force composite reset as part of refresh,0
ips.strictUpgrade,boolean,False,Issues a CRITICAL WARNING (rather than a WARNING) if there are port mismatches or customization failures in the upgraded core,1
ips.synthesis.subCoreNoWorkLibName,boolean,False,Use top HDL file's library instead of the default for generated subcore synthesis wrapper file.,1
ips.threadLimit,integer,False,maximum of threads created,10
ips.unifiedDataModelBlackList,boolean,False,Temporary switch to force blacklist IP to declare support for the unified data model,1
ips.uniqueLabtoolsCacheInstIds,boolean,False,Set this flag to cause Labtools internally cached IP instances to have different cache IDs than normal IP.,1
ips.useInterfaceDependencyCheck,boolean,False,Use strict interface dependency validation to ensure subcore dependencies exist in appropriate file groups.,0
ips.useIPCacheHLSCrc,boolean,False,"For HLS-generated IP, use a checksum of component checksums and ignore the core revision in the cache-id.",1
ips.useModRefInferredIPBlackList,boolean,False,Use the Black list to get the supported IP components for module reference RTL-inferred IP.,1
ips.useModRefInferredIPWhiteList,boolean,False,Use the White list to get the supported IP components for module reference RTL-inferred IP.,0
ips.useNewMigFlow,boolean,False,Toggle the flow to use the new MIG/Chipscope flow (default on),1
ips.useOldDependencyGraph,boolean,False,"Temporary switch that contains changes related to dependency graph that existed untill April 28th, 2016",0
ips.useProjectLanguageSubcoreFileDiscovery,boolean,False,Use current project langauge preferences during subcore file discovery,1
ips.useShortDefaultIPName,boolean,False,Use shorter names for default IP instance name.,0
ips.useShortHIPDirectoryNames,boolean,False,Use shortened directory names when creating dynamic IP.,1
ips.useSimPrecompiledStaticFiles,boolean,False,Use simulation pre-compiled static files (so don't deliver those files),0
ips.useStrictSubCoreValidation,boolean,False,Use strict subcore validation to ensure subcore dependencies exist in appropriate file groups.,0
ips.useUpdateModuleReferenceCommand,boolean,False,Use update_module_reference command instead of update_ip_catalog -scan_changes -update_module_ref and upgrade_ip.,1
ips.viewScopedBd,boolean,False,Set this flag to enable viewing scoped-BD of a hierarchical IP,0
ips.writeYmlFile,boolean,False,Write YML file in addition to XML file.,0
ipx.allowOOCBDPackaging,boolean,False,"If set true, allows packaging of a block diagram marked for out-of-context synthesis",1
ipx.checkMissingUserParameterOrderAsError,boolean,False,"If set true, ipx::check_integrity will error on missing User parameter Order attribute; otherwise, it will just warn.",0
ipx.checkTopExportedNameMatchFileGroupModelName,boolean,False,Packager Integrity check for top model name match of exported name,1
ipx.compressXmlOutput,boolean,False,Compress XML whitespace in ipx output files,0
ipx.createXgui2Files,boolean,False,"If set true, create XGUI2.0 default Tcl files instead of XGUI1.0",1
ipx.enableCoreGen,boolean,False,Enable support for packaging CoreGen IP in Packager,0
ipx.enableIPIIntegrityChecks,boolean,False,Enable IP Integrator checks in ipx::check_integrity,0
ipx.HDLParsingVerbosity,integer,False,"HDL Parser warning level. 1: Fatal and Error only; 2: Fatal, Error and Warning only; 3: Fatal, Error, Warning, Info; Others: Fatal only.",1
ipx.integrityCheckFilesExist,boolean,False,Enable file existence checks in ipx::check_integrity,1
ipx.integrityCheckInterfaceAsError,boolean,False,"If set true, ipx::check_integrity will error on inconsitent bus interfaces; otherwise, it will just warn.",0
ipx.integrityCheckUnpackagedFiles,boolean,False,Enable file unpackaged checks in ipx::check_integrity,0
ipx.interfacePortMapThreshold,integer,False,Infer a bus interface if mapping component ports to interface ports exceeds this percentage threshold.,20
ipx.lockPreviousXilinxIP,boolean,False,Reflects default value of ipx::core lock_previous_versions property for Xilinx IP,1
ipx.mismatchedPortDirectionsAsError,boolean,False,"If set true, ipx::check_integrity will error on inconsitent component and logical port directions of master or slave interface mode; otherwise, it will just warn.",0
ipx.parseAllFilesForTopLevelData,boolean,False,"If set true, parse all synthesis files for top-level ports and parameters.",1
ipx.parseCustomInterfacesFromHDL,boolean,False,"If set true, parse user's custom interfaces from HDL's comments and attributes.",1
ipx.supportIterativePackaging,boolean,False,Enable ability to edit an IP definition in a project and update IP instances uppon completion.,1
ipx.updateParametersForXgui2,boolean,False,"If set true, run ::ipgui::update_parameters to update default values prior to XPATH evaluations.",0
labtools.enableProjectByFpga,boolean,False,Enable Labtool project format 2016.2 and earlier,1
labtools.ila.autoCloseIlaData,boolean,False,Automatically close ILA data objects when associated WCFG closes,1
labtools.migPicoSupported,boolean,False,Parameter to turn on picosecond support for the MIG GUI,1
labtools.serial.microblazeResetBeforeScan,boolean,False,Parameter to enable MB reset before running eye scans for ISIBERT designs,1
labtools.serial.microblazeResetForAllScansInSweep,boolean,False,"Parameter to control the MB reset for the scans in a sweep. If true, then the MB is reset before every scan in the sweep",0
labtools.showVDPsecurity,boolean,False,parameter to show Vivado Device Programming Security feature in the Navigator tree,0
labtools.wave.createCSVForBusPlot,boolean,False,Create a new bus plot friendly CSV file outside the .ila zip file,0
logicopt.allowEmptyHierCellNets,boolean,False,All empty hierarchy cell nets (default: off),0
logicopt.allowEmptyHierCells,boolean,False,Allow empty hierarchy cells (default: on),1
logicopt.allowInverterPushing,boolean,False,Perform Inverter pushing during LOPT,1
logicopt.annotateModifiedPrims,boolean,False,Set OPT_MODIFIED property to phase modifying cell . (default: on),1
logicopt.applyFinishingTouch,boolean,False,Skip Cleanup Phase at end of opt_design,1
logicopt.applyLogicProp,boolean,False,parameter for opt_design to act on set_logic_X logic. (default: on),1
logicopt.applyPostPwroptCleanup,boolean,False,Apply post-pwropt cleanup using logic-opt,1
logicopt.applyRestruct,boolean,False,Run the re-structure optimization,0
logicopt.BUFGinsEnableLoadSplitting,boolean,False,Split the loads of the BUFG between RST and NON RST loads. Only Rst loads get the bufg,1
logicopt.BUFGinsertCLKforceForRoutability,boolean,False,Force insert BUFG if load needs it for routing,1
logicopt.BUFGinsertMaxCount7Series,integer,False,Insert up to this number of BUFGs (in 7-series),12
logicopt.BUFGinsertMaxCountUltrascale,integer,False,Insert up to this number of BUFGs (in Ultrascale and beyond),24
logicopt.BUFGinsertMaxCountUltrascaleMandatoryInsertion,integer,False,"Insert BUFG upto this limit when max BUFG insertion limit is relaxed for mandatory insertion cases, ultrascale and forward",50000
logicopt.BUFGinsertMinLoadCount,integer,False,Only insert BUFG if num loads >= than this,30
logicopt.BUFGinsertPortPunchLoadSplit,boolean,False,Allow port punching when load-splitting for finer splits,1
logicopt.bufgOptBefMerge,boolean,False,do BUFG opt before merging equivalent drivers,0
logicopt.bufgOptTargetedLoadSplitOnly,boolean,False,Do only targetted load splitting in call to bufg-opt,0
logicopt.bypassBIBUFinsertion,boolean,False,Prevent Logic Opt from inserting BIBUFs (default: off),0
logicopt.bypassBUFRretarget,boolean,False,Bypasss retargeting of BUFR elements in Ultrascale,0
logicopt.bypassBUFRretargetMode,integer,False,Bypasss retargeting mode of BUFR elements in Ultrascale,2
logicopt.bypassGTYCOMMONtransform,boolean,False,Disable GTYE3_COMMON transformation (default: OFF),0
logicopt.bypassIBUFins,boolean,False,Prevent Logic Opt from inserting IBUF for directly-connected top-terminals (default: off),0
logicopt.bypassIDELAYE3Insertion,boolean,False,Bypasss insertion of IDELAYE3 elements in Ultrascale,0
logicopt.bypassIOBUFDSportTag,boolean,False,Bypasss tagging of differential ports formerly connected to I/OBUFDS elements,0
logicopt.bypassISERDESE3Insertion,boolean,False,Bypasss insertion of ISERDESE3 elements in Ultrascale,0
logicopt.bypassMultiDriverDrc,boolean,False,Prevent Logic Opt Sweeping from issuing errors on Multi-Driver Nets (default: off),0
logicopt.bypassODELAYE3Insertion,boolean,False,Bypasss insertion of ODELAYE3 elements in Ultrascale,0
logicopt.bypassOOCDRC,boolean,False,parameter for opt_design to do DRC checking on imported modules. (default: off),0
logicopt.bypassOptimizeForDCPCell,boolean,False,run specific optimizations for read_checkpoint -cell default: OFF),0
logicopt.bypassOSERDESE3Insertion,boolean,False,Bypasss insertion of OSERDESE3 elements in Ultrascale,1
logicopt.bypassOSERDESE3transform,boolean,False,Bypasss retargeting of 2 ODDRs into a single OSERDESE3 elements in Ultrascale,0
logicopt.bypassSerdesTransform,boolean,False,disable SERDES retargeting (default: OFF),0
logicopt.bypassXiPhyGeneralInsertion,boolean,False,"Bypasss insertion of IDELAYE3, ODELAYE3, ISERDESE3 and OSERDESE3 elements in Ultrascale",0
logicopt.bypassZHOLDins,boolean,False,Prevent Logic Opt from inserting ZHOLD_DELAY (default: off),0
logicopt.carryRemapChainLengthThreshold,integer,False,threshold of carry chain's length for carry remap (DEFAULT: 1),1
logicopt.cellSpansSLRThreshold,float,False,Ratio of primitives below a cell to SLR capacity if greater than this threshold triggers cell being marked as can span SLR .,0.1
logicopt.checkConnectionConstraintsOnDTLoads,boolean,False,Do not allow disconnect from DONT_TOUCH loads whose nets have constraints (DEFAULT: ON),1
logicopt.checkDSP48E2,boolean,False,Enables sweeping inside of DSP48E2. (default: OFF),0
logicopt.checkNetDriverDirection,boolean,False,"Check whether nets are correctly driven, either by an output instTerm or an input Terminal",0
logicopt.checkTimingForDSPRegisterOpt,boolean,False,Check timing for moves during DSP register opt (default: true),1
logicopt.chooseMergeEquivalentDriversV2,boolean,False,Choose V2(newImplementation) of MergeEquivalentDrivers,1
logicopt.colorConstPropStartingPoints,boolean,False,write a tcl file to color starting points of const prop (DEFAULT: OFF),0
logicopt.connRepl2CtrlSetReplicationFactor,float,False,"Importance of control set loads for replication , between 0 and 1 , 1 implies control set replicated equivalent to data pin",0.15
logicopt.connReplication1,boolean,False,Replicate driver based on placement guesses from netlist connectivity. Algorithm 1 . Experimental.,0
logicopt.connReplication1CandidateScoreThreshold,integer,False,Threshold for choosing candidate for connectivity based replication.,50
logicopt.connReplication2,boolean,False,Replicate driver based on placement guesses from netlist connectivity. Algorithm 2 . Experimental.,0
logicopt.connReplication2CandidateScoreThreshold,float,False,Threshold for choosing candidate for connectivity based replication.,50
logicopt.connReplication2Iterations,integer,False,Number of connectivity based replication iterations,1
logicopt.ConstReachRecursionLimit,integer,False,Threshold setting for constant propagation recursion.,1000
logicopt.createFaultyDesignIgnoreCtrlSetsMergeSRLFF,boolean,False,"Create faulty design, by ignoring control sets to merge SRL, Flop chains",0
logicopt.cycleDetectInputInst,string,False,Input instance for loop detection,None
logicopt.cycleDetectInputPin,string,False,Input pin for loop detection,None
logicopt.cycleDetectOutputInst,string,False,Output pin for loop detection,None
logicopt.cycleDetectOutputPin,string,False,Output pin for loop detection,None
logicopt.debugScope,string,False,Set module based scope for debug messages,None
logicopt.deleteDriverlessNet,boolean,False,"If a driverless net has multi-reachable-sinks, then one may/may-not want to delete the net. Set this param, to force delete the net.(default: ON)",1
logicopt.deleteEmptyHierWithDontTouch,boolean,False,Enables deletion of empty hierarchy even if that has a dont_touch attribute. (default: OFF),0
logicopt.disableConnectivityAnalysis,boolean,False,Disable connectivity analysis.(default: OFF),0
logicopt.disableIncrShapeUpdateInOptDesign,boolean,False,Disable incremental shape update to improve run time,0
logicopt.doEnhancedConstPropInMUXFRemap,boolean,False,Do Enhanced ConstProp before MUXF Remap,1
logicopt.doFmuxOptInEmulation,boolean,False,Do Fmux Opt in Emulation (DEFAULT: ON),1
logicopt.doLutRemapAfterCarryRemap,boolean,False,perform lut remap after carry remap (DEFAULT: ON),1
logicopt.doLutRemapAfterControlSetReduction,boolean,False,perform lut remap after control set reduction (DEFAULT: ON),1
logicopt.doTargetedRemap,boolean,False,Try remap targeted cell only (DEFAULT: OFF),0
logicopt.dspOptMoveLeft,boolean,False,Move registers left during dsp register opt (default: false),0
logicopt.dspOptMoveRight,boolean,False,Move registers right during dsp register opt (default: false),0
logicopt.emulationMode,boolean,False,Run opt_design in emulation mode . (default: OFF),0
logicopt.enableAggressiveRemapFlow,boolean,False,"When set to false, then for -aggressive_remap or ExploreWithRemap directive, the traditional remap will be run and aggressive optimization will be disabled(default: ON)",1
logicopt.enableBUFGCEfanCollapsing,boolean,False,enable collapsing of BUFGCE elements,1
logicopt.enableBUFGfanCollapsing,boolean,False,enable collapsing of BUFG elements,1
logicopt.enableBUFGinsertCLK,boolean,False,Insert BUFG for clock nets,1
logicopt.enableBUFGinsertCLKverbose,boolean,False,Insert BUFG for clock nets verbose messages,0
logicopt.enableBUFGinsertHFN,boolean,False,Insert BUFG for high fanout nets,1
logicopt.enableBUFGInsertionForEverest,boolean,False,Enable all BUFG insertions by logic optimization in everest architecture (default: ON),1
logicopt.enableCachingOfRemovedCellsConstProp,boolean,False,enable caching of cells before removal to prevent iterator corruption,1
logicopt.enableCarry4AntennaRemoval,boolean,False,Enable CARRY4 antenna removal in Logic Opt (default: OFF),0
logicopt.enableCarry4RespectHier,boolean,False,Enable CARRY4 retargeting such that hierarchy is respected (default: ON),1
logicopt.enableCarry4RetargetCItieoff,boolean,False,Enable tying off of CARRY4 CI pin in Logic Opt (default: ON),1
logicopt.enableCarry4RouteThru,boolean,False,Enable insertion of CARRY4 route-thrus (default: ON),1
logicopt.enableCarry4Untie,boolean,False,Enable untying of CARRY4 CI pin in Logic Opt (default: OFF),0
logicopt.enableCarry8Untie,boolean,False,Enable CARRY8 untying of D and SI pins (default: ON),1
logicopt.enableCarryToLutLopt,boolean,False,enable remapping carries into luts,0
logicopt.enableChecksum,boolean,False,Enable Logic Opt Checksum INFO message (default: ON),1
logicopt.enableCINSelect,boolean,False,Enable selection of CI or CYINIT input when retargeting to CARRY8 by Logic Opt (default: ON),1
logicopt.enableConstLUTtieoff,boolean,False,Enable tying off of unconnected input pins on constant LUTs (default: ON),1
logicopt.enableConstObufRemoval,boolean,False,Enable Logic Opt Constant Propagation for Const-driven-OBUF (default: OFF),0
logicopt.enableConstPropMUXFx,boolean,False,Enable Logic Opt Constant Propagation for MUXFx (default: ON),1
logicopt.enableConstPropOnFeedBackLoop,boolean,False,allow const prop to leave net driverless (DEFAULT: ON),1
logicopt.enableConstPropOnOBUFT,boolean,False,enable const propagation on OBUFT,0
logicopt.enableCustomCRCFilterInSynthForNLOptRemap,boolean,False,Use Custom-filter for CRC based approach to reduce runtime in NLOpt. This may internally reuse result of previously optimized module if CRC signature matches. Caution: CRC collition may result in functional bug. So please run function verificaiton.(default: OFF),1
logicopt.enableDebugLogForRemap,boolean,False,This param must be turned on to enable -debug_log switch for remap. Both param and -debug_log switch are required (default: off).,1
logicopt.enableDeepDebugLogForRemap,boolean,False,This param must be turned on to enable extra debug_log dump for remap. See logicopt.enableDebugLogForRemap (default: off).,0
logicopt.enableDeletionInPre,boolean,False,Do deletion at pre level,1
logicopt.enableDSPCascadeFixing,boolean,False,Fix connections in cascaded dsps by moving output nets from P to PCOUT and load inputs from C to PCIN (default : HDTRUE),1
logicopt.enableDUMMYIBUFins,boolean,False,Enable Logic Opt inserting IBUF for unconnected ports with LOC constraints (default: on),1
logicopt.enableEverestL1InsForOBUF,boolean,False,Enable LUT1 insertion from BUFG to OBUF for routability in Everest.,1
logicopt.enableFanoutOptMergeControlSetDriverTree,boolean,False,fanout trees ending in control set loads,1
logicopt.enableFastTreeDetection,boolean,False,This param controls the logic that by-passes flat-traversal requirement to identify cone of logic for remap to optimize (default: OFF).,0
logicopt.enableFixBRAMFIFOClockDomainsIfCommonRdWrClk,boolean,False,enable fixing clock domain from INDEPENDENT to COMMON if rd/wr clk are common,1
logicopt.enableFlopDTieoff,boolean,False,Enable tying off of unconnected flop D pins (default: ON),1
logicopt.enableFlopUserHier,boolean,False,Enables transorming FDCPE/FDCP into user hierarchy. (default: ON),1
logicopt.enableFmuxToLUTLopt,boolean,False,Enables conversion of FMUX to LUT from opt_design flow. (default: OFF),0
logicopt.enableForceRetargetForCarry,boolean,False,Enable force retarget of MUXCY/XORCY to CARRY by temporarily removing dont_touch on instances and nets (default: OFF),0
logicopt.enableHAOPAssert,boolean,False,Enable HAOPAssert:asserts in logicopt domain (default: off),0
logicopt.enableHDReconfigConsEmu,boolean,False,Enable HD reconfigrable dont touch emulation to prevent x-boundary opts,1
logicopt.enableHeuristicBasedSelectiveMUXFRemap,boolean,False,"Enable heuristic based selective muxf remap based which depends on physical lut count, optimizing route throughs, 0 costing lut1 and lut2s and f7 bucket fanout",0
logicopt.enableHFOBUFGInsOnLutDr,boolean,False,Enable BUFG insertion for HFN driven by Lut.,0
logicopt.enableHighEffortDirective,boolean,False,Enables high-effort flow with directive. (default: OFF),0
logicopt.enableHighEffortRemap,boolean,False,Use higher-effort remap. Requires timer on (default: OFF),0
logicopt.enableHighEffortResynthDirective,boolean,False,Enables high-effort resynthesis flow with directive. (default: OFF),0
logicopt.enableIdelayCtrlSweep,boolean,False,Enables sweeping of unused IDELAYCTRL. (default: ON),1
logicopt.enableIMuxReplicationLopt,boolean,False,Enables replcation of IMUX in Logic opt. (default: OFF),0
logicopt.enableInsertionInPre,boolean,False,Do insertion at pre level,1
logicopt.enableInvMerge,boolean,False,Enable inverter merging in Logic Opt high effort level (default: ON),1
logicopt.enableInvPull,boolean,False,Enable inverter pulling in Logic Opt (default: ON),1
logicopt.enableISOflowIOBufIns,boolean,False,Enable the insertion of IOBUFs according to ISO flow requirements (default: on),1
logicopt.enableLoptWaiverSupport,boolean,False,Enables power Logic-Opt call from opt_design flow. (default: ON),1
logicopt.enableLosslessCanOptInNLOptRemap,boolean,False,Use Lossless (i.e. accurate) canOptimize() to improve runtime(default: ON),1
logicopt.enableLosslessCanOptInOrigRemap,boolean,False,Use Lossless canOptimize to improve runtime (default: OFF),0
logicopt.enableLowestCommonNetCacheInInverterPushing,boolean,False,Cache Lowest Common Nets while Inverter Pushing,1
logicopt.enableLutDecomposition,boolean,False,enable LUT decomposition (DEFAULT: OFF),0
logicopt.enableLutDecompositionOldDevices,boolean,False,enable LUT decomposition for Ultrascale devices or earlier (DEFAULT: OFF),0
logicopt.enableLutReduction,boolean,False,"Enables LUT reduction, which removes unconnected inputs from LUTs. (default: ON)",1
logicopt.enableLutReductionInRemap,boolean,False,"Enables LUT reduction, which removes unconnected inputs from LUTs inside LUT-remap. (default: ON)",1
logicopt.enableMACROtieoff,boolean,False,Enable tying off of unconnected input pins on MACROs (default: ON),1
logicopt.enableMandatoryLopt,boolean,False,Enables mandatory Logic-Opt call from Placement flow. (default: ON),1
logicopt.enableMLOVersionCheck,boolean,False,Enable checking of MLO version to decide whether to run it in open_checkpoint.,1
logicopt.enableModuleBasedReplication,boolean,False,Enable Module Based Fanout Replication,0
logicopt.enableMUXF7Opt,boolean,False,Enables MUXF7 to LUT3 optimization. (default: ON),1
logicopt.enableMUXF8Opt,boolean,False,Enables MUXF8 to LUT3 optimization. (default: ON),1
logicopt.enableMUXF9Opt,boolean,False,Enables MUXF9 to LUT3 optimization. (default: ON),1
logicopt.enableNetlistSorting,boolean,False,Enables netlist-sorting during sifferent stages of logic-opt. (default: ON),1
logicopt.enableParallelIbufRemoval,boolean,False,Enable removal of all but one IBUFs that are connected in parallel (default: ON),1
logicopt.enablePartBasedBUFGMinReqLookup,boolean,False,"Enable speed,part based minimum clock period for high-fanout net BUFG insertion",0
logicopt.enablePostLoptTimerUpdate,boolean,False,Enables the timer at the end of opt_design. (default : off),0
logicopt.enablePowerLopt8Series,boolean,False,Enables power Logic-Opt call from opt_design flow for 8-series. (default: ON),1
logicopt.enablePowerLopt9Series,boolean,False,Enables power Logic-Opt call from opt_design flow for 9-series. (default: ON),1
logicopt.enablePowerLopt,boolean,False,Enables power Logic-Opt call from opt_design flow. (default: ON),1
logicopt.enablePredictiveCanOptInNLOptRemap,boolean,False,Use predictive canOptimize() to improve runtime while trading away some optimizable moves (default: ON),1
logicopt.enablePropconstLopt,boolean,False,Enables constant-propagation Logic-Opt call from opt_design flow. (default: ON),1
logicopt.enablePULLTYPEInstanceCorrection,boolean,False,Enable the driver instance of an I/O port to be replaced if the PULLTYPE constraint on the port contradicts with the type of the driver instance.(default: ON),1
logicopt.enableRAMB36E2CascadeRetarget,boolean,False,enable retargeting of cascaded 64x1K BRAM to V8,1
logicopt.enableRAMBfixClockDomainConfig,boolean,False,enable fixing of clock domain config based on clk inputs,1
logicopt.enableRAMBtieoff,boolean,False,Enable tying off of unconnected input pins (default: ON),1
logicopt.enableRemapLopt,boolean,False,Enables remap Logic-Opt call from opt_design flow. (default: OFF),0
logicopt.enableRemapNamingFix,boolean,False,Param to fix remap name generation,0
logicopt.enableRemovalFlopGroundResets,boolean,False,Enable Logic Opt untying of grounded flop CLR nets (default: ON),1
logicopt.enableReplicationDuringRemap,boolean,False,Based on LUT_REMAP property replicate the LUTs before calling remap(DEFAULT: ON),1
logicopt.enableResetsOptTestMode,boolean,False,Dump hierarchical designs for sequential formal verification on resets optimization.,0
logicopt.enableResourceBasedSRLFFRemap,boolean,False,Remap Flop to SRL based on utilization.,0
logicopt.enableRetargetLopt,boolean,False,Enables retarget Logic-Opt call from opt_design flow. (default: ON),1
logicopt.enableRLOCFlopReplication,boolean,False,enable RLOC flop replcation if it drives multi OBUF,1
logicopt.enableSelectiveRemapHeuristic,boolean,False,enable heuristice method to selectively remap LUTs. (default: OFF),0
logicopt.enableSeriesSRLMerge,boolean,False,Enable merging SRL-FlopChain-SRL structure into single SRL.,1
logicopt.enableSplitBUFGNonSeqLoads,boolean,False,"Enable load-splitting for non-seq BUFG loads, even if they were not added by us.",1
logicopt.enableSRLPullRegisterForHFN,boolean,False,Enable pulling out a register stage from SRL driving high fanout net through flop.,1
logicopt.enableStrictHierDontTouch,boolean,False,Maintains connections on hierarchy that has a dont_touch attribute. (default: OFF),0
logicopt.enableSweepLopt,boolean,False,Enables sweep Logic-Opt call from opt_design flow. (default: ON),1
logicopt.enableSweepOfTimingConstrainedObjects,boolean,False,Enables sweeping of instances and nets with timing constraints. (default: ON),1
logicopt.enableTCChecking,boolean,False,Enable checking timing constraints to prevent optimizations. (default: On),1
logicopt.enableTCCheckingCP,boolean,False,Enable checking timing constraints to prevent optimizations. (default: On),1
logicopt.enableTimingBUFGinsertHFN,boolean,False,Insert BUFG for high fanout nets but not if load pins are a mix of timing constrained and non-timing constrained,0
logicopt.enableTimingInRemap,boolean,False,Use timer during remap (default: OFF),0
logicopt.enableUndoRedo,boolean,False,Enable Netlist UndoRedo feature. (default: Off),0
logicopt.EnableWaiverDebugMsg,boolean,False,Enables lopt's waiver debugging messages. (default: OFF),0
logicopt.extendHDReconfigBehaviorToDT,boolean,False,Extend HD reconfig prevent x-boundary opt behavior to DT,1
logicopt.f7fanoutThreshold,integer,False,Fanout over which we transform f7 buckets (DEFAULT: 2),2
logicopt.f7muxMinPinDensityPercent,integer,False,Minimum pin density percentage required of non optimizable f7mux buckets before they are considered for transformation (DEFAULT: 0),0
logicopt.fanoutOptMergeDriversOfAllLoadTypes,boolean,False,Merge drivers of all load types not just control set pins,0
logicopt.fanoutOptMergeIterations,integer,False,"Number of iterations of merge to run, affects options -merge_control_sets and -merge_equivalent_drivers",2
logicopt.fmuxMinPinDensityPercent,integer,False,Minimum pin density percentage required of non optimizable fmux (f8 and f9) buckets before they are considered for transformation (DEFAULT: 75),75
logicopt.forceTrimInternalFeedbackNet,boolean,False,"Trim the MMCME3/4, PLLE3/4 CLKFBOUT->CLKFBIN net when COMPENSATION=INTERNAL is set by the user (default: ON)",1
logicopt.generateSweepReport,boolean,False,Generate a report for the instances removed during the opt_design -sweep command. (default: OFF),0
logicopt.hardVerbose,boolean,False,Enable debug messages during logic optimization (default: off),0
logicopt.hfnBUFGMinReqTimeThresholdDelta,float,False,Offset (in ns ) for minimum clock period threshold of loads for high-fanout net on which BUFG will be inserted.,2.5
logicopt.hfnBUFGMinReqTimeThreshold,float,False,"Do not insert high fanout net BUFG on a net whose minumum required time of all loads is below threshold in ns.(default:2.5ns).To disable minimum required time threshold based high fanout net BUFG insertion, set this param to 0",0
logicopt.hierConnectednessPowerFactor,float,False,Power of value for connectedness of a hierarchy metric.,0.3
logicopt.hierDistanceMergeThreshold,float,False,"Merge equivalent drivers under qor tuning if ratio of hierarchical distance pre,post merge below this threshold.",4
logicopt.ignoreLutDecompDeviceUtilLimit,boolean,False,ignore utilization limit for lut decomposition (DEFAULT: OFF),0
logicopt.implementDebugCores,boolean,False,Run Implement debug cores phase from opt_design . (default: ON),1
logicopt.implementMigCores,boolean,False,Run Implement mig cores phase from opt_design . (default: ON),1
logicopt.implementNOCs,boolean,False,Run NOC compiler phase from opt_design . (default: ON),1
logicopt.insertClockBufferBasedOnCDR,boolean,False,"Insert BUFG in certain driver,load pairs based on CLOCK_DEDICATED_ROUTE constraint",1
logicopt.insertZHOLDnonIOBDELAYBased,boolean,False,allow Logic Opt to insert ZHOLD_DELAY even if user didn't set an IOBDELAY constraint (default: on),1
logicopt.intializeSynEngine,boolean,False,Initialize vivado synthesis engine for resynthesis. (default: On),1
logicopt.keepHierarchy,boolean,False,Respect hierarchy boundaries during remap (default: OFF),0
logicopt.LUT1InsertEverestOnBUFGForRoutabilityAltDef,boolean,False,"Use alternate experimental definition of non-clb,non-ctrl pin , temporary",1
logicopt.LUT1InsertEverestOnBUFGForRoutability,boolean,False,Insert LUT1 on BUFG output for routability to non-control non-CLB loads of BUFG,0
logicopt.lutDecompDeviceUtilLimit,float,False,utilization limit for lut decomposition (DEFAULT: 0.8),0.8
logicopt.lutDecompLut5,boolean,False,Decompose LUT5 as well,0
logicopt.lutDecompLut6FanoutThreshold,integer,False,limit LUT6 decomposition to those with a fanin whose fanouts exceed the threshold,20
logicopt.lutDecompLut6OutputThreshold,integer,False,limit LUT6 decomposition to those with output fanouts exceeding the threshold,0
logicopt.lutDecompLut6PctLimit,float,False,limit of percentage of LUT6 to be decomposed,1
logicopt.lutDecompLut6Threshold,integer,False,limit LUT6 decomposition to those with qualified fanin count exceeding the threshold,3
logicopt.lutDecompLut6TotalFanoutThreshold,integer,False,limit LUT6 decomposition to those with total fanout count over all the fanins exceed the threshold,0
logicopt.maxFlopsToMergeBetween2SRL,integer,False,"Merge upto this number of flops /between 2 SRL , into a single SRL",10000
logicopt.mergeControlSetDrivers,boolean,False,"Merge drivers of control set pins, to reduce control sets",0
logicopt.mergeEqDriversV2MaxDepth,integer,False,Maximum depth of tree that will be merged under MergeEquivalentDriversV2,25
logicopt.mergeEquivalentDrivers,boolean,False,Merge drivers of all load types to reduce replicated cells,0
logicopt.mergeEquivalentDriversEnableQORTuning,boolean,False,Make hueristic based QOR decisions to prevent merging equivalent drivers.,1
logicopt.minReqTimeDerationPercToMoveLutToBufgIn,float,False,Leave lut-flop shape on BUFG output if minimum-required-time is greater than threshold plus this delta deration percentage,15
logicopt.moduleBasedReplicationIgnoreAsyncRegOnLoads,boolean,False,Allow replication on nets with ASYNC_REG property on loads. (DEFAULT: ON),1
logicopt.moduleBasedReplicationMaxDeviationAllowedPercent,integer,False,"Used For Load Balancing During module based replication. This value dictates how much the leftover loads on the original driver can deviate from the average load count. Value betn 0 and 100. If 0, no deviation allowed, meaning perfect load balance. If 100, no load balancing enforced. (default: 100)",100
logicopt.moduleBasedReplicationModuleLoadThreshold,integer,False,Modules with loads higher than or equal to this value will be given their own driver,512
logicopt.moduleBasedReplicationReplicateNetsWithPlacedLoads,boolean,False,Allow replication on nets with placed loads. Allows replication of: 1. nets that drive data pins of placed loads. 2. nets that drive ctrl pin of placed loads provided loads are placed in I/O Sites (DEFAULT: ON),1
logicopt.moveInvertersForCEPins,boolean,False,"If Inv drives CE pin of flop, move the inverter to before the inverter's driver flop",0
logicopt.newConstProp,boolean,False,use new Const Prop (DEFAULT: ON),1
logicopt.optimizeDSPs,boolean,False,Optimize sequential DSPs by pulling/pushing out flops and reconfiguring internal registers,0
logicopt.optimizeIDDR,boolean,False,allow Logic Opt to insert optimize S or R pins of IDDR and IDDR_2CLK (default: on),1
logicopt.optimizeSRLCascade,boolean,False,enable retargeting of cascaded SRL32 into SRL16 without checking for MUXF7/8 and CASCADE,0
logicopt.physicalRemap,boolean,False,Use placement information during remap. (default: OFF),0
logicopt.placementDifficultyLimit,float,False,Do not merge cells if the placement difficulty exceeds limit .,1e+06
logicopt.pluckALeaf,integer,False,"When NLOpt is used in remap, process only the ith-module. Meant strictly for debugging. (default: -1)",-1
logicopt.preserveDualRams,boolean,False,Enables preservation of dual port LUT RAMs. (default: ON),1
logicopt.printPinInvertibilityStats,boolean,False,Prints information regarding the invertibility of various Flop pins (default: OFF),0
logicopt.printTclNlchg,boolean,False,Print tcl commands for netlist changes,0
logicopt.remapDumpInstNamesInCone,boolean,False,Param to dump remap inst names in cone,0
logicopt.remapFFToSRLMinThreshold,integer,False,Convert flop chains of size greater than this threshold into SRL,1000000
logicopt.remapSRLToFFMaxThreshold,integer,False,Remap SRL of depth less than or equal to this threshold into flops,-1
logicopt.remapWithNLOpt,boolean,False,Use NLOpt for remap (default: OFF),0
logicopt.remapWithNLOptUseLevelCostCriteria,boolean,False,Use Level to decide optimality in NLOpt based remap (default: OFF),0
logicopt.remapWithNLOptUseSynthIntegFlow,boolean,False,Use Synthesis Integration in-memory flow to call NLOpt (default: ON),1
logicopt.replaceAsyncFlopsWithSync,boolean,False,Replace Asynchronous flops with their synchronous counterparts,0
logicopt.replicateBUFGDriver,boolean,False,"Replicate BUFG driver(flop,LUT only), such that BUFG and other loads are driven by original driver and replicated driver respectively",1
logicopt.replicateDriverForHFNBUFGLoadSplit,boolean,False,Replicate driver while splitting loads opt_design inserted BUFGs on high fanout nets,0
logicopt.replicateStartupElement,boolean,False,Replicate startup Block,1
logicopt.reportScopeForFanoutOptMerge,boolean,False,"opt_design -control_set_merge, may leave opportunity for further merging.",0
logicopt.reportSweepInstances,boolean,False,Enables Reporting of the swept instances during the opt_design -sweep command. (default: OFF),0
logicopt.resourceBasedSRLFFRemapMaxFFUtil,float,False,Maximum flop utilization ratio when remapping between SRLs and Flops.,0.5
logicopt.resourceBasedSRLFFRemapMaxLutMUtil,float,False,Maximum LUTM utilization ratio when remapping between Flops and SRLs.,0.25
logicopt.restructCalNetlistChecksum,boolean,False,Calculate R-netlist checksum,0
logicopt.restructCaptureChildProcOutput,boolean,False,Capture child process outputs,1
logicopt.restructClearNloptCache,boolean,False,Always clear nlopt cache before optimizing a new module,1
logicopt.restructCommentVerilog,boolean,False,Add comments to verilog generated,0
logicopt.restructDumpVerilog,boolean,False,Dump modules to be optimized in verilog format,1
logicopt.restructEncryptFiles,boolean,False,Encrypt intermiediate files,1
logicopt.restructKeepIntermediateFiles,boolean,False,Keep all intermediate files,0
logicopt.restructMaxLutSize,integer,False,Max LUT size generated by synthesis,6
logicopt.restructMaxNumModuleToOpt,integer,False,Max number of module to optimize for a given design,50
logicopt.restructMinCombInstToOpt,integer,False,Min number of supported combinational instances to trigger optimization of a module,500
logicopt.restructNeedVerification,boolean,False,"Dump necessary information (e.g., verilogs) for oneSpin verification",0
logicopt.restructNloptDebugLevel,integer,False,NlOpt debug level,0
logicopt.restructNumWorkers,integer,False,Number of separate vivado process as workdrs,5
logicopt.restructOptimizeSecureModules,boolean,False,Optimize secure modules as well,0
logicopt.restructRemovePINetConstance,boolean,False,Do not propagate constance for module PI net from out side the module,0
logicopt.restructReportSynthCmdRuntime,boolean,False,Report synth command runtime,0
logicopt.restructRunThisModIdOnly,integer,False,"Run module with this ID only, -1 to turn off",-1
logicopt.restructRunThisModNameOnly,string,False,"Run module with this hierName only, empty string to turn off",None
logicopt.restructSkipSynthCall,boolean,False,Skip the synthesis engine call,0
logicopt.restructTurnOnChildProcessCommand,boolean,False,Hidden: enable nlopt_child_process command,0
logicopt.restructUseDummyModule,boolean,False,Use dummy AND module to bypass unnecessary nlopt infras,0
logicopt.restructUsePrunedSynthCmd,boolean,False,Use the light-weighted resynth_module command for running nlopt,1
logicopt.restructUseWireMapFlow,boolean,False,Use wireMap flow,0
logicopt.restructVerboseLevel,integer,False,Verbose level of re-structure optimization,0
logicopt.resynthAcceptAny,boolean,False,Accept any ABC changes (default is false),0
logicopt.resynthBailOutLimit,integer,False,Flow bailout after certain number of unsuccessful attempts,2147483647
logicopt.resynthCalibrateLUTLib,boolean,False,Calibrate LUT lib,1
logicopt.resynthCARRY4AsBox,boolean,False,Module CARRY4 as white box (default is true),1
logicopt.resynthCarry4NewModel,boolean,False,Model Carry with one logic level,1
logicopt.resynthCheckWNSAfterChange,boolean,False,No description available,0
logicopt.resynthCostArea,boolean,False,Cost ABC transformation with area,0
logicopt.resynthCostDelay,boolean,False,Cost ABC transformation with delay,0
logicopt.resynthCostIgnoreInv,boolean,False,"Cost ABC transformation default count, ignore inverters",0
logicopt.resynthCostInvDivisor,integer,False,How much to reduce weight of inverter?,1
logicopt.resynthDebugStitching,boolean,False,No description available,0
logicopt.resynthDefaultNameSuffix,string,False,default suffix to append to changed instances,_
logicopt.resynthDefineConsts,boolean,False,"Tell ABC what's consts, so it can optimize them away",0
logicopt.resynthDeterministicIdSequence,boolean,False,"Generate deterministic netlist ID sequence during out-of-order netlist transformation, e.g. instance IDs",1
logicopt.resynthDisableArrReq,boolean,False,No description available,1
logicopt.resynthDisableArrReqCache,boolean,False,No description available,1
logicopt.resynthDumpBlifDir,string,False,Directory to save before/after BLIF files,None
logicopt.resynthDumpVerilog,boolean,False,Dump verilog netlist before and after ABC changes,0
logicopt.resynthEnableTimer,boolean,False,Enable timer and use timing in ABC,1
logicopt.resynthFlowScript,string,False,abc flow script filename (default is empty),None
logicopt.resynthForceCreateEndpoint,boolean,False,No description available,1
logicopt.resynthGuardLevs,integer,False,Check logic level increases in costing (default is 0 (no logic level increase allowed)),0
logicopt.resynthGuideFile,string,False,Guide file for resynthesis guide flow,None
logicopt.resynthIfDelayTarget,boolean,False,Mapper delay target,1
logicopt.resynthInstanceOverheadCostLimit,float,False,Reject if more than this many new instances will be created: <original-inst-count> x <this-param> (to be used with param logicopt.resynthDeterministicIdSequence),1.15
logicopt.resynthInstancesLimit,integer,False,Minimal number of instances to consider for the flow,10
logicopt.resynthInstancesMaxLimit,integer,False,Maximal number of instances to consider for the flow,400000
logicopt.resynthInteractive,boolean,False,Interactive ABC,0
logicopt.resynthLUTLibArea,string,False,Set LUTs area,None
logicopt.resynthLUTLibWireDly,float,False,Constant Wire delay factor in LUT Lib in ns (Default 0.1),0.1
logicopt.resynthMacroArrFactor,float,False,Macro driven LUTs with arr multiplied by the factor,1
logicopt.resynthMaxAigNodes,integer,False,Maximal number of AIG nodes to consider for the flow,400000
logicopt.resynthMergeInverters,boolean,False,Merge inverters of ABC solution so that there is only 1 inverted load,0
logicopt.resynthMinAigNodes,integer,False,Minimal number of AIG nodes to consider for the flow,10
logicopt.resynthMinModuleSizeToFarmOut,integer,False,Min module size to farm out to worker processes,100
logicopt.resynthMinNumModulesToFarmOut,integer,False,Min number of modules to farm out to worker processes,2
logicopt.resynthModelAsyncFF,boolean,False,Model Async FFs in addition to Sync FF,1
logicopt.resynthModelMuxes,boolean,False,Model Muxes,1
logicopt.resynthModelWhiteboxes,boolean,False,Model combinational non-LUT instances as whiteboxes,1
logicopt.resynthModuleUpdateTiming,boolean,False,Update timing after each module changes,0
logicopt.resynthNumCarrysToModel,integer,False,How many Carrys to whitebox,-1
logicopt.resynthNumChangesToMake,integer,False,Num changes to make,2147483647
logicopt.resynthNumFFsToModel,integer,False,How many FFs to whitebox,-1
logicopt.resynthNumFFsToSkip,integer,False,How many FFs to not whitebox,-1
logicopt.resynthNumInstToTry,integer,False,total accumulative # instances to try,1500000
logicopt.resynthNumModulesToTry,integer,False,For debugging (e.g. repeatability) # modules to try,-1
logicopt.resynthNumProc,integer,False,Number of ABC worker processes to use,-1
logicopt.resynthOlympusUseDefaultCellDelay,boolean,False,Don't use workaround,0
logicopt.resynthOptimizeModuleWithName,string,False,optimize module with this name only,None
logicopt.resynthPartitioning,boolean,False,Partition a module by driven POs,0
logicopt.resynthPartSize,integer,False,Partition size,5000
logicopt.resynthPropConstAfter,boolean,False,Do const prop after Resynth,1
logicopt.resynthPushPullInv,boolean,False,Push/Pull inverters after resynth,1
logicopt.resynthReverseJobOrder,boolean,False,Reverse the order in which jobs/modules are run,0
logicopt.resynthRevisedRead,boolean,False,skip -m option for ABC *r command,0
logicopt.resynthSaveBest,boolean,False,Save best intermediate result,1
logicopt.resynthSaveGuide,string,False,Save Guide file for resynthesis,None
logicopt.resynthSendEverything,boolean,False,Optimize all LUTs,0
logicopt.resynthSendModules,boolean,False,Optimize modules one by one,1
logicopt.resynthSequential,boolean,False,Perform sequential optimizations,0
logicopt.resynthSetPOReq,boolean,False,Set required time at PO,1
logicopt.resynthSimpleFFDebugModel,boolean,False,Simple FF model for testing,0
logicopt.resynthSitesDistance,integer,False,Sites distance when calculate wire delay (Defalut is 2),2
logicopt.resynthSkipInouts,boolean,False,Skip nets with INOUTs because they cause verification problems,0
logicopt.resynthSkipModuleImprovementThresh,float,False,Skip modules that have historically given less than this improvement,0.01
logicopt.resynthSkipModuleSensitivity,integer,False,"[1-3], 3 = most accurate checksum, 1 = least accurate",2
logicopt.resynthSkipUnrewardingModules,boolean,False,Take note of unrewarding modules and skip siblings,1
logicopt.resynthSweepAfter,boolean,False,Do sweep after Resynth,1
logicopt.resynthTransferBlifByMemory,boolean,False,Don't write to disk,1
logicopt.resynthUseParentForWork,boolean,False,Optimize modules in the parent process,1
logicopt.resynthVerbose,integer,False,Enable verbose messages,0
logicopt.resynthWorkerJobsBigToSmall,boolean,False,Worker picks up jobs left to right (big to small),1
logicopt.retainIobufs,boolean,False,Prevent Logic Opt Sweeping from removing unconnected IOBs (default: off),0
logicopt.retargetCarry8Everest,boolean,False,Enable CARRY8 retarget to Everest using LUT6CY LOOKAHEAD8 (default: ON),1
logicopt.setFMUXToLUT3ConversionMinRequirementThreshold,float,False,set threshold for FMUX optimization,1e-09
logicopt.setLogicZeroOnUndrivenLUTPins,boolean,False,Enable tying off of unconnected input pins on LUTs when opt_design begins(default:OFF),0
logicopt.setRemapNewLutSizeLimit,integer,False,Set size limit of new lut created by Remap. (default: 6),6
logicopt.silenceExtraTasks,boolean,False,Enables checksum reports via enabling additional tasks. (default: OFF = TRUE),1
logicopt.silentPostPwroptCleanup,boolean,False,Do not show phases for post-pwropt cleanup using logic-opt,1
logicopt.skipMandatoryLoptCheckpointDesign,string,False,"Skip Mandatory Logic Opt for checkpoint design. Values are FORCE, YES, NO (default: NO)",NO
logicopt.skipRemapInstantCountThreshold,integer,False,If number of LUTs in a cluster is more than this threshold then skip remap optimization on it. Setting it to -1 would disable effect of this param. (Default: -1),-1
logicopt.skipSweepGeneratedEmptyHierCheck,boolean,False,Skip checking empty hierarchies produced by sweep (default: off),0
logicopt.slackBelowWhichDspOutputCritical,float,False,"Upperbound on DSP Output Slack, below which the output is considered to be timing critical (in s)",5e-10
logicopt.splitMIGBUFGs,boolean,False,Split BUFGs driving MIG+user into each respectively,0
logicopt.splitMIGBUFGUserLoadThreshold,integer,False,Split BUFGs driving MIG+user if number of loads greater/equal to threshold,1
logicopt.suspendTimer,boolean,False,Suspends timer during opt_design to save run time of incrementally keeping the timer up to date:,1
logicopt.sweepBlackBoxes,boolean,False,Enables Black-Boxes to be deleted during the opt_design -sweep command. (default: ON),1
logicopt.thresholdBUFGinsertHFN,integer,False,Fanout threshold setting for BUFG insertion for high fanout nets (default: 25000),25000
logicopt.thresholdLoadCountSrlPullRegister,integer,False,Fanout threshold for pulling out a register stage from SRL driving net through flop.,100
logicopt.thresholdPDSrlPullRegister,float,False,Placement difficulty threshold for pulling out a register stage from SRL,1e+06
logicopt.thresholdToApplyPredictiveCanOptInNLOptRemap,integer,False,"If enablePredictiveCanOptInNLOptRemap is true, then skip predictive filtering for first N logic-cones. This is done to avoid differences with nonNLopt-remap for small designs. (default: 50)",50
logicopt.unrollSRLDrivingHFN,boolean,False,Dissolve SRL driving net with HFN bufg insertion directly or through flop,1
logicopt.upgradeWarningsToErrors,boolean,False,Upgrade some of the logic-opt warning messages to error messages (default: off),0
logicopt.wireSRLOutToUseCascadeOut,boolean,False,Enable connecting cascade out pin when SRLs are cascaded .,1
logicopt.writeMandatoryLogicOptVerilog,boolean,False,write Verilog before and after mandatory logic opt (default: off),0
memdata.forceMemoryInitForProject,boolean,False,"Force the memory initialization to occur a project. This param might be used for when combining dcp files, RTL Kernel flow or when stitching dcp files and then link design. Memory initialization still might still fail for various other reasons.. Default is false.",0
messaging.debugIPFilters,boolean,False,Display extra information about processing of IP message filters (default: false),0
messaging.debugMessageName,string,False,Message,None
messaging.debugMetaMsg,boolean,False,Display meta messages in Tcl console (default: false),0
messaging.debugMsgLimits,boolean,False,Display extra information about message counts and limits in Tcl console (default: false),0
messaging.debugMsgPrefix,boolean,False,Display message prefixes in Tcl console (default: false),0
messaging.defaultLimit,integer,False,Maximum number of messages that can be sent for per Id (default: 100),100
messaging.disableMsgPurge,boolean,False,Disable automatic deletion of old messages (default: false),0
messaging.disableSetMsgConfigCW,boolean,False,Disable all critical warnings generated by the set_msg_config command (default: false),0
messaging.disableStorage,boolean,False,Turn off storage of messages in memory and .pb file. Should not be used in Vivado's GUI mode (default: false),0
messaging.enableDescription,boolean,False,Turn on the verbose mode of messages at tcl/batch mode (default: false),0
messaging.enableIPFilters,boolean,False,"Enable use of IP message filters, this feature is internal-only for 2015.3 (default: false)",0
messaging.enableRuleAnnotation,boolean,False,Enable use of the -author and -notes options for set_msg_config (default: false),0
messaging.ignoreVerbose,boolean,False,Cause messaging system to ignore use of the -verbose tcl option.,0
messaging.loadPbLimit,integer,False,Maximum number of messages that can be read from a Vivado message database (default: 20000),20000
messaging.tclCmdLog,string,False,Sets the name of a file that all Tcl commands that are executed should be logged to (default: logging not enabled.,None
mig7.newFlow,boolean,False,"If set, MIG 7series will use new flow",1
mig.disablePhyDetection,boolean,False,Disables Phy Detection,0
misc.enableGUICustomCmdFlow,boolean,False,Enables GUI custom command flow.,1
misc.enableXHubBoardStore,boolean,False,Enable XHub Board Store,0
mtbf.errorOnSmallMtbf,boolean,False,Error out if the MTBF value is less than the MINIMUM required value set by user,0
netlist.allowChecksum,boolean,False,Parameter to allow for the generation of a netlist checksum.,0
netlist.allowOverrideToolDontTouch,boolean,False,Parameter to allow set_property command to override tool-dont-touch (may cause crashes).,0
netlist.allowPropertiesOnPrimContents,boolean,False,Allow properties to be set on instances and nets inside Macro Primitives,1
netlist.allowTclCreateBadObjNames,boolean,False,Parameter relax restrictions on special chars in new obj names.,0
netlist.bitBlastWideBusValue,integer,False,convert busses wider than the param value to scalar bits (we assume that these will have mostly unused gaps). A value of 0 means no conversion.,0
netlist.checksumByModule,boolean,False,Parameter to enable dumping multiple xml files showing checksums calculated on each module individually.,0
netlist.checksumDetail,string,False,"Modifier for netlist.checksumByModule; Value is <module ordinal>,a|n|i (eg. 2,a) and denotes which module to give greater detail on the composition of the checksum.",None
netlist.checksumLevel,integer,False,>=2: include buses; >=5 include attribute values,1
netlist.connectCheckPhysConnections,boolean,False,Check for physical connection rules when doing connect_net,0
netlist.dbAutoSynch,boolean,False,Parameter to allow for automatic database updates when netlist changes.,0
netlist.debugAttr,integer,False,Debug prints about the creation of attributes and their types. 0: nodebug. Value should be >= 0 and <= 3,0
netlist.debugMultiProcessFlow,integer,False,Debug output for multi process place flow activities. 0: nodebug. Value should be >= 0 and <= 3,0
netlist.debugNetBundle,boolean,False,Parameter to turn on debug prints from net bundler(regression).,0
netlist.debugPruning,integer,False,Debug output about netlist pruning for sdaccel. 0: nodebug. Value should be >= 0 and <= 3,0
netlist.debugWriteStaticXdef,integer,False,Debug output about static xdef extraction for sdaccel. 0: nodebug. Value should be >= 0 and <= 3,0
netlist.diffpairPins,string,False,"Identify diffpair pins for differential buffers. Only read once per process. Must be listed in order of input, output, inout","I,IB,DIFF_IN_P,DIFF_IN_N;O,OB,AOUT,BOUT;IO,IOB"
netlist.disableStrictNaming,boolean,False,Parameter to disable case sensitivity and net/instance name uniqueness rules.,0
netlist.ecoMode,boolean,False,Parameter to allow changing net connection changes to already placed cells.,1
netlist.enableDelPtrEvenTracing,boolean,False,"enable facility to trace delition of nets and instance pointer, requires recompiling the proper code.",0
netlist.enableMultipleFileLines,boolean,False,enable support for multiple file/line,0
netlist.enableTestChange,boolean,False,Parameter to allow changing net connection changes to already placed cells.,0
netlist.enableTopoSort,boolean,False,use topological sort for netlist sorting and vector-of-element sorting.,1
netlist.forcePrimInstTransparency,string,False,"forces prim macros to be tranparent (==forceTransparent) or opaque (==forceOpaque), default is (==noForce).",noForce
netlist.hackInitStrings,string,False,"Mode controlling LUT INIT string rewrite in write_checkpoint -pr_shell trimming (values: off, fully_disconnected_only, all).",all
netlist.idStartsAt,integer,False,start counting IDs at this number Value should be >= 32 and <= 4096,32
netlist.lockPinsAfterPruning,boolean,False,Lock pins after pruning.,1
netlist.markChipscopeDontTouch,boolean,False,Parameter to mark dont-touch on chipscope debug cores and their contents.,1
netlist.markDebugToolDontTouch,boolean,False,Parameter to apply tool-dont-touch on nets with MARK_DEBUG.,1
netlist.markKeepHierarchyDontTouch,boolean,False,Parameter to translate UCF KEEP_HIERARCHY constraint to a DONT_TOUCH.,0
netlist.markKeepNetMarkDebug,boolean,False,Parameter to translate UCF KEEP to MARK_DEBUG.,0
netlist.markSaveNetDontTouch,boolean,False,Parameter to translate UCF S constraint to a DONT_TOUCH.,1
netlist.nlchgDebug,boolean,False,Parameter to turn on debug prints about incremental netlist change.,0
netlist.nlchgPrintDriverInfo,boolean,False,Parameter to turn on debug prints about driver info caching during incremental netlist change.,0
netlist.pinInversionUseAttr,boolean,False,represent pin inversions using HATAtrr on HDLHInstance rather than using HDLHInstTerm bitflag,1
netlist.reportHugeStitches,boolean,False,Parameter to turn on a specific stitching report (testing).,0
netlist.reportSortPerformance,boolean,False,report performance for sort routine for vector-of-inst sorting.,0
numeric.cgSolverTruncationBits,integer,False,"Truncate the last few bits of the double values in conjugate gradient solver so as to reduce the numerical noise, default is 0 Value should be >= 0 and <= 53",8
partloader.lazyUnload,boolean,False,Unload unreferenced part data when next part loaded,1
pcfout.allowUnplaced,boolean,False,Allow write_pcf to run without errors even if the entire design is not placed,0
pcfout.disableUnplacedCommenting,boolean,False,Disable pcfout from commenting out unplaced pin specifications and removing them from referencing constraints,0
physdb.doPRShellConnectedBelPins,boolean,False,Enable special handling of Abstract/PR shell connected bel pins required value tie-offs.,1
physdb.doPRShellDisconnectedBelPins,boolean,False,Enable special handling of Abstract/PR shell disconnected bel pins required value tie-offs.,1
physdb.optimizeConstantNets,boolean,False,"Favor VCC over GND sources, using optional inverters as needed",1
physdb.placeDBIO.clearFailedSites,boolean,False,Clear placement from sites that failed to restore.,1
physdb.placeDBIO.deviceIssues,string,False,When using PlaceDB read/write for DCP error messages scheme.,CRIT_WARN
physdb.placeDBIO.netlistIssues,string,False,When using PlaceDB read/write for DCP error messages scheme.,CRIT_WARN
physdb.placeDBIO.placeDBIssues,string,False,When using PlaceDB read/write for DCP error messages scheme.,NONE
physdb.placeDBIO.useNamesNotId,boolean,False,When using PlaceDB read/write use names to find objects and not netlist ids.,0
physdb.placeDBIO.useNewCellViewIO,boolean,False,When using PlaceDB read/write use names to find objects and not netlist ids.,0
physdb.resetSyncAttrOnGNDRstOrClr,boolean,False,Reset the Sync attibute to Sync or Async to allow better packing and avoid bitgen errors.,1
physdb.siteTraversal.useNewRoutedSite,boolean,False,Use the new HDPYNewRoutedSite with HDPYSiteTraversal.,0
physdb.strictlyValidateDeviceAndPackage,boolean,False,"When reading XDEF, print a CRITICAL WARNING and do not restore placement and routing information unless device and package are identical.",0
physdb.usePlaceDBIO,boolean,False,Use PlaceDB read/write for DCP files.,1
physdb.warnOnNoParamBelRouteThru,boolean,False,print warnings when BEL Route-Thrus are used where the route-thru does not require any attributes to be set.,0
physdb.XDEF.allowIserdesClkInvMismatch,boolean,False,Allow the inversion state of the CLK and CLKB pins to not be tied together when DATA_RATE is set to DDR.,0
physdb.XDEF.createMuxRoutingBels,boolean,False,Creates routing bels for routing muxes in a site. Used by GOQ for more verbosity when testing.,0
physdb.XDEF.debugDumpRoutedSite,boolean,False,Debug dump of old and new routed site for comparison.,0
physdb.XDEF.debugRoutedSiteCache,integer,False,Used for debugging HDPYRoutedSiteCache event handlers.,-1
physdb.XDEF.ignoreDeviceMismatch,boolean,False,When reading/writing XDEF ignore the fact a different device is being loaded.,0
physdb.XDEF.useNewRoutedSite,boolean,False,Creates a HDPYNewRoutedSite under the covers instead of a HDPYRoutedSiteOld.,0
physdb.XDEF.usePlaceDBSourceForNewRoutedSite,boolean,False,Creates a HDPYNewRoutedSite under the covers instead of a HDPYRoutedSiteOld using PlaceDB as the source for net proxy mappings.,0
physdb.XDEF.useRawNames,boolean,False,When reading/writing XDEF use raw names.,0
physdb.XDEF.verboseLevel,integer,False,Turn on verbose output when building a routed site.,0
physnth.enableEPCosting,boolean,False,Enable path endpoint based costing.(default FALSE),0
physnth.enableEPCostingPostRoute,boolean,False,Enable path endpoint based costing.(default TRUE),1
physynth.addLutNMInstsToHAPSNet,boolean,False,Adds lutnm insts to loads of HAPSNet* even if lutnm pair is not found (default: true),1
physynth.addNewLoc,boolean,False,Add new Loc to the list of locations being considered (default : false),0
physynth.addOriginalLoc,boolean,False,Add Original Loc to the list of locations being considered (default : true),1
physynth.adjustMultClockGroupFromMultiClkWns,boolean,False,Adjust path groups with multiple clocks from MultClkWNS calculation (default: off),0
physynth.annotateModifiedPrims,boolean,False,Set PHYS_OPT_MODIFIED / PHYS_OPT_SKIPPED property to optimized instances (default:off),1
physynth.applyUserOptOrder,string,False,User defined optimization order as a string,None
physynth.autoPipelineStageDelta,float,False,Delta stages to add in auto pipelines,2.7
physynth.bailoutAfterNNets,integer,False,"If >0, exit after processing <n> nets.(default: -1)",-1
physynth.bailoutRetryReplaceSameLoc,boolean,False,Bailout RePlace retrying when the instance has the same best loc.,1
physynth.bailoutThreshold,float,False,Specifies the slack improvement threshold for bailout.(default: 0.02),0.02
physynth.bailoutTraceLength,integer,False,Specifies the length of history for bailout.(default: 10),10
physynth.BDDDecompDebugPins,string,False,"Specifies list of selected pins, for debugging only",None
physynth.bramEnableOpt,boolean,False,Optimize timing of bram enables added earlier during power optimization.,1
physynth.bramEnableOptPercent,integer,False,Optimize bram enable if its wns is within this percent of design wns.,10
physynth.bramFlopDegradePct4UndoReplay,float,False,Specifies the percentage of ports with degrading slacks for writing replay records of undo changes (default: 0.1),0.1
physynth.bramFlopDumpVerilog,boolean,False,Dump verilog for verification (default: false),0
physynth.bramFlopForceCommit,boolean,False,Enables force commit (default: off),0
physynth.bramFlopMarginPct,float,False,Specifies period based margin for DSP flop based optimization (default: 6 (%)),6
physynth.bramFlopNewInterleavedFlow,boolean,False,enable new interleaved flow for BRAM register opt (default: on),1
physynth.bramFlopNumBRAMLimit,integer,False,specifies maxium number of bram cells to be optimized (default: 50) Value should be >= 1 and <= 10000,50
physynth.bramFlopNumLoops,integer,False,Specifies number of loops optimized (default: 2),1
physynth.bramFlopOptSupport,boolean,False,Enables DSP flop opt support of PS (default: true),1
physynth.bramFlopPackFDCE,boolean,False,Enable packing FDCE with constant CLR (default: false),0
physynth.bramFlopPacking,boolean,False,Enables DSP flop opt support of PS (default: true),1
physynth.bramFlopSupportECC,boolean,False,Support pack/unpack BRAM in ECC read mode (default: on),1
physynth.bramFlopUnpacking,boolean,False,Enable DSP flop unpacking in PS (default: true),1
physynth.BUFGOptCheckOptAttr,boolean,False,Check opt_design marked BUFG,1
physynth.BUFGOptForceCommit,boolean,False,Commit netlist change without checking for timing improvement (default: off),0
physynth.BUFGOptHoldCost,boolean,False,Hold cost when commit (default: on),1
physynth.BUFGOptMode,integer,False,BUFGOpt Optimizatiion mode,1
physynth.buildPlacerShapes,boolean,False,Enables building placer shapes inside incremental placer (default: on),1
physynth.bypassPblockCallback,boolean,False,disable redundant pblock update from HAPLAreaConstraintPop::lhPostIncrChgCallback on createInstance (default: on),1
physynth.canCloneUcfNetNoTiming,boolean,False,canClone will return TRUE on net w/ ucf constraint unless isTimingConstrainted(net) (default: on),1
physynth.checkLagunaFFRule,boolean,False,During legalizing check the Laguna FF placement rule (defualt: on),1
physynth.checkMultiPathGroupWns,boolean,False,Do multi-path group WNS check (default: off),0
physynth.checkMultiPathGroupWnsPR,boolean,False,Do multi-path group WNS check in post-route (default: on),1
physynth.checkPlacerNetlist,integer,False,Internal debugging parameter to check placer netlist consistency (default: 0),0
physynth.checkRoutedPinSlack,boolean,False,Check the slack of routed pins (default: on),0
physynth.cleanUpClkAntennas,boolean,False,call routeDB to cleanup antennas on clk nets (default: off),1
physynth.cleanUpLoadlessNets,boolean,False,Cleanup loadless cells created in iPhysOpt flow (default: on),1
physynth.cleanUpLutFFShape,boolean,False,Delete shapes that are inconsistent with placement (default: off),0
physynth.cleanUpLutFFShapeRunCanPlace,boolean,False,run canPlace() to check when pre-process fixing shapeDB (default: off),0
physynth.cleanUpSoftLUTNM,boolean,False,Cleanup soft LUTNM broken by placer (default: false),0
physynth.clearACDB,boolean,False,Clear and regenerate acdb prior to first placement (default: true),1
physynth.ClockOptBUFGInsertThreshold,integer,False,"For ultrascale, determine whether to do BUFG insertion or BUFG replication",5
physynth.ClockOptEnableLeafChange,boolean,False,Enable clock leaf change during clock skew optimization (default: on),1
physynth.ClockOptEnablePulsedLatchOpt,boolean,False,Enable Pulsed Latch Optimization (default: on),1
physynth.ClockOptExtraBUFGThreshold,integer,False,"For ultrascale, determine whether to insert 2 BUFGs for big clock route detour",6
physynth.ClockOptForceCommit,boolean,False,"For debugging, force to commit the changes (default: off)",0
physynth.ClockOptHoldCost,boolean,False,Check hold cost when commit for post place PS (default: on),1
physynth.ClockOptHoldCostPR,boolean,False,Check hold cost when commit for post route PS (default: on),1
physynth.clockOptInLoop2,boolean,False,Enable ClockOpt in 2nd loop of path-based optimization,1
physynth.ClockOptInsertBUFG,boolean,False,Allow insert BUFG in ClockOpt (default: on),1
physynth.ClockOptInsertBUFGForHDFlow,boolean,False,Allow insert BUFG in HD flow (default: off),0
physynth.ClockOptMaxHoldFixPinCount,integer,False,"Maxium number of hold violating pins to be fixed in one ClockOpt transformation (default, 20).",20
physynth.ClockOptMode,integer,False,ClockOpt optimizaton mode for post place PS (default: 3),3
physynth.ClockOptModePR,integer,False,ClockOpt optimization mode for post route PS (default: 7),7
physynth.ClockOptProgDelayFanoutLimit,integer,False,ClockOpt programable delay setting fanout limit (default: 20),20
physynth.ClockOptSupportPostRoute,boolean,False,Enable clock opt support of post route PS (default: true),1
physynth.ClockOptSupportUltraScale,boolean,False,Enable clock opt support on UltraScale (default: off),1
physynth.ClockOptUltraScaleMode,integer,False,Clock opt support mode for UltraScale (default: 4),25
physynth.clockSkewOptSupport,boolean,False,Enables clock skew optimization (default: off),0
physynth.clusterPartMaxNumBins,integer,False,Max number of bins to partition each net (default: 10),10
physynth.clusterPartVerbose,boolean,False,Be noisy,0
physynth.considerLUT1Delay,boolean,False,Consider LUT1 delay for LUT1 insertion (default: off),0
physynth.considerTimerCorner4Dist,boolean,False,Consider Timing corner based delay to dist calculation (default: off),0
physynth.copyWaiverInfo,boolean,False,Copy Waiver engine constraints in replication (default: on),1
physynth.critPathGroupDepth,integer,False,Control sub-critical path groups optimization works on,5
physynth.csoEnableHoldTimer,boolean,False,Enable hold analysis in timer.,0
physynth.csoForceCommit,boolean,False,Force commits clock skew opt changes.,0
physynth.csoHoldSlackLimit,float,False,Worst hold slack allowed after clock delaying (nano-secs).,0
physynth.csoMinSlackImprovement,float,False,Minimum slack improvement to commit (nano-secs).,0.05
physynth.csoMinTimingMargin,float,False,Minimum timing margin in nano-secs.,0.5
physynth.csoNumEndPtsPerGroup,integer,False,Number of end-points per path group.,100
physynth.csoPlaceOnlyOnLUT6Bel,boolean,False,Places the LUT1 buffer only on LUT6 BEL.,1
physynth.csoTimingMarginPct,float,False,Timing margin as percent of worst path delay of the path group.,2
physynth.csoTopologicalSort,boolean,False,Optimizes end-points in reverse topological order.,0
physynth.dbgCore.commitFailedRoutes,boolean,False,"For nets unroutable, commit it for debug.",0
physynth.dbgCore.forceIncrRouter,boolean,False,Force to make the change using incremental router.,0
physynth.dbgCore.incrFallbackThreshold,integer,False,"If nets to add exceed threshold, resort to incremental router to make the change.",64
physynth.dbgCore.numOfTrialsByDbgCore,integer,False,This limits the number of debug core to try for adding new signals.,5
physynth.dbgCore.numOfTrialsByPins,integer,False,This limits the number of available pins to try for adding new signals.,5
physynth.dbgCore.onlyCheckDesignWns,boolean,False,Only use design WNS as criteria for timing check. Will ignore timing degradation for some path groups as long as design WNS is not worse.,0
physynth.dbgCore.probePriority,string,False,Allow users to specify priorities in choosing candidate probe when adding new signal. Choices are delay and name,name
physynth.dbgCore.replaceDriver,boolean,False,Allow replaceing driver lut or flop,0
physynth.dbgCore.replaceMultipleFlops,boolean,False,Allow replaceing multiple pipeline flops,0
physynth.dbgCore.separateDisconnect,boolean,False,"With -dict option specified, make net connection and disconnection independent",0
physynth.dbgCore.swapGroupingSize,integer,False,Grouping size for swap transformations with '-dict' commands. Has potential to speed up runtime. Default is '12' (0 is No Grouping).,12
physynth.dbgCore.timingPreserveMode,boolean,False,"Under this mode, tool will reject probe changes which caused timing degradation or routing issues.",0
physynth.dbgCore.tryFixRouting,boolean,False,Try to fix routing by replace when some newly added nets to probe are not fully routed.,1
physynth.dbgCore.useExtraEffortsAfterGrouping,boolean,False,Resort to per-net basis swapping after grouped swapping failed due to timing or routing.,0
physynth.dbgCore.usePhysOptUnderEco,boolean,False,Use modify_debug_port within ECO flow.,1
physynth.dbgCore.wnsMinImpr,float,False,Set delta for minimum improvement when checking for timing improvement in dbgCore replace (default: 0.001),0.001
physynth.dbgRouteWriteCheckPoint,integer,False,write debug checkpoint for incr route,-1
physynth.dbgSkipUnroute,integer,False,Skip unroute (default: 0),0
physynth.debugACDB,integer,False,debug level for ACDB checks (default: 0),0
physynth.debugIncrPlaceNetlist,boolean,False,Enables a sanity check of the incrementally-built placeNetlist (default: off),0
physynth.debugIncrPlacerTask,integer,False,Enable HDPLTask for incr placer (default: 0),0
physynth.debugLocCell,string,False,Provide a cell's full hier name to print its location through optimization.,None
physynth.disablePlaceFastMode,boolean,False,disable fast mode in incremental placement in post-place physopt (default: false),0
physynth.disablePlaceFastModePR,boolean,False,disable fast mode in incremental placement in post-route physopt (default: false),0
physynth.dpSmallShapes,boolean,False,Enables DP for small shapes (lut-flops). It is based on network flow and very fast if several instances have to be placed.(default: off),0
physynth.dspFlopAllowNotVio,boolean,False,Consider ports that don't violate slack (default: false),0
physynth.dspFlopDegradePct4UndoReplay,float,False,Specifies the percentage of ports with degrading slacks for writing replay records of undo changes (default: 0.1),0.1
physynth.dspFlopDumpVerilog,boolean,False,Dump verilog for verification (default: false),0
physynth.dspFlopEnableV8,boolean,False,Consider ports that don't violate slack (default: on),1
physynth.dspFlopForceCommit,boolean,False,Enables force commit (default: off),0
physynth.dspFlopMarginPct,float,False,Specifies period based margin for DSP flop based optimization (default: 6 (%)),6
physynth.dspFlopMReg2PReg,boolean,False,switch MReg with PReg to improve timing (default: off),0
physynth.dspFlopNewInterleavedFlow,boolean,False,enable new interleaved flow for DSP register opt (default: on),1
physynth.dspFlopNumDspLimit,integer,False,Specifies number of nets optimized (default: 50) Value should be >= 1 and <= 10000,50
physynth.dspFlopNumRecursion,integer,False,Specifies number of nets optimized (default: 2),2
physynth.dspFlopOptSupport,boolean,False,Enables DSP flop opt support of PS (default: true),1
physynth.dspFlopPacking,boolean,False,Enables DSP flop opt support of PS (default: true),1
physynth.dspFlopUnpacking,boolean,False,Enable DSP flop unpacking in PS (default: true),1
physynth.dumpConstraintFailures,boolean,False,Dump reasons for all constraint-related candidate rejections,0
physynth.dumpPreIncrRouterDcp,boolean,False,Dump design checkpoing before incremental router kicks in.,0
physynth.dumpWireLenStatsAtTheEnd,boolean,False,Dump wire len stats at the end of phys_opt (default: off),0
physynth.enableAggressiveHoldFix,boolean,False,Enables hold fix optimization (default: off),0
physynth.enableBackwardRetiming,boolean,False,Enable backward retiming,1
physynth.enableBUFGOpt,boolean,False,Enable BUFG optimization,0
physynth.enableBUFGOptPostRoute,boolean,False,Enable BUFG optimization,0
physynth.enableCascadeReplace,boolean,False,enable casCade replace,0
physynth.enableClockDataOpt,integer,False,enable mixed clock & datapath optimization,0
physynth.enableClockOptFastUpdate,boolean,False,Enable ClockOpt fast timing update for post-route phys_opt_design,1
physynth.enableCloneForAllInstInSlice,boolean,False,Runs incr. placer at the start of phys_opt_design (default: off),0
physynth.enableConstraintUcfCloning,boolean,False,cloneInst will allow clone of isTC(inst) where possible (default: on),1
physynth.enableCopyAreaGroup,integer,False,"Enable copying of area group constraints in PSMgr (default: 0, 0:none 1:report 2:copy)",2
physynth.enableCopyTiming,integer,False,"Enable copying of sdc timing constraints in PSMgr (default: 0, 0:none 1:report 2:copy)",2
physynth.enableCrprNCN,boolean,False,Enable CRPR Nearest common node,1
physynth.enableCrprNcnPostRoute,boolean,False,Turn on CRPR NCN in post-route mode (default: on),1
physynth.enableDelayEstPlty,float,False,This is the delay penality to be added to the existing delay.,1
physynth.enableExtraDelayEstPlty,float,False,This is the extra delay penality to be added to the existing delay.,1.15
physynth.enableExtraDelayFanout,integer,False,This enables the extra delay to be inserted for Fanout more than this factor,30
physynth.enableExtraDelayPenalty,boolean,False,This enables the extra delay to be inserted for which can be controled using next 3 params,0
physynth.enableExtraDelaySpan,integer,False,This enables the extra delay to be inserted for Span more than this factor,36
physynth.enableFlopLutLocPairing,boolean,False,Enables FLOP-LUT loc pairing during placement legalization(default : false),0
physynth.enableFlowVizSnapshots,boolean,False,Enable FlowViz snapshots throughout physopt,0
physynth.enableForwardRetiming,boolean,False,Enable forward retiming,1
physynth.enableHighEffortDirective,boolean,False,enable high-effort optimization flow (opt-level interleaved flow),0
physynth.enableHoldBufFallBack,boolean,False,Enables hold fix solution to attempt replacing critical loads of violating nets (default: off),0
physynth.enableHoldFix,boolean,False,Enables hold fix optimization (default: off),0
physynth.enableHoldFixPR,boolean,False,Enables postroute hold fix optimization (default: off),1
physynth.enableHoldFixRouteCheck,boolean,False,Directs hold fix solution to first check if physical connectivity to slice fabric exists for the critical net (default: on),1
physynth.enableHoldTHSCostInRouter,boolean,False,Enables hold THS costing for physical synthesis in router (default: on),1
physynth.enableHoldTHSCostPR,boolean,False,Enables hold THS costing(default: off),0
physynth.enableInDefaultRouter,boolean,False,Enable post-route PhysOpt inside default route_design command.,1
physynth.enableInMPFPlacer,boolean,False,Enables physical synthesis inside MPF child placer,0
physynth.enableInNoDRCRouter,boolean,False,"Enable post-route PhysOpt inside route_design with -no_drc option, for internal debugging only.",0
physynth.enableInPlacer,boolean,False,Enables physical synthesis inside placer,1
physynth.enableInRouter,boolean,False,Enable post-route PhysOpt inside route_design command (Explore Directive).,1
physynth.enableLagunaSites,boolean,False,Enable usage of laguna sites (defualt: off),0
physynth.enableLiteTimer,boolean,False,Use lite timer in PhysOpt (default: off),0
physynth.enableMemWatch,boolean,False,Enable Memory Watchdog,0
physynth.enableNegEdgeFFHoldFix,boolean,False,Enables neg edge FF insertion for hold fix optimization (default: off),0
physynth.enableNetIntFlow,boolean,False,enable net level interleaved flow,0
physynth.enableOptIntFlow,boolean,False,enable opt level interleaved flow,0
physynth.enableOptLog,boolean,False,Enable logging of opt actions (default: false),0
physynth.enablePathBasedFlow,boolean,False,Enable path based flow for post-route phys_opt_design,1
physynth.enablePathOptSmallGainBailout,boolean,False,Bailout critical path optimization when the slack gain is small.(default TRUE),1
physynth.enablePathSigTracker,boolean,False,Print PathOpt signature stats,1
physynth.enablePipelineOpt,boolean,False,Enable Pipeline optimization,0
physynth.enablePlacer,boolean,False,Enable placement during Physical Synthesis optimization (default: on),1
physynth.enablePostPlacePathBasedFlow,integer,False,include path based optimization technique at the end of regular post-place phys_opt,0
physynth.enablePostRoute,boolean,False,Enable Post-Route Physical Synthesis flow (default: on),1
physynth.enablePrePlacePhysicalSynthesis,boolean,False,Enable Pre-Place Physical Synthesis flow (default: off),0
physynth.enableRetimingForCE,boolean,False,Allow backward retiming work to reduce negative slack on CE pins. (default: false),0
physynth.enableTimingPointCache,boolean,False,Enable timing group report caching for undo,1
physynth.enableZholdCalibrationForSetup,boolean,False,Zhold calibration for setup recovery. (default TRUE),1
physynth.enhancedReplPR,boolean,False,Enhancement of Postroute replication,0
physynth.EPCostingImpDelta,float,False,Set delta for minimum improvement in endpoint based costing(default: 0.000005),5e-06
physynth.evalarch.interposetNetSplitVerbose,integer,False,Verbosity level for the Interposer Net Splitter Task,0
physynth.expandAllXDC,boolean,False,Expand XDC to pins to avoid some constraint handling issue (default: off),0
physynth.exploreSLRCrossingSlackLimit,float,False,specifies limit for maximum design WNS degradation (default: 99999 ns),99999
physynth.fanoutOptSupport,boolean,False,Enables fanout optimization (default: on),1
physynth.fifoForceCommit,boolean,False,Enables force commit (default: off),0
physynth.fixPinAssignments,boolean,False,mark all pin assignments fixed (default:off),0
physynth.fixUnusedLocals,boolean,False,Fix unused locals in Olympus and newer( default: on),1
physynth.fixUpdateShapesRuntime,boolean,False,Speedup update shapes,1
physynth.flopGroupSupportForV8,boolean,False,Proper flop group support / prunning for v8,0
physynth.flopSrlEnableOpt,boolean,False,Optimize timing of flop and SRL enables added earlier during power optimization.,0
physynth.foptAddNonCritLoadsFromLutPairs,boolean,False,"If ON, we will consider non-critical instTerms of LUT-pairs as critical if one of the LUTs is critical. (default: on)",1
physynth.foptAllowDriverIpTimingDeg,boolean,False,Allow timing to degrade on input side of fanout net's driver to support hill climbing,1
physynth.foptCreateTimRptScript,boolean,False,Create timing report script (default: off),0
physynth.foptCritThreshold,integer,False,Fanout threshold (critical loads) (default: 10),10
physynth.foptEarlyRejectLimit,integer,False,"Specified undo count for early rejection for nets (if worst bin worsens, dont try other bins) (default: 1)",1
physynth.foptEnableBinRewiring,boolean,False,Enables rewiring of loads in a bin (default: off),0
physynth.foptEnableDynamicBatching,boolean,False,Enable update of dynamic batch size based on timing criticality and iteration limits (default: on),1
physynth.foptEnableEarlyRejection,boolean,False,"Enables early rejection for nets (if worst bin worsens, dont try other bins) (default: on)",1
physynth.foptEnableNetCache,boolean,False,Enables net cache to determine work on the net in recursion or not (default: on),1
physynth.foptEnableNewNumNetLimit,boolean,False,"Enables new limit i.e., top 100 + new ones (default: on)",1
physynth.foptEnableRSAPartitioner,boolean,False,Enable RSA based clustering approach (default: off),0
physynth.foptFailedNetLimit,integer,False,Fanout control for number of failure nets (default: 10),10
physynth.foptFaninSlackMarginPct,integer,False,Specifies the percent (of longest critical path) used to impose no-degradation on the fanin side of HFN driver. (default: 2 (%) ),2
physynth.foptFlopCosting,boolean,False,Enable costing for flop/and its replicates inputs (default: on),1
physynth.foptForceCommit,boolean,False,Commit netlist change without checking for timing improvement (default: off),0
physynth.foptGetCandidatesFromPaths,boolean,False,Use WNS Timing Paths to get candidates,0
physynth.foptIncludeAllLoads,boolean,False,Include all loads of the net (default: off),0
physynth.foptIncrPlaceFastMode,boolean,False,Use fast mode for incrPlace,1
physynth.foptMaxNodesInBin,integer,False,Set minimum number of nodes a bin must contain to be considered as a valid bin (default: 10) Value should be >= 1 and <= 100000,10
physynth.foptMinBinTileLength,integer,False,Set minimum size of the partition (default: 2x2) Value should be >= 1 and <= 100,2
physynth.foptMinNodesInBin,integer,False,Set minimum number of nodes a bin must contain to be considered as a valid bin (default: 1) Value should be >= 1 and <= 100000,1
physynth.foptMinPeriodBasedMarginVal,float,False,Minimum period based margin to use (default: 0.5 ns),0.5
physynth.foptNewInterleavedFlow,boolean,False,Use new interleaved flow,1
physynth.foptNumBinsInBatch,integer,False,"Number of bins to be processed in one-iteration of PSMgr (default: 8, negative value means alls bins in one batch)",8
physynth.foptNumNetLimit,integer,False,Specifies number of nets to be optimized in one iteration (default: 100) Value should be >= 1 and <= 10000,100
physynth.foptNumPathsToGetCandidatesFrom,integer,False,Num timing paths to get candidates from for each clock group,20
physynth.foptPeriodBasedMarginPct,integer,False,Specifies period based margin (default: 6 (%)),6
physynth.foptPeriodBasedMarginPctNonCritBin,integer,False,Specifies period based margin (default: 10 (%)),10
physynth.foptPeriodBasedMarginPctNonCritLoad,integer,False,Specifies period based margin for non crit loads in partition (default: 0 (%)),0
physynth.foptRecursiveReplCnt,integer,False,Specifies the recursive replication count (default: 4) Value should be >= 1 and <= 10,4
physynth.foptReduceSLLUsage,boolean,False,reduce SLL usage by moving non critical loads in different SLR to replica,1
physynth.foptSkipAllEligibilityChecks,boolean,False,Skips all eligibility checks (default: off),0
physynth.foptSlrAwarePartitioning,boolean,False,slr aware partitioning,1
physynth.foptSplitLocalClockDataLoads,boolean,False,"Replicate local clock nets that have non-clk loads, so Router can perform timing opt on them",1
physynth.foptThreshold,integer,False,Fanout threshold (all loads) (default: 30),30
physynth.foptTopCritNetLimit,integer,False,"Specifies number of nets to be optimized if criticality of net is beyond 2%. For nets within 2%, threshold is from foptNumNetLimit (default: 50) Value should be >= 1 and <= 10000",50
physynth.foptTopologicalSort,boolean,False,Optimize nets in topological order,0
physynth.foptUnplaceWorstFaninBatchSizeTh,integer,False,Batch size threshold for selecting the HFNs that will be impacted by foptUnplaceWorstFaninDriver,4
physynth.foptUnplaceWorstFaninDriver,boolean,False,Unplace the driver of the most critical input pin of the HFN driver,1
physynth.foptUpdateBatchSize,boolean,False,Enable update of batch size based on timing criticality (default: on),1
physynth.foptVeryHighFanoutBatchSize,integer,False,Batch size for very HFN (default: 8 (on)),8
physynth.foptVeryHighFanoutDynamicClustering,boolean,False,Allow dynamic clustering for VHFNs (default: on),1
physynth.foptVeryHighFanoutEnable,boolean,False,Enable very high fanout net optimization (default: on),1
physynth.foptVeryHighFanoutEnableLoadCritSlackTh,boolean,False,Allow load critical slack threshold for VHFNs (default: off),0
physynth.foptVeryHighFanoutEnableSupportPrePlace,boolean,False,Enable very high fanout net optimization in preplace physopt(default: on),1
physynth.foptVeryHighFanoutMaxNodesInBin,integer,False,Max nodes in bin for VHFN (default: 500),500
physynth.foptVeryHighFanoutNetCritSlackTh,float,False,Nets with timing above than this threshold are optimized irrespective their load slacks (default: 2.0),2
physynth.foptVeryHighFanoutThreshold,integer,False,Nets with FO above this threshold are optimized irrespective of their slack or their load slacks (default: 2000),2000
physynth.forcePhysNetRoutingPostRoute,boolean,False,Do physical net routing in post route mode (default: off),0
physynth.forceUndo,boolean,False,Force undo during opt (default: off),0
physynth.geomBoundaryDeltaPerc,integer,False,Set the percentage of partition boundary to consider loads in CG based geom partition Value should be >= 0 and <= 20,5
physynth.geomEnableCgPartitioning,boolean,False,Set 1 to enable CG based partitioner,0
physynth.geomMaxCgDeviation,float,False,Set max deviation allowed in CG of the bin to which a load is moved Value should be >= 1 and <= 5,1
physynth.hdNetReplicationForceCommit,boolean,False,Enables force commit (default: off),0
physynth.hdNetReplicationHoldCost,boolean,False,Enables hold cost when commit (default: on),0
physynth.hdNetReplicationImpDelta,float,False,Set delta for minimum improvement when checking for timing improvement in hdnetreplication (default: 0.001),0.001
physynth.hdNetReplicationNumNets,integer,False,Maxium number of hd interface nets to optimize (default: 250),250
physynth.hdNetReplicationSupport,boolean,False,Enable hdnetreplication placement based opt support (default: false),0
physynth.holdAllowCritLoadSetupDegradation,boolean,False,Parameter to accept hold optimization irrespective of local set-up slack degrades (default: on),1
physynth.holdAllowDesignSetupDegradedThreshPR,float,False,Specifies the threshold hold fix can degrade the design setup slack in post-route down to (in ns) (default: -20000ns),-20000
physynth.holdAllowLocalSetupDegradation,boolean,False,Parameter to accept hold optimization irrespective of local set-up slack degrades (default: on),1
physynth.holdAvoidSetupCritLoads,boolean,False,Avoid set-up and hold critical loads from hold optimization (default: off),0
physynth.holdCheckWnsSum,boolean,False,Print identified candidates with slack values to a local file (default: on),1
physynth.holdEnableBufInsert,boolean,False,Enable IO path buffer insertion (default: on),1
physynth.holdEnableBufInsertMulti,boolean,False,Enable multiple buffers when doing IO path buffer insertion (default: on),1
physynth.holdEnableInputDelayDefClk,boolean,False,Set to enable input clock paths (default: off),0
physynth.holdEnableZcalibrate,boolean,False,Enable Zhold calibration (default: on),1
physynth.holdEnableZinsert,boolean,False,Enable Zhold insertion (default: on),1
physynth.holdfixAllowFlopNonDBufInsert,boolean,False,Allow non-IO buffers to fan to flop.<non-D> pins (default: off),0
physynth.holdfixBatchMode,boolean,False,Enables batch mode processing of nets (default: off),1
physynth.holdfixBatchModeNetGrouping,boolean,False,Enables hold fix candidate net grouping (default: off),1
physynth.holdfixBatchModePR,boolean,False,Enables postroute batch mode processing of nets (default: off),0
physynth.holdfixBufferDelayEstimate,integer,False,Estimated buffer delay to use for numBuffer calculation (in ps) (default: 800),800
physynth.holdfixBufferInsertHoldPlacement,boolean,False,Buffer Insertion includes hold delay based Placement (default: on),1
physynth.holdfixEnableNonIOBufInsert,boolean,False,Allow insertion of buffers on non-IO path (default: on),1
physynth.holdfixForceCommit,boolean,False,Commit netlist change without checking for timing improvement (default: off),0
physynth.holdfixForceCommitMaxBuffers,integer,False,Insert MaxBuffers on ForceCommit (default: 3),3
physynth.holdfixForceTimingOnZCalib,boolean,False,Update timing before zcalibration - to chk/workaround timing issue (default: off),0
physynth.holdfixIgnoreIOBDelay,boolean,False,Can ignore user IOBDELAY when inserting ZHOLD (default: off),0
physynth.holdfixNumNetsInBatchMode,integer,False,Number of hold violating nets to process in one iteration (default: 10),10
physynth.holdfixPlaceInfoCreation,boolean,False,Enables creation of PlaceInfo (default: off),0
physynth.holdHighHoldThresh,integer,False,Specifies high hold threshold (in ps) (default: 250),250
physynth.holdHighHoldThreshPR,integer,False,Specifies hold threshold (in ps) in post-route (default: 0),0
physynth.holdIntegrateNegEdge,boolean,False,Consider LUT1 delay for LUT1 insertion (default: off),0
physynth.holdIntegrateNegEdgeClkPeriodPerc,integer,False,"Trigger neg edge FF insertion (integrate negEdgeFF mode), when slack is > given percentage of clk period (default: 50)",50
physynth.holdNumNetLimit,integer,False,Specifies number of nets to be optimized (default: 1000) Value should be >= 1 and <= 100000,1000
physynth.holdOnlyIdentifyCandidates,boolean,False,Print identified candidates with slack values to a local file (default: off),0
physynth.holdPostOptimizeTclCmd,string,False,After hold initialization and before starting optimize run tcl cmd (default empty string),None
physynth.holdPreOptimizeTclCmd,string,False,After hold initialization and before starting optimize run tcl cmd (default empty string),None
physynth.holdPrintIdentifyCandidates,boolean,False,Print identified candidates with slack values to a local file (default: off),0
physynth.holdProtectSetupThreshold,float,False,Specifies the threshold hold fix can not degrade the setup slack to (in ns) (default: 0.1),0.1
physynth.holdSkipBasedOnInitialWHS,boolean,False,Skip hold-fix if initial WHS does not violate threshold (default: off),0
physynth.holdSkipHighRuntimeNets,boolean,False,Skip nets that potentially consume high runtime (default: off),0
physynth.holdThreshZholdIff,integer,False,Specifies hold threshold for zhold.dlyiff calibration (in ps) (default: 0),0
physynth.holdUpdateBefCostIncr,boolean,False,Incrementally update before cost for LUT1 insertion (default: on),1
physynth.incrCompileRebuildShapeDB,boolean,False,Rebuild shapeDB at the end in incr-compile replay (default: on),1
physynth.incrPlaceNetlist,boolean,False,Update placeNetlist incrementally during Physical Synthesis (default: on),1
physynth.incrUpdateClockTree,boolean,False,Incrmental update clock gap tree (default: on),1
physynth.incrUpdateClockTreeForHDFlow,boolean,False,Allow incr update clock gap tree in HD flow (default: on),1
physynth.incrUpdateRoutingNodeTable,boolean,False,Update routing node table incrementally,1
physynth.incrUpdateRoutingNodeTableDebug,boolean,False,Enable debugging of incremental update of routing node table,0
physynth.instanceLockPinCheck,boolean,False,instance (vs pin) check for LOCKPIN (default: on),1
physynth.interLoopCntPR,integer,False,iteration loop for PR (default: 1),1
physynth.invalidateClkPin,boolean,False,invalidate clock pin timing for Olympus in post-placement (default: off),0
physynth.iPhysOptdumpVerilog,boolean,False,Write out verilog before and after applying iPhysOpt.tcl script (default: off),0
physynth.iPhysOptRecordSuccReplay,boolean,False,Record successful replay during replay in incr-compile flow (default: on),1
physynth.lagunaHoldFixBatchMode,boolean,False,Batch mode for laguna hold fix (default: on),1
physynth.lagunaHoldFixBatchSize,integer,False,Number of nets in each batch (default: 6),6
physynth.lagunaholdfixDebugLog,boolean,False,Debug log for laguna hold fix (default: off),0
physynth.lagunaHoldFixExcludeSites,boolean,False,Exclude slice sites that share the same clock leaf as laguna sites for moved flops (default: on),1
physynth.lagunaholdfixForceCommit,boolean,False,Enables force commit (default: on),1
physynth.lagunaholdfixHoldCost,boolean,False,Enables hold cost when commit (default: on),1
physynth.lagunaholdfixHoldThres,float,False,Accept optimization only if final hold slack for net is above this value (default: 0 ns),0
physynth.lagunaholdfixImpDelta,float,False,Set delta for minimum improvement when checking for timing improvement in lagunaholdfix (default: 0.001),0.001
physynth.lagunaholdfixNumNets,integer,False,Maxium number of nets to work on (default: 100),100
physynth.lagunaholdfixNumNetsPSIR,integer,False,Maxium number of nets to work on in PSIR (default: 30),30
physynth.lagunaholdfixPSIR,boolean,False,Enable lagunaholdfix in PSIR (default: true),1
physynth.lagunaholdfixReportSlrStatsAll,boolean,False,Report slack values for all inter-slr nets in the design (default: off),0
physynth.lagunaholdfixReportSlrStatsOnly,boolean,False,"Only report inter-SLR net statistics, skip real optimization (default: off)",0
physynth.lagunaholdfixSupport,boolean,False,Enable lagunaholdfix for post-place PS (default: false),0
physynth.lagunaholdfixSupportPostRoute,boolean,False,Enable lagunaholdfix for post-route PS (default: false),0
physynth.lagunaholdfixVioSlackThres,float,False,Consider nets with slack below this value to optimize (default: 0.1 ns),0.1
physynth.legalizerCheckRouteBlockage,integer,False,Check routing blockage during legalization,2
physynth.legalizerFFMaxSliceInput,integer,False,Max slice input for legalizer to conside a site for FF,0
physynth.legalizerMaxSliceInput,integer,False,Max slice input for legalizer to conside a site,0
physynth.legalizerMaxSlicesToConsider,integer,False,How many Slices to consider after finding a valid location,-1
physynth.legalizerMinSites,integer,False,min number of sites to search for legalizing (default 8),8
physynth.legalizerSlackEstMT,boolean,False,Do MT slack estimation,1
physynth.legalizerSlackEstMTdebug,integer,False,Debug MT slack estimation,0
physynth.legalizerSlackEstMTinSetup,boolean,False,Do MT slack estimation in setup,1
physynth.legalizerSlackEstMTinWorkLoop,boolean,False,Do MT slack estimation in work loop,1
physynth.legalizerSlackEstMTnumThreads,integer,False,# threads (-1 = auto),-1
physynth.legalizerTimingEffort,integer,False,Decides the timing effort of placement legalizer (default: 2) Value should be >= 1 and <= 3,2
physynth.level2Replication,boolean,False,enable level 2 replication (default: off),0
physynth.lightPhysOptAtEndOfPlacerAftPCOpt,boolean,False,Light PhysOpt at the end of placer after PCOpt (default: off),0
physynth.lightPhysOptAtEndOfPlacer,boolean,False,Light PhysOpt at the end of placer before PCOpt (default: off),0
physynth.ltTimerCopyConstr,boolean,False,In lite timer copy constraints (default: on),1
physynth.LUTDecompHFOLimit,integer,False,Set the net fanout limit to be considered hfo net,20
physynth.LUTDecompHFOPin,integer,False,Set the hfo net pin count,3
physynth.LUTDecompLimit,integer,False,Set the max number of LUTs to be deomposed,100000
physynth.LUTDecompMaxPerBin,integer,False,Set the max number of LUTs to be deomposed per bin,2
physynth.LUTDecompSlackThreshold,float,False,The slack threshold for LUT6 to decomposs in ns,0
physynth.LUTDecompUpperCong,float,False,The upper congestion limit to count instance,2
physynth.LUTtoLUT1collapse,boolean,False,Enable LUT to LUT1 collapsing (default: false),0
physynth.maxRetimingCount,integer,False,Specify the maxium number of drivers optimized by retiming. (default: 500),500
physynth.maxRetimingCountOnePass,integer,False,Specify the maxium number of drivers optimized by retiming in one pass. (default: 100),100
physynth.maxRetimingDriverFailCount,integer,False,Specify the maxium number of failures on one driver. (default: 1),1
physynth.maxRetimingIterations,integer,False,Specify the maxium number of retiming iterations. (default: 10) Value should be >= 1 and <= 50,10
physynth.memWatchDeltaFromPeak,float,False,Delta from Peak,0
physynth.memWatchDeltaFromPrev,float,False,Delta from Prev,0
physynth.memWatchDeltaFromRef,float,False,Delta from Ref,0
physynth.memWatchThreshold,float,False,Max mem threshold,0
physynth.mlPredictMoves,boolean,False,Predict moves using ML,0
physynth.mlPredictNetFile,string,False,Predict moves using ML net file,None
physynth.mlPredictOptsToRun,boolean,False,Predict opts to run using ML,0
physynth.mlRecordMoves,boolean,False,Record moves for ML,0
physynth.mlShouldOptThresh,float,False,"Activation threshold for deciding if we should opt [-1.0, 1.0]",-0.2
physynth.movePipelineHead,boolean,False,"In autopipeline, move head of chain in simple placement",0
physynth.movePipelineTail,boolean,False,"In autopipeline, move tail of chain in simple placement",0
physynth.mtEndShapeRebuild,boolean,False,Multi-threaded final shape rebuild,1
physynth.mtInit,boolean,False,Multi-threaded init,1
physynth.mtInitNumThreads,integer,False,Multi-threaded init # threads (-1 = auto),-1
physynth.mtInitReverseInitOrder,boolean,False,"Force reverse order of Timer/Placer init, for testing repeatability",0
physynth.multiClkNumEndPerGroup,integer,False,Number of endpoints per clock group (default: 5),5
physynth.multiClkNumNetLimitFactor,integer,False,Factor determing the num net limit value for multiple clocks (default: 10%),10
physynth.multiClkNumPathPerEnd,integer,False,Number of paths per end point (default: 1),1
physynth.multiClkNumRecursion,integer,False,Number of recursions for multiple clocks (default: 1),1
physynth.multiClkSupport,boolean,False,Enables support for multiple clocks (default: off),0
physynth.multiClkSupportFanout,boolean,False,Enables fopt support for multiple clocks (default: on),1
physynth.multiClkSupportReplace,boolean,False,Enables replace support for multiple clocks (default: on),0
physynth.multiClkSupportRepl,boolean,False,Enables replication support for multiple clocks (default: on),1
physynth.multiClkSupportRewire,boolean,False,Enables rewire support for multiple clocks (default: on),0
physynth.multiInstLegalizeSeq,boolean,False,Legalize multi instance sequentially (default: on),1
physynth.multiPathGroupCostUseClkPeriod,boolean,False,Use clock period in the cost of multi-path group WNS (default: on),1
physynth.multiPathGroupWnsMargin,float,False,Multi-path group WNS check margin (default: 0.00002),2e-05
physynth.multiReplaceDistanceDiff,integer,False,Distance different to include in load move (default: 10000),10000
physynth.multiReplaceNumNetLimit,integer,False,Specifies number of nets to be optimized (default: 100) Value should be >= 1 and <= 10000,100
physynth.multiReplaceSlackDiff,integer,False,Slack different to include in load move (default: 500ps),500
physynth.multiReplaceSupport,boolean,False,Enables multiReplace optimization (default: off),0
physynth.negativeEdgeFF.allowSynchronousCDC,boolean,False,Allow inserting FF inito syncronous clo kdomain crossing,1
physynth.negativeEdgeFF.enableMultiLevelpaths,boolean,False,Allow optimization of multi-level paths,0
physynth.negativeEdgeFF.forceCommit,boolean,False,Commit netlist change without checking for timing improvement (default: off),0
physynth.negativeEdgeFF.forceCommitMaxFFs,integer,False,Max number of FFs inserted (default: 3),3
physynth.negativeEdgeFF.holdProtectSetupThreshold,integer,False,Specifies the threshold hold fix can not degrade the setup slack to (in ps) (default: 0),0
physynth.negativeEdgeFF.holdThreshold2,integer,False,High hold threshold for special blocks and SLR crossings in negative edge triggered FF insertion,300
physynth.negativeEdgeFF.holdThreshold,integer,False,High hold threshold for negative edge triggered FF insertion,300
physynth.negativeEdgeFF.numFFsPerIteration,integer,False,Number of FFs inserted per iteration for negative edge triggered FF insertion,10000
physynth.negativeEdgeFF.numIterations,integer,False,Number of iterations for negative edge triggered FF insertion,1
physynth.negativeEdgeFF.numNetLimit,integer,False,Specifies number of nets to be optimized (default: 100),100
physynth.negativeEdgeFF.setupMargin,integer,False,Don't worsen setup slack below this threshold in ps,300
physynth.negativeEdgeFF.spiralSearch,boolean,False,Do spiral search for detail placement,1
physynth.negativeEdgeFF.traverseNetsSpeedup,boolean,False,Speed up netlist transformations,1
physynth.negativeEdgeFFVerbose,integer,False,Verbose level for negative edge FF insertion,1
physynth.netIntFlowRecursiveCnt,integer,False,net level interleaved flow iteration count (default: 4) Value should be >= 1 and <= 10,4
physynth.netLengthThreshold,integer,False,Net length limit to work on (default: -1),-1
physynth.newLagunaFFRuleChecker,boolean,False,During legalizing check the Laguna FF placement rule using new method (defualt: on),1
physynth.noError4UndoTiming,boolean,False,Disable the internal error of undo not restoring timing (default: false),0
physynth.numEPInPathGroupPostPlace,integer,False,number of endpoints to work on in one path group in post-place PhysOpt,1
physynth.numEPInPathGroupPostRoute,integer,False,number of endpoints to work on in one path group in post-route PhysOpt,1
physynth.numPathEndPerVertex,integer,False,Num of pathend per vertex (default: 1),1
physynth.numVertexPerPathGroup,integer,False,Num of vertices per PG (default: 10),30
physynth.offloadForceOptPostRoute,boolean,False,Force the offload in post route mode (default: off),0
physynth.onrouteForceCommit,boolean,False,Enables force commit (default: off),0
physynth.onrouteHoldCost,boolean,False,Enables hold cost when commit (default: on),1
physynth.onrouteImpDelta,float,False,Set delta for minimum improvement when checking for timing improvement in Onroute (default: 0.001),0.001
physynth.onrouteNewInterleavedFlow,boolean,False,Use Slack based pin swap (default: on),1
physynth.onrouteReportSlrStatsAll,boolean,False,Report slack values for all inter-slr nets in the design (default: off),0
physynth.onrouteReportSlrStatsOnly,boolean,False,"Only report inter-SLR net statistics, skip real optimization (default: off)",0
physynth.optAllowRoutedNets,boolean,False,Allows routed nets (default: off),0
physynth.optAllowUnplacedInsts,boolean,False,Allows unplaces instances (default: off),0
physynth.optBuildPlacerDataAtStart,boolean,False,Runs incr. placer at the start of phys_opt_design (default: on),1
physynth.optCheckDesignWns,boolean,False,Check improvement in design wns before commit/undo (default: on),1
physynth.optFullDelayCalcAtStart,boolean,False,Enables full delay calc at the start of optimization (default: on),0
physynth.optimizeAllVioPaths,boolean,False,Perform optimization on all violating paths (default: off),0
physynth.optimizeCritPathAsWhole,boolean,False,treat critical path as whole in path-based opt flow,0
physynth.optimLocModeInLegalizer,string,False,"Can set to NONE, Timing, or PathSlack (default: Timing)",PathSlack
physynth.optIntctTileCoord,boolean,False,Enables use of interconnect tile coordinates to do partitioning in fanout optimization (default: off),0
physynth.optIntFlowFoptNumRecursion,integer,False,Specifies the number of recursive fanout optimizations to be done (default: 1) Value should be >= 1 and <= 10,1
physynth.optIntFlowReplNumNetLimit,integer,False,Specifies number of nets to be optimized (default: 30) Value should be >= 1 and <= 10000,30
physynth.optIntFlowRewireNumRecursion,integer,False,Specifies number of recursive rewire optimizations to be done (default: 1) Value should be >= 0 and <= 100,1
physynth.optLogPrintEachTry,boolean,False,Print details for each try. Could be verbose,0
physynth.optLogPrintSummary,boolean,False,Print summary for each task/phase,1
physynth.optMultiPathGroups,integer,False,Optimize multiple path groups.,2
physynth.optNetLimitAdjustRatio,float,False,"Specifies the optimization net limit increase rate per 100K instances, for example, 0.1 mean increase limit by 10% for each 100K instances. (default: 0)",0
physynth.optNetLimitFactorLimitMax,float,False,Specifies the maxium ratio for design size based net limit scaling,2
physynth.optNetLimitFactorLimitMin,float,False,Specifies the minimum ratio for design size based net limit scaling,0.8
physynth.optSupportRoutedDesign,boolean,False,Enables support of PS in the presence of routed nets. PS will treat routed pins and their placement sites as dont_touch (default: on),1
physynth.optViolatingSlackThreshold,float,False,Slack values below this are considered violating slacks (default: 0.25 ns),0.25
physynth.originalLocAddMaxFanout,integer,False,Only add Original Loc for nets with max fanout (default : 2001),2001
physynth.ownRoutedSiteCache,boolean,False,Phys opt keeps routed site cache up to date and supply it to delay mediator etc (default: on),1
physynth.packUnpackFDSE,boolean,False,Enable pack/unpack FDSE in BRAM register opt (default: on),1
physynth.packUnpackSkipMarkedCell,boolean,False,Skip pack/unpack on marked instance with specific port (default: on),1
physynth.pathGroupOptDefaultWeight,integer,False,weight of path groups during costing (default: 2),2
physynth.pathGroupOuterLoopLimit,integer,False,max number of outer loops in path group based flow (default: 5),5
physynth.PathLenReductionSupportPostPlace,boolean,False,Enable path length reduction for postplace PhysOpt,0
physynth.PathLenReductionSupportPostRoute,boolean,False,Enable path length reduction for postroute,1
physynth.pathOptDebugGroup,string,False,Specifies the full name of the path group for debugging.(default: empty string),None
physynth.pathOptDebugNet,string,False,Specifies the full name of the net for debugging.(default: empty string),None
physynth.pathOptNumLoops,integer,False,Number of outer iterations path based optimization does (default: 2),2
physynth.persistentCloneTC,boolean,False,"when cloning, assure SDC timing exceptions associated w/ loads remain persistent (default: on)",1
physynth.pinSwapConstraintSupport,boolean,False,constraint support in pin swapping (default: on),1
physynth.pinSwapDebug,integer,False,dbg level for pin swap (default: 0),0
physynth.pinSwapFeasibilityMsgs,boolean,False,Net feasibility related messages (default: off),0
physynth.pinSwapForceCommit,boolean,False,Commit netlist change without checking for timing improvement (default: off),0
physynth.pinSwapHoldCost,boolean,False,Hold cost when commit (default: on),1
physynth.pinSwapImpDelta,float,False,Set delta for minimum improvement when checking for timing improvement in pinSwap (default: 0.001),0.001
physynth.pinSwapImpDeltaSlackWNS,float,False,Set delta for minimum improvement when checking for timing improvement in slack based pinSwap (default: 0.001),0.001
physynth.pinSwapInMainLoop,boolean,False,"Enable pin swap in the first main loop of path based opt, (default: false)",0
physynth.pinSwapLutnm,boolean,False,Enable pin swap with LUTNM pairs placed together (default: true),1
physynth.pinSwapMinPeriodBasedMarginVal,float,False,Minimum period based margin to use (default: 0.0 ns),0
physynth.pinSwapNewInterleavedFlow,boolean,False,Use Slack based pin swap (default: on),1
physynth.pinSwapNumNetLimit,integer,False,Specifies number of nets to be optimized (default: 100) Value should be >= 1 and <= 10000,100
physynth.pinSwapOptSupport,boolean,False,Enables pin swap optimization (default: on),1
physynth.pinSwapOptSupportPostRoute,boolean,False,Enables pin swap optimization in post-route (default: on),1
physynth.pinSwapPeriodBasedMarginPct,float,False,Specifies period based margin (default: 3 (%)),3
physynth.pinSwapSlackWNS,boolean,False,Slack based pin swap must improve WNS(default: on),1
physynth.pinSwapUseSlackMethod,boolean,False,Use Slack based pin swap (default: off),0
physynth.pipelineAssertVerifFailure,boolean,False,Throw assert if verification fails,0
physynth.pipelineCutName,string,False,Custom prefix string for pipeline registers (default empty string,None
physynth.pipelineDebug,integer,False,Show debug stuff,0
physynth.pipelineDumpDeviceFmaxOnly,boolean,False,Just dump device fmax and exit,0
physynth.pipelineDumpSCC,boolean,False,Dump SCCs to JSON file,0
physynth.pipelineFullGraph,boolean,False,Use full graph flow,1
physynth.pipelineIgnoreVerifFailures,boolean,False,No description available,0
physynth.pipelineInsertCheckOverUtil,boolean,False,Check util and prevent overutil solution,1
physynth.pipelineInsertCheckRoutability,boolean,False,Check Rent param and prevent overcongested solution,0
physynth.pipelineInsertMaxCuts,integer,False,Max cuts to make,-1
physynth.pipelineInsertOneCutAtATime,boolean,False,Insert registers one cut at a time; re-evaluate after each cut,1
physynth.pipelineNumCritPathsToCut,integer,False,No description available,-1
physynth.pipelineSCCMinDepthForAnalysis,integer,False,Min hierarchy depth to consider in SCC analysis,-1
physynth.pipelineShowOldTables,boolean,False,"Show old tables, in addition to Ron's new tables",0
physynth.pipelineSplitVHFN,boolean,False,force split vhfn > 50000,0
physynth.pipelineUseBoostSCCAlgo,boolean,False,Use boost's Tarjan SCC algorithm (warning: has bugs),0
physynth.pipelineUseOldRecursiveSCCAlgo,boolean,False,Use old Tarjan's recursive algorithm,0
physynth.pipelineVerifyLatency,boolean,False,Verify latency after each cut,1
physynth.pipelineVerifyLatencySaveStack,boolean,False,save the stack for debugging,0
physynth.placeAllUnplacedInstsInDesign,boolean,False,Enables the placement of all unplaced instances in the design. The default behavior is to place only those instances that were impacted by physical synthesis (default: off),0
physynth.placeGetAllShapesIfNoPlaceNetlist,boolean,False,Enables checking the placement of all shapes if the placer netlist has not been created (default: off),0
physynth.placerNetlistDbgFile,string,False,Debug file name for dumping placer netlist (default: empty string),None
physynth.PLRCriticalRange,integer,False,Critical range for selecting non-critical pins(in ps),400
physynth.PLREnable3Luts,boolean,False,Enable partial push during optimization,1
physynth.PLREnableFastPlace,boolean,False,Enable fast place during optimization,0
physynth.PLREnablePartialPush,boolean,False,Enable partial push during optimization,0
physynth.PLREnablePullPins,boolean,False,Enable pulling pins during optimization,1
physynth.PLRForceCommit,boolean,False,Force commit the change (default: off),0
physynth.PLRLocPreserveMode,integer,False,Set the mode to preserve the cell location and pin mapping,3
physynth.PLRMaxSharedPins,integer,False,Set the max number of shared pins in non-disjoint decompostion,2
physynth.PLRPreserveDriverNet,integer,False,Set the mode to preserve the output net of the driver,1
physynth.PLRPreserveOutNet,integer,False,Set the mode to preserve the output net routing,1
physynth.PLRPullPinCriticalRange,integer,False,Critical range for selecting non-critical pins(in ps),600
physynth.PLRUnPlaceLutNM,integer,False,Unplace LUTNM cell to preserve load cell location,0
physynth.postBUFGTclCmd,string,False,Post BUFG insertion tcl cmd (default: empty string),None
physynth.postClockUpdateTclCmd,string,False,Post incrmental clock tree update run tcl cmd (default empty string),None
physynth.postCommitTclCmd,string,False,Post Commit run tcl cmd (default: empty string),None
physynth.postInitTclCmd,string,False,After initialization run tcl cmd (default empty string),None
physynth.postPhaseTclCmd,string,False,Post each opto phase run tcl cmd (default: empty string),None
physynth.postPlaceRunPathOptFirst,boolean,False,Run path based opt first,0
physynth.postPlaceSkipRebuildShape,boolean,False,Skip rebuild shape after postplace phys_opt,0
physynth.postPSFPTclCmd,string,False,Post PSFP tcl command,None
physynth.postPSFPWriteXdef,string,False,write out XDEF after PSIP,None
physynth.postPSHMWriteXdef,string,False,write out XDEF after PSIP,None
physynth.postPSIPTclCmd,string,False,Post PSIP tcl command,None
physynth.postPSIPWriteXdef,string,False,write out XDEF after PSIP,None
physynth.postPSIRTclCmd,string,False,Post PSIP tcl command,None
physynth.postRouteDontTouchPartiallyRoutedNets,boolean,False,Do not touch partially routed nets in post-route mode (default: on),1
physynth.postRouteFinalizerTclCmd,string,False,Post route finalizer run tcl cmd (default: empty string),None
physynth.postRouteIndexToRefreshMem,integer,False,Specify when to refresh router netlist to save memory. (default: 300),300
physynth.postRouteMaxNumChanges,integer,False,Specify maxium number of changes post-route physical synthesis can perform. (default: 300),300
physynth.postRouteMinRoutedNetPerc,float,False,Min routed net ratio to turn on post route mode (default: 0.9),0.9
physynth.postRouteSkipRebuildShape,boolean,False,Skip rebuild shape after postroute phys_opt,1
physynth.postRouteStopIndex,integer,False,write debug checkpoint for incr route,-1
physynth.postRouteSupportHDFlow,boolean,False,Support HD flow in post-route phys_opt (default: on),1
physynth.postRouteTclCmd,string,False,Post route run tcl cmd (default: empty string),None
physynth.postRouteTimeLimit,float,False,Time limit of post route optimization in Wall seconds (default: 36000.0),36000
physynth.postUndoTclCmd,string,False,Post Undo run tcl cmd (default: empty string),None
physynth.prePlaceMaxPlacedInstPerc,float,False,Max placed inst ratio to turn on pre place mode (default: 0.2),0.2
physynth.prePSFPTclCmd,string,False,Pre PSFP tcl command,None
physynth.prePSFPWriteXdef,string,False,write out XDEF before PSIP,None
physynth.prePSHMWriteXdef,string,False,write out XDEF before PSIP,None
physynth.prePSIPTclCmd,string,False,Pre PSIP tcl command,None
physynth.prePSIPWriteXdef,string,False,write out XDEF before PSIP,None
physynth.prePSIRFinalizerTclCmd,string,False,Pre PSIP Finalizer tcl command,None
physynth.prePSIRTclCmd,string,False,Pre PSIP tcl command,None
physynth.preRouteFinalizerTclCmd,string,False,Pre route finalizer run tcl cmd (default: empty string),None
physynth.preRouteTclCmd,string,False,Pre route run tcl cmd (default: empty string),None
physynth.preUndoTclCmd,string,False,Pre Undo run tcl cmd (default: empty string),None
physynth.propagateOneTransitionOnly,boolean,False,Limits the timer propagation to only rising transitions (default: true),1
physynth.propagateOneTransitionOnlyV8,boolean,False,Limits the timer propagation to only rising transitions for V8 (default: true),0
physynth.psbfCreateLUTNMClone,boolean,False,"In PSBF, create separate clone for lutnm clone (default: on)",1
physynth.psbfCtrlLoadsMediumLoadSizeThresh,integer,False,"In PSBF, the maximum number of control loads beyond which the control load size is considered large (default: 50000)",50000
physynth.psbfCtrlLoadsSlotCapForLargeLoadSize,integer,False,"In PSBF, the maximum number of loads each net created for control loads will have when the total control load size is greater than the value specified by physynth.psbfCtrlLoadsMediumLoadSizeThresh (default: 10000)",10000
physynth.psbfCtrlLoadsSlotCapForMediumLoadSize,integer,False,"In PSBF, the maximum number of loads each net created for control loads will have when the total control load size is less than or equal to the value specified by physynth.psbfCtrlLoadsMediumLoadSizeThresh (default: 5000)",5000
physynth.psbfFanoutThreshold,integer,False,"In PSBF, choose the net with fanout greater than threshold to work on (default: 500)",500
physynth.psbfLoadBalancing,boolean,False,"In PSBF, equally balance loads on each net (default: true)",1
physynth.psbfmultiSplitLUTNMLoads,boolean,False,"In PSBF, create multiple clones for LUTNM loads (default: off)",0
physynth.psbfRoundRobinClustering,boolean,False,"In PSBF, while clustering loads based on timing, used a round robin scheme to distribute loads amongst nets (default: on)",1
physynth.psbfSeparateCtrlSignals,boolean,False,"In PSBF, separate data loads from control set loads and treat them separately (default: true)",1
physynth.psbfSetResetCEThreshold,float,False,"In PSBF, the maximum fraction of loads of a net that can be SET/RESET/CE before net is skipped",0.7
physynth.psbfSlotCap,integer,False,"In PSBF, the maximum number of loads each split net will have (default: 500)",500
physynth.psbfSplitCtrlLoads,boolean,False,"In PSBF, create separate clones for control loads (default: off)",0
physynth.psbfTimingBasedClustering,boolean,False,"In PSBF, cluster loads based on their slacks (default: true)",1
physynth.psbfTopologicalSort,boolean,False,Optimize nets in topological order,0
physynth.psbfUseRoundRobinWithCtrlLoads,boolean,False,"In PSBF, use round robin scheme for distributing control loads (default: off)",0
physynth.psipAllowSlackDegrade,float,False,Allow amount of net slack degradation in ns (default 0.15),0.15
physynth.psipAllowWnsDegrade,float,False,Allow amount of WNS degradation in ns (default 0),0
physynth.psipAtSteps,string,False,"Specifies the steps within placer that physical synthesis should be run. Can be any combination of the following. BEFORE_QPILR,IN_QPILR,GLOBAL_PLACEMENT",BEFORE_QPILR
physynth.psipBRAMOptMarginPct,float,False,Specifies period based margin for DSP flop based optimization (default: 30 (%)),30
physynth.psipBRAMOptNumLimit,integer,False,specifies maxium number of bram cells to be optimized (default: 100) Value should be >= 1 and <= 10000,100
physynth.psipCallPipelinePlacer,boolean,False,Use Pipeline Placer to place pipeline registers (default: off),0
physynth.psipCanPackShape,boolean,False,check shape packing before removing a cell from shape (default: on),1
physynth.psipCompareSTA3Cmd,string,False,Tcl cmd when debugging PISP swithc to sign-off timer,0
physynth.psipCompareSTA4Cmd,string,False,Tcl cmd when debugging PSIP lite timer,None
physynth.psipCompareSTA,boolean,False,Compare lite timer vs sign-off timer endpoints (default off),None
physynth.psipCompareSTAThres,integer,False,Compare slack between lite timer and sign-off timer with slack threshold (default :100),100
physynth.psipDisableCellPlacedOnOtherSLRInMPF,boolean,False,disable cell replication placed on other SLR in PSIP MPF,1
physynth.psipDSPOptMarginPct,float,False,Specifies period based margin for DSP flop based optimization (default: 25 (%)),25
physynth.psipEnableAutoPipeline,integer,False,"Enable Auto Pipeline optimization. (default: 0. 1,3 post partition 2,4 post floorplan 10 post GP)",0
physynth.psipEnableBRAMOpt,boolean,False,enable BRAM register opt in PSIP,1
physynth.psipEnableClkPinDlyCache,boolean,False,Use getClkPinDly cache in PSIP (default: on),1
physynth.psipEnableDSPOpt,boolean,False,enable DSP register opt in PSIP,1
physynth.psipEnableHDNetReplication,boolean,False,enable HD interface net replication in PSIP,1
physynth.psipEnableLUTDecomp,boolean,False,Enable LUT decompositon inside placer,0
physynth.psipEnableLUTDecompPF,boolean,False,Enable LUT decompositon inside placer after floorplan,0
physynth.psipEnableMultiReplace,boolean,False,enable multi instance replace opt in PSIP,0
physynth.psipEnableReplace,boolean,False,enable replace opt in PSIP,0
physynth.psipEnableRetiming,boolean,False,Enable retiming inside Placer,0
physynth.psipEnableSkipRemoveFromShape,boolean,False,enable skipping removeFromShape while cloning flop that is part of LUTFF shape,1
physynth.psipEnableSLRReplication,boolean,False,Enable post floorplan SLR replication (default: off),0
physynth.psipEnableSRLOpt,boolean,False,enable shift register opt in PSIP,1
physynth.psipFanoutThreshold,integer,False,"In PSIP, choose the net with fanout greater than threadhold to work on (default: 1000)",1000
physynth.psipFFtoBRAMDSPMinDly,integer,False,"In PSIP targeted replication of FF -> BRAM/DSP, min delay converted from bbox of all BRAM/DSP loads",400
physynth.psipFoptMinTileLength,integer,False,Set minimum size of the partition (default: 2x2) Value should be >= 1 and <= 1000,2
physynth.psipForceReplicate,boolean,False,Force replication during PSIP (default:off),0
physynth.psipGenerateReport,boolean,False,Generates physynth reports,0
physynth.psipIgnoreAPNets,boolean,False,Ignore Autopipeline nets in placement until doing auto pipelining (default on),1
physynth.psipIncrUpdateExceptions,boolean,False,use lite timer incr-update exceptions (default: on),1
physynth.psipInitPlaceCM,boolean,False,Initial placement of cells to center of mass,0
physynth.psipKeepPLTerms,boolean,False,Do not delete terms in disconn and reuse it in connect,1
physynth.psipLevel2Replication,boolean,False,enable FF->LUT level 2 replication,0
physynth.psipLutCombineSlackCheck,boolean,False,"In PSIP LUT combine mode, check slack prior to pairing LUTs (default: on)",1
physynth.psipLutCombineSlackThresholdInPS,integer,False,"In PSIP LUT combine mode, if slack check is ON, do not pair LUTs with slack less than this threshold in PS (default: 50)",50
physynth.psipLutCombineXdim,integer,False,"In PSIP, choose the x dimension value for rectangular window partitioning (default: 500)",500
physynth.psipLutCombineYdim,integer,False,"In PSIP, choose the y dimension value for rectangular window partitioning (default: 500)",500
physynth.psipLutSharing,boolean,False,PSIP LUT sharing computation (default: off),0
physynth.psipMaxCongLvl,integer,False,Max initial congestion level for PSIP,100
physynth.psipMaxFanout,integer,False,"In PSIP, set max fanout when optimizating high fanout net (default: 250)",250
physynth.psipMaxFanoutNets,boolean,False,Run PSIP on the nets with MAX_FANOUT constraints( default on),1
physynth.psipMaxFanoutNetsLimit,integer,False,max number of nets with MAX_FANOUT constraints (default 200) Value should be >= 1 and <= 10000,200
physynth.psipNetCritSlackTh,float,False,PSIP critical very high fanout net's slack threshold in ns (default: 2.0),2
physynth.psipNumItersInQPILR,integer,False,Number of iterations calling PSIP in QPILR (default: 1),1
physynth.psipNumPlacerIters,integer,False,Sets the number of iterations of placer in PSIP (default: 1),1
physynth.psipOnlyCloneFF,boolean,False,Only clone FF in PSIP (default: off),1
physynth.psipOptMergeNets,boolean,False,Work on merged nets by opt_design,1
physynth.psipOptMergeNetsLimit,integer,False,max number of nets limit for merged nets (default 1000) Value should be >= 1 and <= 100000,1000
physynth.psipPipelineBudget,boolean,False,Relax pipleline net budget for auto pipelining (default off),0
physynth.psipPipelineSimplePlacement,integer,False,Use simple placement on the created pipeline registers (default: 1),1
physynth.psipReplFFtoBRAMDSP,boolean,False,In PSIP replicate FF -> BRAM/DSP connections (default: on),1
physynth.psipReplMinTileLength,integer,False,Set minimum size of the partition (default: 21x21) Value should be >= 1 and <= 1000,21
physynth.psipRepltoLUTRAM,boolean,False,In PSIP replicate FF -> LutRam connections ( default: off),0
physynth.psipRetimingNet,string,False,Set a target net for retiming,None
physynth.psipRunFullSimPL,boolean,False,Run full SimPL loops to spread after PSIP (default off),0
physynth.psipRunSimPLAnchorWeightMultiplier,float,False,Specify anchor weight multiplier for additional SimPL after PSIP,0
physynth.psipRunSimPL,boolean,False,Run additional SimPL loops to spread after PSIP,1
physynth.psipSLRReplicationSimplePlacement,boolean,False,Use simple placement on the replicated registers (default: on),1
physynth.psipSRLOptMarginPct,float,False,Specifies period based margin for SRL register optimization (default: 25 (%)),25
physynth.psipTargetNetsLimit,integer,False,Limit number of targeted nets to BRAM/DSP/URAM (default: 200) Value should be >= 1 and <= 10000,None
physynth.psipTargetNet,string,False,Target specific net,200
physynth.psipUpstreamNets,boolean,False,Replicate upstream FFs in PSIP for VHFN nets (default on),1
physynth.psipUseOldRetiming,boolean,False,Use old retiming inside Placer,0
physynth.psipUseOptimalLoc,boolean,False,"In PSIP, use optimal location finder (default: on)",1
physynth.psipUserMaxFanout,boolean,False,Run PSIP on the nets with USER_MAX_FANOUT constraints( default off),0
physynth.readReplayFile,string,False,Read replay from the file and run it in phys_opt_design (default empty string,None
physynth.rebuildShapeDB,integer,False,"rebuild shapeDB in phys_opt_design flow, 0: don't; 1: rebuild; 2: delete; 3: delete LUTM (default: 3)",3
physynth.renameRelatedFlopForEC,boolean,False,Rename flops fanning into retimed LUT (default: off),0
physynth.replAcceptStop,integer,False,Specify the number of successful operation (default: -1),-1
physynth.replaceAgainAtEnd,boolean,False,Perform replace opt again at the end for default and explore flow,0
physynth.replaceCheckEstDlyB4Route,boolean,False,Check estimated delay for improvement before trying route,0
physynth.replaceEarlyExit,boolean,False,Enables early exit (default: on),1
physynth.replaceEarlyExitPerc,float,False,Early exit margin perce definition,0.005
physynth.replaceEnableSRL,boolean,False,Enables rePlacing of SRLs in post-place mode,1
physynth.replaceEnableSRLPR,boolean,False,Enables rePlacing of SRLs in post-route mode,1
physynth.replaceFlopToFlop,boolean,False,Replace Flop to Flop.,1
physynth.replaceForceCommit,boolean,False,Enables force commit (default: off),0
physynth.replaceGetCandidatesFromPaths,boolean,False,Use WNS Timing Paths to get candidates,0
physynth.replaceHoldCost,boolean,False,Enables hold cost when commit (default: on),1
physynth.replaceImpDelta,float,False,Set delta for minimum improvement when checking for timing improvement in rePlace (default: 0.001),0.001
physynth.replaceIncrPlaceFastMode,boolean,False,Use new fast mode for incrPlace,1
physynth.replaceLocCheck,boolean,False,Enables loc check,0
physynth.replaceLocCheckPR,boolean,False,Enables loc check in post-route mode,1
physynth.replaceMaxEarlyExitMargin,float,False,Max period based margin for early exit segment,0.001
physynth.replaceMaxIterCount,integer,False,Max Iteration of the run in PS (default: 1),1
physynth.replaceMaxIterCountPR,integer,False,Max Iteration of the run in PRPS (default: 5000),5000
physynth.replaceMinPeriodBasedMarginVal,float,False,Minimum period based margin to use (default: 0.0 ns),0
physynth.replaceNeighbors,boolean,False,Replace neighbor instances.,0
physynth.replaceNeighborsPostPlace,boolean,False,Replace neighbor instances.,0
physynth.replaceNewInterleavedFlow,boolean,False,Enable/disable the new interleaved flow,1
physynth.replaceNumNetLimit,integer,False,Specifies number of nets to be optimized (default: 100) Value should be >= 1 and <= 10000,100
physynth.replaceNumPathsToGetCandidatesFrom,integer,False,Num timing paths to get candidates from for each clock group,5
physynth.replacePathExplore,boolean,False,Replace critical path fanin/fanout instance,1
physynth.replacePeriodBasedMarginPct,float,False,Specifies period based margin (default: 3 (%)),3
physynth.replacePinSwap,integer,False,Consider pinswap as part of replace optimization (default: 0),0
physynth.replacePinSwapOnlyIfNeeded,boolean,False,Do pinswap only when rePlace does not improve timing (default: off),0
physynth.replacePinSwapPostRoute,integer,False,Consider pinswap as part of replace optimization (default: 2),2
physynth.replaceSupport,boolean,False,Enables replace optimization (default: on),1
physynth.replaceSupportPSIR,boolean,False,Enables replace optimization in PSIR (default: on),1
physynth.replaceUndoLimitPSIR,integer,False,The limit of maxium number of replace undos performed in PSIR (default 1).,1
physynth.replBinStart,integer,False,Specify the index of bin to work on (default: -1),-1
physynth.replCheckPinSlack,boolean,False,Check pin slacks before comitting each change which gives timing improvement in replication (default: off),0
physynth.replCritSinkOnly,integer,False,Make replication works on only the most critical sink (default: 1),1
physynth.replEarlyExit,boolean,False,Enables early exit (default: on),1
physynth.replEarlyExitPerc,float,False,Early exit margin perce definition,0.005
physynth.replEnableGreedyProximityClusterer,boolean,False,Enable simple bottom-up greedy clustering (default: on),1
physynth.replEnableNetCache,boolean,False,Enables net cache to determine work ont he net in recursion or not (default: on),1
physynth.replEnableRSAPartitioner,boolean,False,Enable RSA based clustering approach (default: off),0
physynth.replFaninSlackMarginPct,integer,False,Specifies the percent (of longest critical path) used to impose no-degradation on the fanin side of HFN driver. (default: 2 (%) ),2
physynth.replFindWorstFaninAtStart,boolean,False,Find the worst driver to unplace at the start (default: off),0
physynth.replFindWorstFaninAtStartPR,boolean,False,Find the worst driver to unplace at the start post route (default: on),1
physynth.replForceCommit,boolean,False,Commit netlist change without checking for timing improvement (default: off),0
physynth.replForceOptPostRoute,boolean,False,Force the rep in post route mode (default: off),0
physynth.replGetCandidatesFromPaths,boolean,False,Use WNS Timing Paths to get candidates,0
physynth.replGroupMultiPinsOnSameCell,boolean,False,group the load pins that are on the same cell to same cluster (default: on),1
physynth.replicationSupport,boolean,False,Enables replication optimization (default: on),1
physynth.replicationSupportPostRoute,boolean,False,Enables replication optimization in post route (default: off),0
physynth.replImpDelta,float,False,Set delta for minimum improvement when checking for timing improvement in replication (default: 0.001),0.001
physynth.replIncrPlaceFastMode,boolean,False,Use fast mode for incrPlace,1
physynth.replLoadTNS,boolean,False,Check for minimum improvement in TNS based on number of loads in each bin in replication (default: on),1
physynth.replMaxEarlyExitMargin,float,False,Max period based margin for early exit segment,0.001
physynth.replMaxIterationCount,integer,False,Max Iteration Loop in post place,1
physynth.replMaxIterationCountPR,integer,False,Max Iteration Loop in post route,5000
physynth.replMinBinTileLength,integer,False,Set minimum size of the partition (default: 3x3) Value should be >= 1 and <= 100,3
physynth.replMinPeriodBasedMarginVal,float,False,Minimum period based margin to use (default: 0.25 ns),0.25
physynth.replNetStart,integer,False,Specify the index of the net to work on (default: -1),-1
physynth.replNewInterleavedFlow,boolean,False,Use new interleaved flow,1
physynth.replNoRoute,integer,False,No routing (default: 0),0
physynth.replNoTNS,boolean,False,Do not consider tns when checking for timing improvement in replication (default: off),0
physynth.replNumNetLimit,integer,False,Specifies number of nets to be optimized (default: 100) Value should be >= 1 and <= 10000,100
physynth.replNumPathsToGetCandidatesFrom,integer,False,Num timing paths to get candidates from for each clock group,20
physynth.replPeriodBasedMarginPct,float,False,Specifies period based margin (default: 2 (%)),2
physynth.replReduceSLLUsage,boolean,False,reduce SLL usage by moving non critical loads in different SLR to replica,1
physynth.replReplace,boolean,False,Enable replace critical driver and load,0
physynth.replRouteOneByOne,boolean,False,Route the nets one by one (default: on),0
physynth.replSkipSingleBin,boolean,False,Skip replication if not a single bin (default: off),0
physynth.replSlrAwarePartitioning,boolean,False,slr aware partitioning,1
physynth.replStopVal,integer,False,Specify how many nets to process (default: -1),-1
physynth.replTopologicalSort,boolean,False,Optimize nets in topological order,0
physynth.replUnplaceWorstDriver,boolean,False,Unplace worst driver (default: on),1
physynth.replUnplaceWorstFaninDriver,boolean,False,Unplace worst fanin driver in replication (default: on),1
physynth.reroutePinSlackMargin,float,False,Reroute critical load pins with slacks within the margin (default: 10ps),0.001
physynth.rerouteRipMaxFanout,integer,False,Reroute only nets with less than max fanout (default : 300),300
physynth.rerouteRipMinFanout,integer,False,Reroute only nets with more than min fanout (default: 4),4
physynth.rerouteRipUpNet,boolean,False,Reroute a whole net (default: false),0
physynth.rerouteSupport,boolean,False,Enable reroute support for post-route PS (default: true),1
physynth.rerouteSupportLUTNM,boolean,False,Reroute pins on LUTNM (default: on),0
physynth.reservePadding,integer,False,Reserve additional space in std::vector of placer netlist (default:1024),1024
physynth.restoreFixedPins,boolean,False,Restore fixed attribute on instance pins (default: true),1
physynth.retimeAllowFlopCarry,boolean,False,Allow flop to be driven by carry (default: off),0
physynth.retimeAllowFlopMux,boolean,False,Allow flop to be driven by mux (default: off),0
physynth.retimeAllowLutMux,boolean,False,Allow lut to drive mux(default: off),0
physynth.retimeAllowOLogic,boolean,False,Allow forward retimed flop to be placed in OLOGIC (default: off),0
physynth.retimeBackMinPotentialThresh,float,False,Minimum retime potential to consider for backward retime (default: 0.1 ns),0.1
physynth.retimeBackPotentialNetCache,float,False,Don't cache if potential higher than (default: 1.5),1.5
physynth.retimeBackSkipSameRowFF,boolean,False,Skip net if LUT drives FF in same row,0
physynth.retimeBackSortPerPotential,boolean,False,Process backward retiming nets sorted by potential (default: off),0
physynth.retimeBackward,boolean,False,Backward retime optimization (default: off),0
physynth.retimeConstraintSupport,boolean,False,constraint support in retiming (default: on),1
physynth.retimeDebugPlacement,boolean,False,Debug placement (default: off),0
physynth.retimeDeferRemoveChk,boolean,False,Dont check for canRemove in candidate (default: off),0
physynth.retimeEnableNetCache,boolean,False,Enables net cache to determine work on the net in recursion or not (default: on),1
physynth.retimeFailedNetLimit,integer,False,Rewire control for number of failure nets (default: 50),50
physynth.retimeFanoutThreshold,integer,False,Fanout threshold for retiming (default: 10),10
physynth.retimeFeasibilityMsgs,boolean,False,Net feasibility related messages (default: off),0
physynth.retimeForceCommit,boolean,False,Commit netlist change without checking for timing improvement (default: off),0
physynth.retimeForceUndo,boolean,False,Undo netlist change even if it improves timing (default: off),0
physynth.retimeForward,boolean,False,Forward retime optimization (default: on),1
physynth.retimeForwardMinPotentialThresh,float,False,Minimum retime potential to consider for forward retime (default: 0.1 ns),0.1
physynth.retimeForwardPotentialNetCache,float,False,Don't cache if potential higher than (default: 1.5),1.5
physynth.retimeForwardSortPerPotential,boolean,False,Process forward retiming nets sorted by potential (default: on),1
physynth.retimeGetCandidatesFromPaths,boolean,False,Use WNS Timing Paths to get candidates,0
physynth.retimeGetCandidatesFromPathsDebug,boolean,False,Use WNS Timing Paths to get candidates,0
physynth.retimeGetCriticalFanin,boolean,False,Get critical fanin for retiming (default: on),1
physynth.retimeLegalizeOnUndo,boolean,False,Short-term solution to fix slice routing (default: off),0
physynth.retimeMinPeriodBasedMarginVal,float,False,Minimum period based margin to use (default: 0.25 ns),0.25
physynth.retimeNumNetLimit,integer,False,Specifies number of nets optimized (default: 200) Value should be >= 1 and <= 10000,200
physynth.retimeNumPathsToGetCandidatesFrom,integer,False,Num timing paths to get candidates from for each clock group,100
physynth.retimeNumRecursion,integer,False,Specifies number of recursions to be optimized (default: 4) Value should be >= 0 and <= 100,4
physynth.retimeOptSupport,boolean,False,Enables retime optimization (default: off),0
physynth.retimeOptSupportPostRoute,boolean,False,Enables retime optimization in post route (default: off),0
physynth.retimePeriodBasedMarginPct,float,False,Specifies period based margin for pure retiming (default: 3 (%)),3
physynth.retimePruneNets,boolean,False,Prune dangling nets when disconnecting from instances that will be removed,0
physynth.retimeRetryWithUnplace,boolean,False,Unplace and retry place and route (default: off),0
physynth.retimeReuseOldPlacement,boolean,False,reuse old placement (default: on),1
physynth.retimeSlackMsgs,boolean,False,Get Slack related scope messages (default: off),0
physynth.retimeTopologicalSort,boolean,False,allow topological sort (default: on),1
physynth.retimeUnplacePreMode,integer,False,"0=none, 1=Lr, 2=flops in slice, 3=both (default: 0)",0
physynth.retimingAllowCEConvert,boolean,False,Allow CE logic conversion during forward retiming. (default: true),1
physynth.retimingAllowFlopReuse,boolean,False,Allow flop reuse during backward retiming. (default: false),0
physynth.retimingAllowReplication,boolean,False,Allow replication during backward retiming. (default: false),0
physynth.retimingAllowResetConvert,boolean,False,Allow Reset logic conversion during forward retiming. (default: true),1
physynth.retimingBackWardFanoutLimit,integer,False,Specify the maximum fanout of target cell for backward retiming. (default: 20),20
physynth.retimingCheckShapes,boolean,False,Internal debugging utility to check shapes after each retiming transformation. (default: false),0
physynth.retimingCriticalRange,integer,False,Specify the critical range for retiming optimization. (default: 500ps),500
physynth.retimingDynamicCriticalRangeRatio,float,False,Specify the critical range as a ratio to WNS for retiming optimization. (default: 0),0
physynth.retimingEnableLUFFFPlacement,boolean,False,Enable LUT-FF replacement for newly added Flops(default: off),0
physynth.retimingEnableNetDelayDbg,boolean,False,Enable net delay debugging,0
physynth.retimingForceCommit,boolean,False,Force commit the change (default: off),0
physynth.retimingInitNewCellLoc,boolean,False,"internal debugging, init cell location to CG. (default: true)",1
physynth.retimingMinSlackCutoffThreshold,integer,False,Specify the mininum value of candidate slack threshold. (default: -20000ps),-20000
physynth.retimingMinSlackDelta,integer,False,Specify the mininum slack delta between target flop's D pin and Q pin. (default: 200ps),200
physynth.retimingNetDelayDbgIdxMax,integer,False,The index to stop net delay debugging in retiming,-1
physynth.retimingNetDelayDbgIdxMin,integer,False,The index to start net delay debugging in retiming,-1
physynth.retimingNetlistTclCmd,string,False,Retiming netlist change run tcl cmd (default: empty string),None
physynth.retimingPlaceNetlistDbgIdx,integer,False,The index to dump debug placer netlist in retiming,-1
physynth.retimingShapeDbgInstName,string,False,Internal debugging for the shape of an given instance during retiming (default: empty string),None
physynth.retryWithReplaceNeighbors,boolean,False,Retry Replacing together with replacing neighbor instances.,0
physynth.retryWithReplaceNeighborsPostPlace,boolean,False,Retry Replacing together with replacing neighbor instances.,0
physynth.rewireAllowBuf,boolean,False,allow buffering for rewiring (default: off),0
physynth.rewireAllowRepl,boolean,False,allow replication for rewiring (default: on),1
physynth.rewireAllowSwap,boolean,False,allow swap during replication (default: on),0
physynth.rewireBipartiteSwap,boolean,False,Swapping fanins for wide gates/tree of gates using bipartite method (default: on),1
physynth.rewireBruteForceSignalSwap,boolean,False,Swapping fanins for wide gates/tree of gates using greedy approach (default: off),0
physynth.rewireBruteForceSmallSwap,boolean,False,Swapping fanins for wide gates/tree of gates using brute force method + greedy (default: on),1
physynth.rewireConstraintSupport,boolean,False,constraint support in rewiring (default: on),1
physynth.rewireDebugPlacement,boolean,False,Debug placement (default: off),0
physynth.rewireDebugTable,boolean,False,Dumps messages for debugging truth table conversions during rewiring (default: off),0
physynth.rewireEarlyCanPushCritCheck,boolean,False,Do canPushCrit check early (during selection) (default: on),1
physynth.rewireEarlyExit,boolean,False,Enables early exit (default: on),1
physynth.rewireEarlyExitPerc,float,False,Early exit margin perce definition,0.005
physynth.rewireEnableNetCache,boolean,False,Dumps messages for debugging truth table conversions during rewiring (default: on),1
physynth.rewireFailedNetLimit,integer,False,Rewire control for number of failure nets (default: 50),50
physynth.rewireFanoutThreshold,integer,False,Fanout threshold for rewiring (default: 10),10
physynth.rewireFeasibilityMsgs,boolean,False,Net feasibility related messages (default: off),0
physynth.rewireForceCommit,boolean,False,Commit netlist change without checking for timing improvement (default: off),0
physynth.rewireHoldCost,boolean,False,Hold cost when commit (default: on),1
physynth.rewireILPSwap,boolean,False,Swapping fanins for wide gates/tree of gates using ILP method (default: off),0
physynth.rewireLateCanPushCritCheck,boolean,False,Do canPushCrit check late (before replication) (default: on),1
physynth.rewireMaxEarlyExitMargin,float,False,Max period based margin for early exit segment,0.001
physynth.rewireMaxLeafPinSizeForSwap,integer,False,Maxium leaf pin size for swap (default: 1024),1024
physynth.rewireMinPeriodBasedMarginVal,float,False,Minimum period based margin to use (default: 0.25 ns),0.25
physynth.rewireNewInterleavedFlow,boolean,False,Use new interleaved flow,1
physynth.rewireNumNetLimit,integer,False,Specifies number of nets optimized (default: 200) Value should be >= 1 and <= 10000,200
physynth.rewireNumRecursion,integer,False,Specifies number of recursions to be optimized (default: 4) Value should be >= 0 and <= 100,4
physynth.rewireNumRecursionSignalSwap,integer,False,Specifies number of recursions to be optimized in signal swap (default: 1) Value should be >= 0 and <= 100,1
physynth.rewireNumUnplaceDriverSignalPush,integer,False,Num unplace drivers for signal push (Default: 0),0
physynth.rewireNumUnplaceDriverSignalSwap,integer,False,Num unplace drivers for signal swap (Default: 0),0
physynth.rewireNumUnplaceDriverSignalSwapOld,integer,False,Num unplace drivers for signal swap (Default: 0),0
physynth.rewireNumUnplaceDriverSignalSwapPost,integer,False,Num unplace drivers for signal swap (Default: 1),1
physynth.rewirePeriodBasedMarginPct,float,False,Specifies period based margin for pure rewiring (default: 3 (%)),3
physynth.rewirePullLut1,boolean,False,Pull Lut1 support in rewiring (default: true),1
physynth.rewirePushLut1,boolean,False,Push Lut1 support in rewiring (default: on),1
physynth.rewireReplaceAfterSwap,boolean,False,replace replica after swap (default: on),1
physynth.rewireReplIterNumNetLimit,integer,False,Specifies number of nets (in each iteration) to be repl rewire optimized (default: 50) Value should be >= 1 and <= 10000,50
physynth.rewireReplNonCritPeriodBasedMarginPct,float,False,Specifies period based margin for rewire+replication for non crit loads (default: 0 (%)),0
physynth.rewireReplPeriodBasedMarginPct,float,False,Specifies period based margin for rewire+replication (default: 2 (%)),2
physynth.rewireReplTotalNumNetLimit,integer,False,Specifies total (for all iterations) number of nets to be repl rewire optimized (default: 200) Value should be >= 1 and <= 10000,200
physynth.rewireReuseOldPlacement,boolean,False,reuse old placement (default: on),1
physynth.rewireSignalPull,boolean,False,Pulling signals (default: off),0
physynth.rewireSignalPush,boolean,False,Signal pushing (default: on),1
physynth.rewireSignalSwap,boolean,False,Swapping fanins for wide gates/tree of gates (default: off),0
physynth.rewireSlackMsgs,boolean,False,Get Slack related scope messages (default: off),0
physynth.rewireSupport,boolean,False,Enables rewire optimization (default: on),1
physynth.rewireSupportPostRoute,boolean,False,Enables rewire optimization in post route (default: on),0
physynth.rewireSwapPeriodBasedMarginPct,float,False,Specifies period based margin for rewire swap (default: 3 (%)),3
physynth.rewireTopologicalSort,boolean,False,allow topological sort (default: on),1
physynth.rewireTopologicalSortSignalSwap,boolean,False,allow topological sort signal swap (default: off),0
physynth.routeFailureReport,boolean,False,"Debug setting, do report_route_status after failed routing call. (default FALSE)",0
physynth.routeNetFanoutThreshold,integer,False,The max net fanout of a load pin to use routeNets instead of routePins,0
physynth.routeVerbose,integer,False,Detailed messages in routeMgr (default: 0),0
physynth.rsaAccountOverlappingSteiners,boolean,False,"tuning param to RSA, account overlapping steiner points",1
physynth.rsaEnableLeafRSAFix,boolean,False,leaf rsa fix,1
physynth.rsaLoadCostFactor,float,False,"tuning param to RSA, uniqLoads+wl",8
physynth.rsaLookAhead,boolean,False,"tuning param to RSA, look ahead while clustering",0
physynth.rsaRootIsDriverIfInfSlk,boolean,False,Driver of net will be used as root of rsa if all fanins have infinite slack,1
physynth.rsaScalingYDir,boolean,False,"tuning param to RSA, YDir scaling",0
physynth.rsaTuning1,boolean,False,"tuning param to RSA, enbale",1
physynth.rsaUseUniqLocs,boolean,False,"tuning param to RSA, use unique locations, not #loads",0
physynth.rsaYalignedPts,integer,False,"tuning param to RSA, num of Y aligned points",4
physynth.runFinalPhaseOnly,boolean,False,"Debug setting, run only Phase 0 and the final phase of phys_opt_design. (default FALSE)",0
physynth.runInitPhaseOnly,boolean,False,"Debug setting, run only Phase 0 of phys_opt_design. (default FALSE)",0
physynth.runOnlyPathBasedFlowInPostPlacePhysOpt,boolean,False,Run only path based flow for post-place phys_opt_design (regular phases will be skipped),0
physynth.runtimeOptimized,boolean,False,Runtime optimized physopt (defualt: off),0
physynth.savePhySynthReportInDcp,boolean,False,Saves physical synthesis report in dcp as psr file,0
physynth.selectNewPipelineOpt,boolean,False,select New or Old Pipeline optimization,1
physynth.setFlowVizRefTimingReport,string,False,Set the reference timing report for tracking critical paths,None
physynth.showTimerStats,integer,False,Show incr timer stats at the end of each transformation (default: 0),0
physynth.skipAsyncRegConstraintCheck,boolean,False,canRemove/canClone will not check for ASYNC_REG (default: off),0
physynth.skipInitTimer,boolean,False,Skip initializing timer (default off),0
physynth.skipNetsWithPartPinLocsOnPins,boolean,False,Do not touch nets that have PartPin locs on the pins (default: off),0
physynth.skipOOCNet,boolean,False,Skip OCC net driven by floating port in post-route phys_opt (default: on),1
physynth.skipOptSlackThreshold,float,False,The max delay slack threshold for skipping optimizations(default: 0.0),0
physynth.skipRpmConstraintCheck,boolean,False,canModify/canClone will not check for RPM (default: off),0
physynth.skipThroughHierPinFanout,integer,False,Skip hier pin with -through constr and has greater fanout in partition (default: 30),30
physynth.skipVHFNOptForPositiveSlack,boolean,False,Skip very high fanout net optimization when max delay slacks are bigger than physynth.skipOptSlackThreshold (default: off),0
physynth.skipVisitedNets,integer,False,Skip nets which have been worked before.,2
physynth.slrCrossingOptHoldThres,float,False,Accept optimization only if final hold slack for net is above this value (default: 0 ns),0
physynth.slrCrossingOptNewPostRouteFlow,boolean,False,New post-route implementation that supports replication (default: on),1
physynth.slrCrossingOptNumNetsInPsFlow,integer,False,"Maxium number of inter-SLR nets to optimize, only used in post-place phys_opt explore flow (default: 250)",250
physynth.slrCrossingOptNumNets,integer,False,"Maxium number of inter-SLR nets to optimize, only used in post-place with -slr_crossing_opt or post_route -tns_cleanup mode (default: 250)",250
physynth.slrCrossingOptSupport,boolean,False,Enable Onroute placement based opt support for post-place PS (default: false),0
physynth.slrCrossingOptSupportPostRoute,boolean,False,Enable Onroute placement based opt support for post-route PS (default: true),1
physynth.slrCrossingOptTxRxConn,boolean,False,Allow driver flop in Tx and corresponding load in Rx (default: on),1
physynth.slrCrossingOptVioBandInPsFlow,float,False,Consider nets with slack below this value to optimize (default: 0.5 ns),0.5
physynth.slrCrossingOptVioSlackThres,float,False,Consider nets with slack below this value to optimize (default: 0.1 ns),0.1
physynth.spiralSearch,boolean,False,Enables spiral search legalizer in incremental placer (default: off),0
physynth.SRLOptDynamic,boolean,False,optimize dynamic SRL (default: off),1
physynth.SRLOptEnableHead,boolean,False,Enable SRL opt from D pin (default: true),1
physynth.SRLOptEnableTail,boolean,False,Enable SRL opt from Q pin (default: true),1
physynth.SRLOptForceCommit,boolean,False,Force Commit in SRL opt (default: false),0
physynth.SRLOptMarginPct,float,False,Specifies period based margin for SRL register optimization (default: 6 (%)),6
physynth.SRLOptNewInterleavedFlow,boolean,False,enable new interleaved flow for BRAM register opt (default: on),1
physynth.SRLOptNumLimit,integer,False,speficies maxium number of SRL cells to be optimized (default: 100) Value should be >= 1 and <= 10000,100
physynth.SRLOptNumLoops,integer,False,Number of loops in SRL opt (default: 1),1
physynth.SRLOptSupport,boolean,False,Enable SRL opt support of PS (default: true),1
physynth.SRLOptSupportDual,boolean,False,Enable SRL opt on dual SRL16E placed togather (default: on),1
physynth.SRLOptSupportPostRoute,boolean,False,Enable SRL opt support of post route PS (default: false),0
physynth.supportPKLUTNMOnUtilization,boolean,False,Force support PK_LUTNM when Lut utilization is high (default: off),0
physynth.supportPostPlacePhysOptForUltrascale,boolean,False,Support post-place phys_opt_design for Ultrascale architecture (default: on),1
physynth.supportPostRoutePhysOptForUltrascale,boolean,False,Support post-route phys_opt_design for Ultrascale architecture (default: on),1
physynth.supportPrePlacePhysOptForUltrascale,boolean,False,Support pre-place phys_opt_design for Ultrascale architecture (default: on),1
physynth.supportReplay,boolean,False,load Replay in checkpoint (default: on),1
physynth.supportReplayPostRoute,boolean,False,support replay in post-route PhysOpt (defualt: on),1
physynth.supportThroughXDC,boolean,False,Support -through constraints (default: on),1
physynth.timingAnalysisPt,string,False,"Set desired timing analysis points. Set to ""SingleCorner"" to use single-corner analysis. (default: NOT_ASSIGNED)",NOT_ASSIGNED
physynth.transCountLimit,integer,False,"The limit of maxium number of transformation performed in path-based optimization (0 means no limit, default 0).",0
physynth.transCountLimitPSIR,integer,False,The limit of maxium number of transformation performed in PSIR (default 200).,200
physynth.tryOnrouteLast,boolean,False,Perf onroute last (default: on),1
physynth.ultraRAMBalanceChain,boolean,False,Call placer URAM opt to balance URAM chain (default: on),1
physynth.ultraRAMForceCommit,boolean,False,Enables force commit (default: off),0
physynth.ultraRAMMarginPct,float,False,Specifies period based margin for DSP flop based optimization (default: 6 (%)),6
physynth.ultraRAMNumLimit,integer,False,specifies maxium number of bram cells to be optimized (default: 50) Value should be >= 1 and <= 10000,50
physynth.ultraRAMNumLoops,integer,False,Specifies number of loops optimized (default: 1),1
physynth.ultraRAMOptInput,boolean,False,Pack/unpack input ports in URAM opt (default: on),1
physynth.ultraRAMOptOutput,boolean,False,Pack/unapck output ports in URAM opt (default: on),1
physynth.ultraRAMOptSupport,boolean,False,Enables UltraRAM flop opt support of PS (default: on),1
physynth.ultraRAMPackFDCE,boolean,False,Pack async clear FDCE into OREG/OREG_ECC with async reset mode (default: off),0
physynth.ultraRAMPacking,boolean,False,Enables UltraRAM flop opt support of PS (default: true),1
physynth.ultraRAMUnpackEnAlwaysOn,boolean,False,Unpack FF with en always on (default: on),1
physynth.ultraRAMUnpacking,boolean,False,Enable UltraRAM flop unpacking in PS (default: true),1
physynth.ultraRAMUseREGCAS,boolean,False,Use REG_CAS_A/B cascaded pipeline registers (default: on),1
physynth.undoPwropt,boolean,False,Undo CE nets added by power_opt_design if timing violation on CE net,0
physynth.undoTimingTclCmd,string,False,Post Undo timing check run tcl cmd (default: empty string),None
physynth.unpackFifo,boolean,False,Unpack register from FIFO (default: off),0
physynth.unplaceReplaceDPinOnly,boolean,False,Only support D pins (default: false),0
physynth.unplaceReplaceEvictionMargin,float,False,Kick out existing instances at target bel site provided the slack difference is higher than this margin (default: 2 ns),0.2
physynth.unplaceReplaceNumFlopsToEvict,integer,False,Maximum Number of flops to evict when the flop to be placed has a different control set than the ones already on the target site (default: 8),8
physynth.unplaceReplaceSupportPostRoute,boolean,False,Enable unplaceReplace support for post-route PS (default: false),0
physynth.updateClockTiming,boolean,False,makr clock nets timing stale after constraining global clock (default: off),0
physynth.updateOptimLocTiming,boolean,False,Update placer timing picture for optim loc finder,1
physynth.updateTimingCacheInterval,integer,False,value of cache interval,15
physynth.useFastIsRoutedCheck,boolean,False,Use fast 'is routed' heuristic instead of slow HDPYRouteStats,1
physynth.useNetBB,boolean,False,Use net bounding box to decide what nets to replicate,0
physynth.useNewTimingWindowBoundary,boolean,False,Use new impletation of createBoundary (default:on),1
physynth.useOldPhysNetsPostRoute,boolean,False,Restore old VCC/GND routing before routing physical nets (default: true),1
physynth.useOptimalLocFinder,boolean,False,Enables the use of Optim-LocFinder in incr placer (default: off),0
physynth.usePostRouteMode,boolean,False,Enables the post route mode (default: off),0
physynth.usePrePlaceMode,boolean,False,Enables the pre place mode (default: off),0
physynth.userMaxFanout,boolean,False,Run regular fanout and VHFN with USER_MAX_FANOUT constraints (default off),0
physynth.useTimingPathGroupAPI,boolean,False,Use timing path group aware api to get path,1
physynth.useTimingWindow,boolean,False,Enables the use of timing window in placement legalizer (default: on),1
physynth.useUndoStack,boolean,False,Enables the use of undo stack (default: on),1
physynth.V8UpdateClkRouting,boolean,False,Update clock routing for post-placement phys_opt_design in Olympus (default: on),1
physynth.verboseReport,boolean,False,physical synthesis report with objective and optimization details,0
physynth.vhfnBatchPlChange,boolean,False,Batch mode to do place netlist change in vhfo,1
physynth.vhfnOnHDNets,boolean,False,Does VHFN on HD interface nets (default: off),0
physynth.vhfnSkipNonVioBins,boolean,False,in VHFN skip bins that slack greater than critcal slack threshold (default: off),0
physynth.writeiPhysOptPostRoute,boolean,False,write out post-route iPhysOpt script (defualt: off),0
physynth.writeiPhysOptPowerOpt,boolean,False,write BRAM power-opt exclusion information (default: off),0
physynth.writeiPhysOptPowerOptOnly,boolean,False,only write BRAM power-opt exclusion information (default: off),0
physynth.writeReplayFile,string,False,Write replay to the file after phys_opt_design (default empty string,None
physynth.writeReplayWithUndo,integer,False,"Strategy for writing out Undo actions in phys_opt replay, (default: 1)",1
place.7seriesEnableAllXADC,boolean,False,Allow XADCs to be placed in non master SLR sites as well,0
place.acceptFirstClockLegalizedSolutionInRandomOrdering,boolean,False,accept first clock legalized solution in clcok region partitioning in random ordering phase,0
place.addClockInfoToOlympusDelayEstimator,boolean,False,param to send clock info to initiate Olympus CRPR,1
place.addConstraint4DSPCascadeRCLKCross,boolean,False,Add Constraints for DSP Cascades RCLK Crossing,1
place.addConstraint4SRLCascadeRCLKAndRBRKCross,boolean,False,Add Constraints to avoid SRL blocks from crossing RCLK and RBRK rows,1
place.addRegionsFromHardConstraintsToClockPartition,boolean,False,add clock regions from all hard constraints on instances of a clock net to that net's clock partition,1
place.addressBitsInLutRamControlSet,boolean,False,Incorporate address bits into control set uniquification,1
place.addSLRPBlocksAfterHMPlacer,boolean,False,Add SLR PBlocks after HMPlacer,0
place.adjustBlkAreaBasedOnNetDegree,boolean,False,Adjust Blk Area based on number of nets connected to it.,0
place.AEVerbose,boolean,False,Verbosity level for AE information,0
place.algoVizCongMesh,string,False,Track cong meshes with AlgoViz,hor
place.algoVizOn,boolean,False,Enable placement visualization snapshots,0
place.algoVizSummaryOnly,boolean,False,Capture place visualization at certain points only,0
place.algoVizTrackConns,string,False,Track connections with AlgoViz,None
place.allowLegWithoutSLRConstraints,boolean,False,Try legalizing without SLR constraints if legalize with SLR constraints fails,1
place.allowSLRMovesInHMPlacer,boolean,False,Allow across SLR moves during optimal location in HMPlacer,1
place.allowUnplacingFixedElementsInIncrShapeUpdate,boolean,False,For testing only: allow unplace and replace operation on loc'ed elements during incremental shape update,0
place.alwaysPrintCheckSums,boolean,False,Print Check sums even if the subtask is quiet,0
placeapi.allowOptionalSRCE,boolean,False,Enable tied-off or unconnected SR/CE pins on FF,1
placeapi.checkLagunaRegRules,boolean,False,Enable rules for legal Laguna site register assignments,1
placeapi.checkLagunaRegRules.flopPairCheckAlwaysEnable,boolean,False,Always enable rule for checking that rx/tx flop pairs facing each other are not both occupied. This is only valid when placeapi.checkLagunaRegRules is enabled,1
placeapi.checkLagunaRegRules.flopPairCheck,boolean,False,Enable rule for checking that rx/tx flop pairs facing each other are not both occupied. This is only valid when placeapi.checkLagunaRegRules is enabled,0
placeapi.checkRuleRoutePerformance,boolean,False,Enable checking of ruleroute performance,0
placeapi.debugSite,string,False,Enable place api instrumentation for a single site,None
placeapi.pinSwapPreservePrecyinit,boolean,False,Enable site-routing preservation during pin-swapping,1
placeapi.rulerouteDynamicLUT6OutputMaping,boolean,False,Remap the O6 to O52 when possibele.,1
placeapi.undoReplacePointersUsingNames,boolean,False,Replace pointers using stored names,0
place.areaConstraintDBGlitch,boolean,False,Turn on V7 glitct rectangle,1
place.areaConstraintDBVerbose,integer,False,Prints verbose info for the area constraintDB,0
place.areaConstraintIdToWatch,integer,False,area constraint ID to debug,-1
place.AreaSwapFullUT,boolean,False,Do full UT at the end of AreaSwap,0
place.areaSwapPartPinOptimization,integer,False,Do part pin optimization during area swap,3
place.areaSwapTargSlackCoef,float,False,Target Slack Coef during Slice Area Swap,0.6
place.areaUtilVerbose,integer,False,verbosity for area utils class,0
place.artixDeviceHoles,string,False,Holes in Artix device we need to take into account in distance to delay conversion. The format is <device name> <upper hole> <lower hole> and repeated for all involving devices,7a200t 7600 25000 3600 20000 7600 5000 3600 0
place.autoCapCongestion,boolean,False,automatically cap congestion in locked regions,0
place.autoCapCongestionThreshold,float,False,threshold at which congestion is capped,1
place.autoLaguna,integer,False,Select and place flops for Laguna assignment,0
place.bestChoicePacking,integer,False,"Enable best choice packing at various stages in placer. 0 - Disable, 1 - Detail placement, 2 - Global Placement",1
place.bestChoicePackingVerbose,boolean,False,best choice verbose,0
place.bigShapeDetailPlacerMT,boolean,False,self explanatory,1
place.binPlaneVerbose,integer,False,verbose for bin plane building,0
place.bloatFlopArea,boolean,False,bloat the flop area for ff-lut groups,0
place.blockBramDspEscapeRatioThresholdUSPlus,float,False,Close UltraScalePlus BRAM/DSP sites if: number of valid escape routes / number of potential escape routes is <= this ratio. Value should be >= 0 and <= 0.99,0.5
place.blockFFForLutRam,boolean,False,Block flop site for wide lutram if the lutram and its load flop have different clock signals,0
place.blockFFForLutRamWithNoFmux,boolean,False,Block flop site for small lutram if the lutram and its load flop have different clock signals,0
place.blockFlopsEscapeRatioThresholdEverest,float,False,Close Everest Flop/bel sites if: number of valid escape routes / number of potential escape routes is <= this ratio. Value should be >= 0 and <= 0.99,0
place.blockFlopsEscapeRatioThreshold,float,False,Close UltraScale Flop/bel sites if: number of valid escape routes / number of potential escape routes is <= this ratio. Value should be >= 0 and <= 0.99,0.5
place.blockFlopsEscapeRatioThresholdSDX,float,False,Close UltraScale Flop/bel sites if: number of valid escape routes / number of potential escape routes is <= this ratio. Value should be >= 0 and <= 0.99,0.25
place.blockFlopsEscapeRatioThresholdUSPlus,float,False,Close UltraScalePlus Flop/bel sites if: number of valid escape routes / number of potential escape routes is <= this ratio. Value should be >= 0 and <= 0.99,0.5
place.blockFlopsEscapeThresholdEverest,integer,False,Close Everest series Flop sites if not more than this number of non-locked escape routes,2
place.blockFlopsEscapeThreshold,integer,False,Close UltraScale series Flop sites if not more than this number of non-locked escape routes,2
place.blockFlopsFromLockedRouting,boolean,False,Close UltraScale series Flop sites obstructed by locked routing,1
place.blockFlopsFromLockedRoutingEverest,boolean,False,Close Everest series Flop sites obstructed by locked routing,0
place.blockPblocksForBigShapeLegalizer,boolean,False,block out pblocks for big shape legalizer so that the logic assigned to the pblock can be placed without being occupied by other big shapes,0
place.blockPhysicalOnlyConstantLuts,boolean,False,Block the LUT site if it is being used a physical only constant site,0
place.bramUtilizationPerClockRegion,integer,False,Control BRAM utlization in a clock region,100
place.branchAndBoundIterCntLimit,integer,False,Max iteration count for branch and bound,3000
place.branchAndBoundVerbose,integer,False,verbose control for BB part of clock placer,0
place.budgetQPNumSameCritToExit,integer,False,Exit budget qp iterations loop with criticality doesn't improve for this many iterations,2
place.bufgIgnoreTiming,boolean,False,Force BUFG insertion while ignoring timing,0
place.bufgInsertionDebug,boolean,False,Bufg Insertion debug,0
place.bufgInsertionFanoutLimit,integer,False,The net fanout lower limit to insert bufg,1000
place.bufgInsertionReplicateDriver,boolean,False,Replication bufg driver when insert bufg,1
place.bufgInsertionSlackThreshold,integer,False,Slack threshold for bufg insertion,1000
place.bufgInsertionUsePlaceRoute2,boolean,False,Use a different place-route implementation,0
place.bufgSLRAware,boolean,False,Insert bufg per SLR,0
place.bufgTryRoute,boolean,False,Bufg Insertion try route before netlist change,1
place.buildLHView,boolean,False,Build logic hierarchy view to be used in vPart,1
place.buildMacroGraph,boolean,False,Build macro graph,0
place.buildShapes,boolean,False,Build all placer shapes,1
place.buildSliceDataMatrix,boolean,False,Build place group slice data matrix,1
place.buildTermInfoVecCache,boolean,False,Build and use TermInfo Cache for clock pins,1
place.buildTimingModels,boolean,False,Build Placer Timing Models,1
place.cacheClkPinData,boolean,False,Build and use TermInfo Cache for clock pins,1
place.cachePipsAndConTags,boolean,False,Caches pips and contags in HAPLRuleRoute,0
place.capPerLagunaTile,integer,False,Capacity of laguna tile in terms of SLL blocks,24
place.CGNumIterations,integer,False,Max number of CG iterations,50
place.CGTolerance,float,False,Tolerance of CG iterations,0.0005
place.CGUseDiagonalPreconditioner,boolean,False,Use diagonal preconditioner,1
place.checkCanFitFFs,boolean,False,"check if we can fit all FFs into device, taking control set into account",0
place.checkClocksPerColumn,boolean,False,check/legalize placement in terms of number of clocks used in a vertical channel,1
place.checkClusterPlaceabilityVerbose,boolean,False,Check cluster placeability verbose,0
place.checkClustersPlaceability,boolean,False,Check clusters placeability,0
place.checkClustersPlaceabilityForV8,boolean,False,Check clusters placeability for V8,0
place.checkDiffInDelay,boolean,False,Check difference in delays,0
place.checkForDisplacementInTrackAssignment,boolean,False,account for clock load displacement during clock track assignment,0
place.checkIsLegalRoute,boolean,False,Call routeDB.isLegalRoute API for generated clcok trees,0
place.checkLutRamFlopClock,boolean,False,Prevent lutram/srl and it is load flop being placed into the same slice if they have different clock signals,1
place.checkPlaceabilityOfLutFF,boolean,False,Check Placeability of individual lut and flop in implementation feasibility check,0
place.checkpointDiscGraph,integer,False,Checkpoint Discrete Graph,-1
place.checkpointDiscLeg,integer,False,Checkpoint QP solve,-1
place.checkpointExitAfterWrite,boolean,False,Exit after writing checkpoint,0
place.checkpointHMPlacer,integer,False,Checkpoint HMPlacer,-1
place.checkpointName,string,False,Checkpoint name to read/write,None
place.checkpointPathSlackOptim,integer,False,Checkpoint PathSlackOptim,-1
place.checkpointStep,integer,False,Placement flow step to read/write checkpoint,-1
place.checkpointVPlacer,integer,False,Checkpoint VPlacer,-1
place.checkSlicePlaceabilityVerbose,boolean,False,Check slice placeability verbose,0
place.checkSpecialPciePinsInClockRegionPlacer,boolean,False,"in V7, some PCIe clock pins need to use clocking resource in a clock region below where the PCIe is located. This parameter forces clock region placer to check for these pins",1
place.checksumCount,integer,False,instTerm,10000000
place.checkTimingEdgeDisabling,boolean,False,Check for issues in timing edge disablig,0
place.clearAreaConstraintDBAfterPlacement,boolean,False,Clears the area constraint DB after placement,0
place.clearMIGPblocksInDP,boolean,False,Clear the MIG pblock constraints at the beginning of detail placement,0
place.clearUserPblocksinDP,string,False,Clear the user pblock matching the given prefix at the beginning of the detail placement,None
place.clkBufDrivenNetMinCost,float,False,Clock buffer driven net minimum cost in HMPlacer,10
place.clkLegalizerRandomOrderFanoutThreshold,integer,False,Fanout threshold to not involve clocks with fanout higher than this value in the random ordering. Such clocks will always get higher priority.,200000
place.clkLegalizerRandomOrderIterMaxNumMoves,integer,False,Max Num of Moves for each net in one iteration in random ordering,5000
place.clkLegalizerRandomOrderIterTimeLimit,integer,False,Run time limit (in seconds) for each iteration in random ordering,5000
place.clkLegalizerRandomOrderSpeedupFactor,integer,False,speedup factor for clock legalization in radom ordering mode,4
place.clkrgn.testTclCmd1,string,False,tcl cmd (default: empty string),None
place.clockLoadRegionalConstraintCapPerc,integer,False,Sets the maximum capacity to check for when constraining laods of certain clock types in V8 and later,60
place.clockLoadRegionalConstraintCapPercLutRamTune,integer,False,"Sets an extra factor for capping Lutrams when constraining loads of certain clock types in V8 and later - if set to zero, tool sets to 1",1
place.clockLoadRegionalConstraintClockLowFanoutThreshold,integer,False,"in regional constraining of loads of a clock net with CLOCK_LOW_FANOUT property, do not constrain a clock with fanout higher than this number - overriden in cases when specifically set",2000
place.clockLoadRegionalConstraintFanoutLimit,integer,False,"in regional constraining of loads of certain types of clocks, do not contrain clocks with fanout higher than this number - overriden in in cases when specifically set",5000
place.clockLoadRegionalConstraintFixedSize,integer,False,"in regional constraining of loads of certain types of clocks, force the constraining rectangle to be of that many clock regions. A zero value invalidates this forcing and keeps it dynamic",3
place.clockLoadRegionalConstraintInitialExpandByOne,boolean,False,"in regional constraining of loads of certain types of clocks, start with candidate rectangle already expanded by one",0
place.clockNetsVerboseLevel,integer,False,Control verbosity of finding all clock nets,0
place.clockPartitioningLegalizaionNewOrdering,boolean,False,reduce clock region congestion by moving nets first that result in minimum change in original placemnet,1
place.clockPlacerAnalysisVerbose,boolean,False,Prints verbose info for the clock placer analysis tool,0
place.clockRegionPlacerVerboseLevel,integer,False,Control verbosity of clock region placer,0
place.ClockRegionReparSLLUtilThreshold,float,False,possible re-partition after Clock-Region Placement if new SLL util is more than this threshold,0.333
place.ClockSegmentationVerbose,integer,False,verbose param for SLR-level clock segmentation,0
place.closeImportedSites,boolean,False,Close sites with imported placement,1
place.closeUnroutableSites,boolean,False,Close empty sites obstructed by locked routing,1
place.clusterSRLs,boolean,False,Cluster SRLs based on buses,1
place.clusterSwapMT,boolean,False,self explanatory,1
place.clusterSwapMTNumThread,integer,False,self explanatory,1000
place.coefToAddNetPins2RtCongMap,float,False,Coef to add net pins to routing cong map,0.01
place.columnClockVerbose,integer,False,Prints verbose info about how many clocks are in a column,0
place.commitLUTRamsEarly,boolean,False,Commit LUT RAMs in 2nd placer pass,0
place.computRentParamOnPlacerNetlist,boolean,False,"compute the rent parameter on the placer flat netlist, as opposed to the logical hierarcial netlist",0
place.congDoNotUseRSATree,boolean,False,Only use bounding box methodology in congestion estimation,0
place.congestionAwareAreaSwap,boolean,False,Make area swap congestion aware,0
place.congestionAwareSliceAreaSwap,boolean,False,Make slice area swap congestion aware,0
place.congMapPrintRectDebug,boolean,False,Dump data files for all rectangles considered for congestion analysis in placer,0
place.congPlacerCongThreshold,float,False,Congestion threshold,0.9
place.congPlacerMaxNumMoves,integer,False,Max number of moves in congestion placer,2000
place.congPlacerMinLevel,integer,False,Min congestion level to invoke congestion placer,5
place.congPlacerNumIters,integer,False,Number of cong placer iterations,10
place.congPlacerSkipCosting,boolean,False,Skip costing moves for timing,0
place.congPlacerVerbose,integer,False,Verbose for post-commit in router congestion placer,3
place.congUseRSATree,boolean,False,Use RSA tree methodology in congestion estimation,0
place.congXPlacerVsRouter,integer,False,ratio of congestion bb x/y in placer,1
place.considerAllClks4Optim,boolean,False,Consider all clock domains for optimization during GP,1
place.considerClockNetsInHMPlacer,boolean,False,Consider Clock Nets in HMPlacer,1
place.consolidateShapesInClockRegionAssignment,boolean,False,param to consolidate all instances in a shape within the region where the reference intance is provisionally placed,1
place.constrainBufgGTClocks,boolean,False,enables constraining loads of bufg_gt clocks to a regional area clock to the clock source,1
place.constrainBufgGTClocks.fanoutLimitBeforeHMPlacer,integer,False,"in regional constraining of loads of bufggt type of clocks before HMPlacer, do not contrain clocks with fanout higher than this number",1000
place.constrainBufgGTClocks.fanoutLimitBeforeHMPlacerSSI,integer,False,"in regional constraining of loads of bufggt type of clocks before HMPlacer for SSI devices, do not contrain clocks with fanout higher than this number",1000
place.constrainGTFF.allFirstLevelTimingEndPoints,boolean,False,"while constraining gt-ff connections, traverse the netlist always to the first level timing endpoint and not just direct gt-ff connection",0
place.constrainGTFF,boolean,False,enables constraining flops connected by themselves to GT channel instances into the same clock region,1
place.constrainGTFF.expandRectHalf,boolean,False,enables expanding into half clock region row the area where constraining flops connected by themselves to GT channel instances,1
place.constrainGTFF.numDrLds,integer,False,"while constraining flops connected to GT channel instances into the same region, use this number as a threshold beyond which not to constrain the set of loads - A zero means do not limit at all",1
place.constrainMIGBRAMs,boolean,False,Constrain MIG BRAMs in MIG pblock,1
place.constrainMIGLUTRAMs,boolean,False,Constrain MIG LUTRAMs in MIG pblock,1
place.constrainMIGPBlock,boolean,False,generate MIG PBlock,1
place.constraintAlikenessPrecision,float,False,Minimum ration between constraints intersection area and maximum constraint area to treat constraints as the same,0.9
place.controlSetLutRamBloatDebug,integer,False,Debug lutram bloating based on control sets,0
place.createConstraintsForIOCuts,integer,False,"Create internal pblocks for IO cuts. 0: not creating, 1: creating, 2: only create if all instances are cut to one side of IO column",2
place.createCrossingShapes,boolean,False,Create crossing shapes for multi die flow,0
place.createRouteGraph,integer,False,"0=off, 1=placeInit, 2=GlobalPlacement, 3=DetailPlacement, 4=PCOPT",3
place.createRouteGraphMinLuts,integer,False,Min number of LUTs required to create routing graph,100000
place.createRouteGraphMinSites,integer,False,Min number of LUTs required to create routing graph,300000
place.createRouteGraphThreads,integer,False,self explanatory,4
place.crossingSLRPenalty4dontCross,integer,False,SLR crossing penalty in ps for don't cross connections,-5000
place.crossingSLRPenalty4highPriorityCons,integer,False,SLR crossing penalty in ps for high priority connections,0
place.crossProbeMessages,boolean,False,Attach meta type information for placer messages.,1
place.cutIOBeforeSLR,boolean,False,"Do IO Cuts before doing the BALI SLR Cuts, this is to make sure IOs have better partitioning.",0
placedata.dontAddFFsToSRLLutRamShapesV7,boolean,False,do not add optional FFs to LUTRAM or SRL shapes for V7,0
placedata.dontAddFFsToSRLLutRamShapesV8Mono,boolean,False,do not add optional FFs to LUTRAM or SRL shapes for UltraScale monolithic devices,0
placedata.dontAddFFsToSRLLutRamShapesV8SSI,boolean,False,do not add optional FFs to LUTRAM or SRL shapes for UltraScale SSI devices,0
placedata.dontAddOptionalElementsToShapes,boolean,False,"do not add optional elements to shapes (for exmaple, luts and flops in a carry chain)",0
placedata.evalarch.AddSingleLoadFFToShapeOnly,boolean,False,Only add FF to shape if it is only load on net driven.,0
placedata.evalarch.dontBlockFlops,boolean,False,Allow route thrus on block flops,0
placedata.evalarch.elbertCarryLutPacking,boolean,False,"Disallow bypasses, >4 input Luts driving CARRY logic",0
placedata.evalarch.elbertControlSets,string,False,Use Elbert Control Sets.,None
placedata.evalarch.shapeVerbose,boolean,False,Verbose shape.txt dumping,0
placedata.evalarch.suppressAsyncRegWarning,boolean,False,Suppress asyn Reg warning,1
placedata.evalarch.turnOffDualBufShape,boolean,False,Turn off creation of dual obuf shapes (for ArchEval),0
placedata.lutUtilizationThresholdForLutPacking,integer,False,Lut utilization threshold value to turn on lut packing,90
placedata.supportLUTNM,boolean,False,Turn on/off allowing LUTNM constraint (LUTNM/HLUTNM),1
placedata.supportPKLUTNM,boolean,False,Turn on/off allowing ISE synthesis generated PK_LUTNM constraint (PK_LUTNM/PK_HLUTNM),0
placedata.supportRLOCShapes,boolean,False,Turn on/off support to create RLOC shapes,1
placedata.supportSOFTHLUTNM,boolean,False,Turn on/off allowing Vivado synthesis generated SOFT_HLUTNM constraint,1
placedata.temporarilySkipForV8,boolean,False,Temporarily param to skip non-working parts of the code (for V8 only),0
placedata.useNameSortForShapeBuilder,boolean,False,Use name based sorting for shape builder,0
placedata.v8CarryEvalHeight,integer,False,Evaluation parameter to set carry chain height for not pulling in driver LUTs,0
placedata.v8CarryHack,boolean,False,temporary param to turn on/off hack for Olympus Carry to use RPM grid instead of SLICE grid,0
placedata.v8CarrySkipLuts,integer,False,Evaluation parameter to set which number of LUTs that will not get pull into carry shape,0
placedata.v8DisableCascadeOdelayIdelay,boolean,False,temporary param to turn on/off olympus cascaded odelay/idelay shape,0
placedb.disablePlaceDBDebugCheck,boolean,False,"Disable running placeDB check even if called, to allow finer control of when it is done from TCL.",0
place.dbgDistDlyEst,boolean,False,Debug DistDlyEst,0
place.dbgDrvName,string,False,Driver instance to debug,None
place.dbgHighPriorityClks,boolean,False,Debug Msgs while inferring HIGH_PRIORITY clocks based on hierarchy,0
place.dbgHmetisPart0Max,integer,False,Part0Min for Hmetis run.,0
place.dbgHmetisPart0Min,integer,False,Part0Min for Hmetis run.,0
place.dbgLoadId,integer,False,Load terminal ID to debug,2147483647
place.dbgLoadName,string,False,Load instance to debug,None
place.dbgNumCritPaths,integer,False,Number of critical paths to report,30
place.dbgPipelineStartId,integer,False,Print dbg info about Pipeline starting at this Blk Id,0
place.dbgTermName,string,False,Load terminal to debug,None
placedb.saveAttributesInPlaceDB,boolean,False,Allow storage of attributes in placer database,0
place.debugBlockMacroInterleavingOptimization,integer,False,debug a specified block in macro interleaving optimization,-1
place.debug.checkV10ControlSets,boolean,False,debug V10 Control Set placement,0
place.debugCongestion,boolean,False,debug congestion,0
place.debugCoreReconnect,boolean,False,enable reconnecting debug cores connection based on an input file provided by triton,0
place.debugCoreReconnect.debugNetChanges,boolean,False,enable debug mode for debug reconnectnetlist changes,0
place.debugCoreReconnect.dumpFileName,string,False,filename where to dump out candidates in debug core reconnect,debugCore_rewire_out.txt
place.debugCoreReconnect.executeConstProp,boolean,False,"within the in-placer mode of debugCoreReconnect , run constant propagation, default on",0
place.debugCoreReconnect.executeSweep,boolean,False,"within the in-placer mode of debugCoreReconnect , run sweep, default on",1
place.debugCoreReconnect.inputFileName,string,False,input filename from triton provided for debug core reconnect,debugCore_rewire.txt
place.debugCoreReconnect.skipPlaceDesign,boolean,False,place_design would exist right after opt_deisgn is executed,1
place.debugCoreReconnect.undoOnException,boolean,False,enables undoing netlist changes done in debug core reconnect if code throws an exception,1
place.debugCrash,boolean,False,This is a temporary TCL param only for debug purposes,0
place.debugFFGroup,string,False,Dump FF groups info to the given file after creating a floorplan,None
place.debugLightTimer,integer,False,Exit after place init (1) or global placement (2) for debugging,0
place.debugMacroInterleavingOptimization,boolean,False,debug macro interleaving optimization,0
place.debugShapeAppend,boolean,False,Do not overwrite the content of debug file,None
place.debugShape,string,False,Dump shape info to the given file after creating a floorplan,0
place.debugWireLen,string,False,Dump wire length of each net info to the given file,None
place.delayMode,integer,False,the method placer delay estimator uses,0
place.deleteAreaConstraintDBAfterPlacement,boolean,False,Delete the area constraint DB after place_design,1
place.deleteShapeDBAfterPlacement,boolean,False,Delete shapes place_design,1
place.depositClockRoutingInRouteDB,boolean,False,Enable depositng clock routing in route DB,1
place.detailPlacementCommitThreads,integer,False,num thread for detail placement commit,4
place.detailPlacerMultiThreadMode,boolean,False,Run detail placer in multithread mode.,1
place.detailPlacerNumThreads,integer,False,Num Threads for detail placer.,1000
place.diabloCongestionSmearingPS,boolean,False,Take into account the PS hole when determining congestion,0
place.diabloCutUtilDelta,float,False,target utilization increase from design utilization for IO cuts,0
place.diabloExploreCheck,boolean,False,self explanatory,1
place.diabloIOHigher,boolean,False,Move IOs higher,1
place.diabloPBlock,boolean,False,Constrain the instances to the top half of the device,0
place.disableHMPlacer,boolean,False,Disable HMPlacer,0
place.disableLocalClockHoldCheck,boolean,False,To disable Local clock hold check on ILOGIC register,0
place.disableLUTOverUtilizationCheck,boolean,False,Allow user to disable DRC check for LUT over-utilization.,0
place.disableMacroInterleavingOptimization,boolean,False,disable macro interleaving optimization,0
place.disableMacroInterleavingOptimizationBRAM,boolean,False,disable macro interleaving optimization for BRAM,0
place.disableMacroInterleavingOptimizationDSP,boolean,False,disable macro interleaving optimization for DSP,0
place.disableMacroInterleavingOptimizationEverest,boolean,False,disable macro interleaving optimization in Everest,0
place.disableMacroInterleavingOptimizationURAM,boolean,False,disable macro interleaving optimization for URAM,1
place.disableMacroPlacerAreaLeg,boolean,False,disable the macro placer's area legalization,0
place.disableMacroPlacer,boolean,False,disable the macro placer,0
place.disableMandatoryPlaceCheckForBUFGLB,boolean,False,To disable mandatory preplace check on BUFG_LB instances,0
place.disableMTCongMap,boolean,False,Disable multithreading in congestion map computation,0
place.disableNumFFsPerSliceAdjustment,boolean,False,Disable adjustment of #FFs per slice,0
place.disableUserConstraintsPostGlobal,boolean,False,Experimental Flow. Disable user constraints after global placer,0
place.discCommitBloat,integer,False,When does discrete commit occur,5
place.discGraphLegalizeIter,integer,False,number of legalization iterations run by the discrete graph,3
place.discLegBloat,integer,False,Starting bloat when discrete gets Area Legalized,5
place.discreteLegalizerVerb,integer,False,self explanatory,0
place.displayLUTINITValueInDRCs,boolean,False,Display LUT INIT value in DRC messages,0
place.disregardConstraints4BufgReplication,boolean,False,Replicate BUFGs even if it violates their constraints,0
place.dissolvePlacerShapes,boolean,False,Dissolve shape before commit,0
place.dlyCoefMult,float,False,delay Coeff Multiplier,1
place.doAreaSwap2,boolean,False,Do area swap after network flow,1
place.doAreaSwap,boolean,False,Do area swap,1
place.doAutomaticClockDelayMatching,boolean,False,"force same routing topology for MMCM feedback, GT user clks, PCIe, ..., clocks",1
place.doBalancedPartitioning,integer,False,"Create Balanced Partitions during partitioning irrespective of utilization and capacity, 0=off, 1=lut, 2=flop, 3=all",0
place.doBalancedPartitioningMargin,integer,False,margin for balanced partitioning,5
place.doBestChoiceEnhanced,boolean,False,self explanatory,1
place.doBlockSwap,boolean,False,During Slice Area Swap do single block swap as well,1
place.doBRAMDriverClustering,boolean,False,Clustering BRAM and drivers,0
place.doBusFF,boolean,False,Cluster FFs by bus nets,0
place.doClockDelayMatchingForBitsliceControlPLLandRIUclk,boolean,False,force same routing topology for clocks driving BSC.RIU and BSC.PLL clocks,1
place.doClockDelayMatchingForCMAC,boolean,False,force same routing topology for CMAC input clocks,1
place.doClockDelayMatchingForDDRxIP,boolean,False,force same routing topology for DDRx IP MMCM clocks,0
place.doClockDelayMatchingForGTUserClk,boolean,False,force same routing topology for GT user clocks,1
place.doClockDelayMatchingForMMCMFeedback,boolean,False,force same routing topology for MMCM feedback clock,1
place.doClockDelayMatchingForPCIe,boolean,False,force same routing topology for PCIe input clocks,1
place.doClockDelayMatchingForUserDelayGroup,boolean,False,force same routing topology for user enforce clock delay groups,1
place.doClockRegionPartitioning,boolean,False,param to turn on/off clock partitioning for Olympus,1
place.doClockRouting,boolean,False,param to turn on/off clock routing for Olympus,1
place.doClockSegmentation,boolean,False,legalize global clock loads across SLRs (for support more than 32 clocks,1
place.doComplexSwap,boolean,False,During Slice Area Swap do single block swap as well,1
place.doControlSetLutRamBloat,boolean,False,Bloat lutrams based on minimum area constraints imposed by ControSets,1
place.doDiabloCut,boolean,False,do diablo partitioning cut,1
place.doDPOpt,boolean,False,Optimize WL and timing qor during DP,1
place.doDSPDriverClustering,boolean,False,Clustering DSP and drivers,0
place.doDSPsClustering,integer,False,number of DSPs to be clustered together,1
place.doIOCutOptimInDP,boolean,False,Do IO cut optimization before critical path optimization,1
place.doIOCutOptimInGP,boolean,False,Do IO cut optimization during ILR,1
place.doLocalRebudgetAfterGlobal,boolean,False,Do local rebudgeting after global budgeting,0
place.doLowBloatLutRamComb,boolean,False,Do low bloat lutRam clustering even if lutram util is less than threshold,1
place.doLutNMClustering,boolean,False,Do LutNM clustering,0
place.doLutramCombSearch,boolean,False,"lut ram comb search using all bel location combinations, very runtime intense operation",0
place.doNameFF,boolean,False,Cluster FFs by name,0
place.doNatSorting,boolean,False,Use natural order sorting in placer shape building,1
place.doNopt2,boolean,False,Do fast timing optimization after legalization,1
place.doNopt2Undo,boolean,False,"In fast opt after legalization, undo if WNS degraded",1
place.doNopt,boolean,False,Do fast timing optimization before legalization,1
place.doNotBuildSRLShapes,boolean,False,"when set, do not attempt to build srl shapes",0
place.doNotUseSameMaxTapProgDelayOnRootVDRows,boolean,False,By default the VD that is used to drive to root row and region above or below will get same tap setting (should be max). Allow tha max setting to only apply to root. This is a hack to address hold issues across DSP cascade,0
place.dontCommitIOShapes,boolean,False,Dont commit IO shapes,0
place.dontMoveAcross2SLRs,boolean,False,"During Replication, don't move instances across 2 SLR ex: SLR1 to SLR3 not allowed",1
place.doPartitioning,integer,False,Enable partitioning in Placer,-1
place.doPlPathOptim4V7,boolean,False,Do placer path optim for V7,1
place.doPROpt1,boolean,False,Do quick pipeline registers optimization at the beginning of detail placement,1
place.doPROpt2,boolean,False,Do pipeline registers optimization at the end of detail placement,1
place.doSaturation,boolean,False,Do saturation in detail placer,1
place.doSiteCommitPasses,boolean,False,Do site commit passes during small shape legalization,1
place.doSliceSwap,boolean,False,During Slice Area Swap do slice swap as well,1
place.doTimingDrivenClustering,boolean,False,Clustering BRAM and drivers,1
place.DPAnchorWeightScaleBackFactorLargeDevicesEmulation,float,False,Specify scale-back factor of anchor weights in DP for large devices in emulation mode,1
place.DPAnchorWeightScaleBackFactorLargeDevices,float,False,Specify scale-back factor of anchor weights in DP for large devices,5
place.DPAnchorWeightScaleBackFactorMono,float,False,Specify scale-back factor of anchor weights in DP for monolithic devices,1
place.DPAnchorWeightScaleBackFactorMonoV8,float,False,Specify scale-back factor of anchor weights in DP for monolithic devices in Ultrascale,1
place.DPAnchorWeightScaleBackFactorSSI,float,False,Specify scale-back factor of anchor weights in DP for SSI devices,10
place.DPAreaBloatBudgetRatio,float,False,area bloat budget ratio,0.1
place.DPAreaBloatFactor,float,False,area bloat factor when congested,0.5
place.DPAreaBloatFactorMacro,float,False,area bloat factor for macros when congested,0.5
place.DPAreaBloatFactorUpperBound,float,False,area bloat factor upperbound,1.5
place.DPAreaBloatFactorUpperBoundHighCongestion,float,False,area bloat factor upperbound when highly congested,1.5
place.DPAreaBloatMaxUtil,float,False,max utilization for area bloat in DP,0.99
place.DPAreaBloatMode,integer,False,area bloat mode,3
place.DPAreaBloatModeNewerDevices,integer,False,area bloat mode in Diablo and beyond,3
place.DPCongestionOptimizationMinIteration,integer,False,minimum iteration where congestion optimization becomes active,5
place.DPCongestionOptimizationSeparation,integer,False,Specify minimum separation between congestion optimization in DP,3
place.DPCongestionOptimizationUtilizationThreshold,float,False,Specify utilization threshold for congestion optimization in DP,30
place.DPCongestionOptimizationWLRatioThreshold,float,False,Specify WL ratio threshold for congestion optimization in DP,0.7
place.DPCongestionThresholdDiablo,float,False,congestion threshold used for dynamic cell bloat in Diablo,0.95
place.DPCongestionThreshold,float,False,congestion threshold used for dynamic cell bloat,0.95
place.DPCongestionThresholdHighDiablo,float,False,congestion threshold used for dynamic cell bloat when highly congested in Diablo,0.85
place.DPCongestionThresholdHigh,float,False,congestion threshold used for dynamic cell bloat when highly congested,0.85
place.DPCongestionThresholdMultiplier,float,False,congestion threshold multiplier used in bloat mode 2,1.2
place.DPDelayCalcOptimization,boolean,False,Perform delaycalc optimization in DP,1
place.DPDisableZeroAreaDragging,boolean,False,Disable dragging of zero area blocks in DP legalization,0
place.DPEpsilon,float,False,Minimum distance to be used in bound2bound net modeling,100
place.DPForceNonTimingDriven,boolean,False,Force non-timing-driven SimPL-DP,0
place.DPFreezeBigShapes,boolean,False,Do not optimize big shapes in SimPL-DP,0
place.DPLegalizeCarry,boolean,False,Legalize carry in SimPL-DP,0
place.DPLegalizeSliceM,boolean,False,Legalize SLICEM in SimPL-DP,1
place.DPNumCongestionOptimization,integer,False,Specify number of congestion optimization in DP,3
place.DPOptimLocMoves,integer,False,"Do Optim loc moves to improve legalized locations in simPL flow. 0: off, 1: on, 2: on with exclude pblocks",0
place.DPSkipFinalLegalization,boolean,False,Skip final legalization in SimPL-DP,0
place.DPTargetDensityCongestionEmulation,float,False,Target density in legalization in DP when congested under emulation mode,1
place.DPTargetDensityCongestion,float,False,Target density in legalization in DP when congested,0.95
place.DPTargetDensityCongestionLargeDevices,float,False,Target density in legalization in DP when congested for large devices,0.75
place.DPTargetDensityEmulation,float,False,Target density in legalization in DP under emulation mode,0.85
place.DPTargetDensity,float,False,Target density in legalization in DP,0.8
place.DPTargetDensityHighCongestionEmulation,float,False,Target density in legalization in DP when highly congested under emulation mode,0.9
place.DPTargetDensityHighCongestion,float,False,Target density in legalization in DP when highly congested,0.7
place.DPTargetDensityHighCongestionLargeDevices,float,False,Target density in legalization in DP when highly congested for large devices,0.8
place.DPTargetDensityLargeDevices,float,False,Target density in legalization in DP for large devices,0.9
place.DPTimingMaxCrit,float,False,Timing weight criticality for the most critical connection,-1
place.DPTimingMaxWeight,float,False,Timing weight for the most critical connection,-1
place.DPTimingMaxWeightMultiplier,float,False,Adjustment to place.DPTimingMaxWeight,1
place.DPTimingMaxWeightMultiplierMono,float,False,Adjustment to place.DPTimingMaxWeight,0.2
place.DPTimingStartIteration,integer,False,Iteration where timing driven flow is turned on in DP,0
place.DPTimingUpdateFrequency,integer,False,Update timing every n iterations in DP,3
place.DPTimingWeightFactor,float,False,Strength of timing weight compared to wirelength,-1
place.DPTimingWeightFactorMultiplier,float,False,Adjustment to place.DPTimingWeightFactor,0.25
place.DPTimingWeightFactorMultiplierMono,float,False,Adjustment to place.DPTimingWeightFactor,0.1
place.DPUseNeptuneTimer,boolean,False,Use Neptune timer in DP,1
place.dpVerbose,boolean,False,More verbose output in detail placer,0
place.DPWLIncreaseRatioLimitEmulation,float,False,Limit of wire length increase ratio in DP,1.1
place.DPWLIncreaseRatioLimit,float,False,Limit of wire length increase ratio in DP,1.1
place.dspUtilizationPerClockRegion,integer,False,Control DSP utlization in a clock region,100
place.dumpBudgets,boolean,False,Debug parameter to dump out the budget info to a file budgets_<n>.txt after each budgeting call. This file may be fed to the router for timing driven routing,0
place.dumpClockRoutingInfo,string,False,Dump clock routing info info to the given file at the end of placer,None
place.dumpCongMaps,boolean,False,Dump congestion data files at different stages of placer,0
place.dumpCriticalPathPlots,integer,False,"how much info in the critical path plots? 0 for nothing, 1 for cross-SLR only, 2 for everthing",0
place.dumpCriticalPaths,integer,False,"To dump number of criticalpaths during ILR , QP , After small shape",0
place.dumpCrossingNetNames,boolean,False,dump nets that cross SLR boundaries into file,0
place.dumpDeviceFile,boolean,False,For ISPD contest: export a device.txt file as simple placement device modeling,0
place.dumpFixedSizeCongMaps,boolean,False,Dumps a router compatible (dir/y coord) congestion grid with fixes bin sizes define below,0
place.dumpFloatingLocations,boolean,False,Dump floating point locations after QP and ILR,0
place.dumpHmetisGraph,boolean,False,Generate the Hmetis graph files for the first time it is called.,0
place.dumpHmetisGraphMinCost,float,False,Dump Hmetis graph if cut cost is greater than this number.,5000
place.dumpInstanceBySLR,boolean,False,dump all instances into files grouped by SLR,0
place.dumpLutNMClusters,string,False,Dump LutNM clusters,None
place.dumpMetisInputFiles,boolean,False,Dump metis input files,0
place.dumpPlacementInsts,string,False,names of insts to be dumped,0
place.dumpPlacement,integer,False,dump placement of instances to file,None
place.dumpPlacementMacro,integer,False,dump placement of macro insts to file,0
place.dumpPrePlaceSliceLogicDist,boolean,False,Dump Slice Logic Distribution to report_util o/p even if there is unplaced insts,0
place.dumpSliceBelsSpacingInfo,boolean,False,Dump slice bel usage to get percentage of consecutive used LUT or FF bels,0
place.dumpUtilizationMaps,boolean,False,Dump utilization maps,0
place.dumpXdefAfterDP,string,False,Dump xdef containing snapped placement after Detail Placement is done into this file,None
place.dumpXdefAfterFP,string,False,Dump xdef containing snapped placement after Floorplanning is done into this file,None
place.dumpXdefAfterGP,string,False,Dump xdef containing snapped placement after Global Placement is done into this file,None
place.earlyExitFlopPlacement,boolean,False,Stop FF commitment early if too many spiral searches done,1
place.earlyRepartitioningAvgSLRUtilLimit,float,False,Utilization limit to trigger repartitioning,0.65
place.earlyRepartitioningAvgTrackCongLimit,float,False,Avg Track Congestion limit to trigger repartitioning,0.94
place.earlyRepartitioningDeltaTrackCongLimit,float,False,Max - Avg Track Congestion limit to trigger repartitioning,0.5
place.earlyRepartitioningMaxSLRCutCong,integer,False,Max Allowed SLR Cut Cong,60
place.earlyRepartitioningTargetUtilRoom,float,False,Utilization limit to trigger repartitioning,0.11
place.earlyRepartitioningTrackCongLimit,float,False,Track Congestion limit to trigger repartitioning,1.15
place.earlyRepartitioningUtilBasedMaxWhitespaceCoef,boolean,False,Switch to util based max whitespace coef in case of early repartitioning,1
place.earlyRepartitioningUtilIncr,float,False,Early repartitioning util target increment,0.05
place.earlyRepartitioningUtilLimit,float,False,Utilization limit to trigger repartitioning,0.84
place.earlyRepartitioningWSUtilLimit,float,False,Utilization limit to trigger repartitioning,0.15
place.effortLevel,string,False,"Options are low,medium,high, with default set to medium",medium
place.emulationMode,boolean,False,Run placer in emulation mode,0
place.emulationModeV7Fuse,boolean,False,Fuse for turning on emulation mode in V7,0
place.enableBufgceRowLeaf,boolean,False,allow BUFGCE_ROW and BUFGCE_LEAF instances,0
place.enableClusterSwap,boolean,False,Enable Cluster based Area Swap,0
place.enableCongPlacer,boolean,False,Enable congestion placer,0
place.enableCrossDomainClockSupport,boolean,False,Enable same SLR placement of clock drivers of source and load flops for SSI devices,0
place.enableDDRMCRelatedLOCCheck,boolean,False,Param to control whether to check DDRMC related LOC constraints,0
place.enableDelayEstPlty,float,False,This is the delay penality to be added to the existing delay.,1.1
place.enableDrcVerbose,boolean,False,Print verbose info during placer DRC checks,0
place.enableDumpRentInRQS,boolean,False,"Enable dumping of rent values of modules, for which RQS is suggesting bloat",0
place.enableEarlyRepartitioning,boolean,False,Do early repartitioning if congestion after HM Placer is high,0
place.enableEverestCapLegalization,boolean,False,Enable capacity legalization for Everest clock region partitioning,1
place.enableEverestClocking,boolean,False,Enable Everest clock region partitioning and routing,1
place.enableExternalDetailPlacer,boolean,False,Enable an external placer for detail placement,0
place.enableExtraDelayEstPlty,float,False,This is the extra delay penality to be added to the existing delay.,1.15
place.enableExtraDelayFanout,integer,False,This enables the extra delay to be inserted for Fanout more than this factor,30
place.enableExtraDelayPenalty,boolean,False,This enables the extra delay to be inserted for which can be controled using next 3 params,0
place.enableExtraDelaySpan,integer,False,This enables the extra delay to be inserted for Span more than this factor,36
place.enableGTPinmap,boolean,False,Temporary param to enable GT Pin mapper testing,1
place.enableHidingCheckpointInMPF,integer,False,param to turn on/off hiding checkpoint in MultiProcessorFlow,0
place.enableHMPlacer4Bali,boolean,False,Use hmplacer instead of partitioner in bali flow,1
place.enableHMPlacer4Disc,boolean,False,Use hmplacer for discrete objects,1
place.enableHMPlacer,boolean,False,Use hmplacer instead of QP,1
place.enableInternalDevicesInMPF,boolean,False,Enable internal devices in MultiProcessorFlow,0
place.enableIOCrossingDly,integer,False,Consider IO crossing delays during GP/DP,-1
place.enableISPDPlacer,boolean,False,Enable an ISPD placer,0
place.enableLegalizerInUnplaceInsts,boolean,False,Enable legalizer in unplaceInsts function in HAPLCanPlace.cxx,0
place.enableLutPinSwapping,boolean,False,Enable LUT pin swapping during placement,1
place.enableMemoryBreakdown,boolean,False,Display memory breakdown,0
place.enableModularUtilRptFlow,boolean,False,New Modular flow for report_uti o/p generation,1
place.enableMoreThan24ClocksV10,boolean,False,Enable Everest support for more than 24 clocks,0
place.enableNewUtilRptFlow,boolean,False,New flow for report_uti o/p generation,1
place.enableNonBufferedGTXDrc,boolean,False,Temporary param to enable drc for non-buffered IO conns,1
place.enableNonIOFFInIOSites,boolean,False,Enable placement of non-IO flops in IO locations,0
place.enableOldReportClkUtil,boolean,False,Enable old flow for report_clock_utilization,0
place.enableParallelPlaceIOClockAndInitInHDFlow,boolean,False,enable parallel IO/Clock/Init/ClkAnalysis/PrePlaceDRC in HD Flow,1
place.enablePBlkUtilCheck,integer,False,Enable utilization check for PBlocks,0
place.enablePlacePortsDrcChecks,boolean,False,Enable place_ports DRC checks,1
place.enablePrePlaceDrcChecks,boolean,False,Enable pre-placement DRC checks,1
place.enableProfile,integer,False,Dump profile,0
place.enablePSIP,boolean,False,Enable PSIP in placer,1
place.enableReportSEU,boolean,False,Enable report SEU,0
place.enableReportUtilNameOptioninNonGUI,boolean,False,Enable Report_Util -name option in non-GUI mode,0
place.enableReportUtilWebtalk,boolean,False,To enable collecting report_utilization data to web talk,1
place.enableReportVerbose,integer,False,Print verbose info during reporting commands,0
place.enableReuseClockRoutingInMPF,boolean,False,param to turn on/off re-use clock routing info from floorplan mode in MPF mode for Olympus,0
place.enableRQSNameOptioninNonGUI,boolean,False,Enable report_qor_suggestion -name option in non-GUI mode,0
place.enableRtCongCost,boolean,False,Consider routing congestion,1
place.enableSliceAreaSwap,boolean,False,Do slice area swap in slice legalizer,1
place.enableSliceClusterSwap,boolean,False,Enable Cluster based Area Swap on Slice clusters for V7,1
place.enableSliceClusterSwapV8,boolean,False,Run slice cluster swap for V8 and newer,0
place.enableTimingEdgeDisablingForBali,boolean,False,Enable timing edge disabling for SSI devices,0
place.enableTimingEdgeDisablingForFuji,boolean,False,Enable timing edge disabling for monolithic devices,0
place.enableUseInstanceIdToFindInstance,boolean,False,Using instance id to find instance in hane netlist instead of instance hier name when parsing mpf.part & mpf.sl to save runtime,0
place.enableUSStrategies,boolean,False,Enable ultrascale placer strategies,0
place.enableWallTime,boolean,False,Display wall time for tasks,1
place.enableXPHYshape,boolean,False,Turn on/off XPHY/IO shape,0
place.endSliceAreaCoef,float,False,Final Slice Area Coef.,0.01
place.enforceSameSourceForClockDelayGroup,boolean,False,Enforce having shared soruce for clocks with clock delay group property,1
place.estimateClockSpineReduction,boolean,False,Used BinPacking and estimate upper bound on clock spine reduction,0
place.evalarch.16nmAOAGenReports,boolean,False,Diablo AOA report generation,0
place.evalarch.16nmAOAOptBalanceUtil,integer,False,Diablo AOA Opt Balance utilization,0
place.evalarch.16nmAOAOpt,boolean,False,Diablo AOA Post-Placement Optimizer,0
place.evalarch.16nmAOAOptMaxMoves,integer,False,Diablo AOA Opt Moves Per pass,1
place.evalarch.16nmAOAOptNetCutMax,integer,False,Diablo AOA Cut to Opt,4
place.evalarch.16nmAOAOptPass1,integer,False,Diablo AOA Opt Pass 1 count,10
place.evalarch.16nmAOAOptPass2,integer,False,Diablo AOA Opt Pass 2 count,10
place.evalarch.16nmAOAOptPass3,integer,False,Diablo AOA Opt Pass3 Count,10
place.evalarch.16nmAOAOptPasses,integer,False,Diablo AOA Cut to Opt,3
place.evalarch.3OutOnly,boolean,False,Only allow 3 outputs verses 4,0
place.evalarch.AddCarryBuffers,boolean,False,Add Buffers for *X inputs,0
place.evalarch.AOACutOnly,boolean,False,Run cut only,0
place.evalarch.AOACutOpt,boolean,False,Generic AOA Post-Placement Optimizer,0
place.evalarch.AOACutOptMaxMoves,integer,False,Max number of Generic AOA Cut Optimizer moves per instance per site,1
place.evalarch.AOACutOptNetCutMax,integer,False,Max net fanout size to optimize during Generic AOA Cut Optimizer,4
place.evalarch.AOACutOptPercentage,integer,False,Optimizer if over percentage,70
place.evalarch.AOACutOptReports,boolean,False,Generate Generic AOA Cut Optimizer reports,0
place.evalarch.AOACutOptTaskInfoOn,boolean,False,Generate data every task,0
place.evalarch.AOACutOptTasks,string,False,Task list for AOA Optimizer,None
place.evalarch.AOACutOptVerbose,boolean,False,Run Generic AOA Cut Optimizer in verbose mode,0
place.evalarch.AOACutOptWindowEnable,boolean,False,Enable Optimizer smearing window,8
place.evalarch.AOACutOptWindow,integer,False,Optimizer smearing window,1
place.evalarch.AOARowAdjust,boolean,False,AOA Row Adjustment,0
place.evalarch.AOAScoreTiming,boolean,False,generate timing score,0
place.evalarch.AOATimingConnThreshold,float,False,Timing Threshold,1
place.evalarch.AOATimingMaxConnsToScore,integer,False,Maximum conns to score,5000
place.evalarch.AOATimingMaxDerate,float,False,Derate max paths by,1
place.evalarch.AOATimingMaxInstsToMove,integer,False,Maximum insts to move,1000
place.evalarch.AOATimingPathCount,integer,False,number of paths to look at,10000
place.evalarch.AOATimingSupport,boolean,False,Support Timing Driven,0
place.evalarch.ARLogValue,float,False,{value} * ln(INTRows / INTCols) + offset,0
place.evalarch.AROffsetValue,float,False,lnvalue * ln(INTRows / INTCols) + {value},0
place.evalarch.clbConnReport,string,False,Generate CLB logic connection report,None
place.evalarch.clockPlacementSupported,boolean,False,Clock IO Placement is Supported,0
place.evalarch.considerBlockedElems,boolean,False,Consider blocked elements when clustering,0
place.evalarch.doNonBBEvalTermOffsetCalc,boolean,False,Apply pin proj term offset calc to non-Eval BlackBox cells.,0
place.evalarch.dumpEvalLocFile,boolean,False,Dump Loc Files at various points of placer flow (Caution: Huge files!),0
place.evalarch.elbertLegalize,boolean,False,Run Clb OutputLegalizer.,0
place.evalarch.elbertLegalizeCols,integer,False,OutputLegalizer Col Reach.,6
place.evalarch.elbertLegalizeRows,integer,False,OutputLegalizer Row Reach.,12
place.evalarch.elbertWireLengthAll,boolean,False,Use Elbert Wire Length Calc.,0
place.evalarch.elbertWireLength,integer,False,"Use Elbert Wire Length Calc: 0: no, 1: Real, 2: double row grid",0
place.evalarch.evalTermOffsetCalcMethod,integer,False,1=Use HDDMTile calculations for term offsets. Default: Use relative pin proj data.,0
place.evalarch.fastConnectMuxNameBase,string,False,Fast Connect Mux Name,IMUX
place.evalarch.FCOptTimingEnable,boolean,False,Enable monitoring of timing between tasks,0
place.evalarch.forcePCOpt,boolean,False,"Run PCOpt in any mode (NTD or emulation mode, etc)",0
place.evalarch.forceShapesBuiltPPOMode,boolean,False,Force shapes built in PPO mode.,0
place.evalarch.interconnectARMultiplier,float,False,lnvalue * ln({value} * (INTRows / INTCols)) + offset,1
place.evalarch.ioPlacementSupported,boolean,False,IO Placement is Supported (Only works in Vorpal Lite Based Devices),0
place.evalarch.legalizeSLLBeforeILR,boolean,False,Legalize Super Longs before ILR Iterations,0
place.evalarch.LF6L5ShapeChange,boolean,False,Change LF6L5 Shape to LF5L6 placement,0
place.evalarch.LockSynchronizers,boolean,False,Don't move Synchronizers in Opt,0
place.evalarch.lutFFShapeSingleLoadOnly,boolean,False,Obsolete: Replaced by placedata.evalarch.AddSingleLoadFFToShapeOnly,0
place.evalarch.lutFlopRtThruLevel,integer,False,Add lut rtthrus for flops.,0
place.evalarch.lutLatchShapesAllowed,boolean,False,Create Lut Latch shapes,0
place.evalarch.lutnmFFInFF2,boolean,False,Create Lut Flop / Flop using secondary flop for LutNM,0
place.evalarch.noTimingReport,boolean,False,Do not generate evalarch_place_timing.twr,0
place.evalarch.numBidiHorizontalTracks,integer,False,Placer horizontal wire count for congestion.,0
place.evalarch.numBidiVerticalTracks,integer,False,Placer vertical wire count for congestion.,0
place.evalarch.numHorizontalTracks,integer,False,Placer horizontal wire count for congestion.,200
place.evalarch.numVerticalTracks,integer,False,Placer vertical wire count for congestion.,200
place.evalarch.reportElbertWireLength,boolean,False,Report Elbert Wire Length Calc.,0
place.evalarch.restorePlacement,string,False,Restore Placement from file,None
place.evalarch.restorePlacementXlate,string,False,Restore Placement site translation,None
place.evalarch.runElbertOptChecks,boolean,False,Run overlap checker and assignSitePins at each optimize phase,1
place.evalarch.segmentModel,string,False,Delay Model Name that we want to segment with when we are inside the DST range,None
place.evalarch.skipPblockUpdateForInstCreate,boolean,False,Turn off pblock update for inst additions due to run time,0
place.evalarch.SLLReport,boolean,False,Dump SSI Report after placement,0
place.evalarch.smearGridPmType,string,False,"Explicitly set the smearGridPmType (options: olyeval, elberteval)",None
place.evalarch.splitSLRNetsInGP,boolean,False,Split SLR Crossing Nets in PCOpt,0
place.evalarch.splitSLRNetsInPCOpt,boolean,False,Split SLR Crossing Nets in PCOpt,0
place.evalarch.WLVerbose,boolean,False,Generate WL more often with tags.,0
place.evalarch.ZCutMaxPercentage,integer,False,Terminate placer if over this percentage,400
place.evalDrLdSitesForSliceTypeDrivenBufG,boolean,False,"evaluate both sites for slice type driven BUFGs, the one near the driver and the one near the load bounding box",0
place.excludeFFs4Crossing,boolean,False,Don't add crossing shapes for pipelined FF connections,0
place.exitAfterLM,boolean,False,Temporary parameter to exit after LM,0
place.expandClockPartitions,boolean,False,param to turn on/off clock partition expansion after legalization,1
place.expandMIGPblockIf4orLessBytes,boolean,False,Expand Pblock for MIG user logic horizontally when MIG covers 4 or less bytes,1
place.externalPlacerBloatFactor,float,False,Factor to bloat block area in an external placer,2
place.externalPlacerBlockInvalidBins,boolean,False,Create dummy nodes to block invalid bins,1
place.externalPlacerBlockInvalidBinsRatio,float,False,"Specify blockage ratio of invalid bins (1: full blockage, 0: no blockage)",1
place.externalPlacerDetailPlacement,boolean,False,Perform detail placement in external placer,1
place.externalPlacerLegalization,boolean,False,Perform legalization in external placer,1
place.externalPlacerLutFFSmallLutAware,boolean,False,Use half the LUT size for LUT-FF shape composed of small LUT,0
place.externalPlacerLutWeight,integer,False,Area weight for LUT against FF,2
place.externalPlacerSclType,integer,False,"Control .scl file generation for an external placer (0: vanilla, 1: skip invalid columns)",0
place.externalPlacerSiteWidth,integer,False,Site width in .scl file,1
place.extraEffortCongRemoval,boolean,False,Resolve congestion with higher priority; note that this may negatively impact achieved timing.,0
place.fastModeClockRootSweep,boolean,False,param to change how aggressive clock root moves should be done,1
place.fastUpdateClockNetFinder,boolean,False,turn on fast update of clock net finder info,1
place.ffFanoutThreshold4LutFFs,integer,False,self explanatory,100
place.FFSpiralSearchDisplacement,integer,False,Displacement from legalized site in CLBs before FF considered really moved,5
place.FFSpiralSearchPercentage,integer,False,Percentage of FF that should be allowed to do spiral search,5
place.ffUtilizationPerClockRegion,integer,False,Control FF utlization in a clock region,100
place.findMaximalRectVerbose,boolean,False,Control verbosity of maximal rect finder in clock region placer,0
place.finishAtGlobalPlacer,boolean,False,Finish after Global Placement,0
place.firstReductionFactorForContainRouting,float,False,"Area reduction factor for rows or columns on the edge of the contain routing pblocks. 0 = no reduction, 1 = 100% reduction Value should be >= 0 and <= 1",0.5
place.firstReductionFactorForDerivedDie,float,False,"Area reduction factor for rows or columns on the edge of a derived die. 0 = no reduction, 1 = 100% reduction Value should be >= 0 and <= 1",1
place.firstReductionFactorForPS,float,False,"Area reduction factor for rows or columns on the edge of a PS. 0 = no reduction, 1 = 100% reduction Value should be >= 0 and <= 1",1
place.fixInstInducingEdge,boolean,False,Fix the cases where job inst is neither of end point of inducing edge,0
place.fixTermOffsetXScaling,boolean,False,"When clients ask for a term's x offset, do not use the x-half scaling function.",0
place.floorplanMode,integer,False,Run place_design in floor-planning mode,0
place.floorplanModeOnly,boolean,False,Run place_design in floor-planning mode but don't spawn children,0
place.FMVerbose,integer,False,Prints verbose info FM,1
place.forceBufgReplication,boolean,False,Force BUFG replication,0
place.forceClockSourceInClockPartitionForNetsDrivingNonClockLoads,boolean,False,"When true, for tool-inserted clocks or the ones driving non-clock pins only, force the source in the clock partition.",1
place.forceDPSpiralSearch,boolean,False,self explanatory,0
place.forceHMPlacer,boolean,False,Force HMPlacer,0
place.forceIOCuts,integer,False,"Force IO cuts during HMPlacer. 0 for never, -1 for decide, 1 for always",-1
place.forceLHPart,boolean,False,Force usign logic hierarchy view in vPart,0
place.forceNOpt2,boolean,False,temp control to force NOPT2,0
place.forcePROpt1,boolean,False,Force quick pipeline registers optimization at the beginning of detail placement,0
place.forceSliceAreaSwap,boolean,False,Force slice area swap,0
place.forceTimingDrivenFlow,boolean,False,force design run in timing driven flow regardless of valid timing object in flow initializer. This is to keep behavior correctness for legacy designs and may cause crash or unexpected prog delay settings,0
place.forceV7LagunaTesting,boolean,False,Flag that is off by default and is used to enable Laguna Channel testing in devices that do not contain them,0
place.forceXorInCarryShape,boolean,False,temporary param to always get an xor for carry shape,0
place.fracNetAsCrit,float,False,Frac net as crit,0.03
place.fractionMacroToUnplace,float,False,fraction of all discrete blocks to uncommit aftre first macro placer call,0
place.generateGlobalCongestionMap,boolean,False,generate a file containing global congestion heat map at the end of placer,0
place.generateMacroDriverReport,boolean,False,generate DSP/BRAM driver pattern report,0
place.generateMIGPblock,boolean,False,Genrerate Pblock for MIG user logic,1
place.generateMIGPblockForSingleBank,boolean,False,Genrerate Pblock for MIG user logic in one single bank,1
place.generatePinCongestionMap,boolean,False,generate a file containing pin congestion heat map at the end of placer,0
place.genOldSSIUtilTextReport,boolean,False,Generate Old style SSI utilization Text Report,0
place.gnodeCongestionVerbose,integer,False,"Verbose Level for SAT solver engine in placer, default is 0",0
place.GPAddEpsilon,boolean,False,Distance is adjusted by adding epsilon instead of lowerbounding by epsilon,0
place.GPAddEpsilonInit,boolean,False,Distance is adjusted by adding epsilon instead of lowerbounding by epsilon in initial stages of SimPL,0
place.GPAdjustLutRamCapMesh,boolean,False,Adjust LUTRAM capmesh at the end of GP,1
place.GPAnchorEpsilon,float,False,Minimum anchor edge distance to be used in bound2bound net modeling,100
place.GPAnchorWeightScaleBackFactor,float,False,Specify scale-back factor of anchor weights in continuation mode,1
place.GPAreaBloatBudgetRatioDiablo,float,False,area bloat budget ratio in Diablo,0.2
place.GPAreaBloatBudgetRatioEmulation,float,False,area bloat budget ratio in emulation mode,0.2
place.GPAreaBloatBudgetRatio,float,False,area bloat budget ratio,1
place.GPAreaBloatFactor,float,False,area bloat factor when congested,1
place.GPAreaBloatFactorHighCongestion,float,False,extra area bloat factor when highly congested,1
place.GPAreaBloatFactorMacro,float,False,area bloat factor for macros when congested,1
place.GPAreaBloatFactorUpperBound,float,False,area bloat factor upperbound,2
place.GPAreaBloatFactorUpperBoundHighCongestion,float,False,area bloat factor upperbound when highly congested,2
place.GPAreaBloatFactorUpperBoundHighCongestionNewerDevices,float,False,area bloat factor upperbound when highly congested,2
place.GPAreaBloatFactorUpperBoundNewerDevices,float,False,area bloat factor upperbound,2
place.GPAreaBloatingFactor,float,False,Specify a bloating factor for instance area,1.4
place.GPAreaBloatMaxUtil,float,False,max utilization for area bloat in GP,0.9
place.GPAreaBloatMode,integer,False,area bloat mode,0
place.GPAreaBloatModeNewerDevices,integer,False,area bloat mode in Diablo and beyond,3
place.GPAutoReparForCong,integer,False,Automatically do re-partition if congestion is high at the end of GP,2
place.GPAutoTargetDensity,boolean,False,Turn on auto-adjustable target density,0
place.GPB2BWeightDebug,integer,False,Debug flag for slack-based B2B edge weight adjustment,0
place.GPB2BWeightMaxFactor,float,False,Max factor for slack-based B2B edge weight adjustment,10
place.GPB2BWeightMinFactor,float,False,Min factor for slack-based B2B edge weight adjustment,0.01
place.GPB2BWeightSlackBased,boolean,False,Slack-based weight for B2B edges,0
place.GPB2BWeightSLLBased,boolean,False,SLL-based weight for B2B edges,0
place.GPB2BWeightSLLNetXspan,boolean,False,B2B edges weight to minimize SLL net X span,0
place.GPB2BWeightSLLNetXspanThreshold,float,False,SLL congestion threshold for X span,1
place.GPBramDSPFix,boolean,False,After GP fix the BRAM and DSP and redo global placement,0
place.GPCarryMode,integer,False,Control carry placement in SimPL,3
place.GPCarryPenalty,float,False,Specify additional penalty for carries in SimPL,0
place.GPClockRegionULRatioTrigger,float,False,No description available,0
place.GPCollectData,boolean,False,internal boolean flag for SSI devices,0
place.GPCongestionOptimizationSeparation,integer,False,Specify minimum separation between congestion optimization in GP,3
place.GPCongestionOptimizationUtilizationThresholdEmulation,float,False,Specify utilization threshold for congestion optimization in emulation mode,20
place.GPCongestionOptimizationUtilizationThreshold,float,False,Specify utilization threshold for congestion optimization,60
place.GPCongestionOptimizationWLRatioThreshold,float,False,Specify WL ratio threshold for congestion optimization,0.7
place.GPCongestionThresholdDiablo,float,False,congestion threshold used for dynamic cell bloat in Diablo,0.95
place.GPCongestionThresholdEmulation,float,False,congestion threshold used for dynamic cell bloat in emulation mode,0.95
place.GPCongestionThreshold,float,False,congestion threshold used for dynamic cell bloat,0.95
place.GPCongestionThresholdHighDiablo,float,False,congestion threshold used for dynamic cell bloat when highly congested in Diablo,0.85
place.GPCongestionThresholdHighEmulation,float,False,congestion threshold used for dynamic cell bloat when highly congested in emulation mode,0.85
place.GPCongestionThresholdHigh,float,False,congestion threshold used for dynamic cell bloat when highly congested,0.85
place.GPCongestionThresholdMultiplier,float,False,congestion threshold multiplier used in bloat mode 2,1.2
place.GPControlSetBloatingFactor,float,False,Specify a bloating factor for flop area when control sets are fragmented,1.6
place.GPControlSetDeflatingFactor,float,False,Specify a deflating factor for flop area when control sets are not fragmented,1
place.GPControlSetFragmentationThreshold,float,False,Specify a control set fragmentation threshold above which flop area is bloated,0.4
place.GPConvergenceControl,boolean,False,Switch to incremental flow for steady convergence once density is reasonable,0
place.GPCritTermTimingWeightTrim,integer,False,Trim crit term timing weight. 100 is 100%,0
place.GPCrprCommonDriver,boolean,False,Use common driver CRPR in global placement,0
place.GPCrprThreshold,integer,False,Set CRPR threshold used in global placer (-1: disable CRPR),0
place.GPDebug,integer,False,"Debug bit flag for SimPL, 1:Constraint, 2:Legalization, 4:Misc",0
place.GPDisableCrprForMonolithicDesigns,integer,False,"Disable CRPR for monolithic designs in placer (1: GP+DP, 2: GP)",0
place.GPDisableMacroAreaBloat,boolean,False,disable macro cell area bloating,1
place.GPDisableVivadoTimer,boolean,False,Disable Vivado timer in GP.,1
place.GPDoIOCutOpt,boolean,False,Do IO Cut optimization in GP.,0
place.GPDoIOCutOptDebug,integer,False,Debug flag for Cut optimization in GP.,0
place.GPDoSLRCutOpt,boolean,False,Do SLR Cut optimization in GP.,0
place.GPDynamicCellBloatFourDirectionCongestion,boolean,False,specify dynamic cell bloat function,1
place.GPDynamicCellBloatFunction,integer,False,specify dynamic cell bloat function,1
place.GPDynamicCellBloatIncremental,boolean,False,specify dynamic cell bloat function,0
place.GPDynamicDecayWeight,boolean,False,Decay Timing Weight dynamically depending on congestion and Timing energy to WL ratio,1
place.GPDynamicEpsilon,boolean,False,Turn on dynamic epsilon,1
place.GPDynamicEpsilonForV7,boolean,False,Turn on dynamic epsilon for 7-series devices,1
place.GPDynamicFFAreaAdjustmentAllowInitialAdjustment,boolean,False,Allow full FF area adjustment in the first iteration,1
place.GPDynamicFFAreaAdjustmentAlpha,float,False,Multiplier used for dynamic FF area adjustment in GP,1
place.GPDynamicFFAreaAdjustmentBetaMinus,float,False,Multiplier used for dynamic FF area decrease in GP,1.1
place.GPDynamicFFAreaAdjustmentBetaPlus,float,False,Multiplier used for dynamic FF area increase in GP,0.9
place.GPDynamicFFAreaAdjustment,boolean,False,Adjust FF area dynamically in GP,1.1
place.GPDynamicFFAreaAdjustmentDeltaX,integer,False,x-radius used for control set computation in GP,4
place.GPDynamicFFAreaAdjustmentDeltaY,integer,False,y-radius used for control set computation in GP,4
place.GPDynamicFFAreaAdjustmentDynamicDeltaX,boolean,False,Dynamically control x-radius used for control set computation in GP,1
place.GPDynamicFFAreaAdjustmentDynamicDeltaY,boolean,False,Dynamically control y-radius used for control set computation in GP,1
place.GPDynamicFFAreaAdjustmentFragmentationControl,float,False,Specify fragmentation beyond which additional dynamic FF area adjustment is active,0.2
place.GPDynamicFFAreaAdjustmentFragmentationFactor,float,False,Specify fragmentation factor for dynamic FF area adjustment,0.5
place.GPDynamicFFAreaAdjustmentFragmentationThreshold,float,False,Specify fragmentation threshold for dynamic FF area adjustment,0.05
place.GPDynamicFFAreaAdjustmentIgnoreBetas,boolean,False,Ignore place.GPDynamicFFAreaAdjustmentBeta*,1
place.GPDynamicFFAreaAdjustmentIOColumnAware,boolean,False,Make dynamic FF area adjustment IO column aware,0
place.GPDynamicFFAreaAdjustmentIterationThreshold,integer,False,Specify iteration on which dynamic FF area adjustment is activated,0
place.GPDynamicFFAreaAdjustmentMethod,boolean,False,"Specify method for dynamic FF area adjustment in GP (false: QP, true: legalized placement)",0
place.GPDynamicFFAreaAdjustmentMode,boolean,False,Specify mode on dynamic FF area adjustment,1
place.GPDynamicFFAreaAdjustmentModelingEverest,integer,False,Specify modeling on dynamic FF area adjustment,1
place.GPDynamicFFAreaAdjustmentModeling,integer,False,Specify modeling on dynamic FF area adjustment,2
place.GPDynamicFFAreaAdjustmentPBlockSnapping,boolean,False,Perform control set analysis after pblock snapping,0
place.GPDynamicFFAreaAdjustmentUtilizationThreshold,float,False,Specify utilization threshold below which dynamic FF area adjustment is activated,3.40282e+38
place.GPDynamicLutRamAreaAdjustmentAlpha,float,False,Multiplier used for dynamic LutRam area adjustment in GP,1
place.GPDynamicLutRamAreaAdjustmentDeltaX,integer,False,x-radius used for control set computation in GP,6
place.GPDynamicLutRamAreaAdjustmentDeltaY,integer,False,y-radius used for control set computation in GP,6
place.GPDynamicLutRamAreaAdjustmentDynamicDeltaX,boolean,False,Dynamically control x-radius used for control set computation in GP,1
place.GPDynamicLutRamAreaAdjustmentDynamicDeltaY,boolean,False,Dynamically control y-radius used for control set computation in GP,1
place.GPdynamicUpdWeight,boolean,False,Reduce the timing weight considering utilLevel and LevelUtil after QP. Decay the weight history accordingly if timing weights are reduced,0
place.GPEmulationStrategy,integer,False,0 is default.,0
place.GPEpsilon,float,False,Minimum distance to be used in bound2bound net modeling,1000
place.GPEpsilonInit,float,False,Minimum distance to be used in initial bound2bound net modeling,100
place.GPFFAreaBloatingFactor,float,False,"Specify a bloating factor for flop area, 0 = automatic",0
place.GPFinalOptimLocMoves,boolean,False,Do Optim loc moves to improve final legalized locations in simPL flow.,1
place.GPFixSLLInSolve,boolean,False,internal boolean flag,1
place.GPFlowControlVerbose,integer,False,No description available,0
place.GPForceCarryLegalization,boolean,False,Force carry legalization in SimPL,0
place.GPForceControlSetHeuristic,boolean,False,Force control set heuristic in GP,0
place.GPForceDynamicFFAreaAdjustment,boolean,False,Force dynamic FF area adjustment in GP,0
place.GPHighUtilizationMacroPenalty,float,False,Specify additional penalty for high utilization macros in SimPL,0.5
place.GPIgnoreConvergenceCriteria,boolean,False,Ignore convergence criteria in SimPL,0
place.GPIgnoreStraddlingMacro,boolean,False,No description available,0
place.GPILRMaxBloat,integer,False,ILR max bloat in GP mode Value should be >= 2 and <= 5,2
place.GPInitQPPBlockAnchorWeight,float,False,No description available,0
place.GPInitWeightCompRatio,float,False,ratio used to compute initial anchor force weight,0
place.GPInitWeight,float,False,No description available,0
place.GPIterLimitMoveRange,boolean,False,Limit move distance in GP iteration,0
place.GPIterLimitMoveRangeDebug,integer,False,debug for move range limit,0
place.GPKeepOriginalMatrix,boolean,False,Keep the last matrix from the initial B2B iterations for the rest of SimPL run,0
place.GPKeepOriginalMatrixFrequency,integer,False,Activate place.GPKeepOriginalMatrix once in a specified number of iterations,-1
place.GPLegalDerateZABlockMoves,float,False,No description available,1
place.GPLegalExpandMode,integer,False,how we expand seed rect during spreading,1
place.GPLegalizationPSblockage,boolean,False,Control legalization with PS blockage,0
place.GPLegalizationThreshold,float,False,Specify a factor to be used to determine minimum size rectangles in SimPL legalization,1
place.GPLegalizeBigShapes,boolean,False,"During SimPL legalization step, properly legalize big shapes by spreading their area.",1
place.GPLegalStretchZABlocks,boolean,False,No description available,0
place.GPLegalTypeSortNew,boolean,False,how we sort legalization types,0
place.GPLocsFileName,string,False,Dump placement for GUI after GP,None
place.GPLongCongestionOptimization,boolean,False,Run long congestion optimization,0
place.GPLutRamAreaBloatingFactor,float,False,"Specify a bloating factor for LUTRAM area, 0 = automatic",0
place.GPLutramPenalty,float,False,Specify additional penalty for LUTRAMs in SimPL,0
place.GPLutramWeightFactor,float,False,Factor to be multiplied for LUTRAM forces,2
place.GPMacroLegalize,integer,False,GP macro legalization changes. 1: distributed util calculation. 2: extended cap meash,3
place.GPMacroPenalty,float,False,Specify additional penalty for macros in SimPL,0.5
place.GPMacroWeightFactor,float,False,Factor to be multiplied for macro forces,5
place.GPmatrixUpdateControl,boolean,False,Control QP matrix update,0
place.GPmatrixUpdateControlFactor,float,False,Control QP matrix update factor,1.5
place.GPMaxAspectRatioDeviationForIOColumnOptimization,float,False,Max aspect ratio deviation from target for I/O column optimization,1.5
place.GPMaxIterations,integer,False,Absolute maximum number of iterations in SimPL,120
place.GPMaxIterStartClockRegionPlacer,integer,False,max iter to start Clock-Region Placer,-1
place.GPMaxTimingItrs,integer,False,Max number of additional timing iterations in SimPL flow.,0
place.GPMinIterations,integer,False,Absolute minimum number of iterations in SimPL,5
place.GPNetSizeThresholdForCritTermWeight,integer,False,Crit term weight update net size threshold,3000
place.GPNetSizeThreshold,integer,False,Ignore nets larger than a given threshold in SimPL,-1
place.GPNonOverlappingBloating,boolean,False,Enable non-overlapping bloating in legalization,1
place.GPNucleationIter,integer,False,No description available,0
place.GPNumAdditionalCongestionOptimization,integer,False,Specify number of additional congestion optimization,0
place.GPNumCongestionOptimizationEmulation,integer,False,Specify number of congestion optimization in emulation mode,2
place.GPNumCongestionOptimization,integer,False,Specify number of congestion optimization,1
place.GPNumIterations,integer,False,Number of desired iterations in SimPL,30
place.GPNumMacroPlacerCallsEmulation,integer,False,Number of macro placer calls in emulation mode,2
place.GPNumMacroPlacerCalls,integer,False,Number of macro placer calls,1
place.GPNumReparPhase,integer,False,Run a number of 'Repar Phases' i.e. re-partition following SimPL to try to get a better placement,0
place.GPOptimLocMoves,integer,False,"Do Optim loc moves to improve legalized locations in simPL flow. 0: off, 1: on, 2: on with exclude pblocks",2
place.GPPackClusterBreakSize,integer,False,No description available,-1
place.GPPackClusterSize,float,False,No description available,-1
place.GPPackCtrlSetMaxSize,integer,False,No description available,-1
place.GPPackCtrlSetScoreFact,float,False,No description available,-1
place.GPPackDirectPackFact,float,False,No description available,-1
place.GPPackHifanNetWeight,float,False,No description available,-1
place.GPPackIterDistIncr,float,False,No description available,-1
place.GPPackIterGridDistIncr,float,False,No description available,-1
place.GPPackMaxTimingWeight,float,False,No description available,-1
place.GPPackPreClusterCtrlSetFF,integer,False,No description available,0
place.GPPackPreClusterLUTFF,integer,False,No description available,0
place.GPPackStopMinIter,integer,False,No description available,-1
place.GPPackStopRatio,float,False,No description available,-1
place.GPPackStrangerEquivDist,float,False,No description available,-1
place.GPPackStrangerMaxCand,integer,False,No description available,0
place.GPPackStrongMaxFan,integer,False,No description available,0
place.GPPackTargetUtil,float,False,No description available,-1
place.GPPackTraceBlockId,integer,False,No description available,-1
place.GPPackTraceClusterId,integer,False,No description available,-1
place.GPPackTraceStartIter,integer,False,No description available,-1
place.GPPackVerbose,integer,False,No description available,1
place.GPPackWeakMaxFan,integer,False,No description available,0
place.GPPartPinWeightFactor,float,False,Factor to be multiplied for HD flow partition pin forces,2
place.GPPBlock,boolean,False,Limit move distance in GP iteration,0
place.GPPBlockCenterAsAnchorLocation,boolean,False,Use PBLOCK center as anchor locataion,0
place.GPPenalty,float,False,Specify QP penalty in SimPL,1
place.GPPlotEndIter,integer,False,starting iteration to plot,0
place.GPPlotFreq,integer,False,Plot frequency for SimPL xfig plotting,1
place.GPPlotStartIter,integer,False,starting iteration to plot,0
place.GPProfileIters,integer,False,Number of 'profiling' iterations run in SimPL,0
place.GPQPBoxBound,boolean,False,QP problem box bound constraint,0
place.GPQPStabilize,boolean,False,Add stabilization forces for a transition from QP to bound2bound,0
place.GPQuickDelayCalculation,integer,False,"Use quick delay calculation in GP (1: delay helper, 2: delay helper fast, 3: distance delay translator)",0
place.GPRedoBUFGplaceBeforeClockRegionConstraint,boolean,False,Redo BUFG placement in SimPL iteration.,1
place.GPReparPhaseDecision,integer,False,-1: always revert to previous result; 0: auto-decide; 1: always take the new re-partition result,0
place.GPReportBloatedCells,boolean,False,Report cells bloated in GP,0
place.GPSeedRectAspectRatio,float,False,Worst seed rectangle aspect ratio in legalization,5
place.GPShortCongestionOptimization,boolean,False,Run short congestion optimization,1
place.GPSimPLFlowUsePBlockAnchor,boolean,False,No description available,0
place.GPSkipFinalLegalization,boolean,False,Skip final legalization,0
place.GPSLLSpreadAddAnchor,boolean,False,add more anchor after SLL spreading in SimPL GP,1
place.GPSLLSpread,boolean,False,Turn on SLL spreading in SimPL GP,0
place.GPSLLSpreadByMatching,boolean,False,Use matching to do SLL spreading,0
place.GPSLLSpreadDebug,integer,False,SLL spreading related debug level,0
place.GPSLLSpreadEnhance,integer,False,SLL spreading enhancement,0
place.GPSLLSpreadInDP,boolean,False,Do SLL spreading in DP,1
place.GPSLLSpreadRedoLegalize,boolean,False,redo legalize after clock region placement,1
place.GPSLLSpreadSkipAfterClockRegionPlace,boolean,False,skip after clock region placement,0
place.GPSLLSpreadTimingDriven,boolean,False,timing-driven SLL spreading,0
place.GPSLLSpreadUpdateCongMap,boolean,False,update congestion map after SLL spreading,0
place.GPSLLSpreadUtilThreshold,float,False,SLL util threshold to trigger spreading,0.7
place.GPSLLSpreadUtilThresholdVertical,float,False,Vertical SLL util threshold to trigger spreading,1
place.GPSLLSpreadVertical,boolean,False,SLL vertical spreading in SimPL,1
place.GPSLLSpreadVerticalMethod,integer,False,SLL vertical spreading method. 1 bloating 2. spreading 4. shifting,4
place.GPSnappedBlockPenalty,float,False,Specify additional penalty for snapped blocks in SimPL,1.5
place.GPSnappedBlockWeightFactor,float,False,Factor to be multiplied for snapped block forces,2
place.GPSnappedBlockWeightSlackBased,boolean,False,Enable slack-based weight for snapped anchor forces,0
place.GPSnappedBlockWeightSlackBasedDebug,integer,False,Debug flag for slack-based snapped anchor weight,0
place.GPSnappedBlockWeightSlackBasedMaxFactor,float,False,Max factor for slack-based snapped anchor weight,10
place.GPSolveYDimFactor,float,False,Y-Dimension factor used in GP-Solve,-1
place.GPStaticClockUncertainty,boolean,False,Use static clock uncertainty in GP.,1
place.GPStretchForIOColumns,boolean,False,Stretch the IO column width to account for large delay,0
place.GPTargetAspectRatio,float,False,Target aspect ratio in SimPL legalization,0
place.GPTargetDensityFF,float,False,"Target density in legalization in SimPL for FF, default value zero means using the same value as GPTargetDensity",-1
place.GPTargetDensity,float,False,Target density in legalization in SimPL,0
place.GPTargetDensityLUT,float,False,"Target density in legalization in SimPL for LUT, default value zero means using the same value as GPTargetDensity",0
place.GPTargetDensityMacro,float,False,"Target density in legalization in SimPL for macros, default value zero means auto-selection",0
place.GPTargetWLRatio,float,False,Target WL Ratio to converge in SimPL,0.7
place.GPTimingMaxCrit,float,False,Timing weight criticality for the most critical connection,-1
place.GPTimingMaxWeight,float,False,Timing weight for the most critical connection,-1
place.GPTimingStartIteration,integer,False,Iteration where timing driven flow is turned on,10
place.GPTimingUpdateFrequency,integer,False,"Update timing every n iterations, default is 5",5
place.GPTimingUseLegalPlacement,integer,False,"Use legalized placement for update timing during global placement: 0: no, 1: yes, 2: yes if excluded pblocks exists, 3: dynamically adjust if excluded pblock exists",0
place.GPTimingWeightDecayFactor,float,False,"Timing weight decay factor in each iteration, i.e. w_curr = k * w_prev, k = 1.0 means no decay",0.8
place.GPTimingWeightFactor,float,False,Strength of timing weight compared to wirelength,-1
place.GPUpdateSLLMethod,integer,False,"0 means NO update, other numbers corresponding to different methods",4
place.GPUseBudgeter,boolean,False,Use fast budgeter in timing driven SimPL flow,1
place.GPUseFFAreaHeuristic,boolean,False,Use FF area heuristic in GP,1
place.GPUseLegalPlacementForCongestion,boolean,False,Use legal placement for congestion optimization,0
place.GPUseMediatorForPlacedDelay,boolean,False,Use mediator for placed delay in GP quick delay calculation,1
place.GPUseNeptuneTimerInILR,boolean,False,Use Neptune timer in ILR,1
place.GPUsePrevSoln,boolean,False,Flag to turn off using previous solution in GP,1
place.GPUserSpecifiedCellBloat,string,False,specify cell bloating factors manually,None
place.GPUtilizationAwareTargetDensity,boolean,False,Turn on utilization-aware target density,0
place.GPUtilizationMode,string,False,"Utilization mode in SimPL flow (DEFAULT, CENTER, POINT)",CENTER
place.gpVerboseLevel,integer,False,Global Placer verbose level,0
place.GPWeightAccumulation,boolean,False,Accumulate weights in SimPL iterations,0.0002
place.GPWeightAdjustmentFactorAfterMacroPlacer,float,False,Additional factor to be multiplied to weight after macro placer,0
place.GPWeight,float,False,Initial weight for anchor forces,1
place.GPWeightIncrease,float,False,Initial anchor weight increase in each iteration,0.002
place.GPWeightIncreaseSSI,float,False,Initial anchor weight increase in each iteration for SSI devices,0.0002
place.GPWithClustering,integer,False,use clustering in GP,2
place.GPWLOnlyRun,boolean,False,"Run SimPL/NextGen in Wirelength-Only mode, no congestion handling",0
place.hardVerbose,integer,False,Verbose parameter to dump algorithm details,0
place.hdFlowAwareCongModel,boolean,False,Account for partion nets and contained routing during congestion modeling,0
place.hdPartPinArea,float,False,Area of HD Part Pin,1
place.hdPartPinLegalizer,boolean,False,Legalize HD Part Pin placement,1
place.hdPlaceInstTermPartPins,boolean,False,Modify the netlist and place instTerm partition pins,1
place.hdPlaceInstTermPartPinsVerbose,integer,False,Enable debug messages for placement of instTerm partition pins,0
place.hdPlaceOOCPartPins,boolean,False,Modify the netlist and place partition pins,1
place.hdPlaceUC2PartPins,boolean,False,Place partition pins with PartPinRanges,1
place.hdPlaceUC2PartPinsVerbose,integer,False,Enable debug messages for placement of partition pins with PartPinRanges,0
place.highOccupancyCongLevelPrint,integer,False,"When printing high occupancy tiles in pin utilization report, consider this as the minimum utilization required for a tile to be printed out",75
place.highPriorityClkCostMultiplier,float,False,High Priority Clock Cost Multiplier Value should be >= 1 and <= 3.40282e+38,1
place.highPriorityClkTargetSlack,integer,False,Target slack for high priority clocks (ps),0
place.hmAdjustCutsMinBinSize,integer,False,HMPlacer adjustBinCenters min bin size,80
place.HMetisCostScheme,integer,False,value is defined as enum HAPLFHMCtrls::HMCostScheme,0
place.HMetisCutCostFact,float,False,"in HMetis, the cut-cost factor, default is 0.1",0.1
place.HMetisExecuteMode,integer,False,No description available,0
place.HMetisMaxEdge4AdjG,integer,False,No description available,-1
place.HMPartAreaUtilCostFactCut1,float,False,No description available,-1
place.HMPartAreaUtilCostFactCut2,float,False,No description available,-1
place.HMPartAreaUtilCostFact,float,False,No description available,-1
place.HMPartFFTargetUtil,float,False,"FF target util used per type in HM-Part, default is auto-determined",0
place.HMPartMaxFanout,integer,False,Max Fanout nets considered in HMPlacer,10000
place.HMPartMaxSLRCutRepCnt,integer,False,No description available,-1
place.HMPartRedoFirstSLRCut,integer,False,"In 3-SLR device, re-do first cut at level-1",0
place.HMPartTargetUtil,float,False,target util used in HM-Part,0.7
place.HMPartUseBug,integer,False,No description available,0
place.hmplacerMinBinSize,integer,False,HM Placer min bin size,10
place.hmTargetUtil,float,False,HMPlacer target utilization,0.7
place.holdTimeReport,boolean,False,Turn on hold time report.,0
place.horizBidIntCutCoef,float,False,Obsolete,1
place.horizIntCutCoef,float,False,Obsolete,1
place.ignCongLutRamSites,boolean,False,Do not place more insts at already congested LutRam sites,0
place.ignoreBBPriority,boolean,False,Ignore BBPriority during instance sorting for any value more than 1,0
place.ignoreCheckForQNG,boolean,False,Disable checks for QNG,0
place.ignoreConstrEventsInOpenCheckpoint,boolean,False,Shape constraint listener ignores constraint events after shapes are restored from check point in open check point,1
place.ignoreLocedFFsForLutFFShape,boolean,False,self explanatory,0
place.ignorePcieCrossing,boolean,False,Ignore Pcie column crossing delays,1
place.ignoreSLRCrossingViolations,boolean,False,Ignore SLR crossing violations,0
place.ignoreTemplateClockRoutingFailures,boolean,False,param to stop placer if clock partitioning or routing for Olympus failed,0
place.ignoreUnroutedInstTermsWithNoPhysicalMapping,boolean,False,"in incremental update of clock tree, ignore instterms that do not have any physical mapping. When set to false, we error out if such instterm is detected.",1
place.ilrBloatReductionFactor,integer,False,Amount by which the existing bloat size is reduced,1
place.ilrDeleteCriticalLutnmShapes,boolean,False,Delete critical lutnm shapes during ILR,0
place.ilrDeleteTopNCriticalPathLutnmShapes,integer,False,Delete critical lutnm shapes during ILR,0
place.ilrSlrMT,boolean,False,self explanatory,1
place.ilrSlrMTNumThread,integer,False,self explanatory,1000
place.includeClockSourceInClockPartition,boolean,False,"When true, always try clock legalization by including the clock sources in their partitions. When set to false, clock legalization is done by excluding the source.",1
place.includeNonMacroInDiscGraph,integer,False,Include the non macro instances with the number of connections (given as arg) to another macros in the macro graph,0
place.increaseIOCutThreshold,boolean,False,make it more likely to run IO cuts for V8 monolithic designs,1
place.incremental.allowAllCellsToMoveInPCO,boolean,False,Allow to move all cells in PCO,0
place.incremental.analyzeUnguidedInstInCritPaths,boolean,False,analyze unguided instances(due to DP) in critical paths,0
place.incremental.applyAdvUsefulSkewAttr,boolean,False,Set the attribute ADV_USEFUL_SKEW if it is set in corresponding cell of Reference net list,1
place.incremental.autoExplore,boolean,False,Incremental Placer One More Pass of PCO,0
place.incremental.autoIncrCompile,boolean,False,Turn on auto incr compile flow,1
place.incremental.autoPhysOpt,boolean,False,Run physopt automatically after placer,0
place.incremental.avgGuidednessThresh4OptimLoc,integer,False,"If avg-guidedness in neighborhood exceeds this threshold, then do optimLoc wrt guided neighbors",10
place.incremental.bestLocs,boolean,False,Revert to ILR best Locs,1
place.incremental.bigSmallShapeSizeToCommmitBeforeDPSaturation,integer,False,minimum Big small shape size to be considered before committing other small shapes,3
place.incremental.BSCommitWithLessUnguiding,boolean,False,Try to unguide lesser amount of instances,0
place.incremental.budgetBasedUnguide,boolean,False,Unguide based on delay,1
place.incremental.buildShapesInPostRCIdcp,boolean,False,buildShapes when opening a post-rci dcp,0
place.incremental.calcHardNets,integer,False,"Parameter to calculate hard nets in GP(1), DP(2), 3(both GP and DP)",2
place.incremental.callCanPlace,boolean,False,Call CanPlace during XDEF restoration,0
place.incremental.callCanPlaceInPartialSiteRestore,boolean,False,Call CanPlace during XDEF partial site restoration,0
place.incremental.callILRPostBigShape,boolean,False,Call ILR after big shape placer,0
place.incremental.callResetFixedPins,boolean,False,Call resetFixedPins on site before unplacing any cell in that site,1
place.incremental.cellGuidanceThresholdForCleanupRoutes,float,False,percent guidance threshold above which cleanupRoutes would not be done,99
place.incremental.cellMatchThreshold,float,False,Continue with Incr Compile if Cell Match% >=,80
place.incremental.checkClockDelayGroup,boolean,False,"If true, do not reuse clock routing of CLOCK_DELAY_GROUP nets",0
place.incremental.checkConstraintCorrect,boolean,False,Check the constraints and correct,1
place.incremental.checkNetGuideDB,boolean,False,dont read routing delays in incremental placer timing,0
place.incremental.cleanStaleRoutesDuringRCI,boolean,False,clear route data for conflicts and antenna nets,1
place.incremental.cleanupRoutes,boolean,False,Clear stale routes from physDB,0
place.incremental.clearPlaceDBInit,boolean,False,Clear placeDB during init phase of incremental flow,0
place.incremental.clearPnRData,boolean,False,Clear Place and Route data,1
place.incremental.clearPnRIncaseOfNoIncr,boolean,False,Clear Place and Route data when -no_incr option is used,1
place.incremental.clockRouteReuseThreshold,float,False,Reuse clock net if its reuse is greater than or equal to,90
place.incremental.clusterInRCI,boolean,False,Use clusters in RCI,0
place.incremental.commitBigSmallShapesBeforeDPSaturation,boolean,False,Controls commit of Big small shapes before saturation in DP,1
place.incremental.congUsingPhysDB,boolean,False,Model congestion using physDB routing,1
place.incremental.congUsingPhysDBdbg,boolean,False,Debug Model congestion using physDB,0
place.incremental.congUsingPhysDBSmearBBSomeCases,boolean,False,Model congestion using physDB routing; smear BB in some cases,0
place.incremental.critCntrlSzThrsld,integer,False,Threshod for max_pos srit for ctrl set,2000
place.incremental.dbgDPMovement,boolean,False,dump all movement in DP,0
place.incremental.debugDumpNGDB,boolean,False,Dump NetGuideDB,0
place.incremental.debugFromPin,string,False,debug fromPin,None
place.incremental.debugThruPins,string,False,debug thruPins,None
place.incremental.debugToPin,string,False,debug toPin,None
place.incremental.defaultInit,boolean,False,call Default-flow init,0
place.incremental.delayBasedUnguide,boolean,False,Unguide based on delay,0
place.incremental.deleteClockRouting,boolean,False,"When true, delete clock routing restored from reference run.",0
place.incremental.deleteRoutingRelatedClkNets,boolean,False,"When true, delete clock routing of related clock nets, if their reuse status is not same",0
place.incremental.deprecateAttrs,boolean,False,remove usage/dependency of REUSE attributes,1
place.incremental.disableGuidedTimingPaths,boolean,False,Disable guided timing paths in the timing graph,0
place.incremental.disableReadCheckpointNetlist,boolean,False,Disable reading checkpoint netlist and disble applying its related filters,0
place.incremental.discardPblockConstraints,boolean,False,Discard Pblock Constraints,1
place.incremental.dltClkRtgGuidanceThreshold,float,False,Cell guidance percentage below which restored clock net routing is deleted,100
place.incremental.doClkPlacementB4GP,boolean,False,invoke Clock Placer/Partitioner before starting Global Placer,0
place.incremental.doClkPlacementB4InitQP,boolean,False,invoke Clock Placer/Partitioner before initialQP,0
place.incremental.doNotClearProgDelaysInRCI,boolean,False,Do not clear prog delays during achive restore in RCI,0
place.incremental.doNotExpandFullyGuidedShapes,boolean,False,Do not expand fully guided shapes,0
place.incremental.donotExpandLutnmShapes,boolean,False,Do not expand LUTNM shapes,0
place.incremental.doNotShowSubPhases,boolean,False,Parameter to hide subphases in RCI,1
place.incremental.doNotUnguideFFwithStrictCntrlSet,boolean,False,Do not unguide FFs with strict control set requirement,0
place.incremental.dumpCritPaths,string,False,Dump top critical paths in a file,None
place.incremental.dumpDisplacement,boolean,False,Dump the displacement from ILR location,0
place.incremental.dumpInstLocs,string,False,Dump instLocs of insts,None
place.incremental.ecoMode,boolean,False,Run Eco Placer in incremental Mode,1
place.incremental.enableDPCaching,boolean,False,"Enable caching for DP flow, for runtime gain",1
place.incremental.enablePRSupport,boolean,False,Support for PR flow in incremental flow,1
place.incremental.enableUpdateReuseAttrs,boolean,False,Enable update of reuse attributes during place_cell/unplace_cell/set_property LOC,0
place.incremental.enableUsrInstanceCountDump,integer,False,"Dump user inst count, for debugging",0
place.incremental.enableXdefFlow,boolean,False,Use xdef flow,1
place.incremental.fastPlace,boolean,False,Run Placer in incremental Fast Mode,0
place.incremental.fixNaming,boolean,False,fix naming issues,0
place.incremental.fixNetGuideDB,boolean,False,Fix some issues in NetGuideDB,0
place.incremental.forceClockSourceInClockPartitionForNetsDrivingNonClockLoads,boolean,False,"When true, for tool-inserted clocks or the ones driving non-clock pins only, force the source in the clock partition.",1
place.incremental.forceDefaultFlow,boolean,False,Force default place and route flow,0
place.incremental.forcePlacer,boolean,False,Force Placer,0
place.incremental.GPlegalizeMore,boolean,False,target lower MaxUtil and UtilLevel in SimPL legalize,0
place.incremental.handleClockRouting,boolean,False,Try Reuse of clock net routing in incr-flow specific clock placer,0
place.incremental.handleClockRoutingInRCI,boolean,False,Try Reuse of clock net routing in RCI,1
place.incremental.highGuidedWLThreshold,float,False,percent guidance threshold to disable ILR,90
place.incremental.horizontalHistoryCoeff,float,False,No description available,0.5
place.incremental.improveTiming,boolean,False,improve Timing,0
place.incremental.incrClockRouting,integer,False,Run count of incr-flow specific clock placer,0
place.incremental.incrCrit,boolean,False,enable incremental criticality in placer,1
place.incremental.incrementalMacroPlacer,boolean,False,Run Incremental Macro Placer,1
place.incremental.IncrSynMarkSkipCanPlace,boolean,False,skip CanPlace calls if hier instance is marked skipCanPlace by Incremental Synthesis,0
place.incremental.incrTiming,boolean,False,enable incremental timing in placer,1
place.incremental.initBloat,integer,False,Initial bin bloat for incremental flow,5
place.incremental.initSpiralRadiusForMaxCrit,integer,False,Initial spiral radius for most crit inst,1
place.incremental.invalidateTimingEndpoints,boolean,False,invalidate timing endpoints if timing graph is disabled,1
place.incremental.legalizeFFsWithBigShapes,boolean,False,legalize FFs of small CSet with big-shapes,0
place.incremental.legalizeLutRamsWithBigShapes,boolean,False,legalize lutrams with big-shapes,0
place.incremental.legalizeMuxF7F8WithBigShapes,boolean,False,legalize muxF7F8 shapes with big-shapes,0
place.incremental.logicalMergeStrategy,integer,False,Logical merge strategy in loadRouting,0
place.incremental.lowEffortQP,boolean,False,do low effort QP in incremental place,1
place.incremental.lowEffortSmallShape,boolean,False,run lowEffort Small Shape Placer,0
place.incrementalMacroPlacer,boolean,False,Incrementally modify macro placement during ILR,1
place.incremental.maxGPinterval,integer,False,"max interval or iters between major phases like ClockRegionPl, Macro etc",20
place.incremental.maxInstsInFreeSlice,integer,False,num of insts which may be already placed in a Slice for it to be still considered avail for LutRams,8
place.incremental.maxPctToUGfQoR,float,False,Max percentage of insts to be unguided for QoR,5
place.incremental.maxSpiralLimitOffset,integer,False,Max spiral Offset,7
place.incremental.minPercentViolationToUnguide,integer,False,Minimum percetage violation to unguide Value should be >= 0 and <= 100,20
place.incremental.minSpiralLimitOffset,integer,False,Min spiral Offset,5
place.incremental.moveGuidedCellsWithUnguidedNeighbours,boolean,False,Allow guided instances to move in PCO whose neighbourhood is unguided,0
place.incremental.myTest,boolean,False,My test,0
place.incremental.netMatchThreshold,float,False,Continue with Incr Compile if Net Match% >=,75
place.incremental.networkFlowThreshold,integer,False,number of unplaced instances in DP which trigger network flow,0
place.incremental.newGPinterval,boolean,False,"new schedule to vary interval or iters between major phases like ClockRegionPl, Macro etc",0
place.incremental.newGPloop,integer,False,invoke new SimPL loop for incr-flow,1
place.incremental.newNetInternal,boolean,False,new way to check internal nets,1
place.incremental.newPoorPinGuidanceFilter,boolean,False,New Poor Pin guidance filter,1
place.incremental.nextGenDPForIncr,boolean,False,Turns on next gen DP for Incr Flow,0
place.incremental.noRoute,boolean,False,dont read routing delays in incremental placer timing,0
place.incremental.ntdGuidanceThreshold,float,False,no bloat,98
place.incremental.ntdWnsThreshold,float,False,no bloat,0.1
place.incremental.numInstsToUnguideOnEachPath,integer,False,limit number of insts to unguide on each path,1
place.incremental.numPBlkViolationsToReport,integer,False,Number of top user pblock violation to be reported in incremental Flow,5
place.incremental.oldSmallShapeLegalizer,boolean,False,"Call spiral based legalizer, w/o unguiding",0
place.incremental.opportunisticLagunaRegUse,boolean,False,enables the laguna opportunistic placer of flops into Laguna registers,0
place.incremental.partialShapeGuidanceThresh,float,False,Cell guidance percentage above which partial shapeGuidance is allowed,50
place.incremental.pathBasedUnguide,boolean,False,Unguide based on path,1
place.incremental.pathBasedUnguideHighEffort,integer,False,Process remaining insts by invoking report_timing -through,3000
place.incremental.percentUnguide,float,False,Percentage of cells to be unguided,2
place.incremental.pinGuidancePercForBBlkUnguiding,integer,False,Unguide Big Blocks having pin guidance percentage less_or_equal to this threshold,40
place.incremental.pinGuidancePercForGenUnguiding,integer,False,Unguide Instances having pin guidance percentage less_or_equal to this threshold,0
place.incremental.placeSliceTypeDrivenBufG,boolean,False,place Slice type driven bufg cells in incr flow,0
place.incremental.poorGuidanceThresh4Directives,float,False,Cell guidance percentage below which directives will be honoured in IncrFlow,0
place.incremental.poorGuidanceThreshECO,float,False,Cell guidance percentage below which ECO will NOT run IncrFlow,75
place.incremental.poorGuidanceThresh,float,False,Cell guidance percentage below which restored state will be cleared before default flow starts,75
place.incremental.poorPinGuidanceThresh,float,False,Pin guidance percentage below which restored state will be cleared before default flow starts,0
place.incremental.populateConstraintsInPhysoptReplay,boolean,False,param to populate constraints in physopt replay in incremental flow,1
place.incremental.postUnguideHMP,boolean,False,hmplacer after unguide,0
place.incremental.preProcessCritPaths,boolean,False,"Move insts, on critical paths, to some better location",0
place.incremental.printCoolGatedCells,boolean,False,param to print cool gated cells,0
place.incremental.processNonDelayEdges,boolean,False,are non delay edges to be enabled/disabled,1
place.incremental.QoRUnguide,boolean,False,Unguiding crit insts based on vertex slack,1
place.incremental.quickMode,boolean,False,faster guideflow with less timing improvement,0
place.incremental.rebuildNGDB,boolean,False,Rebuild and fix some issues in NetGuideDB,1
place.incremental.recoverInitQP,boolean,False,If WNS degarded due to InitialQP then restore previous locs,0
place.incremental.recoverRoutingFromUGNets,boolean,False,"During read_checkpoint -incr, check if routing of unguided nets can be used by some other net",1
place.incremental.relatedClocksCheck,boolean,False,"When false, related Clock check is skipped",1
place.incremental.replaceBRAMs,boolean,False,unplace and replace BRAM instances,1
place.incremental.replaceCarryLUTs,boolean,False,unplace and replace the instances LUTs and Carrys,0
place.incremental.replaceClkSrcs,boolean,False,Replace clock-sources,1
place.incremental.replaceFeedThruLuts,boolean,False,unplace and replace the instances(flops) in the sites which has feedthru lut,0
place.incremental.replayModule,string,False,To perform Physopt replay for the module,None
place.incremental.reportRejections,boolean,False,Write out the fully Guided shape rejections,0
place.incremental.retryFGshapes,integer,False,retry fully guided shapes without expansion option,3
place.incremental.reuseAttrStatus,boolean,False,Set/unset update of reuse attributes during place_cell/unplace_cell/set_property LOC,1
place.incremental.revertBlockedLocs,boolean,False,Unblock locs that got blocked during xdef restoration,1
place.incremental.revertToBestWNSinSimpl,boolean,False,During SimPL record the best WNS locs and revert to them in end if that is better,1
place.incremental.runBufgInsertion,boolean,False,Do BUFG insertion,0
place.incremental.runDefaultDetailPlacer,boolean,False,Run Default Detail Placer,0
place.incremental.runMloOnOldNetlist,boolean,False,Run MLO on DCP netlist,0
place.incremental.runOnlyGreedyIlr,boolean,False,Run Greedy ILR to improve Timing,0
place.incremental.runSimpl,boolean,False,Run Global Placer in SimpL mode,1
place.incremental.sameGuideDebug,boolean,False,"For sameguide, mainly to dump unmatched cells",0
place.incremental.SDAccel,integer,False,Run Incr-Placer for SDAccel flow,0
place.incremental.selectiveReuseThreshold,float,False,Cell guidance percentage below which restored state will be cleared before default flow starts in selective reuse,75
place.incremental.setTargetSlack,float,False,Override the refWNS coming from .incr file: give new refWNS in ns (can't give 0),0
place.incremental.showRMReusePerInPRFlow,boolean,False,Parameter to show RM reuse percentage(PR flow) in RCI reporting,0
place.incremental.skipGuidedSmallShapeBasedOnCriticality,boolean,False,No description available,1
place.incremental.skipGuidedSmallShapeThresholdInDP,integer,False,No description available,5
place.incremental.skipMLOInRCI,boolean,False,Skip mandatory logic optimization in RCI,0
place.incremental.skipSaturatedBlockInNF,boolean,False,skip saturated block in nf,1
place.incremental.skipSimPL,boolean,False,"if initial placer gives target QoR and util, then we may chose to skip SimPL",0
place.incremental.slackThresholdCost,integer,False,slack cost threshold for unguide,-50
place.incremental.spiralOffForLUTFF,boolean,False,Spiral-based legalizer off for LU/FFs,1
place.incremental.spiralOffForLUTRAM,boolean,False,Spiral off for LUTRAM,1
place.incremental.staleEdgesThreshold,float,False,Threshold Stale edges to consider for timing,0
place.incremental.thresh4OptimLoc,integer,False,"While processing in decreasing order of guidedness in neighborhood, if pct of current inst is below this threshold then exit OptimLoc",10
place.incremental.timerThreshold,float,False,guidance threshold below which timer is invoked,101
place.incremental.tryImproveQor,float,False,Will try to improve QoR,0
place.incremental.tryOrphanRoutes,boolean,False,"During read_checkpoint -incr, check if routing rejected because nets by that name do not exist, can still be used",1
place.incremental.tryRejectedShapes,boolean,False,Retry Shapes for which validation failed once,1
place.incremental.turnOffFilters,boolean,False,turn filters off,0
place.incremental.turnOffMultiCornerTimer4PostCommit,boolean,False,Turn off multi corner timer in guide flow,0
place.incremental.turnOffUnguideInDp,boolean,False,turn off unguide in DP,0
place.incremental.twoStepBigShapePlacer,boolean,False,use 2 step big shape placer,0
place.incremental.twoStepILR,boolean,False,TWO STEP,0
place.incremental.UGfQoRbeforeInitQP,integer,False,"Before InitialQP, unguide given number of insts on each path that is worst than RefWNS",1
place.incremental.UGfQoRdbgInst,string,False,print verbose info for paths through this inst,None
place.incremental.UGfQoRdbgTerm,string,False,print verbose info for paths ending at this term,None
place.incremental.UGfQoRonlyFullyPlacedPaths,boolean,False,during UGfQoR consider only the paths which have all insts placed,0
place.incremental.UGfQoRphase,integer,False,UGfQoR phase; will decide percentage of insts to unguide in each path,0
place.incremental.UGinEveryNthIter,integer,False,do UGfQoR in each SimPL iteration which is multiple of this param,0
place.incremental.UnguideAllCritGuidedInsts,boolean,False,Unguide all crit guided insts,0
place.incremental.unguideAroundLocFixedInsts,boolean,False,Unguide around loc fixed instances,0
place.incremental.unguideCtrlSetUnguidedFlops,boolean,False,Unguide flops whose control set pins are unguided,0
place.incremental.unguideDrivers,boolean,False,Unguide driver instance of net if it is being driven by different pin,0
place.incremental.unguideInSllPath,boolean,False,Unguiding crit insts in SLL Path,0
place.incremental.unguideLimit,integer,False,Number of cells to be un-guided in each simpl iteration,500
place.incremental.unguideLUTFF,boolean,False,Unguide LUT-FFs post ILR,0
place.incremental.unguideNeighbors,boolean,False,Unguide neighbors of critical insts,0
place.incremental.unguidePGShapeIfdeleteOptFails,boolean,False,Unguide partially guided shape if delete for any of the optional elements while validation,1
place.incremental.unguideRestrictedInsts,integer,False,Populate/Unguide Restricted Insts,1
place.incremental.unguideToCommitBigShape,boolean,False,Unplace small shapes and instance while commiting big shape,1
place.incremental.unplaceForWl,boolean,False,Unplace Instances in Partially Guided Nets for WL,0
place.incremental.updateWireDelaysAfterClockTree,boolean,False,update wireDelays after clock tree is updated.,0
place.incremental.updateWLRatioInSimpl,boolean,False,Update WL Ratio for Congestion,0
place.incremental.updClkPins,boolean,False,During UpdateTiming Update Clock Pins,1
place.incremental.UpdtAttrsAtPlacerEnd,boolean,False,Update REUSE attributes on cells at the end of incr-placer or incr-router,0
place.incremental.useDefaultFlowCrit,boolean,False,Compute crit using def flow mechanism,1
place.incremental.useFastDlyCalc,boolean,False,to turn on/off building term info cache in incr-placer,0
place.incremental.useHistoryCostInNF,boolean,False,use displacement history in nf,1
place.incremental.useMTILRsequentially,boolean,False,Use MT ILR class but do not run in parallel for different SLRs,0
place.incremental.useNeptuneTimer,boolean,False,use Neptune Timer,0
place.incremental.useNewBestBloatAlgo,boolean,False,new Algo for Best bloat in incremental flow,1
place.incremental.useOldNetlist,boolean,False,Use old netlist to know if the instTerm is guided.,0
place.incremental.useOptimLoc,boolean,False,Use OptimLoc for unguided Cells,0
place.incremental.useOrigPlWNS,boolean,False,in UGfQoR use orig post place WNS as ref,0
place.incremental.useParallelTimerFlow,integer,False,Temporary param to test incr flow,0
place.incremental.useSLCost,boolean,False,use slack cost to unguide,0
place.incremental.UTinEachSimPLiter,boolean,False,do update timing in each SimPL iteration,1
place.incremental.UTinGP,boolean,False,new schedule for when to do UpdateTiming and UGfQoR in GP,0
place.incremental.validateCellGuidance,boolean,False,Validate Cell GuideDB,0
place.incremental.verticalHistoryCoeff,float,False,No description available,0.5
place.incremental.WNSfactorUGfQoR,float,False,Do not invoke Unguiding for QoR if currWNS is worse than refWNS by less than this factor,0
place.incremetal.unguideWNSLimit,integer,False,Percentage of slack for unguiding within the range of WNS,30
place.incrKeepPLTerms,boolean,False,Do not delete PLTerms at disconnect. Reconnect to old PLTerms if possible,0
place.incrUpdatePlaceData,boolean,False,Turn on/off incremental place data update,1
place.incrUpdateTimingAfterReplication,boolean,False,No description available,1
place.inferHighPriorityClks,boolean,False,Infer HIGH_PRIORITY clocks based on hierarchy,0
place.inferHPClksDiabloOnly,boolean,False,self explanatory,1
place.initBloat,integer,False,Initial bin bloat,5
place.initDeleteTopNCriticalPathLutnmShapes,integer,False,Delete critical lutnm shapes after placer initialization,0
place.initializationNumThreads,integer,False,self explanatory,8
place.initTheta,float,False,Starting theta,-100
place.inodeCongestionHelperVerbose,integer,False,Verbose level to dump information for inode congestion helper functions,0
place.inspectPlacement,boolean,False,activate placement inspection,0
place.intraCLBAlignmentVerbose,integer,False,Verbose level for Intra-CLB alignment,1
place.invalidateFirstSimplLightTimingUpdateCall,boolean,False,invalidate and force a full update timing for the first occurence of update timing in light timer in global placer,1
place.IOClockPlacerTimeout,integer,False,IOClockPlacer Time Out,600
place.IOUtilDelta,float,False,target utilization increase from design utilization for IO cuts,0.1
place.ISPDAllowDefaultPlacer,boolean,False,Enable an default placer for internal usage,1
place.ISPDCheckClkLegality,boolean,False,Set to false to skip clock legality checks.,1
place.ISPDExitOnError,boolean,False,Exit on error for ISPD placer,1
place.ISPDPlacerDebug,boolean,False,Enable an ISPD placer debug,0
place.ISPDPlacerFile,string,False,File containing placement information in ISPD bookself format,None
place.iterativeFeedBack,boolean,False,Iteratively provide feedback information in placement.,0
place.keepLightTimer,boolean,False,Keep light timer after placement,0
place.laguna.crossingNetSplitVerbose,boolean,False,Flag that is off by default and makes spliting slr nets class become verbose,0
place.laguna.dist2Delay,boolean,False,Flag that is on by default and is used to enable distance to delay estimation taking into account Laguna channels,1
place.laguna.SLLAnchorToLaguna,boolean,False,Flag that is on by default and is used to enable anchoring SLL Crossing Blocks when in the presence of Laguna channels to get assigned to a Laguna channel X location,1
place.largePosSlack,float,False,Pos slack to ignore,1
place.legalizeAcrossSlr,boolean,False,Force network flow legalization across SLRs (noop for now),0
place.legalizeClocksForGFAN,boolean,False,check/legalize placement in terms of number of glboal clocks used as CLB non-clock pins,1
place.legalizeClocksForGFANVerbose,integer,False,Prints verbose ifnor for glboal clocks used as CLB non-clock pins,0
place.legalizeSuperLongs,boolean,False,Legalize Super long blocks,0
place.lmAlwaysMoveNonCritBlocks,boolean,False,Always consider non critical blocks for neighbor loc moves,0
place.lmBigNetPinThreshold,integer,False,Big net pin threshold during ILR,500
place.lmCheckSumVerboseLevel,integer,False,Parameter controlling checksum printing verbosity level of LM,0
place.lmColorerVerboseLevel,integer,False,Parameter controlling verbosity level of LM Block Coloring,0
place.lmDebugBlockId,integer,False,Block ID to debug LM,0
place.lmDebugBlockName,string,False,Block name to debug LM,-1
place.lmDebug,boolean,False,Enable LM Debugger,None
place.lmDebugGnuPlot,string,False,Path to gnu plot executable,/home/aaronn/dsd/progs/bin/gnuplot
place.lmDebugNumBinsToReport,integer,False,Debug parameter specifying number of bins to report,1
place.lmDebugPlotMeshes,boolean,False,Plot meshes for debugging type,0
place.lmDebugReportFFs,boolean,False,Debug parameter for reporting FF moves,0
place.lmDebugReportLUTRAMs,boolean,False,Debug parameter for reporting Lut moves,0
place.lmDebugReportLUTs,boolean,False,Debug parameter for reporting Lut moves,0
place.lmDisableEarlyTermination,boolean,False,Disable early termination of LM,0
place.lmDoOptimLocMovesInGreedy,string,False,"Parameter specifyng whether optimal location moves will be done in greedy mode; never - no optim loc moves at all, always - always do optim loc moves, definedByFlow - let the algorithm to decide when to do the moves.",definedByFlow
place.lmDoOptimLocMovesInNonGreedy,string,False,"Parameter specifyng whether optimal location moves will be done in non-greedy mode; never - no optim loc moves at all, always - always do optim loc moves, definedByFlow - let the algorithm to decide when to do the moves.",definedByFlow
place.lmDumpExtraSystemStat,boolean,False,Dump extra statistics about system state,0
place.lmEnablePinCongCost,boolean,False,Consider pin congestion when doing moves,1
place.lmEnableSecondMeshInGreedy,boolean,False,Enable second mesh in greedy ILR,0
place.lmEnforceLegalityOfLastGreedy,boolean,False,Enforce legality of optim loc moves in last greedy pass,1
place.lmFollowMeshTypeForShapeAreaCoef,boolean,False,Defines whether shape area coeficient is defined by mesh type,0
place.lmKickIn,float,False,When Does LM kick in,15
place.lmLevelToCheckForThetaIncrease,integer,False,Increase theta if utilization at this level is high,3
place.lmLoadBalancingCoef,float,False,Parameter controlling load balancing coeficient for chunk by chunk scheduling,1
place.lmMaxAllowedViolationsInGreedy,string,False,self explanatory,LUT 1000.0 FF 1000.0 LUTRAM 1000.0
place.lmMaxBinSizeForHighShapeAreaCoef,float,False,Bin size to switch from low shape area coeficient to high one,2
place.lmMaxColorWeight,integer,False,Parameter controlling maximum weight of color,100000
place.lmMaxIterMultForWeakUtilTarget,float,False,Do this many times more iterations if weak utilization target is not met yet,2
place.lmMaxIters,integer,False,Parameter controlling maximum number of move iterations in one pass,-1
place.lmMaxNetSizeForColoring,integer,False,Parameter controling maximum size of a net that will force its containing blocks to get different colors,100
place.lmMaxNumBlocksInOneColor,integer,False,Parameter controlling maximum number of blocks in one color,-1
place.lmMaxNumTimesSecondMeshCanBeDisabled,integer,False,self explanatory,5
place.lmMaxOptimLocIters,integer,False,Parameter controlling maximum number of optimal location move iterations in one pass,-1
place.lmMinBloatForBali,integer,False,Min bloat for LM for Bali devices,2
place.lmMinBloatForFuji,integer,False,Min bloat for LM for Fuji devices,2
place.lmMinChunkSize,integer,False,Parameter controlling min chunk size for chunk by chunk scheduling,1
place.lmMinNumBlocksForMultiThread,integer,False,Parameter controlling when to switch from single threaded mode to multithreaded one,2
place.lmMinNumBlocksInOneColor,integer,False,Parameter controling how many blocks can be in the same color even if its weight exceeded,1
place.lmNeighborCostNumThreads,integer,False,Parameter controlling minimum number of threads for neighbor move costing,1
place.lmNeighborCostSchedulerType,string,False,Parameter controlling scheduler type for neighbor move costing,omp
place.lmNeighborMoveNumThreads,integer,False,Parameter controlling minimum number of threads for neighbor move,1
place.lmNeighborMoveSchedulerType,string,False,Parameter controlling scheduler type for neighbor move,omp
place.lmNumIterForFastRelaxTiming,integer,False,self explanatory,10
place.lmNumIterForSlowRelaxTiming,integer,False,self explanatory,20
place.lmNumIterToEnableSecondMesh,float,False,self explanatory,0.6
place.lmNumIterToEnableStrongTheta,float,False,self explanatory,0.8
place.lmNumIterToSaveTheta,float,False,self explanatory,1.5
place.lmNumThreads,integer,False,Parameter controlling minimum number of threads in LM,4
place.lmNumThreadsMode,string,False,Parameter specifyng where to look for number of threads,global
place.lmOptimLocFindNumThreads,integer,False,Parameter controlling minimum number of threads for optimal location finding,1
place.lmOptimLocFindSchedulerType,string,False,Parameter controlling scheduler type for optimal location finding,omp
place.lmOptimLocMoveNumThreads,integer,False,Parameter controlling minimum number of threads for optimal location move,1
place.lmOptimLocMoveSchedulerType,string,False,Parameter controlling scheduler type for optimal location move,omp
place.lmRuntimeVerboseLevel,integer,False,Parameter controlling runtime statistics verbosity level of LM,0
place.lmScalingForBinInfoDelta,float,False,Scaling of move dist to get BinInfo delta,0.45
place.lmSecondMeshEnableUtilizationTargets,string,False,self explanatory,LUT 1.3 FF 1.3 LUTRAM 1.4
place.lmSecongMeshType,string,False,"Second mesh type (possible values: exact, average, followFirst)",average
place.lmSingleMeshCostingMode,boolean,False,Do utilization costing on current bloat mesh only,0
place.lmStartPinCongIter,integer,False,Starting pin congestion iteration during ILR for V8 arch,-1
place.lmStrongUtilizationTargets,string,False,self explanatory,LUT 0.9 FF 0.9 LUTRAM 0.9
place.lmUseWLCost,boolean,False,Use WL cost instead of cut cost in ILR,0
place.lmVerboseLevel,integer,False,Parameter controlling verbosity level of LM,0
place.lmWeakLevelTargets,string,False,self explanatory,LUT 2 1.1 FF 2 1.1 LUTRAM 2 1.15
place.lmWeakUtilizationTargets,string,False,self explanatory,LUT 1.2 FF 1.2 LUTRAM 1.3
place.lowEffortQP,boolean,False,do low effort QP,0
place.lowerUtilToAddNetPins2RtCongMap,float,False,Lower lut util to add net pins to routing cong map,0.15
place.lutClockBudget,integer,False,Budget for net from Lut to global/regional clock buffer,100
place.lutFFAlwaysCallCanPlace,boolean,False,Always call canPlace when making LUT-FF shapes,0
place.LutNMClusterMgrVerbose,integer,False,Verbose level for LutNM cluster manager,0
place.LutNMClusterSlackCoeff,float,False,LutNM cluster slack coefficient,1.05
place.lutPairSnifferVerbose,integer,False,Prints verbose info about LUT pairs,0
place.lutRamClusterVerbose,integer,False,Prints verbose info during LUT RAM clustering,0
place.lutramUtilizationPerClockRegion,integer,False,Control LUTRAM utlization in a clock region,100
place.lutRamUtilThreshold4AggresiveClust,integer,False,lut ram utilization threshold below which we dont try to cluster a5 and a6 with two instances i.e a lut with two instances,50
place.lutUtilizationPerClockRegion,integer,False,Control LUT utlization in a clock region,100
place.MacroCommitEnhance,integer,False,Macro commit enhancement. 1: SLR crossing,3
place.MacroCommitEnhanceSpiralRatio,float,False,Macro commit spiral search X-Y distance ratio,0
place.macroEdgeCoef,float,False,Coefficient to tune macroGraph edge's budget,0.6
place.macroGraphMT,boolean,False,Macro Graph parallel implementation,1
place.macroInterleavingOptimizationBlockHeightLimit,integer,False,specify block height limit for macro interleaving optimization,4
place.macroInterleavingOptimizationSize,integer,False,specify the size of macro subcolumns for macro interleaving optimization,4
place.macroInterleavingOptimizationSlackThreshold,integer,False,specify slack threshold for macro interleaving optimization,500
place.macroPlacerClockRegionStraddlingCost,integer,False,maxMacroTimingEdges,100
place.macroPlacerCompareClockRegion,boolean,False,compare clock region when shifting column,1
place.macroPlacerCompareClockRegionHorizonRowCrossing,integer,False,consider clock region horizontal row crossing when shifting column,0
place.macroPlacerEnhance,integer,False,macro placement enhancement. 1: sort macro by PBlock. 2: QP-based SimPL legalization,0
place.macroPlacerSoftUnplace,boolean,False,Enable softunplace in discrete placer for fast placement,1
place.macroPlacerTargetPartSize,integer,False,hmplacer macro placer final part size,40
place.macroPlacerVerbose,integer,False,Prints verbose info in macro placer,1
place.macroSliceX,integer,False,Macro slice grid X dimension granularity,10
place.macroSliceY,integer,False,Macro slice grid Y dimension granularity,10
place.makeVerboseModeVisiblePhasesSilent,boolean,False,Make phases that are visible in verbose mode only silent. This is used in Verbose vs non-Verbose comparison runs.,0
place.MaogangTestFlag2,boolean,False,internal dev boolean flag for maogangw,0
place.MaogangTestFlag3,boolean,False,internal dev boolean flag for maogangw,0
place.MaogangTestFlag,boolean,False,internal dev boolean flag for maogangw,0
place.MaogangTestFloat,float,False,internal dev double value for maogangw,-1
place.MaogangTestInt2,integer,False,internal dev integer for maogangw,-1
place.MaogangTestInt,integer,False,internal dev integer for maogangw,-1
place.mateFFWithLUTRAMMUXs,boolean,False,Mate FF with driving mux & lutram,1
place.mateFFWithLUTs,boolean,False,Mate FF with driving lut,1
place.mateFFWithLUTsMaxDist,integer,False,Max distance to mate FF with driving lut,5
place.mateFFWithLUTsMaxFanout,integer,False,Max fanout to mate FF with driving lut,1
place.maxChangeInst,float,False,Max change instance percentage,0.015
place.maxCritTermFraction,float,False,Maximum fraction of terminals considered as timing critical,0.05
place.maxFanout2Migrate,integer,False,Maximum # of loads to migrate to replicated net,100
place.maxIgnoreDist4AdjustMode,integer,False,Max ignore distance for adjust mode for discrete placer,1000
place.maximizeLutNetSharingInPairs,boolean,False,"At the end of post commit opt try to put luts next to each other in pairs of (LUTA,B), (C,D), (E,F), and (G,H) such that they share maximum number of lut inputs",0
place.maxLHLevel,integer,False,Maximum logic hierarchy level that can be included into LHView,100
place.maxMacroTimingEdges,integer,False,maxMacroTimingEdges,50
place.maxMultiRootClockRouting,integer,False,set the max number of allowed multi-root clock routings in design,4
place.maxNetEdgeWeight,integer,False,Increase the maximum net edge weight allowed on the placer nets.,10
place.maxNetFanoutForBBSmear,integer,False,Smear not critical nets with lower than this fanout during congestion estimation,50
place.maxNumClocksInHalfColumn,integer,False,Control number of clocks that can go into a half column Value should be >= 0 and <= 16,16
place.maxNumInputPinsEmulation,integer,False,Target number of input pins per slice for V8 Emulation mode,25
place.maxNumInputPinsPerSlice,integer,False,Target number of input pins per slice for V8,40
place.maxNumTermsFor32Bit,integer,False,Maximum number of terms that 32 bit version will work on,3000000
place.maxProgrammableDelay,integer,False,param to set maximum prog delay for all clock nets Value should be >= 0 and <= 7,7
place.maxSatConflict,integer,False,Max conflicts allowed for SAT solver,200000
place.maxSLLUsage,float,False,Don't increase SLL usage beyond this ratio,0.3
place.maxSLLUsageIncrease,float,False,Don't increase SLL usage by more than this ratio,1.1
place.maxThreads,integer,False,Maximum threads created for placement Value should be >= 0 and <= 1000,8
place.MIGBRAMUtilization,integer,False,Control BRAM utlization in MIG Value should be >= 0 and <= 100,80
place.MIGLUTRAMUtilization,integer,False,Control LUTRAM utlization in MIG Value should be >= 0 and <= 100,80
place.minBinSizeInOnlyHMPlacerMode,integer,False,Min Bin size during hmplacer only mode,0
place.minLevelForCongestionRelieveEmulation,integer,False,Minimum congestion level to activate congestion relieve code in emulation mode Value should be >= 1 and <= 8,5
place.minLevelForCongestionRelieve,integer,False,Minimum congestion level to activate congestion relieve code Value should be >= 1 and <= 8,3
place.minLevelForEarlyRepartitioning,integer,False,For early repartitioning estimate whitespace if congestion level is >= than this,6
place.minLutsForClockRootsSweep,integer,False,Min number of LUTs required to run clock root sweep,100000
place.minLutsForCongestionModeling,integer,False,Min number of LUTs required to tweak number of wires during placer congestion modeling,100000
place.minLutUtilToBloatLutRams,float,False,Minimum lut utilization to bloat lutrams during big shape legalizer,20
place.minModuleSizeForRentCalculationInMT,integer,False,Limiter on the size of the module for rent parameter calulation in multi-thread mode,1000
place.minModuleSizeForRentCalculation,integer,False,Limiter on the size of the module for rent parameter calulation,40000
place.minSlackToDisableTimingEdge,integer,False,Min Slack to disable edge for timing,-1
place.minSlackToDisableTimingEdgeTighteningCoef,integer,False,Min Slack to disable edge tightening coef,10
place.minSLLUsage,float,False,Don't care about SLL usage below this ratio,0.001
place.minTermRatio,float,False,Min Term Ration of the LH cell to be considered for LH partitioning.,5
place.monitorMacro1,string,False,Monitor this macro,None
place.monitorMacro2,string,False,Monitor this macro,None
place.moveFFLutsWithMacro,boolean,False,"when macros move during incremental macro placer, move certain flops/luts as well",0
place.mpfCarve,boolean,False,Flow where we use the carved netlist,0
place.mpfChildB2BWeightSLLBased,boolean,False,SLL-based B2B edge weight in child processes,0
place.mpfChildDoFastOptimization,boolean,False,Do fast optimization in child processes,1
place.mpfChildGPdoSimpl,boolean,False,Do GP SimPL iterations in child processes,0
place.mpfChildGPplaceMacro,boolean,False,Do GP macro placement in child processes,0
place.mpfChildILRplaceMacro,boolean,False,Do macro placement in ILR in child processes,1
place.mpfDisableUnrelatedEdges,boolean,False,Disable unreated edges to slrId specifed by place.slrIdToPlace,1
place.mpfDoFinalSLROptInMPFFlow,boolean,False,Do Final SLR Optimization in MPF Flow,1
place.mpfFastOptUseAllInstances,boolean,False,Param for runtime in FastOpt,0
place.mpfInputDcp,string,False,Input file to use for the multiprocess function,postlogicopt.dcp
place.mpfMasterProcessSLRNum,integer,False,Use the master process to place SLR,0
place.mpfNumProcs,integer,False,The number of processors to use for child processes. If the default 0 is used then number of procs is the number of SLRs,0
place.mpfParentDPopto,boolean,False,Do DP path optimization in parent process,0
place.mpfParentFullSimpl,boolean,False,Do full SimPL iterations in parent process,0
place.mpfParentPostCommitOpto,boolean,False,Do post-commit optimization in parent process,0
place.mpfParentSLRCutOptByHM,boolean,False,Do SLR cut opto using partitioner in parent process,0
place.mpfParentSLRCutOpt,integer,False,Do SLR cut optimization in parent process,0
place.mpfParentSLRCutOptNumPaths,integer,False,number paths to evaluated in SLR cut opto,10
place.mpfPlaceSLRByMasterProcess,boolean,False,Use the master process to place SLR 0,1
place.mpfRefreshAfterSync,boolean,False,Fresh the placeDB after syncing,0
place.mpfSanity,integer,False,Check the sanity of datastructures (e.g. placeDB),0
place.mpfSequentialMode,integer,False,"Run MPF in sequential mode. 0=don't run, 1= run first part, 2=run second part",0
place.mpfSkipIDCReplication,boolean,False,Skip IDELAYCTRL replication,1
place.mpfSlrToWriteDcp,integer,False,Indicates which SLR to write out the sites in a placed dcp,-1
place.mpfSpawnAfterFP,boolean,False,Spawn MPF after FP mode,0
place.mpfSyncPlacementAfterDP,boolean,False,Sync Placement after DP,1
place.mpfThreadingVerbose,integer,False,Verbose output for threading of the MPF project,0
place.mpfTransferBlockPlacement,boolean,False,Transfer placer block placement from FP to MPF,0
place.mpfVerbose,integer,False,Verbose output for MPF project,0
place.mpfVerboseSLL,integer,False,Verbose for MPF project related to SLL,0
place.mpfVerboseTiming,integer,False,Verbose for MPF project related to timing,0
place.mpfVersion,integer,False,"Version=1 is the old version, Version 2 is the new version",2
place.mpfWriteiPhysOptTcl,boolean,False,Child process writes out iPhysOpt in plain tcl,0
place.MTSLRSkipMacroPlacement,boolean,False,Multi threading SLR placement to skip macro placement.,0
place.MTSLRThread,integer,False,Maximum threads created for SLR multi thread placement Value should be >= 0 and <= 10,0
place.mtTaskLevel,integer,False,"Multi threaded task support for printing, Level 0: no change no heavey MT, 1: with MT writing to file, 2: writing to stream and dumping to log at the end Value should be >= 0 and <= 2",2
place.multiClkCombAlso,boolean,False,In multi-clk phase work on combinational blocks also,1
place.multiProcessorFlow,integer,False,Enable multiprocessor experiments,0
place.multiTypePartitioner,integer,False,Use Vivado Partitioner in multi-type mode: 0: HMMT_BEST_ALL 1: HMMT_SEQ 2: HMMT_PAR,0
place.needQPForBali,boolean,False,Run QP in between ILR bloats for Bali,0
place.needTimingUpdateInEarlyRepartitioning,boolean,False,Control timing update call in early repartitioning,1
place.netDegreeBalancedCut,boolean,False,Check is the cut is balanced interms of net degree if not redo cut to balance net degree.,0
place.netlistInst2BlockFix,integer,False,No description available,0
place.netSharingScoreForSingleLut,integer,False,"Score for net sharing for a singlton lut in a lut pair A/B, etc. Used in inode congestion optimization",6
place.newAreaConstraintDB,integer,False,"Level 0 = off, Level1 =on, Level2=first algorithm on",4
place.newCongestionMetric,boolean,False,"Use new congestion metric, potentially combine with route.newCongestionMetric",0
place.newCongestionMetric.congSlackMinForBBSmear,integer,False,min slack above which we take a bb smear method when in RSA tree congestion calculation mode,2000
place.newCongestionMetric.horBloatRSAZeroEdge,integer,False,bloat RSA edge when smearing it if size is zero,0
place.newCongestionMetric.maxNetFanoutForBBSmear,integer,False,"when new congestion metric is used, use this param to set the max net fanout under which we always bb smear",2
place.newCongestionMetric.minSizeForRSAEdgeSmear,integer,False,cong option for min size for bb to smear along the RSA edge,10
place.newCongestionMetric.verBloatRSAZeroEdge,integer,False,bloat RSA edge when smearing it if size is zero,0
place.newCongestionMetricVerbose,integer,False,verbose mode in new congestion approach,0
place.newILRNumThreads,integer,False,new ilr num threads,-1
place.newShapeBuilderVerbose,integer,False,Dump out new shape building debug messages,0
place.nextGenDP2,boolean,False,self explanatory,0
place.nextGenDP2NewerDevices,boolean,False,self explanatory,1
place.nextGenDP,boolean,False,self explanatory,1
place.nextGenDPSkipCore,boolean,False,skip core optimization in nextGen DP,0
place.nodeGraphForAlignment,string,False,Node Graph XML for Intra-CLB alignment,None
place.noMTTimerInPlacer,boolean,False,Turn ON/OFF ARR/REQ calculation in Timer multi Thread Mode,0
place.nonTimingDrivenMacroPlacer,boolean,False,run macro placer in non-timing driven mode,0
place.NOptDbgInsts,string,False,Print dbg info if working on these insts,None
place.NOptFullUT,boolean,False,Do Full UT at the start of FastOpt,1
place.NoptNoCrossSLRMoves,integer,False,"During FastOpt: dis-allow Cross-SLR moves. 1 for FFs only, 2 for everything",1
place.NOptPlScr,boolean,False,Dump PlacerScores by doing UT at the end of FastOpt,1
place.noptVerbose,boolean,False,Verbose mode,0
place.noptWLChange,float,False,Upper wirelength increase bound,0.1
place.numBudgetQPItrDiscretePlacer,integer,False,Number of budget qp iterations in each <budget qp iterations + timing uppdate> iteration in discrete placer,10
place.numBudgetQPItrILR,integer,False,Number of budget qp iterations in inter-ilr bloat qp,10
place.numBudgetQPItrQPILR,integer,False,Number of budget qp iterations in each <budget qp iterations + timing uppdate> iteration in before ilr qp loop,10
place.numDPPlPathOptimCalls,integer,False,Number of placer path optim calls in DP,0
place.numEarlyRepartitioningTries,integer,False,Num early repartitioning tries to get better cut,1
place.numGCLKThreshold4PBP,integer,False,if num global clock is more than this number turn off PBP,720
place.numHMPlPathOptimCalls,integer,False,Number of placer path optim calls in hmplacer,0
place.numILRPlPathOptimCalls,integer,False,Number of placer path optim calls in ILR,0
place.numReplicationIters,integer,False,Number of iterations in replication,2
place.numSegments,integer,False,num segments in piecewise delay model,1
place.numShapePlaceabilityErrors,integer,False,Number of shape placeability errors to check in pre-place DRC,1
place.numSLRs,integer,False,Model monolitic device as a bali device with this many SLRs,1
place.numTimingQPItrDiscretePlacer,integer,False,Number of <budget qp iterations + timing update> iterations in discrete placer,1
place.numTimingQPItrQPILR,integer,False,Number of <budget qp iterations + timing update> iterations in before ilr qp loop,1
place.oldMsgVerbose,integer,False,Verbose parameter to dump output old style,0
place.olympusPreplaceDRCEval,boolean,False,Relax preplace drc checks for olympus architecture evaluation.,0
place.onlyDiscrete,boolean,False,Do Only Macro Placement,0
place.onlyHMPlacer,boolean,False,Run hmplacer only,0
place.opportunisticLagunaRegMoveConnectedFlop,boolean,False,Move the connected flop to Laguna site together with the candidate flop,0
place.opportunisticLagunaRegToWatch,string,False,Register to watch for debugging,None
place.opportunisticLagunaRegUseAcceptEqualWNS,boolean,False,Accept moves even if WNS has not changed,1
place.opportunisticLagunaRegUseAdvancedMode,boolean,False,Protoype Advanced Mode that alters number of iterations and sets dynamic acceptance of equal WNS to true - still off by default,0
place.opportunisticLagunaRegUseAttemptSubseqCandsOnlyIfNoImpr,boolean,False,"When true, only attempt subsequent candidates in the same iteration if there was no improvement",1
place.opportunisticLagunaRegUse,boolean,False,Flag that is on by default and enables the laguna opportunistic placer of flops into Laguna registers,0
place.opportunisticLagunaRegUseDynAcceptEqWNS,boolean,False,Accept moves even if WNS has not changed only when the current moved flop improved its own path's slack,0
place.opportunisticLagunaRegUse.enableOnly2SLRs,boolean,False,"Flag that enables calling laguna register opportunistic placer ONLY on devices with 2 SLRs. When off, this restriction is removed and it's run normally on other Laguna-inclusive devices regardless of the number of SLRs they have",0
place.opportunisticLagunaRegUseExpectAllTXLoads,boolean,False,"When attempting laguna moves, if it's a Tx destination, accept flops whose loads are all in the SLR(s) facing the Tx site. If param is off, accept if at least 1 load is in a SLR facing the Tx",1
place.opportunisticLagunaRegUseExpectAllTXLoadsManual,boolean,False,"When doing laguna connectivity check, if it's a Tx used register, accept flops whose loads are all in the SLR(s) facing the Tx site. If param is off, accept if at least 1 load is in a SLR facing the Tx",0
place.opportunisticLagunaRegUseExtraTimingCalls,boolean,False,Issue two full timing updates at the beginning and end of Laguna Opportunistic Placer as well as an extra incremental one before each move,0
place.opportunisticLagunaRegUseIncrTimingUpdate,boolean,False,Use Incremental Timing Update for moves within Laguna Opportunistic Placer,1
place.opportunisticLagunaRegUseNumCritPaths,integer,False,Number of Critical Paths considered in every iteration of opportunistic laguna placer,5
place.opportunisticLagunaRegUseNumIter,integer,False,Number of Iterations to try and improve by opportunitic laguna register usage,5
place.opportunisticLagunaRegUseOptimLocCandidates,boolean,False,"When selecting candidate laguna tiles for register to be move into them, use the optim loc of the instance being moves as the anchor starting point",0
place.opportunisticLagunaRegUseVerbose,integer,False,Makes the laguna opportunistic placer of registers verbose,0
place.optimDbgBlockOnly,boolean,False,During Slice Area Swap only optimize the dbg block,0
place.optimDiscreteInPPOFlow,boolean,False,Consider Discrete objects for optimization during PPO flow,0
place.optimizeIOCuts,boolean,False,Optimize IO cuts,0
place.optimizeLut6AndFFUsage,boolean,False,Try to not putting more than 4 Luts and FFs in a slice,1
place.optimizeProgDelaysBeforePostCommitOpt,boolean,False,param to modify programmable delays to get better timing before starting Post Commit Optmization,0
place.optimizeProgDelaysPostPlacement,boolean,False,param to modify programmable delays to get better timing at the end of Placement,0
place.optimLutRamsInPPOFlow,boolean,False,Consider LutRams for optimization during PPO flow,1
place.optimLutRamsInSliceSwap,boolean,False,Consider LutRams for optimization during slice area swap,0
place.optimSlackDelta,integer,False,Consider a term for optimization if its slack is less than this number during PPO flow,600
place.optimThreshold,integer,False,Optimize a block if its slack at its optimal location is improved by at least this much during PPO flow,100
place.optomizeHoldTime,integer,False,hold time optimization,0
place.optPostCommitAllClks,boolean,False,Run post-commit on blocks seperatly from all clock domains,1
place.optPostCommitBinSearchIter,boolean,False,To perform a bin search on the number of iterations as it gives some improvement,0
place.optPostCommitFanout,boolean,False,"This is turned on by default (1), to turn off the post-commit optimization to improve runtime by not considering nets with heavy fanouts",1
place.overConstrainHPClksAmount,float,False,set the given ns clock uncertainity on clocks which are inferred to be HP,0
place.overConstrainHPClks,boolean,False,set 0.050 ns clock uncertainity on clocks which are inferred to be HP,0.05
place.parallelLoadDelayEstimator,boolean,False,enable parallel loading of delay estimator in PlaceInit.,0
place.parseLutNMClusters,string,False,Parse LutNM clusters,None
place.partitionHorizSkew,integer,False,HMPlacer skewing bin size in horizontal direction to prefer horizontal partitioning over vertical. This can help horizontal congestion,0
place.partitionVerbose,integer,False,Verbose parameter to print out partitioner related messages,0
place.partitionVertForDiscPlacement,boolean,False,Do Vertical Partitioning for Discrete placement to aid horizontal congestion.,0
place.partPlacerAddConstr,boolean,False,partPlacer add constraint,1
place.partPlacerAddConstrMaxFFUtil,float,False,partPlacer max FF util to add constraint,0.6
place.partPlacerAddConstrMaxLutUtil,float,False,partPlacer max lut util to add constraint,0.8
place.partPlacerAddConstrVerb,integer,False,Verbose parameter to print out partPlacer adding constraint related messages,1
place.partPlacerAnchoreWeight,float,False,partPlacer anchore init weight,0
place.partPlacerCongDriven,boolean,False,run partPlacer in congestion dirven mode,1
place.partPlacerDbgXfig,integer,False,"debug part placer with Xfig, -2: off, -1: all, >=0: specific partId",-2
place.partPlacerFFBloatAddNet,boolean,False,partPlacer add nets for control set flops,1
place.partPlacerTD,boolean,False,run partPlacer in timing dirven mode,1
place.partPlacerVCycle,boolean,False,run vcycle iterations in partPlacer,1
place.partPlacerVerbose,integer,False,Verbose parameter to print out partPlacer related messages,0
place.partPlacerVerboseSLRId,integer,False,Verbose SLR Id in parallel partPlacer run,-1
place.pathOpt2PinNetLutOptim,boolean,False,Collect 2 pin nets connected LUTS and place then togather,1
place.pathOptChecksum,boolean,False,Parameter controlling checksum printing after each path optimization pass,0
place.pathOptMultiClkOptim,boolean,False,Multi Clk Optimization in Path Optimization,1
place.pbAlMeshVerbose,integer,False,self explanatory,0
place.pblockUtilVerbose,integer,False,verbosity for pblock utils class,0
place.pbpClkNetMinCost,float,False,Clock net minimum cost in partPlacer,10
place.pbpConsiderClockNets,boolean,False,Consider Clock Nets in partPlacer,0
place.pbpNumThreads,integer,False,self explanatory,4
place.pbpSlrMTFlow,boolean,False,Part placer slr based multi-threading flow,0
place.pbpTryClockRegionCuts,boolean,False,Try Clock Region Cuts in partPlacer,1
place.pcieCrossingDly,integer,False,pcie crossing delays during GP/DP,-1
place.PCNewMultiClk,boolean,False,New implementation of Post Commit Optimization,0
place.pcoFixGetInsts,boolean,False,save runtime by saving all insts of a block for subsequent usage,1
place.pcoFixLutFFAlignment,integer,False,"At PCO end, report and fix unaligned LUt-FF connections",0
place.pcoNoShapeUpdate,boolean,False,Do not do shape updates during undo in move evaluation,1
place.pcoProcessNxtClk,boolean,False,"When no blks found in current clock, move to next clock instead of bailing out",1
place.pcoptDlyestInboxDelayPenalty,float,False,dlyest.inboxDelayPenalty penalty after Global Placer,1.02
place.pcoptDlyEstPenaltyEnabled,boolean,False,Enable dlyest.inboxDelayPenalty penalty after Global Placer,0
place.pcoReportCongestedSites,boolean,False,"At the start of PCO, report sites which have high pin-density",0
place.pcoTnsGainPct,float,False,If WNS is same and TNS has improved then accept moves only if gain in TNS is above this threshold,1
place.pctFFLutsMoveWithMacro,float,False,percentage of placer blocks to move during,0.001
place.percentToMoveForQP,integer,False,the percent of blocks that can move during QP in between ILR iterations.,-1
place.pinCongDPCostCoefForV8,float,False,Pin Congestion cost coefficient for V8 during DP,0.5
place.pinCongInitThetaForV8,float,False,Initial theta value for V8,0.4
place.pinCongInitThetaForV8SSI,float,False,Initial theta value for V8 SSI,0.3
place.pinCongNodeTypeReportThreshold,integer,False,"When printing out the node type percentage for congested tiles, only consider tiles with congestion percentage higher or equal than this param",85
place.pipelineFlopToWatch,string,False,watch pipeline flop,None
place.pipelineIdToWatch,integer,False,pipeline placement debug,-1
place.pipelinePlaceDebug,integer,False,pipeline placement debug,2052
place.pipelinePlaceEdgeCostFactor,float,False,pipeline placement edge overflow cost factor,0
place.pipelinePlaceEdgeCostLaguna,float,False,pipeline placement Laguna edge cost,10
place.pipelinePlaceExtendedGraphRadius,integer,False,pipeline placement Laguna nodes radius,1
place.pipelinePlaceFutureCostFactor,float,False,pipeline placement max future cost factor,2
place.pipelinePlaceGPIterStep,integer,False,pipeline placement,1
place.pipelinePlace,integer,False,pipeline placement (2052=4+2048),30
place.pipelinePlaceVerticalWeight,float,False,pipeline placement edge cost vertical weight,1
place.pipelinePlaceWriteXdef,integer,False,write xdef file for pipeline placement,0
place.placeApiCheckIOStandard,boolean,False,Check IO Standard during placeApi canPlace calls,0
place.placeApiCommitInEveryOtherLutBel,boolean,False,"When placing a series of luts, which don't have a specified bel location, place the luts in every other availabel bel location",0
place.placeApiDebugCell,string,False,Dump placeApi verbose for given cell(s),None
place.placeApiShowTrace,boolean,False,Show stack trace for a canPlace call when placeApi verbose is on,0
place.placeApiVerbose,integer,False,"Verbose level for dumping out placeApi debug info. 0: no output, 1: debug output Value should be >= 0 and <= 3",0
place.placeBufgWithSliceDr,boolean,False,place BUFGs in the same SLR as their SLICE type drivers,1
place.placeCheckSite,boolean,False,Check site for illegal placement after each call,0
place.placeInfoDebuggerVerb,boolean,False,self explanatory,0
place.placeOptionalShapeInstances,boolean,False,Debug parameter to place the optional shape instances on GUI,0
place.placerDrcVerbose,integer,False,drc verbose,0
place.placerShapeVerbose,integer,False,Prints verbose info when building placer shapes,0
place.placeSliceTypeDrivenBufGCloseToCOM,boolean,False,place BufG close to center_of_mass,0
place.placeSliceTypeDrivenBufGCloseToLoadAllowCrossingSLR,boolean,False,allow move to site in different SLR,0
place.placeSliceTypeDrivenBufGCloseToLoad,boolean,False,place slice type driven BufG close to load,1
place.placeSliceTypeDrivenBufGCloseToLoadSmallFanoutOnly,boolean,False,only if BUFG driver drives small loads,1
place.placeSliceTypeDrivenBufGDebug,integer,False,Debug flag for slice-type driven BUFG placement,0
place.placeSliceTypeDrivenBufGSearchAllSites,boolean,False,search all clock regions,0
place.plotCongestionThreshold,float,False,congestion threshold used for plot,-1
place.plotDirCongestionMaps,boolean,False,plot direction based congestion maps after gplace and dplace,0
place.plotTiming,boolean,False,plot timing information,0
place.plTimingUpdateMT,boolean,False,placer update timing multi-threading,0
place.postCommitAddEmptySliceBins,boolean,False,Turn this on if you want to evaluate some relatively empty slices within bounding box of current & destination LOC site,1
place.postCommitBinUtilThres,float,False,In PCO dont consider bins with higher utilization than this value,0.75
place.postCommitCacheNonLutInputDelays,boolean,False,Cache delay when the input is not a lut input pin,1
place.postCommitCheckBinUtil,boolean,False,"When the param is true PostCommit will skip bins with utilization above some threshold, while evaluating candidate sites",1
place.postCommitCheckClockPriority,boolean,False,"When set, this param prioritizes clock groups with HIGH_PRIORITY over others irrespective of slack values",1
place.postCommitCompareIncrementalAndFullUpdateSlacks,boolean,False,Turn this on if you want to compare slacks after incremental vs full update,0
place.postCommitCriticalEdgeMaxDelayDelta,float,False,Maximum delay(in picoseconds) the critical edge can worsen by when evaluating combinational instance moves,0
place.postCommitCriticalEdgePreEstimate,boolean,False,Quickly judge whether move is promising by looking at new delay on the most critical edge,1
place.postCommitDeleteLutnmShapes,boolean,False,Before PCOpt delete lutnm shapes,1
place.postCommitDifferentClockThreshold,integer,False,Minimum slack improvement require when moving instances to different clock regions,200
place.postCommitDifferentIOColThreshold,integer,False,Minimum slack improvement require when moving instances across an IO Column,200
place.postCommitDifferentSLRThreshold,integer,False,Minimum slack improvement require when moving instances to different SLRs,500
place.postCommitEvaluateAllLocInClb,boolean,False,Turn this on if you need to evaluate all the locs within a CLB during post Commit Optimizer(runtime intense),1e+09
place.postCommitIterateChangedBlocks,boolean,False,Turn this on if you want to reset slacks on changed blocks only after the pcopt iteration,0
place.postCommitIterateChangedVertices,boolean,False,Turn this on if you want to reset slacks on changed vertices only after the pcopt iteration,0
place.postCommitMakeAndUndoLutOnly,boolean,False,Make & undo move during move cost evaluation for LUTs only,1
place.postCommitMakeAndUndoMove,boolean,False,Make & undo move during move cost evaluation,0
place.postCommitMakeAndUndoMoveCallCanPlace,boolean,False,Call CanPlace while doing make & undo move during swap move cost evaluation,1
place.postCommitMakeAndUndoSwapMove,boolean,False,Make & undo move during swap move cost evaluation,0
place.postCommitMaxCandidatesPerMove,integer,False,Maximum number of candidate evaluations per move,1
place.postCommitMaxFanout,integer,False,Fanout limit for objects being moved,50
place.postCommitMaxFullCandidateMoveIterations,integer,False,Maximum number of iterations to do full candidate evaluations,1000
place.postCommitMaxFullCandidatesPerMove,integer,False,Maximum number of full candidate evaluations per move,3
place.postCommitMaxIncidEdgesPerInst,integer,False,Max number of timing edges an instance can have to qualify as PCO candidate,20
place.postCommitMaxIter,integer,False,Maximum number of iterations in Post-Commit Optimizer,1010
place.postCommitMaxMacroEvalBins,integer,False,Limit on number of bins evaluated for macro moves,10
place.postCommitMaxMacroIterations,integer,False,Limit on number of iterations per clock that move macros,100
place.postCommitMaxSwapDistance,integer,False,Maximum distance from current location at which swap moves must be considered after postCommitNonSwapThreshold is achieved,3
place.postCommitMaxSwapLocations,integer,False,Limit on number of locations evaluated for blocks making way for the original block,20
place.postCommitMinCandidateSlackImprovement,integer,False,Minimum slack improvement required to test a candidate move,5
place.postCommitMultiClkThreshold,float,False,Threshold to cut of Multi Clk optimization in post commit. All clocks having more than this thresold is eliminated,10000
place.postCommitNonSwapThreshold,integer,False,Minimum non swap improvement required for activating postCommitMaxSwapDistance,0.1
place.postCommitNumBlksInOneIter,integer,False,Maximum number of Blocks in each iteration in Post-Commit Optimizer,300
place.postCommitOptimLoc,boolean,False,Turn this on if you want to start move evaluation from the optimLoc site,50
place.postCommitOptimLocRandomized,boolean,False,Turn this on if you want to evaluate some randomized locations within bounding box of current & optimLoc site,0
place.postCommitOptimLocRandomizedNumLocations,integer,False,Number of randomized locations within bounding box of current & optimLoc site,1
place.postCommitOptimLocSlackDeltaThreshold,integer,False,Minimum slack delta estimate at which the move evaluation will begin at the optimLoc site,10
place.postCommitOptimLocTieBreaker,boolean,False,Turn this on if you want to use optimLoc function to serve as tie breaker in choosing the block to optimize for a critical edge,0
place.postCommitOptimLocTieBreakerDiablo,boolean,False,"For Diablo, turn this on if you want to use optimLoc function to serve as tie breaker in choosing the block to optimize for a critical edge",0
place.postCommitPrintWNSAfterMove,boolean,False,Print WNS after each move,1
place.postCommitSaveRestoreAfterMove,boolean,False,Save & Restore best placement after each move,0
place.postCommitUnincludedLutPairLocs,boolean,False,Provisionally place and cost unincluded lut pair locations,0
place.postCommitVerbose,integer,False,Prints verbose info in Post-Commit Optimizer,1
place.postCommitVerboseJob,integer,False,Prints verbose info in Post-Commit Optimizer for given job,0
place.postCommitWindowSize,integer,False,Window size to search for a new loction inside Post-Commit Optimizer,-1
place.postCommitWireDelaysChanged,boolean,False,Turn this on if you want PostCommit to mark wires that are altered,3
place.postCommitWireUpdateFullNet,boolean,False,Turn this on if you want PostCommit to do full net timing update after each move,1
place.postFloorplanThreads,integer,False,Number of threads to use post-Floorplan,0
place.preplacerVerbose,integer,False,self explanatory,8
place.printAllUnplacedMacros,boolean,False,print all macro instances that failed to place,0
place.printCompoundEdgeVerbose,boolean,False,Print compound edge (CrossingShape/HDPartPin) timing paths,0
place.printCongTable,boolean,False,print estimated congestion table after placement,0
place.printControlSetInsts,integer,False,internal debugging: Print insts belonging to given control-set id,0
place.printDeviceTranslation,boolean,False,Print a translation between rpm and tile,0
place.printFinalPlacement,boolean,False,Print placement of all instances,0
place.printHDPartPinMesh,boolean,False,Print the HD Part Pin mesh,0
place.printHoleCapMesh,boolean,False,Print capacity mesh of holes,0
place.printIntermediateTimingSummary,boolean,False,Print WNS at intermediate stages,0
place.printIOClkDrcs,integer,False,Print IO/Clock DRCs,0
place.printLutFFNetInfo,integer,False,print nets with FF-Lut connections,0
place.printMatrix,boolean,False,Use the sparse matrix representation of the netlist.,0
place.printMinSliceReq,integer,False,Report minimum SLICE/CLB requirement as per control sets restrictions,0
place.printPinCongestionReports,boolean,False,print pin congestions,0
place.printPiplinedFFStats,integer,False,print piplined FF statistics,0
place.printSuperLongMesh,boolean,False,Print capacity mesh of super longs,0
place.printSuperLongs,integer,False,Print placement of super longs,0
place.printTimingReports,boolean,False,Print timing reports at the end of placement,0
place.processFFClustersMT,boolean,False,self explanatory,0
place.processFFClustersMTNumThreads,integer,False,self explanatory,1
place.processLutRamShapes,boolean,False,"In PCO, when working on a High Priority clock, allow LutRam shapes of size upto 16",1000
place.PROfullUT,boolean,False,Do full UT at the start and end of PRO,1
place.prohibitSlicesNextToPCIeClocks,boolean,False,Prohibit slice sites next to PCIe clock input INT tiles. This is needed to guarantee max skew requirements on PCIe clock input pins are always met,0
place.projName,string,False,Project name,0
place.propagateOneTransitionOnly,boolean,False,In update timing only propagate rising transitions,None
place.PROptIgnoreUntimed,boolean,False,Skip chains which have an untimed edge,1
place.PROptPreserveSLR,boolean,False,Don't change SLR of rcv/drv of chain,1
place.PROptSpaceThreshold,integer,False,threshold for pipelined registers opt in terms of slice numbers,0
place.PROskipCrossSLRChains,boolean,False,Skip chains which start and end in different SLRs,40
place.qpSpreadSlrAware,boolean,False,SLR-aware QP spreading,0
place.qpVizOn,boolean,False,Enable spreading visualization snapshots,0
place.rcu.dbgClkRegn,string,False,to be used with dbgRsrc: Dump the given H/V R/D resource of this clock region,0
place.rcu.dbgRsrc,string,False,to be used with dbgClkRegn: Dump the H/V R/D resources of given clock region,None
place.rcu.deviceView,boolean,False,For nodes spanning multiple clock-regions report Base Clock Region as reported by Device View,None
place.rdaCongWindowStatsView,boolean,False,Reporting Statistics tab for congestion windows,1
place.rdaConsiderPlaceShortCongestion,boolean,False,Param to consider short congestion,0
place.rdaEnableCachingRentComplexity,boolean,False,Caching rent complexity score that could be used in subsequent rda runs,0
place.rdaEnableNewComplexityAlgo,boolean,False,Enabling new multi threading mechanism in calculating complexity score,0
place.rdaHardVerbose,integer,False,Verbose parameter to dump report_design_analysis report details,0
place.rdaModuleSize,integer,False,Module size for congestion reporting,0
place.rdaMultCongWindows,boolean,False,Reporting multiple windows per direction during RDA placement congestion,10000
place.rdaNumModulesInCongestedRegion,integer,False,Maximum number of modules in congestion reporting tables,0
place.rdaNumTilesOfCongestion,integer,False,Maximum number of tile information in post placed tile based congestion reporting tables,1
place.rdaNumWindowsForPlaceCong,integer,False,Maximum number of windows for reporting placer congestion,10
place.rdaReportEffectiveRouterCongestion,boolean,False,Reporting effective router congestion table with congestion option,3
place.rdaReportFinalRouterCongestion,boolean,False,Reporting final router congestion table with congestion option,1
place.rdaReportNewInitialCongestion,boolean,False,Reporting new initial congestion table with congestion option,0
place.rdaReportOldInitialCongestion,boolean,False,Reporting old initial congestion table with congestion option,1
place.rdaReportTileBasedCongestionMetric,boolean,False,Param to report tile based congestion metric,0
place.rdaSLRNetCrossingData,boolean,False,Report SLR net crossing data in terms of cells/modules,0
place.rdsAnalyzeNumCriticalPaths,integer,False,Number of paths to be analyzed while giving backend suggestion,1
place.rdsControlSetsThresholdForSmallDesign,integer,False,Number of control sets for small designs,100
place.rdsControlSetsThreshold,integer,False,Number of control sets for designs,10000
place.rdsCSBigBinThreshold,float,False,5 to 60 fanout bin threshold,5000
place.rdsCSFiveToSixtyFanoutThresholdPer,float,False,Percentage of 5 to 60 fanout control sets,40
place.rdsCSFiveToTenFanoutThresholdPer,float,False,Percentage of 5 to 10 fanout control sets,40
place.rdsCSMaxLutUtilPercentage,float,False,Percentage of design's LUT utilization threshold,20
place.rdsCSSmallBinThreshold,integer,False,5 to 10 fanout bin threshold,70
place.rdsStrategyOld,boolean,False,Parameter to enable Old Strategy suggestions code,0
place.rdsVerbose,integer,False,Verbose parameter for rda -suggestion command,0
place.rebudgetOnce,boolean,False,During ClusterSwap-Init rebudget blocks only once,0
place.rebudgetTimingDisabledTerms,boolean,False,Rebudget disabled terms,0
place.rebuildCarryShapeInPblocks,boolean,False,Rebuild all carry shapes in changed pblocks,0
place.rebuildGenericShapes,boolean,False,Build all generic shapes from scrach,0
place.rebuildShapesInPPOFlow,boolean,False,Rebuild placer shapes during PCOpt flow,1
place.reduceCapacityForContainRouting,boolean,False,Reduce the placement area capacity along the edges of the contain routing pblocks,1
place.reduceCapacityForLockedRegion,boolean,False,Reduce placement area capacity around locked region,1
place.reduceEdgeBottomRowCapacity,boolean,False,Reduce capacity on bottom edge rows to avoid congestion there.,0
place.reduceEdgeCapacityFirstFactor,float,False,Cap reduction factor on outer-most edges,1
place.reduceEdgeCapacity,integer,False,Reduce capacity on edges to avoid congestion there.,0
place.reduceEdgeCapacityMode,integer,False,"Specify the way edge capacity is reduced (0: reduce all types, 1: all except macros, 2: all except macros and slices)",0
place.reduceEdgeCapacitySecondFactor,float,False,Cap reduction factor on non outer-most edges,1
place.reduceEdgeColumnCapacity,boolean,False,Reduce capacity on edge columns to avoid congestion there.,1
place.reduceEdgeRowCapacity,boolean,False,Reduce capacity on edge rows to avoid congestion there.,1
place.reduceEdgeSLRBoundaryCapacityOnly,boolean,False,Reduce capacity along SLR boundaries only,1
place.reduceEdgeTopRowCapacity,boolean,False,Reduce capacity on top edge rows to avoid congestion there.,0
place.reduceIlrIterationsForV8,boolean,False,self explanatory,1
place.reductionAroundPS,boolean,False,Turns on/off capacity reduction around the Diablo PS die,1
place.reductionAroundPSOveride,boolean,False,Overrides utilization checks for reduction around the Diablo PS die,1
place.reductionAroundPSUtilLimit,float,False,The amount of utilization that the PS hole depopulation is active,0
place.reductionLevelForDerivedDie,integer,False,Specify how many rows/columns are subject to place.firstReductionFactorForDerivedDie,85
place.regionalClockRegionPlacerVerboseLevel,integer,False,Control verbosity of regional clock region placer,1
place.reInitPipelineRegChains,boolean,False,re-init PipelineRegChains at the start of PRO,0
place.relaxTargetOnWorstClock,boolean,False,Relax target on worst clock,1
place.relaxTiming,integer,False,"Gradually relax timing to improve congestion, 0: No relaxing, 1: relaxing, 2: more relaxing Value should be >= 0 and <= 2",1
place.rentParamMinSizeForPartition,integer,False,Limiter on the size of the module for rent parameter calulation,0
place.repartition4Bali,integer,False,Run hmplacer to repartition if congestion is high in ILR,150
place.repeatLowTapProgDelays8Series,boolean,False,"When needed, repeat low tap setting for prog delays. Only applies to Olympus",1
place.repeatLowTapProgDelays,boolean,False,"When needed, repeat low tap setting for prog delays. This only applies to Diablo",1
place.replicateAcrossIOs,boolean,False,Run replication across IO boundaries,0
place.replicateAcrossSLRs,boolean,False,Run replication across SLR boundaries,0
place.replicateCells,boolean,False,Replcate cells across boundaries,1
place.replicateMove,boolean,False,Move cells across boundaries,1
place.replicationVerbose,integer,False,Prints verbose info in replication,1
place.replicationVerboseJob,integer,False,Prints verbose info in replication,1
place.reportSLLCongestion,boolean,False,Report SLL congestion map,-1
place.reportSLLCongestionVertical,integer,False,Report SLL vertical congestion map,1
place.reportTimingAfterGP,boolean,False,Report timgin after simPL,1
place.reportTimingPathsAfterDP,integer,False,Report Timing Paths After DP,1
place.reportTimingPathsAfterGP,boolean,False,Report Timing Paths After GP,0
place.reportTimingPathsBeforeHMPlacer,boolean,False,Report Timing Paths Before HMPlacer,0
place.restorePlacementUponPlacerError,boolean,False,restore the original placement when placer errors out. Disable this to see the partial placement in GUI when placer errors out,0
place.ripUpOldStyleClockRouting,boolean,False,param to turn on ripping up old style clock routing,1
place.routeHdClkSrcNets,boolean,False,"param to turn on clock routing for nets coming from a terminal with HD.CLK_SRC attribute. By default, such nets will be accounted for in clocki routing",1
place.rqsAllSolutions,boolean,False,Parameter to report all suggestion solutions ignoring dependency flow,1
place.rqsCarryCellsSolution,boolean,False,Parameter to remap carry cells from the congested regions,0
place.rqsCasBRAMSuggestion,boolean,False,Parameter to enable Critical Path ending at Control Pin check,1
place.rqsCDGNetFanoutThreshold,integer,False,Maximum threshold for net fanout,1
place.rqsCheckTimingForCellsSolution,boolean,False,Parameter to check timing before remap carry/srls cells from the congested regions,100000
place.rqsCongCarryPerUsageThreshold,float,False,Percentage of carry percentage threshod in congeste window,1
place.rqsCongestionTightConstraintsDependency,boolean,False,Parameter to have dependency of congestion and tight constraints suggetsions on other suggestions,5
place.rqsCongF7PerUsageThreshold,integer,False,Minimum threshold for MUXF7 utilization percentage,1
place.rqsCongF8PerUsageThreshold,integer,False,Minimum threshold for MUXF8 utilization percentage,5
place.rqsCongF9PerUsageThreshold,integer,False,Minimum threshold for MUXF9 utilization percentage,5
place.rqsCongFlopUtilPct,float,False,Percentage of design's flops utilization threshold,5
place.rqsCongLRAMsPerUsageThreshold,float,False,Percentage of carry percentage threshod in congeste window,80
place.rqsCongLutUtilPct,float,False,Percentage of design's LUTs utilization threshold,5
place.rqsCongResetNetFanoutMaxThreshold,integer,False,Maximum threshold for reset pin fanout,80
place.rqsCongResetNetFanoutMinThreshold,integer,False,Minimum threshold for reset pin fanout,50000
place.rqsCongResetPinPerUsageThreshold,integer,False,Minimum threshold for reset pin utilization percentage,15000
place.rqsCongSliceUtilPct,float,False,Percentage of design's slice utilization threshold,40
place.rqsCongSrlsPerUsageThreshold,float,False,Percentage of carry percentage threshod in congeste window,80
place.rqsCongSuggestion,boolean,False,Parameter to enable Congestion in the design check,5
place.rqsCongThreshold,integer,False,Minimum threshold for congestion value,1
place.rqsCongWinCPWinIntersectionThreshold,float,False,Minimum threshold for intersection of congestion window with critical paths bounding box,4
place.rqsConsiderIPModules,boolean,False,Parameter to consider IP modules for RQS checks,40
place.rqsConsiderIPPaths,boolean,False,Parameter to consider IP Paths for RQS checks,1
place.rqsConsiderShellModules,boolean,False,Parameter to consider shell modules for RQS checks,1
place.rqsConsiderShellPaths,boolean,False,Parameter to consider shell Paths for RQS checks,0
place.rqsCPCPSuggestion,boolean,False,Parameter to enable Critical Path ending at Control Pin check,0
place.rqsCSSuggestion,boolean,False,Parameter to enable Control Signals check,1
place.rqsDifferentClkRootsSuggestion,boolean,False,Parameter to enable high clock skew due to different clock roots suggestion,1
place.rqsEnableNewCode,boolean,False,Parameter to enable new restructured code for RQS,0
place.rqsExtraChecks,boolean,False,Parameter to enable extra RQS suggestion checks,1
place.rqsffBufgMaximumFanoutThreshold,integer,False,Nets fanout size for flop-bufg-flop shape in critical paths,1
place.rqsffBufgMinimumFanoutThreshold,integer,False,Nets fanout size for flop-bufg-flop shape in critical paths,150000
place.rqsFlopUsageThresholdForSrlMapping,float,False,Threshold for flop percent usage above which SRL mapping into registers will not be carried out,1
place.rqsForceSynthesisSuggestions,boolean,False,Force report_qor_suggestion suggestions for Synthesis checks,85
place.rqsFoSizeForCPCP,integer,False,Nets fanout size for critical paths ending at data pin in CPCP suggestion,0
place.rqsHCSSuggestion,boolean,False,Parameter to enable High Clock Skew check,200
place.rqsHighHoldSuggestion,boolean,False,Parameter to enable high hold slack issue in Critical Paths check,1
place.rqsIndividualSuggestionSolution,boolean,False,Parameter to report individual suggestion solution in different file,0
place.rqsIsHLUTNMXdcForLC,boolean,False,Parameter to solve lut combining problem by removing HLUTNM property,0
place.rqsLCSuggestion,boolean,False,Parameter to enable LUTs Collapsing check,0
place.rqsLUTsPerUsageThresholdInCongWindows,float,False,Parameter for LUTs percentage threshod in congeste window,0
place.rqsMuxfCellsSolution,boolean,False,Parameter to remap muxf cells from the congested regions,80
place.rqsNetReplicationDelayThreshold,float,False,Threshold for suggesting net replication,1
place.rqsNetReplicationFanoutThreshold,integer,False,Minimum threshold for net fanout for net replication suggestion,0.5
place.rqsNetReplicationPrevPathThreshold,float,False,Threshold for previous path slack for suggesting net replication,100
place.rqsNRMaxFanoutPropertySetInTcl,boolean,False,Parameter to enable Nets Replication check,0.5
place.rqsNRSuggestion,boolean,False,Parameter to enable Nets Replication check,0
place.rqsPercentageLutsCombinedThresholdInCongWindow,float,False,Minimum threshold for LUTs combined used in congested window,1
place.rqsPercentageLutsUsedThresholdInCongWindow,float,False,Minimum threshold for LUTs used in congested window,20
place.rqsPercentageMuxfUsageThresholdInCongWindow,float,False,Minimum threshold for muxf used in congested window,25
place.rqsPLSuggestion,boolean,False,Parameter to enable BRAM/DSP Pipelining check,5
place.rqsPOBSuggestion,boolean,False,Parameter to enable power optimized BRAM check,1
place.rqsPostRouteSuggestHCSSolutions,boolean,False,Parameter to enable high clock skew suggestions for post route phase,1
place.rqsReportAllPaths,boolean,False,Parameter to report all paths in detailed table,0
place.rqsReportAutoSuggForSmallWns,boolean,False,Parameter to report automated suggestions for small WNS designs,0
place.rqsReportCongestionDueToHighLutUsage,boolean,False,Parameter to report congestion due to high LUT usage,0
place.rqsReportCongestionWithNewLogic,boolean,False,Parameter to enable new congestion check logic,1
place.rqsReportHighFoNetsForCongestion,boolean,False,Parameter to report high fanout nets in congestion window,1
place.rqsReportHighFoNetsForReplication,boolean,False,Parameter to report high fanout nets for replication,1
place.rqsReportImplSolutions,boolean,False,Parameter to report implementation solutions for report_qor_suggestions,1
place.rqsReportSynthSolutions,boolean,False,Parameter to report synthesis solutions for report_qor_suggestions,1
place.rqsSRLCellsSolution,boolean,False,Parameter to remap srl cells from the congested regions,1
place.rqsSRLSuggestion,boolean,False,Parameter to enable SRLs in Critical Paths check,1
place.rqsSynthesisSuggestions,boolean,False,Enable report_qor_suggestion suggestions for Synthesis checks,1
place.rqsTCSuggestion,boolean,False,Parameter to enable Tight constraints check,1
place.rqsThresholdForLutPctForLutCombiningTurnOffSuggestion,float,False,Maximum threshold for LUT usage percenatge for suggesting LUT combining turn off suggestion,1
place.rqsUseInitialRouterCongestion,boolean,False,Parameter to use initial router congestion data for congestion suggestion,75
place.rqsUtilSuggestion,boolean,False,Parameter to enable Utilization check,1
place.rqsWriteFlopBusForCPCPXdc,boolean,False,Parameter to write flops in bus format,1
place.runBufgInsertion,boolean,False,Run BUFG insertion after commit,1
place.runBufgReplicationAlways,boolean,False,Always run BUFG replication after commit,1
place.runBufgReplication,boolean,False,Run BUFG replication after commit,1
place.runClkSrcPlacer,boolean,False,Run the Clock Source placer,0
place.runClockPlacerAnalysis,boolean,False,run the clock placer analysis tool,1
place.runEmulationBufgInsertion,boolean,False,Run BUFG insertion after commit in emulation flow,1
place.runFullProfiler,boolean,False,"when enabled, and run on a profiler build, generates a full placer profiler",0
place.runHmetisOnly,boolean,False,Run Hmetis and exit.,0
place.runILRInGPMode,boolean,False,Run ILR in GP mode,0
place.runIncrPlaceProfiler,boolean,False,"when enabled, and run on a profiler build, generates a in-router incr placer profiler",1
place.runIntraCLBAlignment,boolean,False,Perform intra CLB LUT-LUT and LUT-FF Alignment,0
place.runIOClockPlacer,boolean,False,Run the IO Clock placer,0
place.runOptimCritPathAcrossIOandSLR,boolean,False,use replication to optimize,1
place.runOptimCritPath,boolean,False,Run path optimizer in detailed placement,0
place.runOptimCritPathsAcrossExcludePBlocks,boolean,False,Optimize critical paths across exclude pblocks,1
place.runPartPlacer,integer,False,"Run Partition Driven Placer. 0 = don't run, 1 = run w/o simpl, 2 = run with simpl, 3 = algorithm determined, 4 = run for V9+",1
place.runPCOptWithFreeFFs,boolean,False,After PCOpt remove optional FFs from shapes and run PCOpt again,4
place.runPinBasedFastConnect,boolean,False,Perform intra CLB LUT-LUT and LUT-FF Alignment using actual pins in PCO,0
place.runPostCommitOptimizer,boolean,False,Run post commit optimizer,0
place.runPostCommitPlacementCheck,boolean,False,Post-commit are all instances placed,1
place.runPPOWithFreeFFs,boolean,False,Remove optional FFs from shapes before PCOpt during PPO flow,1
place.runReplicationAfterCommit,boolean,False,Run replication after commit,0
place.runReplicationBeforeCommit,boolean,False,Run replication before commit,1
place.runRQSIndependentOfRF,boolean,False,Parameter to run RQS independent of RF,0
place.runSliceAreaSwap,boolean,False,Run Slice Area Swap during post place optimization flow,1
place.runUramPipelineRegisterOpt,boolean,False,Run URAM pipeline register optimization,1
place.runUramPipelineRegisterOptInEmulationMode,boolean,False,Run URAM pipeline register optimization in emulation mode,1
place.satSolverSwitch,boolean,False,"Switch for SAT Engine in placer, default is on",0
place.secondReductionFactorForContainRouting,float,False,"Area reduction factor for rows or columns that are one tile away from the edges of the contain routing pblocks. 0 = no reduction, 1 = 100% reduction Value should be >= 0 and <= 1",1
place.secondReductionFactorForDerivedDie,float,False,"Area reduction factor for rows or columns that are one tile away from the edges of a derived die. 0 = no reduction, 1 = 100% reduction Value should be >= 0 and <= 1",0.25
place.secondReductionFactorForPS,float,False,"Area reduction factor for rows or columns that are one tile away from the edges of a PS. 0 = no reduction, 1 = 100% reduction Value should be >= 0 and <= 1",0.75
place.setProgrammableDelays,boolean,False,param to set Olympus programmable delays for clocks,0.75
place.shapeAlegVerbose,integer,False,SHAPEALEG_VERBOSE,1
place.shapeAreaCaching,boolean,False,Use caching to speed-up the building of place groups,0
place.shapeLegPblockAreaThreshold,integer,False,Area threshold for PBLOCKs to be excluded in shape legalization,0
place.shareRSSFeatsViaWT,integer,False,Verbose parameter for rda -strategy command; if set it will share data thru webtalk,12
place.showAllUnplacedInsts,boolean,False,Post-commit show all unplaced instances,0
place.shutDownVivadoTimer,boolean,False,Shut down Vivado timer in placement.,0
place.simplCoreNumThreads,integer,False,self explanatory,1
place.simplePQUpdate,boolean,False,self explanatory,1000
place.siteExclusionVerbose,integer,False,Enable debug messages verbose levels [0-2],0
place.skewAwareIOCutOptim,boolean,False,Consider clock skew during IO cut optimization,0
place.skipBelConstrShapeUpdateForRPM,boolean,False,Shape constraint listener skip shape update for Bel constraint event if the instance is already in RPM shape,0
place.skipBSCANShape,boolean,False,Skip creation of shape for BSCANs,0
place.skipBufgReplicationCosting,boolean,False,Force BUFGs to be replicated,0
place.skipCapacityCheckInClockPartitioning,boolean,False,param to turn on/off capacity check during clock partitioning for Olympus,0
place.skipCertainClockPlacerAnalysis,boolean,False,Skip certain clock placer analysis like IO->BUFG->PLL locking check,0
place.skipCertainMacro4HMPlacerConstrain,boolean,False,skip some kinds of macros during constraining instances after hmplacer,0
place.skipDepositRoutesForMPF,boolean,False,param to turn on/off enable skip depositeRoutes in clock region placer in MPF mode for Olympus,1
place.skipGFANChecks,boolean,False,Skip error conditions for gfan violation. Generate warning instead,0
place.skipIfAlreadyHP,boolean,False,Skip clks that were already detected to be HIGH_PRIORITY,0
place.skipNOCCompiler,boolean,False,whether skip noc compiler and use faill-back noc placement,1
place.skipOptimLocMovesInHMPlacer,boolean,False,Turn off optim loc moves in hm placer,0
place.skipPCOpt,boolean,False,Skip Post Commit Optimizer,0
place.skipTrackAssignment,boolean,False,skip track assginment,0
place.skipUramRSTCheck,boolean,False,Skip URAM RST signal check in URAM pipeline register optimization,0
place.skipUtilizationCheck,boolean,False,Do placement without checking for over utilization,0
place.slackBasedPR,boolean,False,if detecting pipelined registers based on slack,0
place.sliceAreaSwapCoreMT,boolean,False,self explanatory,1
place.sliceAreaSwapMaxNodesToConsider,integer,False,self explanatory,1
place.sliceLegalizerMaxLinSearch,integer,False,The bloat size to which a linear search should at most be done,50
place.sliceLegBestBloat,integer,False,Use this as best bloat for slice leg,7
place.sliceLegEffortLimit,integer,False,the limit in iterations beyond which the fitting algorithm will give up and fail,-1
place.sliceLegNumThreads,integer,False,num thread for slice legalization,1000
place.sllArea,float,False,Area of super long line,1
place.SLLCongMapDebug,integer,False,SLL congestion map debug level,0
place.SLLCongMapEnhance,integer,False,Congestion map enhancement,0
place.sllCutUtilThresh,float,False,If cut-util% is above this then disallow cross-SLR moves in FastOpt and PCO,79
place.sllLength,integer,False,Length of super long line,90
place.sllMargin,integer,False,SLL start/end margin from SLR vertical boundary,49
place.sllUtilTarget,integer,False,sll utilization target during area swap optimization,1
place.sllUtilThreshold,float,False,sll utilization threshold to turn on super long spreading,20
place.sllVerbose,integer,False,Verbosity level for SUPER_LONG blocks manager,1
place.slrCrossingPenalty,integer,False,No description available,0
place.slrCutTargetUtil4ILR,float,False,SLR cut target utilization during ILR,300
place.slrCutTargetUtil,float,False,SLR cut target utilization,-1
place.SLRFixVerbose,integer,False,verbose for SLR fix,0.2
place.slrIdToPlace,integer,False,Place only instances assigned to specified SLR ID. If the default -1 is used then place all instances,0
place.SLRInfoDumpOut,boolean,False,Flag that is off by default and is used to print out device information related to SLRs fetched from device functions.,-1
place.slrMaxUtilCost,float,False,Cost of utilizing SLR by 100%.,0
place.slrPartitionBUFGmove,boolean,False,Move BUFG closer to its loads SLR after SLR partitioning.,0
place.slrPartitionBUFGmoveDebug,integer,False,Debug level for BUFG repartitioning.,0
place.slrPartitionPipelineFlopMove,boolean,False,Collect pipeline flops data after HM partition.,0
place.slrTargetCoef4PR,float,False,SLR target utilization,1
place.slrTargetUtil4Discrete,float,False,SLR target utilization,1
place.slrTargetUtil4PR,float,False,SLR target utilization,-1
place.slrTargetUtil,float,False,SLR target utilization,-1
place.slrUtilDelta,float,False,target SLR utilization increase from design utilization,-1
place.smallerBloatPrefCost,float,False,minimum ratio of new bloat cost to older minimum cost needed to choose a larger bloat value,-1
place.smallShapeLegBinAspectRatio,float,False,The aspect ratio of the bins in small shape legalization,1
place.smearFactorRelaxCoef,float,False,Relax BB smearing coeficient,1
place.softShapeFlow,boolean,False,Test soft shape flow,1
place.sparseSliceMaker,boolean,False,"At the end of post commit opt try to space out lut/ff bels within each SLICE, if possible",0
place.spiralModeClockRootSweep,boolean,False,param to start a spiral search to find best clock roots,0
place.splitCrossingNetsMode,string,False,"Specifies when to split SLR crossing nets by dummy blocks. The value can be : empty string which means do not split nets 'GP' which means split nets in global placer and keep them split for remaining part of placer 'DP' which means split nets in detail placer and keep them split for remaining part of placer any combination of 'BigShape', 'SmallShape' and 'FF' which means split nets to specified detail placement step and restore nets after that step is done",0
place.SRLBusCreation.fullVerbose,boolean,False,Make SRL Bus Creation full verbose,BigShape SmallShape FF
place.SRLBusCreation.ignoreSingles,boolean,False,Only attempt to create SRL Bus Shapes from more that one detected SRL in a bus,0
place.SRLBusCreation.netlistStruct,boolean,False,Use netlist data structure and topology to detect a bus of SRL instances and use to create shapes from it,1
place.SRLBusCreation.SRLprimitiveType,boolean,False,Use SRL primitive type to detect a bus of SRL instances and use to create shapes from it,1
place.SRLBusCreation.synthProp,boolean,False,Use synthesis property srl_bus_name to detect a bus of SRL instances and use to create shapes from it,1
place.startSliceAreaCoef,float,False,Initial Slice Area Coef.,0
place.startupe3InSlave,boolean,False,check if startupe3 has connections on selected pins and LOC in slave SLR and send out error,0.5
place.superLongMatcherAnchor,boolean,False,use bipart matching to legalize super longs,1
place.superLongMatcher,boolean,False,use bipart matching to legalize super longs,0
place.superLongSimpl,boolean,False,spread SLLs in SIMPL,0
place.superLongSimplThreshold,float,False,min util to do super long spreading in SIMPL,0
place.supportHDPlatformClocking,boolean,False,param to consider clocking for HD Partition flow same as PR flow,0.01
place.supportMultiRootClockRouting,boolean,False,Turn on support for template multi-root clock routing,1
place.swapSuperLong,boolean,False,turn on/off swapping of super longs,0
place.sweepClockRootsBeforeDPPathOptim,boolean,False,param to turn on clock root sweep in before starting DP Path OPtimizer,1
place.sweepClockRootsBeforePostCommitOpt,boolean,False,param to turn on clock root sweep in before starting Post Commit Optmization,0
place.sweepClockRootsPostPlacement,boolean,False,param to turn on clock root sweep at the end of placement,0
place.synthPlaceFlow,boolean,False,Placer inside synthesis flow,1
place.targetLHPartitionCost,float,False,Target LH based Partition Cost.,0
place.targetPinCongForV8,integer,False,Target pin congestion for V8,500
place.targLHBSlack,integer,False,Target Budget Slack Violation for LH Partitioning.,50
place.tdm.applyTimingConstraints,boolean,False,enable TDM Timing ConstraintsInsertion,-50
place.tdm.constrainTDMNetlistDriversLoads,boolean,False,"when enabled, perform the constraining on drivers/loads of tdm netlist",1
place.tdm.constrainTDMNetlistNewInsts,boolean,False,"when enabled, perform the constraining on new insts",1
place.tdm.excludeMultiSLRNetcut,boolean,False,"when enabled, do not TDM any netcut that spans more than one SLR cut",1
place.tdm.executePrototypeSolution,boolean,False,execute a non-functional tdm prototype solution,0
place.tdm.falsePathTdmClk,boolean,False,"create a clock group comprising the fast clock in tdm, rendering all paths to it to be false",0
place.tdm.FastDomainPercOfBudget,integer,False,percentage of a tdm path that is intended for the max ratio to assign to a netcut,0
place.tdm.highPriorityClkNet,boolean,False,enable marking the fast clk net of tdm as a high priority clock,40
place.tdm.insertBufgInternallyForZebuFastClk,boolean,False,enable bufg and clk net insertion for Zebu design to get around false clk ent,0
place.tdm.instsPrefix,string,False,set prefix of all tdm inserted instances,0
place.tdm.jsonOutput,boolean,False,enable outputting json file to allow scriptable fetching of results of tdm runs,tdmI_
place.tdm.netsPrefix,string,False,set prefix of all tdm inserted nets,0
place.tdm.numTDMGroupsPerCounter,integer,False,number of tdm groups connected to each tdm counter,tdmN_
place.tdm.overrideFastClk,boolean,False,override and use fast clk specified in place.tdm.overrideFastClkName,32
place.tdm.overrideFastClkName,string,False,fast clock name to use when place.tdm.overrideFastClk is set,0
place.tdm.overrideFastClkNetName,string,False,fast clock net name to use when place.tdm.overrideFastClk is set,tdmOverrideFastClkNameNotSet
place.tdm.partitionAltDefaultWeight,integer,False,default weight to use on all nets when generating a partitioning alternative for tdm,tdmOverrideFastClkNetNameNotSet
place.tdm.performPrePartitionTDMability,boolean,False,enable using an advanced tdm-aware partition weighting,8
place.tdm.runSweepAfterTDMInsertion,boolean,False,run sweep at the end of placer if tdm was inserted,1
place.tdm.seedPlaceConstrainedInsts,integer,False,"when enabled, perform the task that we might end up doing - adding a placement to the new instances",1
place.tdm.setNetManagerVerboseToBasic,boolean,False,"set verbosity level of tdm net controller to BASIC always, regadless of main verbosity setting for tdm",1
place.tdm.solutionSelection,integer,False,instruct TDM which solution selection to adopt. basic sample(0) -advanced sample using generic functions(1) - sll target builder(2),0
place.tempFixCostMove,boolean,False,Use for debugging FastOpt degradations,2
place.tempFixSeenNets,boolean,False,Use for debugging FastOpt degradations,0
place.termOffsetMonitorBlockId,integer,False,Block ID to be monitored in term offset calculation,0
place.termOffsetVerbose,integer,False,Parameter controling verbose output in term offset computer,-1
place.testCommitOperations,boolean,False,put functions in commiter into test mode,0
place.testMPFCheckpointing,boolean,False,Test MPF checkpointing,0
place.testNoUpdate,boolean,False,Check that NOUPDATE is indeed cleared from all nodes during Reset,0
place.testOlympusCRPR,boolean,False,param to test Olympus CRPR code,0
place.TestQPInitStarLoc,boolean,False,internal boolean flag,0
place.testSerialization,boolean,False,self explanatory,0
place.threshLutRamCount,integer,False,"Max num lut ram insts at a site, above which do not saturate into this site",0
place.thresholdForRemovingStaticGapInPRFlow,integer,False,"The number of static CLB columns within the RM pblock. If the number is smaller than or equal to the given threshold, the static area will be zeroed out during global placement. 0 threshold means do not zero out capacity.",15
place.timerTest,boolean,False,Test construction and STA call,1
place.timingDriven,boolean,False,Perform timing driven placement,1
place.timingUpdateOnlyCriticalNetDelays,boolean,False,"Update only the critical net delays during placement, else update all net delays",1
place.timingVerbose,integer,False,Timing verbose level during placement,1
place.trackInsts,string,False,Instances to track,1
place.translateBelProhibitToSiteProhibit,boolean,False,Prohibit the entire site if the Bel is prohibited,None
place.treatBadClockRegionPropAsError,boolean,False,error out if CLOCK_REGION constraint is illegal,1
place.tritonIOClockXDC,boolean,False,Write out XDC file for IOClock for triton flow,0
place.tryExcludingSourceFromClockPartition,boolean,False,"When set to true, if clock legalization failed in default mode (when clock source included in the partition), try another iteration by excluding the source.",0
place.tryMacroShift,boolean,False,Try shifting macros in columns,1
place.turnOffMemoryProfilingDuringTiming,boolean,False,Temp during memjack profiling. To delete in future,1
place.turnOffOldAreaConstraintDB,boolean,False,Turn off the old area constraint DB,0
place.unplaceSlackDelta,integer,False,Unplace a block if slacks of its terms are greater than WNS + this number during PPO flow,0
place.updateClockPins,boolean,False,Update clock network delays,1500
place.updateClockTreesInILR,boolean,False,param to turn on updating clock trees in ILR iterations,1
place.updateTimingBeforeFM,boolean,False,Run update timing before FM,1
place.updateUseEstimatedDelayFlagForClkNets,boolean,False,param to turn on/off forcing estimated delays for global clocks that are fully routed but not all the way to the site pins,0
place.updateWireDelaysAndTimingAfterUpdaingClockTree,boolean,False,param to turn on updating timing after clock tree is updated,0
place.updClkPinsInGP,boolean,False,Update clock pin delays in GP,1
place.upperUtilToAddNetPins2RtCongMap,float,False,Upper lut util to add net pins to routing cong map,1
place.uramPipelineRegisterOptVerbose,integer,False,Enable verbose output for URAM pipeline register optimization,0.4
place.useAdjustModeForDiscrete,boolean,False,Turn on adjust mode for discrete placer,0
place.useDataDrivenCanPlaceCfg,boolean,False,Temporary until HAPLPlaceApi is not constructed repeatedly,0
place.useExternalPlacer,integer,False,"Use an external placer (0: disabled (default), 1: load out.pl, 2: ntuplace3, 3: ripple Value should be >= 0 and <= 3",0
place.useFastCanAssign,boolean,False,placer update timing multi-threading,0
place.useFastDlyCalc,boolean,False,Build and use TermInfo Cache for fast delay calculation,0
place.useFloorValueForBinCoordinateTranslation,boolean,False,param to switch between floor/ceil value in bin coordinate translation,1
place.useInstTermHash,boolean,False,instTerm,0
place.useIntCommForMultiRoot,boolean,False,Require the need to manually set the MULTI_CLOCK_ROOT property to use and parse multi-clock root info from user,1
place.useLUTNMPinMapping,boolean,False,Use LUTNM pin mapping during delay calculation,1
place.useMatchAssign,boolean,False,Use Matching Assigner for Area Legalization,1
place.useMultiCornerTimer4PathOpt,boolean,False,Use multi corner mode for the timer during path optimization.,1
place.useMultiCornerTimer4PostCommit,boolean,False,Use multi corner mode for the timer during post-commit optimization.,1
place.useMultiCornerTimer,boolean,False,Use multi corner mode for the timer.,1
place.useMultiCornerTimerwithCommonNode,boolean,False,Use Common Node multi corner mode for the timer during path optimization.,1
place.useNewBudgeter,boolean,False,Use new budgeter,0
place.useNewILR,boolean,False,Use new ilr,0
place.useNewPbAlMeshImpl,boolean,False,self explanatory,0
place.useOldFlopAreaHeuristic,boolean,False,Use old flop area heuristic for shapes,0
place.usePlaceDBPinMapping,boolean,False,Use placedb instead of routed sites for inst term to site pin mapping,0
place.useRelevantTerms,boolean,False,Use the relevant terms in computing the B2B WL.,0
place.userLagunaDebug,integer,False,USER_SLL_REG debug,1
place.userLaguna,integer,False,USER_SLL_REG property handling,325
place.userLagunaRadius,integer,False,USER_SLL_REG search radius,0
place.userLagunaSearchLimit,integer,False,USER_SLL_REG search limit,200
place.userLagunaSimPL,integer,False,USER_SLL_REG handling in SimPL. 1: include Laguna mesh,1000000
place.userLagunaWatchFlop,string,False,watch user_laguna flop,0
place.userSpecifiedCapacityReduction,string,False,Specify capacity reduction manually,None
place.useSimplMT,boolean,False,self explanatory,None
place.useSparseMatrixNetlist,boolean,False,Use the sparse matrix representation of the netlist.,1
place.useUtilBasedMaxWhitespaceCoef,boolean,False,Control the coeficient controlling maximum whitespace that can be added,1
place.useV7FFIdsForV8,boolean,False,Use quarter slice Ids for half slices for V8 arch,0
place.useWeightedCenterForClkRoot,boolean,False,"When true, calculate the weighted center of the loadBB for each clock root. When set to false, use old calculation method of geometric center of loadBB.",0
place.useZeroClkSkewForInit,boolean,False,Use zero clock skew during initial timing update,0
place.vertBidIntCutCoef,float,False,Obsolete,0
place.vertIntCutCoef,float,False,Obsolete,1
place.vPartCoreNumThreads,integer,False,self explanatory,1
place.watchInsts,string,False,watch instances in placer flow,8
place.whitespaceInsertionPessimismCoef,float,False,Bigger this value more whitespace will be inserted,None
place.writeHmetisCheckpoint,boolean,False,Write Hmetis input into a binary file.,0.5
place.xDlyCoef,float,False,X delay Coeff,0
place.xiphiCrossingDly,integer,False,XIPHI crossing delays during GP/DP,-1
place.yDlyCoefAcrossSLR,float,False,Y delay Coeff across SLR,-1
place.yDlyCoef,float,False,Y delay Coeff,-1
place.zeroDistDlyAcrossSLR,float,False,Overwrite zero dist delay across SLR,-1
place.zeroDistDly,float,False,Overwrite zero dist delay,-1
power.addConstantPinsForCap,boolean,False,"For SLR/LUTRAM, the constant address pins will also be used for toggle rate averaging",-1
power.assertHighFanoutEnable,boolean,False,Assert high fanout enable together with set_sa -deassert_resets,1
power.BramSDPPropagationFix,boolean,False,Fix for propagation of BRAM SDP Mode designs,0
power.bramStdbyCurrent,boolean,False,BRAM stdby Current.,0
power.checkGTDatarateViolations,boolean,False,Check GT datarate violations using timer interface,1
power.checkXpeLogicModel,boolean,False,Used to use stand alone xpe models while importing data,1
power.ClkResourceAnalysis,boolean,False,Dump Clock Net resource information,0
power.clockFrequency,string,False,Clock frequencies used in power estimation,0
power.correctTDPWidth,boolean,False,This is to correct the synthesis issue where we have 0 width for TDP,100
power.correlateDspPower,boolean,False,This is to export the weighted toggle rate to correlate dsp power between RP and XPE,0
power.correlatePropagationResults,boolean,False,Correlate net probabilities and frequencies between 2 consecutive runs of report_power; used for debugging,1
power.deassertSetReset,boolean,False,deassert set reset,0
power.debugIncr,boolean,False,Debug incremental analysis,0
power.disableGlitchAnalysis,boolean,False,Disables glitch activty estimation for vector-less flow,0
power.disablePowerUp,boolean,False,Disable power-up reporting for voltage supplies,0
power.disableUnsupportedParts,boolean,False,Disables power computation commands for unsupported parts,0
power.disableUramMatrixExportXpe,boolean,False,Disable grouping of URAMs in a Matrix while exporting to XPE,1
power.distributeClkPwr,boolean,False,"When 2 clks are driving a slice, distribute the slice clock power over both",0
power.doIncrBackend,boolean,False,Enable Incremental Netlist Update Post-Place,1
power.DumpCycleNetInfo,integer,False,"Dump information about cycle nets where boost graph found a back_edge. O: Don't dump anything, 1: Dump summary, 2: Dump name of each nets Value should be >= 0 and <= 2",0
power.dumpIntTilePowerMap,boolean,False,"Enable printing out the tile by tile power numbers for the design to a file, for internal heatmap use",0
power.dumpTilePowerMap,boolean,False,"Enable printing out the CSV files needed by IcePak, giving the tile power numbers for the design",0
power.enableBramEnableXpe,boolean,False,Include BRAM enable signal for XPE grouping,0
power.enableBRAMGroupingForReport,boolean,False,Enable Grouping of cascaded BRAMs for GUI and Text reporting.,0
power.enableCarry8Power,boolean,False,Enable the power calculator for internal muxes used in CARRY8,1
power.enableCarry8RouteBelPower,boolean,False,Enable the power for route throgh bels in a SLICE which are driven by Carry8,0
power.enableClockDisplay,boolean,False,Enable clock on net in GUI window,0
power.enableCounter,boolean,False,Enable counter analysis,0
power.enableDiabloFlow,boolean,False,Enables Diablo flow for evaluation,1
power.enableEverestFlow,boolean,False,Enables Everest flow for evaluation,1
power.enableFanoutSignalPower,boolean,False,This is to enable signal power for based on the numbes of fanout loads on given routed net,0
power.enableFifoPropagation,boolean,False,Enables FIFO propagation,1
power.enableFSMAnalysis,boolean,False,Enable lut-ff loop analysis,1
power.enableGlitchAnalysis,boolean,False,Enable glitch activity estimation for vectorless flow,1
power.enableHierXpe,boolean,False,Generate Hierarchical XPE data,0
power.enableHighFanoutXpe,boolean,False,Export High Fanout Bels in separate group,1
power.enableInternalToggleRateXpe,boolean,False,Consider internal toggle rates while exporting logic toggle rate value,1
power.enableLutRouteBelPower,boolean,False,"Enable the power for route throgh bels in a SLICE which are driven by LUT, LUTRAM and SRL",1
power.enableOlyFlow,boolean,False,Enables Olympus flow for evaluation,0
power.enableRouteThroLutPower,boolean,False,Enable the power calculator for route thro bels in a SLICE,1
power.enableSigQModel,boolean,False,Enables Quadratic models for post place and post place signal power estimation.,0
power.enableSPowerXpe,boolean,False,Include spower info for LOGIC,1
power.enableSSACheck,boolean,False,Enable Checking validity of probability and signal rate pair,1
power.enableTestMode,boolean,False,for some testing only setup,0
power.enableUnconnectedCarry8PinPower,boolean,False,Enable power calculation for Carry output pins which are not connected to a net.,0
power.enableURAMGroupingForReport,boolean,False,Enable Grouping of cascaded URAMs for GUI and Text reporting.,0
power.enableXpeAnalogusClockReporting,boolean,False,Enable Clock reporting analogus to XPE.,1
power.exportGlitchXpe,boolean,False,Export Glitch Information for logic sheet of XPE,1
power.fixSequentialBoundary,boolean,False,Fix SA's at sequential boundary with propagated results from last propagation,1
power.forceDuplicateEdges,boolean,False,"for testing purpose, for edge duplicates even in full flow",0
power.generalPurposeDbg,boolean,False,General Purpose Dbg,0
power.generateActivityData,boolean,False,Generate Signal activity Data,0
power.generateBramData,boolean,False,Generate Bram activity Data,0
power.generateCEData,boolean,False,Generate Clock Enable activity Data,0
power.generateClkData,boolean,False,Generate Clock activity Data,0
power.generateDSPData,boolean,False,Generate DSP activity Data,0
power.generateXpeFanoutToNodeMapping,boolean,False,Generate Fanout to Node Data,0
power.generateXpeLogicCap,boolean,False,Generate Capacitance Data Per Node,0
power.glitchVerbose,integer,False,Verbose level for glitch analysis,0
power.groupBramCascadeForXPE,boolean,False,Enable Grouping of cascaded BRAMs for XPE exporting.,0
power.highFanoutEnableThreshold,integer,False,Setting threshold which defines high fanout enable.,1
power.incrCallbackDebug,integer,False,Debug incremental call backs,1000
power.incrClockAssociation,boolean,False,Enables incremental clock association,0
power.incrComplexBels,boolean,False,Enables incremental complex bels,0
power.incrConstrApply,boolean,False,Enable incremental constraints applying,1
power.incrDefault,boolean,False,Enabled incremental default,0
power.incrGraph,boolean,False,Enables incremental boost graph,0
power.incrNetlist,boolean,False,Enables incremental netlist,0
power.incrPowerCalc,boolean,False,Enables incremental power calculation,0
power.incrPropagation,boolean,False,Enables incremental propagation,0
power.incrTestMode2,boolean,False,Enables work-around to ensure that full and incremental analysis give same results for graph building,0
power.incrTestMode,boolean,False,Enables work-arounds to ensure that full and incremental analysis give same results for netlist update,0
power.incrTopoSort,boolean,False,Enables incremental topo sort,0
power.limitNumRelevelization,boolean,False,debuggingg purpose,0
power.mantissaOfSchematicSA,integer,False,Number of digits to be used after decimal point for switching activity on schematic,1
power.maxThreadsBDD,integer,False,Maximum number of threads used for BDDs,2
power.maxThreadsIncrPropagation,integer,False,Maximum number of threads created for report_power. A non-zero value will override any value set for global.maxThreads. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 24,0
power.maxThreads,integer,False,Maximum number of threads created for report_power. A non-zero value will override any value set for global.maxThreads. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 24,0
power.maxThreadsPropagate,integer,False,Maximum number of threads used for propagation,0
power.mergeBramCascadeRowXPE,boolean,False,Enable merging of cascaded BRAM groups for XPE exporting.,0
power.mipiHsRxEnable,float,False,MIPI HSRX_DISABLE pin probability.,1
power.newGlitchAnal,boolean,False,New glitch analysis,0.7
power.newGlitchPropagation,boolean,False,use new glitch prop algo,1
power.newGlitchProp,boolean,False,Use new glitch propagation algorithm,0
power.noMaxJunctionTemp,boolean,False,no max temperature limit.,1
power.nonGtHighestFrequency,boolean,False,Used to use stand alone xpe models while importing data,1
power.nonTimingDriven,boolean,False,Run report power in non timing flow,1
power.numPropIterations,integer,False,Max iterations in propagation,0
power.persistentGraph,boolean,False,Keep power graph alive to enable incremental operation,10
power.precomputeDebug,boolean,False,Debug precomputation message,0
power.printIncrDbgMsg,boolean,False,for debug purpose,0
power.printPwrSums,boolean,False,Print checksums to help debugging repeatability issues,0
power.printPwrSumsForTasks,boolean,False,Print checksums to help debugging repeatability issues for tasks,0
power.printRuntimeMemoryStats,boolean,False,"Enables printing of internal runtime, memory statistic messages.",0
power.pseudoFullMode,boolean,False,for debug purpose,0
power.reportMissingArcs,boolean,False,report number of missing pip context IDs/arcs,0
power.reportMissingClocks,boolean,False,Enable Checking of missing clocks upon report_power,0
power.runtimeVerbose,integer,False,Print debug messages about run time,0
power.separateLogicTypeXpe,boolean,False,Export Different type of Bels in separate group,0
power.showDynamic,boolean,False,Display dynamic internal power in power summary tables,1
power.showSAonSchematic,boolean,False,Show switching activity on schematic,0
power.sigDigits,integer,False,Significant digits used in power estimation reporting,1
power.skipReleasePwrAnalysis,boolean,False,Use for a regression: Don't release power analysis at end of power_opt_design,3
power.sortEdges4Checksum,boolean,False,Sort edges in Boost graph before calculating checksum,0
power.suppressLowPwrHierInText,boolean,False,Suppress low power rows in By Hierarchy section of text report,0
power.tileGridSizeForHeatMap,integer,False,"Param to control the size of the tile grid used for dumping out the power numbers, to be used for heat maps",1
power.useControlSetsAnalysis,boolean,False,Use control sets analysis to increase dynamic power,1
power.useEnableDefaultRate,boolean,False,Enables forcing clock enable signal probabilites to default values for the nets with fanout > 200,1
power.useResetDefaultRate,boolean,False,Enables forcing reset/set signal probabilites to default values for the nets with fanout > 200,0
power.vectorLessVerbose,integer,False,Verbose level for Vector-less engine,0
power.warnDftsPortsForPwrOpt,boolean,False,warn power-opt for default input ports,0
power.xpeExportHighestFrequencyThreshold,integer,False,Use clock frequency below this to export unconstrained rows in XPE,0
power.xpeHighFanoutNodeThreshold,integer,False,XPE Logic sheet information is exported to a separate row for high fanout nets when number of nodes exceeds this threshold,750
power.xpeLogicHierarchyThreshold,integer,False,XPE Logic sheet information is split in hierarchies till number of top-level hierarchies are less than this threshold.,100
power.xpeMode,integer,False,XPE interoperability file mode,1000
project.addBlockFilesetFilesForUnifiedSim,boolean,False,Add files from block filesets,0
project.addDefaultBootloopFileToProject,boolean,False,Automatically adds the IP Bootloop ELF file to the fileset,0
project.addSimulatorDirForUnifiedSim,boolean,False,Add simulator sub-directory in launch directory path for unified simulation flow,0
project.applySmartConnectDontTouch,string,False,Determines how to apply DONT_TOUCH attributes to child composites of the SmartConnect HIP.,1
project.archive.preserveLocalIPCache,boolean,False,Enable archiving of cached IP directory in the archived project,None
project.assembleFilesByLibraryForUnifiedSim,boolean,False,Group design files by common library to improve compile time,0
project.autoGenerateIPBehavModelOrNetlist,boolean,False,Generate IP behavioral models for simulator language or synthesized functional netlist if language not supported,1
project.bindSharedLibraryForXSCElab,boolean,False,Bind shared libraries for the XSC elaboration stage.,0
project.boardPartRepoPaths,string,False,Used to provide access to board part repositories during project creation.,1
project.bypassElab,boolean,False,"Use faster, but less capable Verilog reader when importing Verilog sources",None
project.captureAdditionalTopProps,boolean,False,capture all of the top properties.,0
project.checkRunResultsForUnifiedSim,boolean,False,Check for synthesis/implementation run results before generating netlist,0
project.compileBaseLibWithSVForCompileSimlib,boolean,False,Compile secureip SV components library with system verilog switch,0
project.compileCompatibleVerilogToUnisimLibrary,boolean,False,Compile compatible unisim verilog components to VHDL unisim library for hybrid compilation,1
project.compileGlblForEADeviceFamily,boolean,False,Compile glbl module for EA architectures for VHDL designs instantiating verilog primitives.,1
project.compileIPLibsForActiveHDL,boolean,False,Compile IP static library for Active-HDL simulator,1
project.compileIPLibsForRiviera,boolean,False,Compile IP static library for Riviera-PRO simulator,1
project.compileLibraryForFasterSimulation,boolean,False,Compile library for faster simulation,1
project.compileProtectedSimulationModels,boolean,False,Compile protected simulation model library,0
project.compileProtectedSimulationModelsForWindows,boolean,False,Compile protected simulation model library for windows platform,0
project.compileSimModelsForSelectedSimulator,boolean,False,Compile simulation models for selected simulator,1
project.compileSimulationModelsDebug,boolean,False,Compile SystemC simulation model library in debug workspace,0
project.compileSimulationModelsForOsci,boolean,False,Compile simulation model library for OSCI standard.,0
project.compileSystemCSimulationModels,boolean,False,Compile SystemC simulation model library,1
project.compileUnisimLibWithSVForCompileSimlib,boolean,False,Compile unisim SV components library with system verilog switch,1
project.compileXilinxVipLocalForDesign,boolean,False,Compile xilinx vip library locally,1
project.compositeFile.generatePullThroughForSynthesis,boolean,False,Generate the output products for synth_design.,0
project.compositeFile.retainForSynth,boolean,False,"When true, the sub-design files are passed to synthesis",0
project.compositeFile.retainHier,string,False,"Identifies and controls the DONT_TOUCH default behavior with respect to sub-design files. Possible values: All, ConstrsOnly, and None",1
project.continueSimForUnsupportedSimLangIPs,boolean,False,"Print list of IPs that do not support the current 'simulator language' and continue simulation, when running from the GUI",All
project.copyDataFilesForSim,boolean,False,Copy the IP MIF/DATA files to the simulation run directory,0
project.copyDataFilesForSynth,boolean,False,Copy the IP MIF/DATA files to the synthesis run directory,1
project.copyMathEngineSolutionToPlaceDB,boolean,False,Copy Math Engine Solution Results to PlaceDB during design load.,1
project.coreContainer.alwaysCreateXCI,boolean,False,Determines the default value for the property coreContainer.alwaysCreateXCI for new projects.,1
project.customTmpDirForArchive,string,False,Store temporary archive files in this directory,0
project.customTmpDirForCompileSimlib,string,False,Store temporary simulation library files in this directory,None
project.data2mem.blockCreateBMMProperty,boolean,False,For block filesets - populate the brams but don't set the bmm_info_design property. Default is true so always populate for block filesets.,None
project.data2mem.useBMMDataFromDesign,boolean,False,Use memory map data that is annotated in the design instead of the old BMM flow,1
project.dcp.dontClearPhysdb,boolean,False,Don't clear physdb before reading xdef when loading a dcp,0
project.debugDebugFlow,boolean,False,enable debugging of the debug (chipscope) flow.,1
project.defaultIPCacheSetting,string,False,"Default setting for IP Cache usage for all new projects: valid values are 'none', 'local', or existing <remote_cache_path>.",0
project.defaultIpRepository,string,False,Default name for the default IP repository files are put into; user may set the name to a different value in the project,None
project.defaultLibrary,string,False,Default name for the default library files are put into; user may set the name to a different value in the project,None
project.defaultXPMLibraries,string,False,List of XPM Libraries. This will initialize the project based property call XPM_LIBRARIES. This parameter must be set before opening/creating a project to take effect.,xil_defaultlib
project.DisableApplyingXPMConstraints,boolean,False,When set to TRUE - skip the XPM files so that the XPM files are not applied as constraint files. Default is FALSE,None
project.donotAddRTLIncludesInArchive,boolean,False,do not find and add RTL include files in archive,0
project.enable2StepFlowForModelSim,boolean,False,Execute 2-step simulation flow for ModelSim-PE/DE/SE editions for Unified Simulation,0
project.enableAldecUnifiedFlow,boolean,False,Enable Aldec unified simulation flow,1
project.enableAllIPReference,boolean,False,"Enable references with any and all IPs, not just those explictly allowed.",1
project.enableAutoExportIPUserFiles,boolean,False,Keep the central simulation directory up-to-date with IP and BD file modifications,0
project.enableBITabFlow,boolean,False,Enable Board Interface Tab Flows,1
project.enableBMMGeneration,boolean,False,Force write_bmm as part of launch runs for impl run,1
project.enableBoardFlow,boolean,False,Enable Board Flows,1
project.enableCentralSimRepo,boolean,False,Generate and populate the central simulation directory for a project,1
project.enableCoreContainer,boolean,False,Determines the default value for the property coreContainer.enable for new projects.,1
project.enableCoreContainerForHIP,boolean,False,Enable core containers for hierarchical IP.,0
project.enableCreateDontTouchFile,boolean,False,Enable the creation of the dont_touch.xdc file when the synthesis script is generated.,1
project.enableDashboardSummary,boolean,False,Enable Dashboard Summary with gadgets.,1
project.enableDebugDesignId,boolean,False,Enable debug design id,1
project.enableDesignId,boolean,False,Enable design id,0
project.enableExportSimulation,boolean,False,Allow the export for simulation feature to be visible in the GUI,0
project.enableHierOOC,boolean,False,Enables 1st level nested OOC functionality,1
project.enableHierOOCForIP,boolean,False,Enables 1st level nested OOC functionality for IPs. NOTE: This is a temporary param that will be removed!,1
project.enableHLSInRuns,boolean,False,Enables calling compile_c in synthesis run scripts,1
project.enableHLSRuns,boolean,False,Enables creating separate runs for compile_c execution,1
project.enableHwDefRegeneration,boolean,False,"enable new hwdef generation flow, export_hardware changes and sw parameter staleness flow.",0
project.enableHwHandoff,boolean,False,Enable Hardware Handoff Flows,0
project.enableHwHandoffEOU,boolean,False,Enable Hardware Handoff EOU Flow,1
project.enableHWXFlow,boolean,False,Enable hardware container flow for programming FPGA,1
project.enableIncrementalSimulation,boolean,False,Enable incremental simulation flow,0
project.enableIPSimCompiledLibs,boolean,False,Enable compiled IP simulation library flow,1
project.enableLSFforRuns,boolean,False,use LSF to launch runs from VRS,1
project.enableMEFlow,boolean,False,Enables calls to ME Flow.,1
project.enableMergedProjTcl,boolean,False,Make write_project_tcl write out BD creation steps as a proc instead of importing *.bd files,1
project.enableModuleReference,boolean,False,Enable module sources to be added on block designs.,1
project.enableModuleReferenceWithSubDesignIP,boolean,False,Enable module sources to be added on block designs.,1
project.enableNetlistReference,boolean,False,Enable references that consist of or contain a netlist.,1
project.enableNewImplRunScript,boolean,False,Enable the new impl run script that adds IPs and BDs instead DCPs and XDCs,0
project.enableNGCforNon7Series,boolean,False,Enable NGC support for post 7-series devices,1
project.enableNOCFlow,boolean,False,Enables calls to NOC Compiler.,0
project.enableNonBDHierarchicalOOC,boolean,False,Enables hierarchical OOC for hierarchical IP that don't have a BD,1
project.enableOOCBDReference,boolean,False,Enable references with BD in OOC Modes.,0
project.enableOOCforIPI,boolean,False,"Enable creating OOC blocks that contain IPI designs, in the GUI.",0
project.enableOOCHdlReference,boolean,False,Enable references with OOC HDL blocks.,1
project.enableOOCIPReference,boolean,False,Enable references with OOC IP.,0
project.enableOpenCheckpointWithCurrentProject,boolean,False,Enable open_checkpoint command to use the current project.,0
project.enablePackagedBDHandoff,boolean,False,Enable packaged BD files for Handoff,0
project.enablePerfMeasureForNewXpr,boolean,False,"This is a temporary parameter, enable the performance measure output when use the new xpr parser/wrter.",0
project.enablePlatformHandoff,boolean,False,Enable exporting of platform files to SDK,0
project.enablePMCBootSettings,boolean,False,Enables PMC boot settings on project,0
project.enablePRFlow,boolean,False,Enable PR project flow,1
project.enablePRFlowIPI,boolean,False,Enable PR project flow in IPI,1
project.enablePRFlowIPIOOC,boolean,False,Enable PR project flow in IPI in OOC,0
project.enablePRGUIFlow,boolean,False,Enable PR project flow in GUI,1
project.enablePTGenFlow,boolean,False,Enable Peripheral Template Generation Flows,1
project.enableReadChipscope,boolean,False,Enables reading chipscope.xml and transformation,1
project.enableReferenceBd,boolean,False,Enable block design sources to be added as reference modules.,1
project.enableRegisterDbHandoff,boolean,False,Enable exporting of IP register database to SDK,0
project.enableReportConfiguration,boolean,False,enable reports configuration infrastructure,0
project.enableRMWithSubdesigns,boolean,False,Enables creating designs with RM having XCI,1
project.enableRTLKernelBD,boolean,False,Enable packaging RTL kernels that contain a block diagram.,1
project.enableRTLKernelReference,boolean,False,Enable packaging RTL kernels that contain module references.,0
project.enableRunGrouping,boolean,False,Enable the new run grouping in the Design Runs view,0
project.enableSecureipUblazeSimulation,boolean,False,Enable secureip ublaze C source precompilation and referencing in simulation,1
project.enableSimTypesForSystemSimulation,boolean,False,Enable sim_types project property for system simulation.,1
project.enableSmartRunsUpdate,boolean,False,Enable smart update of project runs status,0
project.enableSystemCCompilationForQuestaOnWindows,boolean,False,Enable SystemC source precompilation for Questa Simulator,1
project.enableSystemCSimulationForXSim,boolean,False,Enable SystemC source precompilation and simulation for Vivado Simulator,1
project.enableSystemCSupport,boolean,False,Enable SystemC source precompilation and simulation support.,1
project.enableSystemVerilogReference,boolean,False,Enable SystemVerilog source as the top of a reference.,1
project.enableUnifiedSimulation,boolean,False,Enable unified simulation flow,0
project.enableVerboseDebugDesignId,boolean,False,Enable verbosedebug design id,1
project.enableVHDL2008,boolean,False,"Allow setting files to type ""VHDL 2008""",0
project.enableVHDL2008Reference,boolean,False,Enable VHDL 2008 source as the top of a reference.,1
project.enableVPSHierarchicalOOC,boolean,False,Enables hierarchical OOC for the Video Processing Subsystem,0
project.enableWarnOnViolation,boolean,False,Enable -warn_on_violation for report_timing_summary for impl run,1
project.enableXceliumSimulation,boolean,False,Enable Cadence Xcelium simulation in Vivado,1
project.enableXPMLibraries,boolean,False,Use of the XPM Libraries requires that this param get set to TRUE. This will enable the visibility and use of the project based property call XPM_LIBRARIES.,1
project.enableZynqSimulation,boolean,False,Enable Zynq simulation for internal/beta testing ONLY,1
project.encryptCompiledPackagesForXSim,boolean,False,Pass -encryptdumps switch to xvhdl while compiling the packages,1
project.exportHardwareHierBD,boolean,False,"Allow export hardware to work for multiple instances of bd in the top, bd's may be either single or mix of SBD, Ref-BD or just multiple instances of BD stitched in top HDL.",1
project.exportHardwareLabtools,boolean,False,Allow export hardware to work for standalone labtools.,1
project.exportHardwareWithBitstream,boolean,False,When writing the implementation run script - include the export_hardware Tcl command.,0
project.exportHdfToDcp,boolean,False,enable exporting HDF into DCPs.,0
project.filterOOCIPMessages,boolean,False,Filter IP messages in OOC synthesis runs,0
project.flattenPS7Core,boolean,False,Flatten Processing_System_7 Core in Hardware Handoff Flow,1
project.handleIncrementalDcpFiles,boolean,False,Handle incremental checkpoint by adding dcp's to utility fileset,0
project.handleUtilityFiles,boolean,False,Create utility fileset for pre/post tcl files,1
project.HSVDefaultForNewProjects,string,False,default value for source_mgmt_mode for all projects,1
project.ignorePRInstanceValidation,boolean,False,Ignore validation of PartitionDef instances,Unknown
project.importXise.forceIPImport,boolean,False,"during xise import, force the IP to always be imported",0
project.includeIPStaticVHFileDirsFromRepo,boolean,False,Find and include IP static verilog header file directories from installed repository instead of from ip_user_files/ipstatic,1
project.initMemMap,boolean,False,Initialize memory data map,0
project.invokeMECompiler,boolean,False,Invokes ME Compiler during design load.,0
project.IPIForceOOC,boolean,False,Sets the default state for OOC if project.enableHierOOC param is enabled.,0
project.iseMode,boolean,False,for ProjNav/ISE integration,0
project.isImplRun,boolean,False,Indicate if operation is performed as part of the implementation run,0
project.keepTmpDir,boolean,False,keep temp directories for debugging,0
project.loadDesignForRDILaunch,string,False,"Open an internal design for launching Vivado runs. auto: open an internal design if required for chipscope insertion (unless one is already open). true: always open an internal design (unless one is already open). false: never open an internal design. Values: true, false (default), auto",0
project.loadTopLevelOOCConstrs,boolean,False,Allow top level OOC constraints to be loaded when opening an out_of_context top level synth run,false
project.loadUserOOCConstrs,boolean,False,Allow user OOC constraints to be loaded when opening an out_of_context top level synth run. This is mutually exclusive with 'project.loadTopLevelOOCConstrs',0
project.migrateChipscopeToXdc,boolean,False,migrate chipscope xml to xdc at project open if this param is set to true,1
project.migrateDesignPropsToXdc,boolean,False,Migrate designprops.xml and usercols.xml to xdc,1
project.NoTimeStamp,boolean,False,Do not put TimeStamp in generated files,0
project.ooc.errorOnBoundaryCheck,boolean,False,"Verilog parameters, VHDL generics, and other conditions on the OOC instantiation boundary result in an error and prevent the block creation.",0
project.ooc.includeConstrsInDCP,boolean,False,Restore 2013.4 block synthesis run behavior by including constraints in dcps generated by block runs.,1
project.oocSynthUnbuffered,boolean,False,Prevent synthesis from inserting IO buffers on ports that are directly connected to ooc blocks.,0
project.overrideIPStaticPrecompile,string,False,"Control IP static precompile flow using three values: NA (default: Not Applicable), force (Always use precompile flow), disable (Donot use precompile flow). When value is set to 'force' or 'disable', then the 'project.ipstatic.use_precompiled_libs' property value will be ignored. For 'NA', this property value will be considered.",1
project.paUcfFile,string,False,ucf file name where PlanAhead generated constraints should be stored,
project.pinAheadLayout,boolean,False,bring up PinAhead Layout,None
project.printDebugMsgForSimModelLibRef,boolean,False,Print debug messages for simulation model compiled library referencing,0
project.printDebugMsgForSimulationModels,boolean,False,Print debug messages for simulation model compilation,0
project.printEdkToolMsgLog,boolean,False,print the messages generated by EDK tools in the console,0
project.printTclErrorsForUnifiedSimulation,boolean,False,Print Tcl interpreter error stack for unified simulation Apps,1
project.protectedCompiledLibrary,string,False,Custom directory path to the protected compiled library,0
project.questaSimModelCompiledLibraryPath,string,False,Custom directory path to the Questa simulation compiled library,None
project.removeIPDontTouchForImpl,boolean,False,Removes the DONT_TOUCH on IP boundaries after at post synthesis.,None
project.removeXDCDontTouchForImpl,boolean,False,Removes the DONT_TOUCH on XDC constraint files at post synthesis.,1
project.retargetNetlist,boolean,False,retargets in-compatible cells to compatible ones,1
project.runInitFile,string,False,Init file to be sourced by vivado as part of launch_runs,0
project.runs.noReportGeneration,boolean,False,Disable the report generation (other than timing reports) in synthesis and implementation runs,None
project.SaveAs.copySimTmpDirs,boolean,False,Include temporary simulator compiled data in the saved as project,0
project.sdxInteractiveUseCurrentRun,boolean,False,"For SDx interactive mode in Vivado, instead of using synth_1 and impl_1, use the run designated as current",0
project.setResolutionTypeForCompileSimlib,string,False,Override simulator resolution type in modelsim.ini with the specified value (Default:fs),1
project.showOOCImplRuns,boolean,False,Show OOC implementation runs in design run tree table view.,fs
project.simmodelCompiledLibrary,string,False,Custom directory path to the simulation compiled library,0
project.skipIPStatusCheckForExportSimulation,boolean,False,"Do not perform out-of-date, not-generated verification checks for IPs in export_simulation",None
project.useOpenDesignForPRConfig,boolean,False,Use opened design netlist for getting instance paths of partition definitions to create PR cofnigurations,0
project.usePreCompiledXilinxVIPLibForSim,boolean,False,Compile and reference pre-compiled Xilinx VIP library in simulation flow,0
project.usePreCompiledXPMLibForSim,boolean,False,Reference pre-compiled XPM library in simulation flow,1
project.useRunScheduler,boolean,False,use run scheduler to schedule and monitor runs,1
project.vivado.isBlockSynthRun,boolean,False,Indicate if operation is performed as part of a block run,1
project.waveformStandaloneMode,boolean,False,displays a unified standalone waveform window sans all other views and toolbar,0
project.writeConfigMemFiles,boolean,False,Allow writing configuration memory files.,0
project.writeIntermediateCheckpoints,boolean,False,write intermediate checkpoints when running implementation,1
project.writeNativeScriptForUnifiedSimulation,boolean,False,Write compilation commands in shell script instead of 'do' file for unified simulation flow,1
project.writePhysicalNetlistForPR,boolean,False,write physical netlsit for partial reconfig export,1
project.writeProjectPath,boolean,False,"write project path to project file, to locate files if the project is moved",0
project.xpm.useNameMatch,boolean,False,Use the module name when walking the netlist instead of the XPM_MODULE property. This is temp until the RTL sets the property. Default is false.,1
project.xsimSimModelCompiledLibraryPath,string,False,Custom directory path to the XSim simulation compiled library,0
ps.enableZynqUltrascaleSecurity,boolean,False,Enable Zynq ultrascale security configuration,None
qor.suggestions.autoSuggestionThreshold,integer,False,Threshold RQA score for auto suggestions,0
qor.suggestions.implXdc2Tcl,boolean,False,Write the contents of IMPL_COMMON_XDC to IMPL_COMMON_TCL (default: on),5
rda.captureSTAPaths,boolean,False,Enable Reporting Common Critical Paths in report_design_analysis,1
rda.congestionReportFast,boolean,False,Quickly Writes out minimal congestion report (default: off),0
rda.enableVerboseQoRPrints,boolean,False,Enable prints required by QoR runs,0
rda.nPathsToCapture,integer,False,To set the max paths to capture for paths commonality reporting,0
rda.readStrings,boolean,False,Turn on reading strings,0
rdb.clock.useTransitionAsRoot,boolean,False,"If true, the clock root region will be set to the region containing the driving arc of the clock root node. Otherwise, the clock root region is set to one of the two possible drivers of the node as set in the clock virtual grid. It does not consider which driver is in use.",1
rdb.sanitizePlaceDBBeforeRouteState,boolean,False,Clear removed pointers from placeDB before populating the route state data,1
rdb.skipLockedNodeConflictCheck,boolean,False,Do not run the check to detect locked node conflicts.,0
rest.estimateOnly,boolean,False,Stop after resource estimation,0
rest.flopFactor,float,False,Flop factorization for slice calculations,0
rest.lutFactor,float,False,LUT factorization for slice calculations,-1
rest.lutFlopFactor,float,False,LUT*Flop factorization for slice calculations,-1
rest.optIOBRegisters,boolean,False,Perform IOB register optimization,-1
rest.showSlices,boolean,False,Display slices in resource estimation tables,1
route.addHoldAttr,boolean,False,Add attr <RT_HOLD_DETOUR> for instTerms with hold-detours,0
route.addTmgGlobalIters,boolean,False,add additional global timing iterations,1
route.adjustSetupbudgetForHold,boolean,False,Adjust Setup budget for hold violators,1
route.aggrGlobalIterTimingRelax,boolean,False,Lower utilization for level computation during timing relaxation,1
route.aggrRelaxDlyCoeff,float,False,Delay cost coefficient for aggressive mode,0
route.aggrTimingRelaxCongLevel,integer,False,Cong level above which aggressive timing relaxation is enabled after GIter 1,0.25
route.allAntIntentional,boolean,False,Treat all antenna as intentional,7
route.allowAStarTargetSwitching,boolean,False,Allow target switching in Astar when routing multi load nets,1
route.allowClockSkewOptForPR,boolean,False,Enable clockskew opt for PR designs,0
route.allowDlyCoefIncrease,boolean,False,Increase Delay coefficient after each global iter,1
route.allowLeafRowRtThrus,boolean,False,"Allow unsafe rtThrus on Oly (BUFCE_LEAF/CE->CLK), Dblo (ROW/CE-CLK)",0
route.allowMultiPins,boolean,False,Allow multiple pins of -pin argument in route_design,0
route.allowNewHoldInSkewOpt,boolean,False,Allow hold violations to be created with clock skew assignment,1
route.allowNonFreeResClockDetour,boolean,False,Allow non-free res routing for clock detouring,0
route.allowNonRepeatableMT,boolean,False,Enable non-repeatable multithreading,1
route.allowOfflineNodeGraph,boolean,False,Allow using offline file for node graph building,0
route.allowPCOptReverts,boolean,False,Allow reverting moves in PCOpt,1
route.allowPinProjection,boolean,False,Allow pin projection during netlist building,1
route.allowPinSwaps,integer,False,allow pin-swaps for swappable pins,1
route.allowPostConvergeInodeAssign,boolean,False,Allow Inode assignment after convergence as well,1
route.allowTiedOffFDREsForPLs,boolean,False,Allow FDREs with tied off Resets to be converted to latches,0
route.allowVccGndSlowCheck,boolean,False,Do more detailed analysis during node graph building to determine if node is VCC/GND enabled,0
route.alwaysForceUnroute,boolean,False,Always force the unroute.,0
route.alwaysTriggerFreeResHoldFix,boolean,False,Always enable hold fixing even if expansion budget is used up,0
route.analyzeCongRegions,boolean,False,Analyze congested regions,1
route.antennaHold.allowLockedGraphMod,boolean,False,allow modification of locked net graph.,0
route.antennaHold.dbgLevel,integer,False,enable antenna based hold fixing during global iteration.,0
route.aocvSpreadFactor,float,False,AOCV factor for HD->LEAF,0
route.atreeDetourCoef,float,False,atree detour cost coef,0.06
route.bbInitBloat,integer,False,amount of bbox bloat,0
route.bloatFactForLowDlyCoeffCongReg,integer,False,Bloat the congregions by this factor to consider them for low dly coeff,2
route.bloatNetBBBasedOnRoute,boolean,False,Bloat the net bb by its route nodes if they are outside current BB when iter bloat restarts,0
route.blockBtlNecksForClkRouter,boolean,False,Block bottle-neck nodes of unprojected pins,1
route.blockReservedNodesForPR,boolean,False,Reserve nodes to drive out from part-pins,1
route.bpMarginObjWeight,float,False,Weight for objective func for branch pen maximization,1
route.brachDelayAccounting,boolean,False,Account for branch delay for hold,500
route.branchPenDebugLevel,integer,False,debug level for branch penalty,1
route.branchPenV9,boolean,False,Enable V9 branch penalty computation,0
route.buildIncrNetlist4Finalize4HDPR,boolean,False,use incr mode for the netlist for finalize API call in HDPR Flow,1
route.busSkew.addMinDelayRange,boolean,False,Provide minimum in delay range,0
route.busSkew,boolean,False,Enable bus skew,1
route.busSkew.considerAllPairs,boolean,False,Consider all pairs to get most optimal solution,1
route.busSkew.dbgLevel,integer,False,DbgLevel for bus skew,1
route.busSkew.dbgPathId,integer,False,Dbg Path Id for bus skew,1
route.busSkew.debugTimingInfra,boolean,False,Debug info of timer infra for busSkew,-1
route.busSkew.detourScalingFac,float,False,Detour reduction factor,0
route.busSkew.doAllCornerAnalysis,boolean,False,Do all corner timing analysis for bus skew,0
route.busSkew.doUpdateTiming,boolean,False,All Corner updateTiming for bus-skew,0
route.busSkew.dumpFailingLPModels,boolean,False,Dump all failing busskew model files,1
route.busSkew.dumpSkewLPModel,boolean,False,Dump the LP in the text format.,0
route.busSkew.forceRePopulation,boolean,False,Force repopulation from timing data at each budgeting,0
route.busSkew.forceReSolve,boolean,False,Force re-solve of LP at each budgeting,0
route.busSkew.getBestSolution,boolean,False,Get best solution for the constraints,0
route.busSkew.inputFile,string,False,File containing the information regarding bus skew,0
route.busSkew.keepRelDelPos,boolean,False,Flag to keep rel delay always positive,None
route.busSkew.maxDetourAllowed,float,False,Max detour allowed for each bit in ns,0
route.busSkew.maxPathSegments,integer,False,Maximum number of pathsegments allowed,2
route.busSkew.maxReportedPins,integer,False,Maximum number of reported pins,2
route.busSkew.minBusSkewDefault,boolean,False,Minimize busskew by default,10
route.busSkew.minDelayRange,float,False,Min Delay range required for routing in ns,0
route.busSkew.minSlackForBestSol,float,False,Min slack for best solution,0.08
route.busSkew.ownerHoldSetupConstraint,boolean,False,Owner hold setup constraint,0.2
route.busSkew.pairCRPR,boolean,False,Enable bus skew,1
route.busSkew.populateFromTimerAPIs,boolean,False,Using timer infra for busSkew object population,1
route.busSkew.scalingFactorGrace,float,False,Scaling factor to be scaled by,1
route.busSkew.verifyWithTimingInfra,boolean,False,Verify bus skew with timing infra,1
route.bypassEmulationLicense,boolean,False,Bypass router emulation license checks,0
route.callPlacerClockAPI,boolean,False,Call placer clock API to get hints if needed,0
route.checkFalseCongestion,boolean,False,After every iteration check if we have false congestion,1
route.checkpointReadDir,string,False,dir name for load checkpointing,0
route.checkpointWriteDir,string,False,Directory for write checkpointing,None
route.checkpointWriteIter,integer,False,iteration number for save checkpointing,None
route.checkpointWriteStage,string,False,stage for save checkpointing,0
route.clearGRConstraints,boolean,False,Remove GR contraints after extracting them,None
route.ClockSkewOpt.aggrHold,boolean,False,Turn on agressive hold fixing after clock skew opt,1
route.ClockSkewOpt.fixOnlyFailing,boolean,False,"In clock skew opt hold fixing, fix only failing guys",0
route.collectFailingHighPriorityTerms,boolean,False,Collect Failing high priority terms,1
route.collectNewHoldAfterInitialRouting,boolean,False,Collect new hold failures after initial routing.,0
route.collectNewHoldOften,boolean,False,Collect new hold pins as often in re-route calls.,1
route.colorAllInputs,boolean,False,colorAllInputs,0
route.colorBouncesInInodeAssignment,boolean,False,color bounces during inode assignment,1
route.colorCostCoefForMatching,integer,False,Color cost coeff for tiles that are matched,0
route.combMinMaxHoldBudgeter,boolean,False,Use levels as weights during hold budgeting,10
route.computeEndPtChecksum,boolean,False,Compute endpoint checksum,0
route.computeRxTapSetting,boolean,False,Control for Rx tap setting computation in dedicated connection hold fix,0
route.congCostCoef,float,False,congestion cost coefficient,1
route.congEstATreeBlt,integer,False,Bloat value for ATree cong estimation,0.3
route.congEstATreePinLimit,integer,False,When to use ATree cong est,1
route.congEstShortATreeHBlt,integer,False,Bloat factoro for horizontal direction in short ATree estimation,50
route.congEstShortATreeVBlt,integer,False,Bloat factor for Vertical direction in short ATree estimation,0
route.cong.gpBlUtil,string,False,No description available,0
route.cong.gpUtil,string,False,No description available,cong/GPUtil_w_ws.dt.gz
route.congLevelForLowDlyCoeff,integer,False,Congestion level for low dly coeff,cong/GPUtil_wo_ws.dt.gz
route.congLevelThreshold,float,False,Threshold for computing congestion level,5
route.congLevelUtilThreshold,string,False,Congestion utilization thresholds,1
route.congMapPrintRectDebug,boolean,False,Dump data files for all rectangles considered for congestion analysis in router,None
route.congPlacerDetourThreshold,float,False,Only consider edges with detour larger than this threshold for congestion placer,0
route.congPlacerMode,string,False,Mode for congestion placer: WHITE_SPACE_INSERTION or WIGGLE,1.5e-10
route.congPlacerSlackThreshold,float,False,Only consider edges with slack within this threshold of wns in congestion placer in secs,WIGGLE
route.congPlacerVerbose,integer,False,Verbose level for congestion placer,2e-10
route.cong.plData,string,False,folder with place cong data,1
route.congThreshold4TimingRelax,integer,False,Congestion threshold; paths that pass through regions >= this threshold should be relaxed,cong/dir/
route.considerAllPinsInInodeAssignment,boolean,False,Do assignment for all pins,5
route.considerBranchPenalties,boolean,False,consider branching penalties in routing engine,0
route.considerEffCongRegInLowDlyCosting,boolean,False,Consider effective cong regions in low delay costing,1
route.constraintLocalClocks,boolean,False,Create delay constraints for local clocks for best routing,1
route.convLRTHold.minDetour,integer,False,Min detour required to enable detour insertion,1
route.costCoeff,float,False,No description available,50
route.costCoef,float,False,cost coefficient,1
route.createTimerWithRTDesign,integer,False,"create timer in parallel with build rtDesign (0 OFF, 1 AUTO, 2 ON)",1.1
route.dbgBranchPenaltyBldg,boolean,False,Debug branch penalty tables,1
route.dbgChecksum,boolean,False,Dump checksums debug file(s),0
route.dbgClockNetCong,boolean,False,Debug congested nodes in clock routing,0
route.dbgClockNetConstraints,integer,False,Debug clock net constraints for net,0
route.dbgClockSkewOpt,boolean,False,Turn on verbose debug for Multi-root Clock skew opt,-1
route.dbgCongLevelUtil,boolean,False,Dump max utilization at each cong level for each direction,0
route.dbgConnRpt,integer,False,Generate routed delay report and compare with external data,0
route.dbgCpuInfo,boolean,False,Dump /proc/cpuinfo on linux machines,0
route.dbgDumpNetGraph,boolean,False,Dump netGraphs for dbgNetId,0
route.dbgDumpPinSlacks,boolean,False,Dump Instterm slacks to a file,1
route.dbgEstCrossingDly,boolean,False,Debug crossing estimates for V9 Est Cost building,0
route.dbgHoldSlks,boolean,False,Dump hold slacks by traversing logical netlist,0
route.dbgInitTiming,integer,False,Quit after initial timing update,0
route.dbgInstDlyUpdate,boolean,False,Debug Instance Delay updates in router,0
route.dbgIntPinBudgetPaths,boolean,False,Enable Internal Path budget violation debugs,0
route.dbgMTChecksum,boolean,False,Dump Checksums before and after MT steps,0
route.dbgMTDetailedNetChecksum,boolean,False,Dump Checksums of individual nets during commit,0
route.dbgMTLoadBalancing,boolean,False,Dump Thread utilization statistics after MT steps,0
route.dbgNetId,integer,False,debug routing of net with given ID,1
route.dbgNetName,string,False,debug routing of net with given name,-1
route.dbgNodeDelay,string,False,Debug delay building for node,None
route.dbgNodeFile,string,False,Debug: file that contains nodes to be connected on node graph,None
route.dbgNodeGraphCrunchedDelay,boolean,False,check if every tile/arc could get a valid crunched delay from loader,None
route.dbgNodeTypeDelays,boolean,False,Debug node type delays during nodegraph building,0
route.dbgNumContNode,string,False,Node to debug NumContenders,0
route.dbgNumCritPaths,integer,False,Number of critical paths to report,None
route.dbgNumCritPins,integer,False,Number of critical pins to report,30
route.dbgOfflineCFileName,string,False,Offline connectivity file to use to build node graph,10
route.dbgOfflineDFileName,string,False,Offline delay file to use to build node graph,None
route.dbgPartitions,boolean,False,Check for any voilations in partitions before routing,None
route.dbgPinSwapNoDupChk,boolean,False,Disable dup check in pin-assign deposit,0
route.dbgPinSwapSite,string,False,Site name to debug pin swaps,0
route.dbgPrintExpand,integer,False,Debug level for expander,None
route.dbgReentrantFlowCong,boolean,False,Debug congested nodes in re-entrant flow,0
route.dbgRipup,boolean,False,Test param for ripup / restore mechanism,0
route.dbgTermId,integer,False,debug routing of term with given ID,0
route.dbgTermName,string,False,debug routing of term with given name,-1
route.dbgTimingPathChecksum,boolean,False,Dump path checksums after critical path extraction,None
route.dbgUnitTestDataFile,string,False,Data file for unit tests,0
route.debugCheckSums,boolean,False,Dump more information on checksums,None
route.debugDelayCleanupPins,boolean,False,Dump debug info about pins considered for delay cleanup,0
route.debugEstCostBldrType,integer,False,Debug delay future cost building for specified type,0
route.debugInodeMatchingFlow,boolean,False,Debug inode assignment flow,-1
route.debugPulsedLatchFinalize,boolean,False,Debug pulsed latch finalizer,0
route.debugTimerChecksum,boolean,False,"Print Detailed Checksums for Timing graph, router data",0
route.dedicatedLagunaHoldMargin,float,False,Hold Margin for dedicated Laguna TX->RX connections,1
route.delayCleanupPostClkSkewOpt,boolean,False,Enable skew optimization in router,0.03
route.delayIncrCoeff,float,False,Rate of delay coeff increase,1
route.delayModeInitRt,boolean,False,Init Rt in pure delay mode,1.5
route.deleteTimingGraph,boolean,False,Delete timing graph after router is done,0
route.demoteErrors,boolean,False,demode errors occurred during routing,0
route.detourClocksInFabric,integer,False,Detour clock nets in fabric to fix skew,0
route.detourThreshold,float,False,Invoke congestion placer if routed slack differes from initial slack by more than this threshold,0
route.diabloHoldSkewOptMargin,integer,False,Margin for hold fixing during skew opt,0
route.disableAccCostComputationAfterEndItr,boolean,False,Disables access cost computation after end iter has been reached,0
route.disableBranchPenalties,boolean,False,disables branching penalties,0
route.disableClkResForPwr,boolean,False,Disable Global Clock resources for Vcc/Gnd Routing. Affects V9 only,0
route.disableClockRouteUndo,boolean,False,Disable Undo mechanism in clock skew opt,1
route.disableDelayCleanUp,boolean,False,disables the Delay CleanUp Phase,0
route.disableDepositPinAssignment,boolean,False,do not deposit pin assignment during routedeposit,0
route.disableDynamicCritCosting,boolean,False,Disable dynamic criticality costing,0
route.disableExitTileCache,boolean,False,Disable Exit Tile Cache,0
route.disableForwardATree,boolean,False,Disable forward ATree expansion in TD,0
route.disableFwdATree4NonClkNetsInV8SSI,boolean,False,Disable forward ATree expansion in TD for NonClkNets in V8 SSI,0
route.disableFwdATreeCongLevel,integer,False,Diable Forward ATree trigger based on placement congestion,0
route.disableHoldFixAfterSkewOpt,boolean,False,Disable call to hold router after skew optimization,4
route.disableInternalRebudgeting,boolean,False,Disable local rebudgeter,0
route.disableLeafClockModeling,boolean,False,Disable leaf clock utilization modeling,0
route.disableLPSkewAssignHold,boolean,False,Disable Hold constraint modeling,0
route.disableMinMaxHoldBudgeter,boolean,False,Disable setupslacks during hold budgeting,0
route.disablePinCongCleanUp,boolean,False,disables pin congestion clean up Phase,0
route.disableRestore,boolean,False,No description available,0
route.disableRuntimeEstimation,boolean,False,Disable runtime estimator at start of router,0
route.disableSlowMinFixing,boolean,False,Turnoff Slow corner hold fixing in router,1
route.disableSrcFilterForGlobalClkRt,boolean,False,Disabling src filtering for global clock routing,0
route.DistFromLaguna,integer,False,Report tile congestion till the distance from laguna channel specied by param,0
route.distLocalCongDn,boolean,False,Distribute congestion from LOCAL nodes downhill,5
route.distLocalCongEvenly,boolean,False,Distribute congestion from LOCAL evenly,1
route.distLocalCongUp,boolean,False,Distribute congestion from LOCAL nodes uphill,1
route.dlyCleanupDbg,boolean,False,Verbose log for delay cleanup,1
route.dlyCleanUpMaxFanout,integer,False,Max fanout for nets in Delay CleanUp Phase,0
route.dlyCleanUpNcnSkew,boolean,False,Use NCN skews for Delay CleanUp Phase,200
route.dlyCoeffPostInitRouting,boolean,False,Adjust Dly coeff after initial routing,1
route.dlyCoefImpr,boolean,False,Changes related to delay coeff for Qor improvements in V8 onwards,1
route.dlyCoefImpr.multiDecr,boolean,False,Enable decreasing delay coeff intra global iteration multiple times,0
route.dlyCostCoef,float,False,Delay cost coefficient,0
route.dlyEstCrossingDerateFac,float,False,Derating factor for crossing penalty estimation table for v9,0.5
route.dlyRatioCutoffForInterfaceTimingCleanup,float,False,Enabling interface timing optimization,0.7
route.dlyScalingFactor1,float,False,First delay scaling factor,0.5
route.dlyScalingFactor3,float,False,Third delay scaling factor,0.7961
route.do2x2XBars,boolean,False,Create 2x2 XBars instead of 4x4,0.37
route.doAdditionalTimingIters,boolean,False,Do additional timing iters after ripUpAndReroute,1
route.doClockDetourPostRoute,boolean,False,Do Clock detouring post route,0
route.doClockSkewOpt,boolean,False,Enable skew optimization in router,1
route.doGlobalClockRoutingForV10,boolean,False,Run global clock routing flow for V10,0
route.doHoldBudgetAfterSetupBudget,boolean,False,Do hold budgeting after setup budgeting.,1
route.doInodeFixingBeforeBail,boolean,False,Trigger an Inode fixing iteration before bailing out,1
route.doNotRestoreRoutes,boolean,False,Do not restore,1
route.dontMergeTopoConstraints,boolean,False,Do not merge topo constratints. First constraint discovered is honored.,0
route.dontRouteInterDieGlobalNetsInOly,boolean,False,Dont route global clocks. Skips routing the nets throughout the flow.,0
route.doPostRouteSignOffTiming,boolean,False,Do post-route timing in signoff mode,0
route.doProgDelayOpt,boolean,False,Optimize programmable delay setting,0
route.doSatRouting,boolean,False,Parameter to turn on/off SAT-based clock routing,0
route.doSkewOptAfterConverge,boolean,False,Trigger skew optimization if enabled after first converged globIter,1
route.doSkewOptimization,boolean,False,Trigger skew optimization flow for olympus,0
route.doSllAssignment,boolean,False,Pre-assign SLLs for SSI devices,0
route.doSlowMinHoldBudgeting,boolean,False,Do slow min hold budgeting,1
route.doSlowMinHoldEarly,boolean,False,Do slow min hold analysis before initial routing.,0
route.drcMaxExpandLevel,integer,False,Max Number of Hops allowed for Unroutes analysis,0
route.drcMaxReachablePins,integer,False,Max Number of reachable pins to be printed for Unroutes analysis,5
route.dumpAllCongRegions,boolean,False,Dump all cong regions,10000
route.dumpCongMapInterval,integer,False,Interval between congestion map dumps,0
route.dumpCongMaps,integer,False,Dump congetion maps,2147483647
route.dumpCongNodesBelowTotalCong,integer,False,"If design is not converged in global iteration and total congestion below this, dump the cong nodes",0
route.dumpCongNodes,boolean,False,Dump top congested nodes,0
route.dumpCongNodesIterGap,integer,False,"Iteration gap for dumping congested nodes information, should be multiple times of 5",500
route.dumpCongNodesThresh,integer,False,Dump top congested nodes if the number of congested node is smaller than this threshold,25
route.dumpCongOnLongs,boolean,False,Dump Congestion information on Longs/SLLs,10
route.dumpCritHistogram,boolean,False,Dumps criticality histogram when setTermCrit is called,1
route.dumpDelayDifferenceData,boolean,False,Dump delay estimator data and router delay data for comparison and analysis,0
route.dumpDRSLLUtilMaps,boolean,False,Dump SLL util maps in detailed routing,0
route.dumpEndPtTargets,boolean,False,Dump targets on endpoints,0
route.dumpExcludeNodesCache,boolean,False,Dump exclude nodes for RM,0
route.dumpFreeResHoldData,boolean,False,dump hold slacks before Free Resource Hold Router started,0
route.dumpInfoForDA,boolean,False,Dump extra info for design analysis,1
route.dumpInodePattern,boolean,False,Dump INode->PinBounce->INode pattern info,0
route.dumpMinTimingCrit,integer,False,Consider Timing Pins as critical in heat map dump if criticality is more than this value,0
route.dumpNetgraphChecksums,boolean,False,Dump netgraph checksums,65
route.dumpNodeBasedDirCong,boolean,False,Dump Dir Congestion level based info for different nodes,0
route.dumpNodeCong,boolean,False,Dump Congestion information per node type,1
route.dumpNodeConnTypeData,boolean,False,Dump node graph connection information,0
route.dumpNumPaths,integer,False,How many paths to dump in report_timing,0
route.dumpPlCongMaps,boolean,False,Dump directional placement congestion maps,50
route.dumpPlShortCongMap,boolean,False,Dump Placement Short congestion map,0
route.dumpRouteTreeNet,string,False,Dump ArcNode tree for Net,0
route.dumpSkewLPModel,boolean,False,Dump skew assignment LP formulation,None
route.dumpSkewOptDCP,boolean,False,Dump out DCPs pre & post skew optimization,0
route.dumpSkewOptResults,boolean,False,Dump skew opt results in a file,0
route.dumpsllCongEstClusterTables,boolean,False,SLL estimated congestion cluster verbose,0
route.earlyLRTHoldFlow,boolean,False,Create LUT route-throughs at beginning of router to fix hold,0
route.earlyLRTHold.minDetour,integer,False,Min detour required to enable detour insertion,0
route.earlyLRTHoldUpdateTiming,boolean,False,Do update timing after earlt LRT insertion,400
route.emulationMode,boolean,False,Run router in emulation mode,0
route.enableAccCostComputation,boolean,False,Re-computes congestion/history cost around load,0
route.enableAggressiveCongCostInGClkRouter,boolean,False,Enable Aggressive cost in global clock router flow,1
route.enableAggressiveLookAhead,boolean,False,enable aggressive look ahead costing for non critical connections,1
route.enableAggrPriorityPathFixing,boolean,False,Fix only paths for priority clocks,1
route.enableATreeCongEst,boolean,False,Enable manhattan ATree based cong est,0
route.enableBPMarginMaximization,boolean,False,Maximize margins to account for branch penalty,1
route.enableCheck,boolean,False,Enable check,0
route.enableClockPrioritization,boolean,False,Process HIGH_PRIORITY clocks separately,1
route.enableClockSkewOptForMIG,boolean,False,Enable Clock skew optimization for designs with MIG instantiations,1
route.enableClockSkewOptOnlyOnLastPass,boolean,False,Enable Clock Skew Opt only on last pass of explore passes,1
route.enableCongPlacer,boolean,False,Enable congestion placer,1
route.enableExploreTmgIterBailout,boolean,False,Enable runtime bailouts during timing iterations in explore mode.,0
route.enableFullHoldBudgeting,boolean,False,Turn off hold slack alloc heuristic and do full hold budgeting,1
route.enableFullInternalBudgeter,boolean,False,Trigger full internal rebudgeter,1
route.enableGClkSrcFilterForHD,boolean,False,Enable Source filtering for HD Clocks,0
route.enableGlobalHoldIter,boolean,False,Enable Global iteration for hold fixing,1
route.enableGlobalRouteCache,boolean,False,"Use exsiting detail route as global routes, for debugging only",0
route.enableGlobalRouting,boolean,False,Enable Global Router,0
route.enableGRDebugMode,boolean,False,Enable Global Router Debug Mode,1
route.enableGreedySkewCleanup,boolean,False,Enable greedy clock skew cleanup optimization,0
route.enableGRForAllNets,boolean,False,Enable Global ROuting for all nets.,1
route.enableHighHoldPinCalibration,boolean,False,Enable dynamic control of hold pins for high violation,0
route.enableHighPriorityDlyCost,boolean,False,Enable high priority delay costing,1
route.enableHighPrioritySlackRange,boolean,False,Enable high priority slack range,1
route.enableHoldExpnBailout,boolean,False,"Enable hold expansion based bail-outs,",1
route.enableHoldRouter,boolean,False,Turn on hold router,1
route.enableIncrTiming,boolean,False,Enable Incremental Timing analysis for router,1
route.enableInodeAssignmentFlow,boolean,False,Enable new inode assignment flow,1
route.enableInodeMatching,boolean,False,Enable INode matching flow,1
route.enableIOGroupOptimization,boolean,False,Set targets for IO constraint based path groups,0
route.enableLowDlyCostForCongReg,boolean,False,Enable low delay costing for cong regions,0
route.enableMPFCritSLLReroute,boolean,False,Reroute critical SLL steiners,1
route.enableMTDelayCleanup,boolean,False,Turn on MT Delay Cleanup,0
route.enableMTHoldRouter,boolean,False,Turn on MT hold Router,1
route.enableMTReroute,boolean,False,Turn on MT Rip Up Reroute phase,1
route.enableNewClockRouteFlow,boolean,False,Enable new clock routing flow in router,1
route.enableOnlyFreeRes,boolean,False,enables only free resource hold router,0
route.enablePartBudget,boolean,False,Enable partial budgeting,0
route.enablePCOptInCritPathRouting,boolean,False,Enable PCOpt in critical path routing,0
route.enablePlShortCongMap,boolean,False,Enable Placement Short Cong map computation,0
route.enablePSIR,boolean,False,Enable physical synthesis in the router,1
route.enablePulsedLatch,boolean,False,Enable Pulsed Latches,0
route.enableRouterTrceMode,boolean,False,Test Router Trce Mode,1
route.enableSelectiveTimingRelax,boolean,False,Enable selective timing relaxation,1
route.enableSlidingWindowBasedCongComp,boolean,False,Enable Sliding based congestion computation,0
route.enableSLLBounce,boolean,False,Enable bouncing from SVLONG if driver is placed at Laguna tile and has targets in both SLRs,1
route.enableSwitchBasicToComplexHold,boolean,False,"if basix hold router cannot find solution, switch to complex hold router",0
route.enableWireRecovery,boolean,False,Enable Wire recovery for High fanout Inter-SLR nets,1
route.enableWorstPathBSlks,boolean,False,Enable Worst Path BSlacks,1
route.enableZeroTapMaximization,boolean,False,Maximize number of zero tap-settings,0
route.eraseForced,boolean,False,Erase nets right away that are beging forced to re-route during aggressive hopeless mode,1
route.estCostTypIntTile,string,False,Name of typical INT tile for est-cost computation,0
route.estFanoutPen,boolean,False,Use Fanout Penalty for estimated delays,None
route.evalarch.bounceMinDistX,integer,False,X range for bounce/inode mask in AStar,0
route.evalarch.bounceMinDistY,integer,False,Y range for bounce/inode mask in AStar,0
route.evalarch.doConstRouting,boolean,False,Route Vcc and Gnd constants. Default=True.,0
route.evalarch.doInodeAssignment,boolean,False,Execute Inode specific assignment code. Default=False.,1
route.evalarch.doSllAssignment,boolean,False,Assign SLLs by adding constraints to router. Default=False.,0
route.evalarch.dumpBestRouting,boolean,False,"Save best routing (in terms of overlaps) to the file, route.output.best.txt. Default=False",0
route.evalarch.dumpInitialRouting,boolean,False,"Dump initial routing to the file, route.output.init.txt. Default=False",0
route.evalarch.dumpNodeCongFile,boolean,False,Dump Congestion and contention information per node name. Default=False.,0
route.evalarch.fanoutDependentDelay,boolean,False,Consider fanout when retiming routed designs. Default=False.,0
route.evalarch.GIterBailOutCong,integer,False,Router Global Iter overlap bailout,0
route.evalarch.interposerDrvMask,boolean,False,Unset the LONG->LONG driver mask and add Interposer->Interposer Mask. Default=False.,0
route.evalarch.layerCrossingAwareAstar,boolean,False,"For AOA devices only, make AStar expansions aware of layer crossings by adding additional costs. Default=True.",0
route.evalarch.longMaskMinDist,integer,False,Tile distance for whicht he Long->Long chain/interposer chain mask kicks in. Default=64,1
route.evalarch.markInternalNetsFileName,string,False,"File name for net names that should be excluded from routing by being marked internal. Default=""""",64
route.evalarch.noTimingReport,boolean,False,Don't dump eval route twr report. Default=False.,None
route.evalarch.numHorizontalTracks,integer,False,Number of horizonal routing tracks. Default=0.,0
route.evalarch.numVerticalTracks,integer,False,Number of vertical routing tracks. Default=0.,0
route.evalarch.projectInputs,boolean,False,Project input frame muxes to imuxes. Default=False.,0
route.evalarch.routeOnlyNetsFileName,string,False,"File name for net names that should only be routed, excluding all others. Default=""""",0
route.evalarch.setLongLocalAsZMask,boolean,False,Heuristically treat NODE_Z resources same as LONG_LOCAL. Default=False.,None
route.evalarch.setNoBounceSameTileMask,boolean,False,Set NO_BOUNCE_SAME_TILE_MASK to prevent same tile lagout->lagin connections for Everest. Default=True.,0
route.evalarch.sllAssignVerbose,integer,False,Verbosity for the XML SLL Assigner task. Default=0.,1
route.evalarch.SLLReport,boolean,False,Dump SSI Report. Default=False.,0
route.evalarch.unsetLongDrvMask,boolean,False,Unset the LONG->LONG driver mask. Default=False.,0
route.excludeCongestedNonClkNets,boolean,False,"After init global clock route, rip non clock nets that have congestion on clock fabric",0
route.exitTileCacheThreshold,integer,False,Min number of pins to activate exit tile cache,1
route.expandThresh4HoldDlyCleanup,integer,False,Expansion Limit below which hold pins are also considered during delay cleanup,4
route.extractGRForInterDieNetsOnly,boolean,False,Extract GR constraints only for Inter-Die Nets,500
route.finalizeDepositAllNets,boolean,False,Deposit all net in finalize,0
route.fixBudgetsForBitslice,boolean,False,Turn on code to do special budgeting for bitslice loads,0
route.fixDSPCascadeHold,boolean,False,Enable fix for DSP cascade hold violations,1
route.fixedSkewNodes,string,False,Fixed nodes for skew assignment,1
route.flowCtrl,integer,False,debug control for route flow,None
route.forceAcceptSkewOptIfImproves,boolean,False,"Accept result of skew-opt if wns improves, disable heuristics for decision",0
route.forceATreeOnDbgNet,boolean,False,force ATree routing on dbg net,1
route.forceBufgGtFlow,boolean,False,Force special BUFG_GT flow for non Hol8 devices,0
route.forceClockSkewOpt,boolean,False,Force clock skewopt even in default mode,0
route.forceDeposit,boolean,False,Force deposit to db when router failed to converge,0
route.forceExplorePass,boolean,False,In explore mode force second pass irrespective of extra global iter improvement,1
route.forceFastBudgeter,boolean,False,Force using fast budgeter always,0
route.forceForward4Atree,boolean,False,Force forward expansion in ntd ATree,0
route.forceFullHoldAnalysis,boolean,False,Force full hold analysis for the design,0
route.forceGlobalRouting,boolean,False,Enable Global Router,1
route.forceGreedyDSPCascadeFix,boolean,False,Force greedy DSP cascade solution,0
route.forceHoldBudgetingAtConv,boolean,False,Enable full hold budgeter after convergence.,1
route.forceInodeAssignment,boolean,False,Force inode to imux assignment,0
route.forceInodeAssignmentIter,integer,False,Max iter count after which Inode assignment is forced,1
route.forceMTFlow,boolean,False,Enable MT flow in initial routing,100
route.forceNTDRouting,boolean,False,Force non-timing driven router run even if not specified from command line,1
route.forcePartitionsForAtree,boolean,False,Force partition driven routing for ATree nets in V8 SSI,0
route.forcePCOptRevert,boolean,False,"Force reverting any placement changes, for debugging",0
route.forcePulsedLatchOn,boolean,False,Force pulsed latch optimization on. Default is off for memory,0
route.forceSatRouting,boolean,False,Parameter to force SAT-based clock routing in every half column even if not congested,0
route.forceSllAssignment,boolean,False,Force SLL Assignment even for non-congested designs,0
route.forceSysDlyCalc,boolean,False,Force system delay calculation for all timing updates after design converged,0
route.forceTimingGlobalIter,boolean,False,Run global timing iters if slack improves by small amounts,1
route.forkProcessesEarly,boolean,False,Fork early,0
route.freeResExpansionLimit,integer,False,puts the expansion (in millions) limit on free resource hold router,1
route.freeResHoldMaxExpand,integer,False,Maximum expansion budget for free res hold router in millions,5
route.freeResWNSHoldFixLimit,integer,False,puts the threshold on free-res routing to control the runtime,5000
route.freeRsrHoldFix,boolean,False,Hold fixing in free resource mode,49
route.fullNetlistAffectedNetsRatio,float,False,Do full netlist rebuild if ratio of affected nets exceeds this value,1
route.fullNetlistTrigTermVecSize,float,False,The minimum size the termVec should be for a full netlist build,0.5
route.genEqSlowMaxCorner,boolean,False,generate equations for slow max corner,4e+06
route.getEarlyCongestionPic,boolean,False,Generate report_design_analysis report in file with router initial congestion data,1
route.getEstFastMinDerateFactor,float,False,Derate Factor for estimated fastMin delay,0
route.getTimeoutForILP,integer,False,Timeout limit for ILP,1
route.globalClkRouterCongCoef,float,False,Congestion cost coefficient for global clock router flow,1800
route.globalClkRouterExpBail,integer,False,Expansion bailout limit in millions for global clock router,0
route.globalClkRouterHistCoef,float,False,History coefficient for global clock router flow,-1
route.globalClocksAllowLutRtThru,boolean,False,Allow LUT rtThrus if global clocks failed to connect,0
route.globalClocks.lockSwappablePins,boolean,False,Lock swappable pins on clock nets at the beginning of the global clock routing flow,1
route.globalClocks.ripNonClockNonSwappablePins,boolean,False,Ripup non clock non swappable pins on clock nets at the end of global clock routing flow,0
route.globalClocks.ripNonClockPinsForHDFlow,boolean,False,"Ripup non clock pins on clock nets at the end of global clock routing flow, in HD Designs",0
route.globalrouting.constraintFile,string,False,File name to read GR area constraints from,0
route.globIterHoldNetReroute,integer,False,Used to be HDRT_NET_MAX_HOLD_FAIL,None
route.globIterHoldTermReroute,integer,False,Used to be HDRT_MAX_GLOBITR_HOLD_REROUTE,3
route.gndRtUseConstLuts,boolean,False,Use constant LUTs in design for Gnd routing,30
route.gr.aggrUtilMultFac,float,False,Multiplying factor for aggressive util costing,0
route.gr.bloatInterval,integer,False,Local iteration interval between bloating GR regions,0.8
route.gr.clearGRAfterIterNum,integer,False,Discard GR constraints after specified iter num,30
route.gr.disableBleedoverLocals,boolean,False,"Disable bleedover arcs for locals, long locals and gnodes",75
route.gr.disableMaskPruningForGR,boolean,False,Disable distance based mask pruning for nets with GR constraints,0
route.gr.disablePartition,boolean,False,Disable partition tree based routing in GR.,0
route.gr.discardGRConstraintsAfterConverge,boolean,False,Remove GR constraints after converging,0
route.gr.doDlyOpt,boolean,False,Do delay optimization during global routing,1
route.gr.doMTReroute,boolean,False,Do MT Reroute GR.,1
route.gr.doPostGRTimingUpdate,boolean,False,Do post global routing timing update,1
route.greedySkewOptDumpSolution,boolean,False,Dump solution for greedy skewopt,0
route.greedySkewOptHoldSlkThreshold,integer,False,Hold Slack Threshold,0
route.greedySkewOptNumEndPoints,integer,False,Max Num Endpoint to optimize,-30
route.gr.enableHierarchicalAStar,boolean,False,Enable Hierarchical ASTar during GR,50
route.gr.enableLookUpDown,boolean,False,Use uphill/downhill information for fusing nodes.,0
route.gr.enableSilent,boolean,False,Turn on subtask checksum generation,1
route.gr.enableSpreadingIterations,boolean,False,Enable GR util spreading iterations,1
route.gr.forceForwardATreeHighFONets,boolean,False,Force forward ATree for high fanout nets with GR,0
route.gr.forceHonorSLLs,boolean,False,Use SLL assignment throughout the flow,0
route.gr.freeUtilLimit,float,False,Free utilization limit for GR,0
route.gr.genDebugNodesFromGR,string,False,File containing GR nodes to debug during expansion,0.9
route.gr.initLowCapCostUtil,float,False,Starting multiplier for gr nodes with low capacity,None
route.gr.initRegionBloat,integer,False,Amount to bloat GR region at the start,1
route.gr.localLookUp,boolean,False,Look up hill while fusing local nodes.,1
route.gr.lowCapCostUtilInc,float,False,Increase cost of using low cap nodes,0
route.gr.maxNumGRBloats,integer,False,Maximum number of times we bloat GR region,0.15
route.gr.maxTotExpInMillions,float,False,set the max number of total expansions,2
route.gr.minForwardATreePins,integer,False,Min pins to run forward ATree during GR,10000
route.gr.minGRCongLevel,integer,False,Min SLL Cong level to run GR,1000
route.gr.minNetSpanForGRExtraction,integer,False,Min col/row span of net to extract GR constraints,3
route.gr.minNumNets,integer,False,minimum number of inter-die nets to run global router,10
route.gr.noFuseFreeUtilLimit,float,False,Free utilization limit for GR,5000
route.gr.noFuseUtilLimit,float,False,Set utilization limit,0.9
route.gr.numNeighborsForGRBitMap,integer,False,Number of allowed neighbors in GR constraint for a node after which bitmap is used,0.8
route.gr.numRectForGRBitMap,integer,False,Number of rectangles in GR constraint after which bitmap is used automatically,10
route.gr.resetAfterConverge,boolean,False,Reset GR constraints after design converged.,30
route.gr.skipConstaintVerify,boolean,False,Skip GR driven DR verification after initial routing,0
route.gr.skipLocalClocks,boolean,False,Skip local clock nets,0
route.gr.skipTopoNets,boolean,False,Skip nets with topology constraints,1
route.gr.useAbsOffsetForBleedOvers,boolean,False,Look at absolute value of offsets to check for bleedovers,0
route.gr.useTileBitmapInExpander,boolean,False,Use bitmaps to limit search to GR corridors in DR,0
route.gr.utilLimit,float,False,Set utilization limit,0
route.gr.utilScale,integer,False,util scale,0.8
route.gr.writeOutGRNetgraphs,boolean,False,Write GR netgraphs to pb file,5
route.handleLUTRAMHoldPins,boolean,False,Add special processing for LUTRAM hold pins,0
route.hd.constrainStatic,boolean,False,Constrain Static portion of HDFlow designs,1
route.hdConstraintsDbg,integer,False,debug/verbose level for hd constraints parsing,1
route.hdUseExcludeNodes,boolean,False,use exclude nodes for secMon flow,0
route.hfr.allowBufCERow,boolean,False,High Fanout Router should use bufCERow,1
route.hfr.maxTotLeafUsageWithHFR,integer,False,Max Total Leaf usage with HFR per half col,1
route.hfr.minFanoutPerHalfCol,integer,False,Min fanout per half col,12
route.hfr.minLeafOptions,integer,False,Min Leaf options in half col for net,4
route.hfr.minSlackFromWorst,integer,False,Min slack greater than WNS in ps,5
route.hfr.routeAttemptThreshold,integer,False,"Min scoring for cong attempts, before unconstraining the term",1500
route.highlightInodeXBar,boolean,False,Highlight full xBars between INode and Input nodes,3
route.highNetCongLim,float,False,Net congestion limit,1
route.highPinCongLim,float,False,De-color limit,0.6
route.highPriorityClockTgt,float,False,Min Timing target for high priority clocks,0.75
route.histCostCoef,float,False,history cost coefficient,0.05
route.hold.adjustLut5Del,boolean,False,Adjust LUT 5 O5 pin min delays,3
route.hold.allowGIAfterRipup,boolean,False,Enable additional GI after ripup-reroute for hold,1
route.hold.causeCong,boolean,False,Cause cong to fix hold between GI.,1
route.hold.convBasedOff,boolean,False,Turned off hold if not converged in GI 0,0
route.hold.dbgLevel,integer,False,debug level for hold,0
route.holdDbgPinCountId,integer,False,switch hold router to debug mode nth pin is routed,0
route.holdDbgPinTermId,integer,False,switch hold router to debug mode for given termid,-1
route.hold.detourBasedCosting,boolean,False,Enable detour based costing for hold complex engine,-1
route.hold.enableFirstINTTileForEstCost,boolean,False,Use first INT tile (in rev expand for estimate calculations.,1
route.holdEstCostDerateFac,float,False,Derate Factor for hold,1
route.hold.FailThreshold,integer,False,Hold slack threshold below which it is treated as a failure,0
route.holdFixEffort,integer,False,Hold fixing effort level,0
route.holdForcedExpander,integer,False,"Force simple(1),/complex(2) hold expander with this param",1
route.holdForPrintDbg,integer,False,run hold router forward expansion in debug mode,0
route.HoldFreeResReEntrantFlow,boolean,False,run only hold free resource part,-1
route.hold.freeResSetupOvershoot,float,False,Factor of setup budget overshoot allowed in free res hold fixing.,0
route.holdGIterAllowHoldBSlackFac,float,False,Consider factor of hold tightened delay as hold pass.,0.15
route.holdGIterBailout,boolean,False,Enable bailout for hold additional global iteration.,1
route.holdGI.timingBasedRevert,boolean,False,Enable timing based revert in Global iteration for hold,1
route.holdHighEffort,boolean,False,Use High Effort for hold fixing,1
route.hold.highEffortFreeRes,boolean,False,Enable high effort free res hold fixing on failing paths.,0
route.hold.lowTighteningBasedFixing,boolean,False,Enable no tightening based hold fixing.,0
route.hold.lut5O5minDlyDelta,integer,False,Expected min delay delta for LUT5O5 input pins.,1
route.holdMesg,boolean,False,Enable priting hold messages,5
route.holdMesg.maxPins,integer,False,Maximum pins reported per hold mesg,1
route.holdMesg.useGIterStats,boolean,False,Collects the stats after the hold additional GIter,10
route.hold.NonFreeResTiming,boolean,False,Do timing update in non-free res hold fixing post free res hold fixing,1
route.hold.noSrcCost,boolean,False,No cost for the src wave in simple comple hold,0
route.holdPrintDbg,integer,False,run hold router in debug mode,1
route.hold.rebudgetForFixedPins,boolean,False,Do full hold budgeting iff there is budget on fixed pins.,-1
route.holdRevPrintDbg,integer,False,run hold router reverse expansion in debug mode,1
route.hold.scalePosSlowmin,boolean,False,Scale positive slowmin slack,-1
route.holdSlackCutoffForLockingInBoundaryCleanupInPS,integer,False,Slack cut-off for locking in boundary cleanup. (Below this is locked),1
route.hold.tightenFixedPins,boolean,False,Tighten hold on fixed pins.,80
route.holdTightenInSlowMin,integer,False,Amount to tighten hold requirements in slowmin,50
route.holdTighten,integer,False,Amount to tighten hold requirements,0
route.holdTimingPaths,string,False,Config file for hold critical flop sub-graph,30
route.hold.TriggerNonFreeResHold,boolean,False,Trigger non-free res hold fix post free res hold fixing,None
route.holeRemoverVerification,boolean,False,Run verification on netlist after holes were removed,1
route.ignDevTmpltCompaction,boolean,False,Ignore device template based compaction in nodegraph,0
route.ignDrvlessNets,boolean,False,Demote driver-less net errors,0
route.ignoreClockNets,boolean,False,Filter out clock nets,0
route.ignoreCong,boolean,False,Ignore congestion on all nodes except pins,0
route.ignoreCongOnTypes,string,False,Ignore congestion on specified typeIds that are in a space separated string,0
route.ignoreGlobalClocks,boolean,False,Ignore global clock nets and do not route them,None
route.ignoreHoldForDlyCleanup,boolean,False,Ignore hold for delay cleanup,0
route.ignoreInfeasibleHold,boolean,False,Disable hold fixing for connections with very high hold violation,0
route.ignoreLocalClocks,boolean,False,Ignore Local clocks in TD mode,1
route.ignoreNeedsDepositFlag,boolean,False,"Ignore the needsDeposit flag on net, and always deposit",0
route.ignoreNetsPredicate,string,False,Net filter function name,1
route.ignorePinCongestion,boolean,False,Ignore pin congestion,None
route.ignoreUnplaced,boolean,False,Ignore unplaced instances,0
route.ignParallelArcs,boolean,False,Ignore parallel arcs during nodeGraph build,0
route.ignTgtRelaxFactor,boolean,False,Prevent target slack relaxation,1
route.incremental.allowOpenPwrNets,boolean,False,proceed to rip up phase even if a power net is still open,0
route.incremental.autoExplore,boolean,False,Auto Explore mode,0
route.incremental.autoExplorePCOPasses,integer,False,Number of PCO passes post route in explore mode,1
route.incremental.avgSlopeThreshold,float,False,Average slope threshold for unlocking,1
route.incremental.buildNetGuideDB,boolean,False,Build/Update net guide db in incremental flow,0.9
route.incremental.cellGuidanceThresh,float,False,Pin guidance threshold for incr flow in router,1
route.incremental.checkLowReuse,boolean,False,Check pin guidance percentage at the beginning of router,0.7
route.incrementalCongPlacer,boolean,False,Incremental congestion placer,1
route.incremental.congSlopeFactor,float,False,Factor to decide weighted average of congestion,0
route.incremental.congThresholdForPrintNodes,integer,False,Congestion threshold for printing node information,0.33
route.incremental.disableGuidedTimingPaths,boolean,False,Disable guided timing paths,0
route.incremental.disableGuidedTimingPathsForOlympus,boolean,False,Disable guided timing paths in Olympus,1
route.incremental.doLeafClockProgDelayOpt,boolean,False,Do leaf clock programmable delay optimizaion in incremental flow,0
route.incremental.doNotClearPhysDBInRCI,boolean,False,Do not clear phys db routing during route restoration in RCI,1
route.incremental.doNotUnlockGuidedResources,boolean,False,Do not unlock guided resources in incremental flow,0
route.incremental.ecoForEmulation,boolean,False,Use different route strategy for emulation testcases like Zebu,0
route.incremental.erasePowerNetRouting,boolean,False,Erase VCC and GND net routing which is restored,0
route.incremental.exitIfFullyGuided,boolean,False,Exit route flow if the design is fully guided,0
route.incremental.forceLocking,boolean,False,force the locking and never unlock,0
route.incremental.foThreshForPriorityRoutingPGNetsInIR,integer,False,Fan-out of partially guided nets above which routing is attempted in first pass of IR,0
route.incremental.FRIRPGLimit,integer,False,percentage of fully-guided pins above which free-res IR is tried,500
route.incremental.initRtCrtTrms,boolean,False,to attempt initRouteCritTerms,98
route.incremental.invalidatePYRouteCaches,boolean,False,"Before doing pyRoute clean-up, invalidate route-storage-caches",0
route.incremental.lockPartGuidedResourcesInIR,boolean,False,Lock partially guided resources in IR,1
route.incremental.minLocalPassForUnlocking,integer,False,minimum number of local pass for unlocking,1
route.incremental.moreAntennaCleanup,boolean,False,Do more antenna cleanup and clean routing of src moved nets,10
route.incremental.partialRestore,boolean,False,to allow restoration of partially-restorable nets,0
route.incremental.pcLevel,integer,False,"Presto Compile Optimizations level, Level-0 is general incremental compile",1
route.incremental.pgPercThreshForPriorityRoutingPGNetsInIR,integer,False,Pin guidance percentage of partially guided nets above which routing is attempted in first pass of IR,0
route.incremental.pinCongRatioLimitForUnlock,integer,False,Pin Congestion Ratio limit for unlocking,90
route.incremental.pinGuidanceThresh,float,False,Pin guidance threshold for incr flow in router,80
route.incremental.pinGuidanceThreshForDirective,float,False,Pin guidance threshold for directives,0.6
route.incremental.printAllCongestedNets,boolean,False,Print all congested nets,80
route.incremental.ripupSlackForTerm,integer,False,Buffer Term Slack,0
route.incremental.skipFilter,boolean,False,to skip net-filter before restore,20
route.incremental.skipFRHF,boolean,False,to skip FullHoldAnalysis and FreeResourceHoldFixing,1
route.incremental.skipFRIRFilters,boolean,False,debug param to skip filters of frir flow,0
route.incremental.skipGIterSoon,boolean,False,to skip further global iterations if WNS is met,0
route.incremental.skipIfIRHasOpenNets,boolean,False,Return from router if Initial Route has open nets,1
route.incremental.skipSllAssignment,boolean,False,Do not Pre-assign SLLs for SSI devices in incr-flow,0
route.incremental.slopeBasedUnlock,boolean,False,Congestion slope based unlocking,0
route.incremental.stopHoldFixingAtGIter,boolean,False,No description available,1
route.incremental.stopHoldFixingAtGIterThreshold,integer,False,No description available,1
route.incremental.testingSameGuide,boolean,False,Turn ON to test SameGuide flow,100
route.incremental.turnOffFRIRForRefNotMeeting,boolean,False,turn off FRIR for designs not meeting in Ref,0
route.incremental.unguideIfNotConverged,boolean,False,Unguide all nets if design not converged in a global iteration,1
route.incremental.unlockAfter,integer,False,"number of rip-up iterations, for which to keep guided resources locked",0
route.incremental.unlockCongLimit,integer,False,Unlock congestion limit,3
route.incremental.unlockLessCrit,boolean,False,"while step-unlock, unlock less critical first",50
route.incremental.unlockPercent,float,False,"while step-unlock, specify step-percentage",1
route.incremental.updateTimingPostIR,boolean,False,Do update timing post CTR in IR,10
route.incremental.updHistory,boolean,False,To update the history of guided resources,0
route.incrRestore,boolean,False,Do incremental restore routing from pyhsDB,1
route.initRouteCritTerms,boolean,False,enables routing critical terms before initial routing,1
route.initRouteFailCongLevel,integer,False,Cong level above which another pass of initial routing is triggered,0
route.initTargetRouteCongestion,float,False,"Congestion threshold for each tile, increment congestion after exceeding",5
route.inodeCongLevelTrigger,integer,False,Disable selective assignment when cong level is higher than param,1
route.inodeCongPercTrigger,integer,False,Percentage of Inode congestion after which inode flow is triggered,2
route.inodeExpCountTrigger,float,False,Expansion count trigger after which inode flow is triggered,65
route.inodeFixInterval,integer,False,Iteration interval between inode fixing iterations,2
route.inodeSolver.autoSolve,boolean,False,Figure congested tiles based on pin denisty,10
route.inodeSolver.congestedTilesFile,string,False,Congested tiles to color,0
route.inodeSolver.congTileMinPinDensity,float,False,Min density for tile to be colored,None
route.inodeSolver.matchAndColor,boolean,False,Figure congested tiles based on pin denisty,0.85
route.inodeSolver.pinCongFrac,float,False,Min inode+lutinput to total congestion frac.,1
route.inodeSolver.satSolve,boolean,False,No description available,0.7
route.inodeSolver.writeCongestedTilesFile,string,False,Write Congested tiles to color,0
route.inputBudgetFile,string,False,File with timing budget information,None
route.insertLRTs4HoldAfterConvergence,boolean,False,Create LUT route-throughs after convergence to fix hold,None
route.internalBudgetingMarkViolatingPins,boolean,False,Mark violating path budgets with MAX_CRIT,0
route.internalRebudgeterAddConnectedLUTs,boolean,False,Add connected LUTs to list of selected LUTs for rebudgeting,1
route.internalRebudgeterAggregateViolation,boolean,False,Aggregate violations on to a connection,0
route.internalRebudgetingAggregateInterval,integer,False,Interval for local rebudgeter bslack aggregation,0
route.internalRebudgetingIterCount,integer,False,Number of iterations to run internal rebudgeter,10000
route.internalRebudgetingItersAfterConverge,boolean,False,Enable internal rebudgeting iters after convergence,1
route.isMTRestore,boolean,False,Restore nets in multiple threads.,0
route.iterCostCoef,float,False,iteration cost coefficient,1
route.keepMPFFiles,boolean,False,Keep temp files in MP flows,0.4
route.lagunaOnlyDelayEstimationDbg,boolean,False,Make the internal debug functionality that compares delay estimation to routed delays be laguna exclusive - off by default,0
route.leafClockUtilThreshold,integer,False,Min Leaf clock utilization threshold above which we lower congestion cost,0
route.legalizeLUTPinsInInodeAssignment,boolean,False,legalize lutpin assignment,14
route.limitHoldExpandForPostHold,boolean,False,Cap Hold expand in Free-Res Hold Fixing for high hold cases,0
route.limitHoldFixAttempts,boolean,False,Limit the number of attempts to fix hold violations on a pin,1
route.limitInodeRange,boolean,False,Inode Range,0
route.literRlxExp,integer,False,Max Million Expansion for local-iter relax to kick in,1
route.lockDSPCascadeClockPins,boolean,False,Lock routes to DSP cascade clock pins after hold fixing,30000
route.LPSkewAssignDebug,boolean,False,Turn on debug in LP skew assignment,0
route.lpSolverToUse,integer,False,"1:LPSolve, 2:CBC 3:GUROBI",0
route.lrtHold,boolean,False,Enable hold fixing with LUT RouteThru assignment,3
route.lrtHold.dbgLevel,integer,False,debug level of LRT hold flow,1
route.lrtHold.globIter,boolean,False,Enable hold fixing with LUT RouteThru assignment during additional hold iter,0
route.lrtHold.maxHoldTerms,integer,False,Max number of hold terms to be fixed,0
route.lrtHold.minDetour,integer,False,Min detour required to enable detour insertion,1000
route.lrtHold.testFile,string,False,File containing the names of the nets which will be forced to assign LRTs,-1
route.maxAllowedNetsOnNode,integer,False,Max allowed nets on a node due to multithreading Value should be >= 1 and <= 253,None
route.maxAllowGapForILP,integer,False,Max allowable gap from optimal solution for ILP,150
route.maxCongForInodeFixing,integer,False,Max Congestion below which we do Inode Assiginment before bailing out,10
route.maxDlyThresholdForCRPR,integer,False,valid delay fifferences between CRPR and Routed CLK Dlys,10
route.maxEffectiveCongestionLevel,integer,False,Congestion level above which we trigger local smearing,25
route.maxExtTrceDelta,float,False,Max allowed delta between ext (belmode) WNS and sliceWNS,5
route.maxFanout,integer,False,Max fanout of nets to route. Higher fanout nets will be skipped,3.40282e+38
route.maxFanoutZeroSwapNC,boolean,False,"For Max fanout runs, set nc=0 for swappable loads of skipped nets",0
route.maxForwardATreePins,integer,False,Max Pins to do forward ATree on,1
route.maxGlobalClkIters,integer,False,Max reroute iterations for global clock routing,20000
route.maxGlobalIters,integer,False,set the max number of global iterations allowed,-1
route.maxHoldExpns,integer,False,Max expansion allocated for hold fixing (in millions).,5
route.maxHopelessTotExpInMillions,float,False,Set the max number of total expansions for aggressive hopeless iteration,5000
route.maxILPConstraints,integer,False,Max constraints after which number of tap settings is reduced,10000
route.maxIterHoldFixPins,integer,False,Max Number of hold violator pins to fix per iteration,750000
route.maxIters,integer,False,set the max number of iterations allowed,10000
route.maxMovesPerPCOptIter,integer,False,Max number of moves per iteration in PCOpt,150
route.maxNumCongNode,integer,False,Start reporting on contention if the number of overlaps is less than this number,40
route.maxNumDSPCascFailuresToReport,integer,False,Max number of DSP cascade failures to report,0
route.maxNumPinDensityTiles,integer,False,Number of tiles with high pin density after which we trigger local smearing,5
route.maxNumRt,integer,False,No description available,2500
route.maxPCOptCongestion,integer,False,Max congestion created in PCOpt,3
route.maxPCOptIters,integer,False,Max number of iterations to optimize in PCOpt,1500
route.maxPCOptPaths,integer,False,Max number of paths to optimize in PCOpt,2
route.maxProdILPConstraints,integer,False,Max constraints after which number of tap settings is reduced in production speed files,200
route.maxRebudgetPcnt,integer,False,set the max pcnt of luts to be rebudgeted,10000000
route.maxReportCritTerms,integer,False,set the max number of critical terms to be reported,15
route.maxRevExpnLimit,integer,False,puts the expansion limit on reverse expansion hold router,1
route.maxRRThreads,integer,False,Max Num Threads to Use. 0 means that router will use the same amount of threads thruough the flow,2000000
route.maxSatConflict,integer,False,Max conflicts allowed for SAT solver,0
route.maxSingleExpInMillions,float,False,set the max number of expansions per single search,2000000
route.maxThreads,integer,False,Max Num Threads to Use. 0 means that router will look at general.maxThreads value,100
route.maxTmgGlobalIters,integer,False,set the max number of global timing iterations allowed,8
route.maxTotalTimingExpand,integer,False,Maximum Expansions in timing global iterations,4
route.maxTotExpInMillions4V8SSI,float,False,set the max number of total expansions for V8 SSI,-1
route.maxTotExpInMillions,float,False,set the max number of total expansions,45000
route.minBottleNeckHist,integer,False,Cong Level above which report comes out,60000
route.minBSlackForCritTermRouting,integer,False,Minimum BSlack violation to consider for crit term reroute after init route,200
route.minClkSkewQorImprovement,float,False,Min QoR improvement from skew opt engine to attempt implementation,32767
route.minCongLevelOfInterest,integer,False,Congestion level equal or more at which the regions are collected,0.999
route.minCritForPriorityClks,integer,False,min criticality for high priority clocks,3
route.minGeometricMTCong,integer,False,Min congestion above which geometric MT scheme is used if enabled,200
route.minHoldSlack,float,False,Minimum hold slack which router will accept.,5000
route.minLevelForEffectiveCong,integer,False,Congestion level equal or more at which all the effective regions are collected,0.01
route.minNetsToGlobalRoute,integer,False,Minimum number of nets to perform Global Routing,3
route.minPeriodThreshold,float,False,Min period check for clocks. Clocks with period smaller than this is ignored,1
route.minPinCongTimingRelax,integer,False,Min node congestion below which timing is not relaxed due to pin congestion,1e-09
route.minSlowHoldSlackThreshold,float,False,Slow min Hold slack above which slow hold will not be fixed during the flow,200
route.minTimingIterCongTgt,integer,False,Minimum congestion target during critical term fixing phase,0
route.minTimingTarget,float,False,Minimum timing target to achieve in router,30
route.ml.exitAtConv,boolean,False,Exit after convergence.,0
route.ml.exitAtData,boolean,False,Exit after ML data capture.,0
route.moreFreeResHold,boolean,False,Enable one more free res hold iter.,0
route.moreFreeResHoldOnDiffConn,boolean,False,Enable free res hold fixing on last leg connection of the failing paths.,1
route.mpf.dbgDisableTimingEdgeTerm,integer,False,Debug TermId for disabling timing edges,1
route.mpf.disableTimingEdgesInOtherSLRs,boolean,False,Disable timing edges that are of no conern to SLR routing,-1
route.mpf.enableUltraThreads,boolean,False,Enable ultra-threads in MPF mode,1
route.mpf.forceClockSkewOptInChild,boolean,False,Enable clock-skewopt in child processes,0
route.mpf.keepTclFiles,boolean,False,Keep MPF tcl files,0
route.mpf.useCopyOnWriteForks,boolean,False,Use copy-on-write semantics and fork child processes,0
route.msgVerbose,integer,False,verbose level of route flow,0
route.mtCommitSort,boolean,False,Change commit order by sorting,1
route.MTTimerInRouter,boolean,False,Turn ON/OFF ARR/REQ/BUDGETER calculation in Timer multi Thread Mode,1
route.multiConstraintFastBudgeting,boolean,False,Enable multi-constraint optimization for fast budgeting,1
route.multTgtSlks,boolean,False,Enable setting different targets for different clocks,1
route.ncnCrpr,boolean,False,config CRPR with nearest common node,1
route.netlistBuildBlkFix,boolean,False,BlkId Fix,1
route.netlistBuildDbg,integer,False,debug/verbose level for route netlist bldr,1
route.netlistBuildDbgSite,string,False,dump pin-map info for the site,0
route.netlistBuildFiltBadPins,boolean,False,Check and ignore illegal/bad sitepins from netlist,None
route.netlistBuildIgnInstTermPartPins,boolean,False,Ignore InstTerms that have PartPinLocs,0
route.netlistBuildMultiDr,boolean,False,Always build multi-driver nets when dr maps to >1 sitepins,0
route.netlistHoleRemover,boolean,False,Run Netlist Hole Remover,1
route.netlistIncrReBuild,boolean,False,use ReBuild mode for the netlist,1
route.netlistIncrVerify,boolean,False,verify incrementally rebuild netlist against fully build netlist,1
route.netlist.populateDedicatedConn,boolean,False,Populate dedicated connections info in the terms,0
route.newCongestionMetric,boolean,False,Use new congestion metric - potentially combine with place.newCongestionMetric,1
route.nodeGraphBPDebug,boolean,False,Dump NodeGraph BP table,0
route.nodeGraphBPV9,boolean,False,Enable V9 NodeGraph BP computation,0
route.nodeGraphBuildDbg,integer,False,debug/verbose level for route nodeGraph bldr,1
route.nodeGraphVerificationFile,string,False,File which contains the rules for node graph verification,2
route.noInitReroute,boolean,False,noInitReroute,None
route.numClockPinsToReport,integer,False,Number of clock pins to report for clock detouring,0
route.numCongRegionsDump,integer,False,Number of congested regions to dump,10
route.numDlyClnupIters,integer,False,numiters for delay cleanup,2
route.numItersWithLeafClkConstr,integer,False,Number of iterations after which leaf clock constraints are thrown out,1
route.numOfTermsForSetRelaxForHold,integer,False,Num of terms to be printed for which setup was relaxed for hold,20
route.numPaFailPrints,integer,False,max debug dumps for failed pin-assignment deposits,10
route.numPathBudgetCritPaths,integer,False,Number of crit paths to extract for path budgets,50
route.numPCOptPaths2Extract,integer,False,Max number of critical paths to extract in PCOpt,50
route.numRows2IgnTemplt,integer,False,Number of Rows to not use device templates,100
route.numTilesForInodeFixing,integer,False,Number of tiles for Inode fixing in one iteration,0
route.numTNSIters,integer,False,Num iterations for TNS cleanup,10
route.offlineNGColoring,boolean,False,Use the template inode color data file in the node graph,10
route.oldMsgVerbose,integer,False,get old log output for router,1
route.onBailoutWriteXdefFile,string,False,On bailout write a xdef of the current soln to this file,0
route.onPlaceChangeMode,string,False,Behavior of affected routing on placement change,None
route.optimizeLeafClkProgDlys,boolean,False,Optimize leaf Clock programmable delay settings,KEEP_ROUTE
route.overrideRouteInterSlrGlobalNetsInOly,boolean,False,Override default behavior for routing interSLR global clocks.,1
route.p2pNetGuideFile,string,False,File with netguide for P2P,0
route.pathBudgetInterval,integer,False,How often do we trigger path budgeting,None
route.pcoPasses,integer,False,Number of post-commit-opt + router passes for Hi strategy,5
route.penalizeSllAsVlong12,boolean,False,Only sees the die crossing exit offsets of SLL wrt the entry point to child,0
route.pinCongTimingRelaxUtil,float,False,Min pin util threshold above which timing is not relaxed for pin congestion,1
route.pinDensityPercentage,integer,False,Report tiles with pin density more that specified by the param,0.8
route.pinfeedColRangeMask,integer,False,Column range for pinfeed mask in AStar,90
route.pinfeedRowRangeMask,integer,False,Row range for pinfeed mask in AStar,0
route.pinProjectionDbg,integer,False,debug/verbose level for pin Projection,0
route.pipDlyFileMin,string,False,external file for pip delay computeation,0
route.pipDlyFile,string,False,external file for pip delay computeation,None
route.plotMaxUtilMesh,boolean,False,Plot Max Util mesh for congestion type independent of direction,None
route.plotPinDensity,boolean,False,Plot pin density map,0
route.plotPostIRUtilMesh,boolean,False,Dump post initial routing utilization meshes,0
route.plTimingRelaxCongLevel,integer,False,Placement cong level below which we never relax timing,0
route.postCleanupNetgraphsFile,string,False,File with restored netgraphs,0
route.postCleanupNumContendersFile,string,False,File with restored numContenders,None
route.postInitRtTimingUpdate,boolean,False,Do timing analysis after initial routing,None
route.postPPOTclCmd,string,False,Pre PPO Tcl Cmd,0
route.postRestorationNetgraphsFile,string,False,File with restored netgraphs,None
route.postRestorationNumContendersFile,string,False,File with restored numContenders,None
route.postRoutingNetgraphsFile,string,False,File with post routing netgraphs,None
route.postRoutingNumContendersFile,string,False,File with post routing numContenders,None
route.prePPOTclCmd,string,False,Pre PPO Tcl Cmd,None
route.printDetailedSllUsage,boolean,False,Print Detailed Sll usage,None
route.printExpandDebugNodes,string,False,File containing nodes to debug during expansion,0
route.printUsagePerTile,boolean,False,Print node type usage per tile,None
route.profile.GlobalRouting,boolean,False,Enable Profiling for GR Init Route + GR Ripup-Reroute,0
route.profile.GlobalRoutingInitRoute,boolean,False,Enable Profiling for GR Init Route,0
route.profileNonPartitionIntRt,boolean,False,Profile Non partition driven initial routing,0
route.progDlyValues,string,False,Programmable leaf clock delay values,0
route.projectHistoryOnLongLocals,boolean,False,Project History onto long locals,None
route.promoteErrors,boolean,False,Promote Crit-Warns to Errors,0
route.propagateOneTransitionOnly,boolean,False,In update timing only propagate rising transitions,0
route.PSIREnableClockOpt,boolean,False,Enable clock-opt option during PSIR,1
route.PSIREnableRePlace,boolean,False,Enable re-place option during PSIR,1
route.PSIREnableReRoute,boolean,False,Enable re-route option during PSIR,1
route.pSlackCutoffForBoundaryCleanupInPS,integer,False,Slack cut-off for considering pin in delay cleanup. (Below this is considered),1
route.pSlackCutoffForLockingInBoundaryCleanupInPS,integer,False,Slack cut-off for locking in boundary cleanup. (Below this is locked),4000
route.pulseLatchWidths,string,False,Values for pulse widths,400
route.pushBouncePinDelays,boolean,False,Add pin delay in INODE->PIN arc.,None
route.pushLUTDelaysToFabric,boolean,False,Move Pin delay difference through LUT into fabric(valid only for vorpal devices),0
route.qngOverrideLeafRowRtThrus,boolean,False,QNG: Override for default handling of unsafe routeThrus,1
route.qngTrimOff,boolean,False,QNG: disable trimming of PINFEEDs for RCT_TRIMOFF equivalent,0
route.reEntrantFlowFailOnConflict,boolean,False,In reEntrant flow retun fail if restore detects a conflict,0
route.relaxSetup4Hold,boolean,False,Try to fix hold violations even if causes setup violations,0
route.relaxTiming,boolean,False,Relax Timing when placement wns is positive,0
route.relaxTimingForMatchedInodes,boolean,False,relax timing for matched inodes,0
route.removeCacadedBUFGHints,boolean,False,Remove placer hints for routing cascaded BUFG nets,1
route.reportBloatGenCommands,boolean,False,Analyze congested regions and generate cell bloating commands,1
route.reportBloatMinCongLevel,integer,False,Congestion level limit above which bloating suggestions will be done,0
route.reportBloatSuggestions,boolean,False,Analyze congested regions and report bloating suggestions,4
route.reportCongestedInodes,boolean,False,report congested inodes,0
route.reportEffectiveCongRegions,boolean,False,Report Tiles in effective cong region,0
route.reportMaxCongLevel,integer,False,Cong Level above which report comes out,0
route.reportPriorityClockStatus,boolean,False,Report status of priority clocks,4
route.reportWirelength,boolean,False,report routed wirelength,0
route.rerouteCritTerms,boolean,False,enables rerouting critical terms after rerouting,0
route.resetHoldBudgetOnAllPins,boolean,False,In free res hold iteration reset the hold budget for all pins.,1
route.restore.breakArcsOnSLLs,boolean,False,Break Arcs on SLL nodes after restoring routing,1
route.restoreForCongestion,boolean,False,Enable restore for Congestion,0
route.restoreRouting,boolean,False,Restore routing from pyhsDB,1
route.restoreSanitize,boolean,False,Sanitize routedb while restore,0
route.restrictedBoundingBoxCoord,string,False,Tile coordinates (LowX LowY HighX HighY) of restricted bounding box. Used to restrict the routing only for nets overlapping with this bounding box,1
route.ripupExistingClockRoute,boolean,False,Ripup existing clock route in V8 and route with inferred constraints,None
route.routePinsDlyStatus,boolean,False,print status of achieved delay for route_pins,0
route.routePinsReCheckDRC,boolean,False,recheck DRC at the end of reentrant route pins,1
route.routeRestoreDbg,integer,False,Dbg/verbose level for route restoration,0
route.routeUnusedLocal,boolean,False,Enable routing of unused local in Olympus,0
route.routeUnusedLocal.slackBased,boolean,False,Route the unused local based on the Bslack of parent,1
route.routeUnusedSDQL,boolean,False,Enable routing of unused SDQL in PR flow for US+,1
route.rsrCostCoef,float,False,resource cost coefficient,0
route.rtFileName,string,False,file name to export the routing to,1
route.runIncrPlacer,boolean,False,Run incremental placer in route explore mode.,None
route.runPCOptEarly,boolean,False,Run PCOpt right after convergence,1
route.satRoutingVerbose,integer,False,Verbosity level for debugging SAT routing,0
route.saveInitialRouting,boolean,False,Save initial routing to the file,1
route.setRevExpnByCrit,boolean,False,Control reverse expansions based on criticality.,0
route.setupPartRoutedLoadComp,boolean,False,Setup waves on partially routed load comp,1
route.setupTimingPaths,string,False,Config file for setup critical flop sub-graph,0
route.shortCongMapMinBSlack,integer,False,BSlack above which we smear subtree instead of descending down the ATree (Active only for short cong maps),None
route.shortCongMapUtil,float,False,Util Threshold for short cong maps,5000
route.shortCongMapWLFac,float,False,WL multiplier for short congestion maps,0.85
route.simulateSkewOptCascade,boolean,False,Simulate Leaf cascades for skewopt,1
route.skewAssignChangeObjective,boolean,False,Change objective function and reoptimize to maximize 0 tap,0
route.skewAssignDebugLevel,integer,False,Debug skew assignment engine,0
route.skewAssignFixVarBounds,boolean,False,Fix Variable bounds and re-optimize to maximize 0 tap settings,0
route.skewAssignMinTapVal,boolean,False,Minimize assigned tap values,1
route.skewAssignModelHoldCrpr,boolean,False,Model leaf track switching CRPR in hold formulation,0
route.skewAssignNumHalfColsForCrpr,integer,False,Max Number of half columns to model crpr,1
route.skewAssignUseSOSConstraints,boolean,False,Use SOS constraints,20
route.skewOptChangeDestProgDly,boolean,False,Change Prog delay setting of destination FSR,0
route.skewOptDbgPathFile,string,False,File containing paths to debug for skew assignment,0
route.skewOptDumpSolverMsgs,boolean,False,Dump solver debug messages to console,None
route.skewOptHoldFailThreshold,integer,False,Hold slack threshold below which it is treated as a failure,0
route.skewOptIgnControlSet,boolean,False,Ignore control set limitations in clock skew optimization,5
route.skewOptNonFreeResHoldIters,integer,False,Num Local iters in non free-res post skewopt hold fixing,0
route.skewOpt.NonFreeResTiming,boolean,False,Do Timing update in non-free Res Hold fixing post skew-opt,50
route.skewOptNumPaths,integer,False,Number of critical paths to optimize skews,0
route.skewOptSolution,string,False,File containing a parital solution for some nodes,10
route.skewOptTgtRelaxFactor,float,False,Relax factor for targets when triggerign skew assignment,None
route.skewOpt.TriggerNonFreeResHold,boolean,False,Trigger Non-Free Res Hold fix post skew-opt,1
route.skipEstCongBail,boolean,False,Disable estimated-congestion based bail,1
route.skipMultiDieBBoxAdjustment,boolean,False,Skip Adjusting BBoxes for inter-SLR connections,0
route.skipProgDelayOptForMultiroot,boolean,False,Disable second pass of prog delay optimization when multi-root clock opt is enabled,0
route.skipRerouteCongRegions,boolean,False,Skip special rerouting phase of nets passing through congested regions,0
route.skipTermTieoffs,boolean,False,Dont mark Vcc/Gnd tieoffs in Term tiles as power sources,1
route.sllAsgnEps,integer,False,SLL Assignment clustering control,0
route.sllAsgnMinPts,integer,False,"SLL Assignment clustering control, min cluster size",8
route.sllAsgnTD,boolean,False,SLL Assignment Timing driven control,1
route.sllAssignment.useConstrTree,boolean,False,Use constraint tree for sll assignemnt,1
route.sllCongEstMethod,integer,False,"SLL congestion map estimation methods. 1: span, 2: assign",0
route.sllCongEstThreshold,float,False,SLL estimated congestion util threshold,0
route.sllCongEstVerbose,integer,False,Dump SLL estimation info for debugging,1
route.sllCongEstVertical,boolean,False,Vertical SLL congestion map calculation,0
route.sllExtAsgnFile,string,False,SLL Assignment - external assignments.,1
route.sllFlowDbg,integer,False,Debug output for SLL Assignment Flow,None
route.sllRlxWin,integer,False,"Horz window near inter-SLR Crit nets, to relax SLL assignment",0
route.slowMinToFastMinSlkCoef,float,False,Coefficient to translate Slow min path slack to Fast min,5
route.slrPessCoeff,float,False,Coefficient for SLR pessimism compuitation,0.65
route.spreadCongestionForLowDlyCoeffCongReg,boolean,False,Spread congestion before computing congested regions,0.75
route.ssiV8DlyCoefFix,boolean,False,Changes related to delay coeff for Qor improvements in V8 SSI,0
route.strictEstMinDly,boolean,False,Use strict estimated min delays for hold analysis,1
route.swapSetsFile,string,False,Swap sets for XML architecture,0
route.targetRelaxFactor,float,False,"Percentage of period to relax target by, default is no relaxation",None
route.tempPCOptFix,boolean,False,Temporary fixes for PCOpt flow,-1
route.termBlockSize,integer,False,No description available,0
route.testRestore,boolean,False,Test param for restore mechanism,1000
route.thresholdCongForDlyCoeff,integer,False,Threshold congestion for delay coeff tuning,0
route.tightenMigInterface,integer,False,Amount in ps to tighten setup requirement on MIG,5
route.timingDbgFromToThruSeq,string,False,Timing Path Debug,10
route.timingGIterExpnBailChk,integer,False,Number of expansions before checking for bail out in Timing iterations,None
route.timingRelax.fanoutThreshold,integer,False,Fanout threshold when expanding from congested region,2000
route.timingTargetControl,integer,False,Control for setting target slacks,100
route.tnsPathIncFactor,integer,False,Multiplicative factor for number of paths fixed in each TNS iteration,0
route.triggerCongSlopeBailout,boolean,False,Trigger Bailouts based on congestion slope,2
route.turnOffMinPeriodChecks,boolean,False,Turn off min-period checks to bail out after initial routing,1
route.turnOffSatRoutingIfFixedRoutesPresent,boolean,False,Turn off SAT based clock routing if fixed routes are present,0
route.unitsNetlistInst,string,False,Instance name for Netlist Test,0
route.unroutePinFailsOnFixedRoute,boolean,False,Unroute pin should fail on fixed route.,None
route.unroutesFile,string,False,File containing list of unrouted nets,1
route.updateAndReportBestNoHoldWNS,boolean,False,Update and report no Hold violated WNS,None
route.updateHistoryForGlobalClockRerouting,boolean,False,update history for global clock rerouting,0
route.uSDQLMaxExp,integer,False,uSDQL - Max num expansions,1
route.uSDQLMaxParents,integer,False,uSDQL - Max number of parents to enumerate,10000
route.uSDQLMinWorstSlk,integer,False,uSDQL - Min worst slack for preferred parents,10
route.uSDQLVerify,boolean,False,Verify USDQL antennas for consistency,250
route.useAggrUtilThresholdToMarkCongRegNets,boolean,False,Use aggressive util threshold to compute cong regions to use them in lowDlyCoeff nets marking,0
route.useAspectRatioForDlyCoeff,boolean,False,Vary delay coefficient using aspect ratio of congested region,0
route.useExactBranchPenV8,boolean,False,Use Exact branch penalty updates for V8,1
route.useExternalDelays,boolean,False,use externally generated delay files,1
route.useFastBudgeter,boolean,False,Enable Fast budgeter during global iterations,1
route.useGeometricMT,boolean,False,Use geometric partition driven MT scheme,1
route.useIndividualPrimeVariables,boolean,False,use individual prime variables for arc instances,1
route.useLowDlyCoefForNonCongReg,boolean,False,Use low delay coefficient for non congested regions,0
route.useLowDlyForNetsOverlappingWithCongRegNets,boolean,False,Use low dly coeff for nets overalapping with cong reg nets,0
route.useLumpedDelays,boolean,False,use lumped delays during system delay calculation,0
route.useLumpedDelaysInSkewOpt,boolean,False,Switch over to lumped delays in skew opt,0
route.useMPFDCP,string,False,DCP to use by child processes,1
route.useMTinSkewOptSolver,boolean,False,Use Gurobi in MT mode for skew-opt,None
route.useNCNSkews4Setup,boolean,False,Use NCN skew analysis for all timing updates,0
route.useNetsToRoutePins,boolean,False,Enable routeNets flow for routePins,0
route.useOnlyPathBudgeter,boolean,False,Use only the new path budgeter,0
route.useOnlyPulsedLatch,boolean,False,Use only pulsed latches,0
route.usePathGroupBasedTargets,boolean,False,Use PathGroup based timing targets,0
route.usePrivateTimer,boolean,False,Use private timer in router,1
route.useRoutedDlyToScaleHold,boolean,False,Use scaling factor from routed delay to adjust budget,0
route.useSkewOptForHoldFix,boolean,False,Use clock skew opt to fix hold violations,0
route.useStaForMinMaxPeriod,boolean,False,Use Timer to compute min-max clock periods in the design,0
route.useSysDelayInDlyComp,boolean,False,Use system delay rather than crunched delay when compared with est dly,0
route.useV8SatRouting,boolean,False,Fast dedicated SAT routing for V8/V9,0
route.useVorpalDelayBldr,boolean,False,Use Vorpal Delay Builder,0
route.useWeightedSkewAssignSlacks,float,False,Use Weighted slacks for targets when triggering skew assignment,1
route.useWorstCongLevel,boolean,False,Use worst cong level for delay tuning,-1
route.ut.intParam1,integer,False,Integer parameter #1,1
route.ut.intParam2,integer,False,Integer parameter #2,0
route.ut.intParam3,integer,False,Integer parameter #3,0
route.ut.intParam4,integer,False,Integer parameter #4,0
route.v8QorFixes,boolean,False,V8 specific QoR fixes,0
route.v9InitDlyCostCoef,float,False,V9 Initial delay coefficient,1
route.v9MaxDlyCostCoef,float,False,Max cap on v9 delay coefficient,1.14
route.v9MinDlyCostCoef,float,False,Min Delay coefficient for v9,1.8
route.varyUtilThresholdForLevel,boolean,False,Vary routing node utilization for each level,0.012
route.verifyRestore,boolean,False,Verify restoration by reconstructing HDPYRouteTrees,0
route.verifyRoutingConstraints,boolean,False,Verify router met topology and containment constraints,0
route.wakeSleepingSubTasks,boolean,False,Unsilent all the subtasks of router,0
route.worstHoldTargSlk,integer,False,Max Negative Hold Slack to be fixed by router,0
route.wrCongLevel,integer,False,Wire recovery min congestion level,-4000
route.writeBudgetFile,boolean,False,Write budget file,4
route.writeNodeGraph,string,False,Export node graph (output file name),0
route.writeOutConvergedDCP,boolean,False,Writeout DCPs after every convergence,None
route.writePinMapping,string,False,Export pin mapping (output file name),0
route.XdlInput,string,False,file name to get ncd routing,None
route.xmlCostCodeFile,string,False,Resource and Congestion costs for node types,None
route.xmlCostCoeff,float,False,Estimated resource cost coefficient,None
route.xmlDefFile,string,False,Node graph definition XML file,1
route.xmlProjectFile,string,False,Pin projection file name,None
route.zeroTapSettingObjWeight,float,False,Weight for objective func for max 0 tap-settings,None
rpmconstr.origSets,boolean,False,Retain original RPM sets,2000
rpmconstr.reportFile,string,False,Filename to generate RPM Report. Empty for No Report.,1
rpmconstr.showGuiFldr,boolean,False,Show RPM Folder in GUI,None
rpmconstr.showProperties,boolean,False,Show RPM Properties for PBlocks,1
rpmconstr.skipConvList,string,False,List of elements (space delimited) to skip during conversion,1
rtlin.rtlInfer,boolean,False,Inference on verific netlist,None
runtime.enablePlaceParamWebtalk,boolean,False,Enable webtalk for placer parameters.,1
runtime.enableRouteParamWebtalk,boolean,False,Enable webtalk for router parameters.,1
sdc.donotExpandObjectList,boolean,False,Do not expand objects list even if objects have been removed/renamed/added to this list,1
sdc.doNotExpandSynthObjectList,boolean,False,Do not expand object lists when writing constraints for synthesis,0
sdc.enableOrigCellNameLookup,string,False,"Enable SDC name lookup using original cell name; Valid values are 'no', 'yes', and 'force' described as: 'no' : do not include replicated objects in search. 'yes' : include replicated objects only if '-include_replicated_switch' is specified. 'force' : include replicated objects even if '-include_replicated_switch' is not specified. You need to set this parameter before design is opened; setting the value after design is open has no effect.",0
sdc.enableUseOfCurrentInstanceForGetPorts,boolean,False,Enable use of current instance when looking for ports using 'get_ports' command.,yes
sdc.maxNumberOfObjectsCached,integer,False,Maximum Number of find objects to cache before clearing the cache.,1
sdc.skipErrors,boolean,False,Skip some errors when adding SDC constraints,100000000
sdxgui.developerMode,boolean,False,Run in SDx GUI developer mode (default:false),0
seu.numFanout,integer,False,Number of highest fanout instances to report in SEU estimation,0
seu.numToggle,integer,False,Number of highest toggle rate instances to report in SEU estimation,10
seu.seuReportCmdAllow,boolean,False,Enable SEU reporting,10
shapedb.io.dumpShapesAfterRead,boolean,False,When using ShapeDB read/write dump the shapes after reading.,0
shapedb.io.dumpShapesBeforeWrite,boolean,False,When using ShapeDB read/write dump the shapes before writing.,0
shapedb.io.throwOnError,boolean,False,When using ShapeDB read/write throw an exception if the I/O fails.,0
shapedb.io.useNamesNotId,boolean,False,When using ShapeDB read/write use names to find objects and not netlist ids.,0
shapedb.io.useShapeDBFile,boolean,False,Use ShapeDB file to speed up the load.,1
sigtree.debugBoardIfcMgr,boolean,False,Extra debug printouts when BoardIfcMgr class is active.,1
sigtree.inferSignalInterfaces,boolean,False,Infer pin-planning interfaces from embedded properties in the netlist.,0
simulation.addUnifastLibraryForVhdl,boolean,False,Add 'unifast' library for a VHDL based design,1
simulation.compileDesignLibsToXsimLib,boolean,False,Compile design libraries into xsim_lib directory instead of default xsim.dir,0
simulation.disableSDFAnnotation,boolean,False,Parameter to disable SDF annotation via simulator command line.,0
simulation.donotRecalculateCompileOrderForXSim,boolean,False,Add 'nosort' in PRJ file to disable compile order resort by XSim,0
simulation.enableLegacyIPSrcCopy,boolean,False,Enable the legacy IP sources copy to sim run directory,0
simulation.filterIpTestbenchFiles,boolean,False,Filter all unused IP testbench files from being passed into simulation,0
simulation.resolveDataDirEnvPathForXSim,boolean,False,Replace RDI_DATADIR env with path specified with compxlib.xsim_compiled_library_dir property in xsim.ini,1
simulation.useIPSynthFilesForSimulation,boolean,False,Use IP synthesis files for simulation,0
simulator.activehdlInstallPath,string,False,Active-HDL installation path,0
simulator.activehdlNoQuitOnError,boolean,False,Do not quit on error or break by default for Active-HDL simulation. To quit simulation on error or break set this param to false.,None
simulator.enableIeee1735ReEncryption,boolean,False,ModelSim enable file re-encryption with IEEE1735,1
simulator.iesInstallPath,string,False,IES installation path,0
simulator.modelsimInstallPath,string,False,ModelSim's installation path,None
simulator.modelsimNoQuitOnError,boolean,False,Do not quit on error or break by default for ModelSim/QuestaSim simulation. To quit simulation on error or break set this param to false.,None
simulator.questaInstallPath,string,False,Questa installation path,1
simulator.quitOnSimulationComplete,boolean,False,"Quit simulator on simulation completion for ModelSim/QuestaSim simulation. To disable quit, set this param to false.",None
simulator.rivieraInstallPath,string,False,Riviera-PRO installation path,1
simulator.rivieraNoQuitOnError,boolean,False,Do not quit on error or break by default for Riviera-PRO simulation. To quit simulation on error or break set this param to false.,None
simulator.useAdditionalVendorKeys,boolean,False,ModelSim use additional vendor keys when re-encrypt file with IEEE1735,1
simulator.vcsmxInstallPath,string,False,VCS-MX installation path,0
simulator.xceliumInstallPath,string,False,Xcelium installation path,None
sim.vivado.filterDuplicatedIPFiles,boolean,False,Filter out the duplicated files from IP within each library,None
sta.abstractedShellPatches,boolean,False,Abstracted shell patches,1
sta.analyzeTimingIgnoreBram,boolean,False,Ignore paths ending on bram in analyzeTiming,1
sta.analyzeTimingIgnoreDSP,boolean,False,Ignore paths ending on DSP in analyzeTiming,0
sta.analyzeTimingNumLoops,integer,False,Max loop length to consider in analyzeTiming,0
sta.autoDeriveDivBy1Buffers,boolean,False,Enable auto derivation of generated clocks on certain buffer outputs when configured as divide by one.,1000
sta.busskew.guiReportFile,string,False,Dump a dummy report that exercises the gui apis to the named file,0
sta.carve.annotateProperties,boolean,False,"carving: at the end of marking, annotate all netlist bits to properties so they can be persisted in the carved dcp for purposes of subsequent delay verification",None
sta.carve.dbgMarkFile,string,False,carving: dump results of marking to a file with the specified name,0
sta.carve.dbgPostCmd,string,False,carving: post-marking debug cmd,None
sta.carve.dbgPreCmd,string,False,carving: pre-marking debug cmd,None
sta.carve.directMarkingClock,boolean,False,carving: mark only pins residing directly in the clock cones (rather than all pins on discovered nets),None
sta.carve.directMarkingData,boolean,False,carving: mark only pins residing directly in the data cones (rather than all pins on discovered nets),1
sta.carve.forceMarkAutoDerivedClockLoads,boolean,False,carving: force marking of auto derived clock loads,1
sta.carve.forcePostPassClockNetMixedLoads,boolean,False,carving: force a post pass in which clock nets with mixed unplaced/placed loads will have all placed loads retained to ensure consistent delay estimation,0
sta.carve.postPassEnsureLUTInputs,boolean,False,carving: trigger a post pass in which any LUT having one or more inputs marked with the cone mark will trigger all inputs to be marked for preservation,0
sta.carve.postPassSpecialMarking,boolean,False,carving: temp param to run special new post pass marking algorithm,1
sta.carve.processExpandedRegion,boolean,False,carving: temp param to do expanded region marking,1
sta.carve.pruneConstraints,boolean,False,"carving: do not retain isTimingConstrained objects, and prune vivado cst mgr constraints that invole non-cone topology",1
sta.carve.synchronizerPreservationLength,integer,False,carving: max length of synchronizer chain to preserve on shell output boundary,1
sta.carve.trackObjs,string,False,carving: list of objs to track for debugging,2
sta.cdcViolationObjects,boolean,False,Enable the CDC violation objects,None
sta.checkChaching,boolean,False,Check that cached and non-cached delays match,1
sta.checksumRegex,string,False,A boost::regex pattern that will determine when detailed checksum data is dumped,0
sta.clearCellMarkings,boolean,False,clears cell markings and invalidates arrivals at marked edges,None
sta.clockUncertaintyDetails,boolean,False,Enable detailed clock uncertainty calculation diagnostic messages (default false),1
sta.clockUncertaintyMessages,boolean,False,Enable automatic clock uncertainty constraint generation diagnostic messages (default false),0
sta.cmbFeedbackDelayMode,string,False,"Select whether CMB feedback paths should use the same or opposite min/max setting as the rest of the clock path. Values: '' = use architecture specific rules (default), 'same' = min/max fb delays used for min/max clock path analysis points, 'opposite' = max/min fb delays used for min/max clock path analysis points",0
sta.compactLibertyLibrary,boolean,False,remove cells which will never be used from liberty,None
sta.constraintsTemplateClockPeriod,integer,False,Clock period of missing clocks in ps generated by write_xdc_template,1
sta.critRangeIO,integer,False,Critical range around IO column that is affected by delay estimator issue,1000
sta.cwRequireClockBuffers,boolean,False,When suggesting new clocks in the constraints wizard require that there is a clock buffer,3
sta.debugCmbClkGenFullPrecision,boolean,False,Enable full precision reporting for cmb clk gen debugging,1
sta.debugGetWnsTnsWhsThsStr,integer,False,Value should be >= 0 and <= 6,0
sta.debugIncrTiming,boolean,False,Enable incremental timing diagnostic messages (default false),0
sta.debugNoopAttrs,boolean,False,issue messages about conflicts between delay mediator indicating that an attr cannot possibly affect timing and reality,0
sta.debugReportCDC,integer,False,Enable the verbose level for stats and messages during the report_cdc,0
sta.debugTimingDRC,integer,False,Enable the verbose level for stats and messages during the timing report_drc,0
sta.debugTimingExceptions,integer,False,Enable the verbose level for stats and messages during the report_exceptions,0
sta.debugTimingStaleEvents,boolean,False,Enable timing stale event diagnostic messages (default false),0
sta.debugTnmTracing,boolean,False,Debug tnm tracing.,0
sta.debugTraceNetToInst,string,False,Debug traceNet functionality when and if called for the specified instance.,0
sta.debugV6DlyCalc,boolean,False,Debug delay calculation disabled edges for v6/s6 designs,None
sta.deferDeviceInit,boolean,False,defer initialization of device model related structures until needed (temporary parameter),0
sta.disableClientThreadCountControl,boolean,False,prevent timer clients from controlling the number of threads used in timing,1
sta.disableNewWireDlyCalc,boolean,False,Do not use new wire delay calculator,0
sta.dlyMediator,boolean,False,Use Delay Mediator for route delays,0
sta.dsDumpPathEnd,string,False,Print debug info about the path end with this name durimng data sheet creation,1
sta.dsDumpPathStart,string,False,Print debug info about paths starting at this vertex during data sheet creation,None
sta.dsOverrideFakeInputDelays,boolean,False,Toggle the decision whether to put fake input delays or not,None
sta.dsSkipPathEnum,boolean,False,Skip path enumeration in report_datasheet,0
sta.dsVerifyGuiLinks,boolean,False,Run engine based verification of gui sta path links,0
sta.dumpBudgets,boolean,False,Dumps Budgets into a file called BUDGETS,0
sta.dumpCellTiming,boolean,False,dumps debug info for cell timing,0
sta.dumpCMBCalcInfo,string,False,"Debug parameter to dump to the given file, the CMB deskew calculation data",0
sta.dumpDelayArcs,string,False,"Debug parameter to dump to the given file, the timing delay arcs generated internally and from the device report file",None
sta.dumpDelayCalcInfo,string,False,"Debug parameter to dump to the given file, the delay info for each timing arc",None
sta.dumpDelayCalcPinPattern,string,False,A boost::regex pattern that will filter the delay calc dump to only pins that match the pattern,None
sta.dumpInvalidArcDelayVals,string,False,dump edges with invalid arcDlyVal,None
sta.dumpLibertyArcDelays,string,False,"Debug parameter to dump to the given file, the delay for each arc of the .lib file",None
sta.dumpLocTables,boolean,False,dumps Location Tables,None
sta.dumpLutramDelays,boolean,False,Enables debugging of lutram delays,0
sta.dumpPlacedConfigDelays,boolean,False,dump Config Delays From Placer,0
sta.enableAOCVMessages,boolean,False,Enable advanced on-chip variation (AOCV) diagnostic messages (default false),0
sta.enableAOCV,string,False,Enable advanced on-chip variation (AOCV) technology. Legal values are on | off | auto (default auto),auto
sta.enableArcSpecificDelays,boolean,False,"Enables delay values to be set per TimingArc. If disabled, the first delay for an edge will be set on all TimingArcs.",0
sta.enableAutoGenClkDerivation,boolean,False,Enable automatic generation of derived clocks on clock modifying cells,0
sta.enableAutoGenClkNamePersistence,boolean,False,Enable persistence of auto gen clk name information across export/import for naming consistency/repeatability,1
sta.enableAutoGenClkNamingByNet,boolean,False,"Name automatically generated clocks by top level net attached to the clock modifying cell output pin. If false, name according to inputClk:cellName:inputPin:outputPin",1
sta.enableBelTracing,boolean,False,Enable Bel Tracing mode,1
sta.enableChecksums,boolean,False,Enable checksum printing,0
sta.enableCheckTimingGuiDebug,boolean,False,Enables debugging of gui reporting for checkTiming,0
sta.enableClbFanoutAdjustment,boolean,False,Use the CLB fanout adjustment as set in the speed file,0
sta.enableClkinPeriodRecalibration,boolean,False,Enable recalibration of CLKIN*_PERIOD based on actual clocks that trace into CMBs,1
sta.enableClockUncertainty,boolean,False,Enable automatic clock uncertainty constraint generation (default true),1
sta.enableCommonBoxCRPR,string,False,Enable nearest common node (NCN) CRPR for non-leaf clock nets. Legal values are on | off | auto (default),1
sta.enableConfigDelays,boolean,False,enable Config Delays From Placer,auto
sta.enableConstraintCopy,boolean,False,Enable incremental timing constraint copy (default false),0
sta.enableConstraintUcfCloning,boolean,False,Enable (in experimental mode) incremental timing constraint cloning support for ucf (default true),1
sta.enableDutyCycleDistortion,string,False,Enable duty cycle distortion for automatic clock uncertainty constraints. Legal values are: on | off | true | false | auto (default),1
sta.enableFakeArcSpecificDelayValues,boolean,False,"Enables faking of arc specific delay values, pending actual device model support. Only functional when enableArcSpecificDelays is true.",auto
sta.enableGenClkRenaming,boolean,False,Enable generated clock name renaming functionality,0
sta.enableGraphBuildChecksums,boolean,False,Enable graph build checksum printing,1
sta.enableGraphPruning,boolean,False,Enable prune of uncontrainsted nodes in the timing graph,0
sta.enableInferMasterFix,boolean,False,(Temporary param) to control whether the infered master clock fix of CL 2348184 is enabled (default true),1
sta.enableInternalStartPruning,boolean,False,Enable ucf2sdc pruning of internal clock startpoints when main clock startpoints provide full reachability,1
sta.enableIOTimingOptimization,boolean,False,Enable IO timing optimization,1
sta.enableLutramDelays,boolean,False,Enables resetting of lutram delays,0
sta.enablePathTracingControls,boolean,False,Enable path tracing controls (default true),0
sta.enablePinPhaseMode,boolean,False,Temporary param to allow enabling functionality where CMB pin phase can be treated as either latency or waveform shift,1
sta.enablePinSwitchingLimits,boolean,False,Enable pin switching limit timing checks (default true),1
sta.enablePlaceDBEvents,boolean,False,Enable incremental timing response to place db events (default false),1
sta.enableSlackComparatorMode,boolean,False,"Enables hacks necessary for pin/path slack comparator project, such as reporting physical element pins",1
sta.enableSPBlockDump,boolean,False,debug dump of special block exception,0
sta.enableStaBudgeting,boolean,False,Enable Budgeting,0
sta.enableTaskStats,integer,False,Turns on the runtime/memory stats similar to the reporting in place/route log files.,0
sta.enableTimerIds,boolean,False,Enable writing of timer ids for debug purposes,0
sta.enableV8DSP,boolean,False,enable DSP test mode,0
sta.enableVeamConditions,boolean,False,Enable VEAM consitions,0
sta.exceptionsSizeThreshold,integer,False,"the ratio of exception collection size and number of exceptions, the default is 10",1
sta.filterRptTmgSumClkSumByCell,boolean,False,Enable filtering of report timing summary clock summary table to include only those clocks related to the -cell specified,10
sta.fixDlyEstBug,boolean,False,Fix delay estimates close to IO column,1
sta.forceEstimatedDelays,boolean,False,"Forces sta delay mediator to give estimated delays only, irrespective of the net is routed or not",0
sta.fullExploreReportCDC,boolean,False,"report_cdc will explore all path, even non-CDC paths",0
sta.generateXDCFromPlaceDB,boolean,False,Use placeDB to generate clock constraint report,0
sta.getAllBelEnabledArcsMode,boolean,False,** TEMPORARY ** use physical arc/pin caching and retrieval of all bel arcs in one call to speed up graph building,0
sta.graph.dbgFromPin,string,False,from pin for graph debug,1
sta.graph.dbgToPin,string,False,to pin for graph debug,None
sta.ignoreNoopAttrs,boolean,False,ignore attributes that delay mediator indicates cannot possibly affect timing,None
sta.implicitPulsedLatchAttributes,boolean,False,save/restore implicit pulsed latch settings to/from attributes,1
sta.implicitPulsedLatchDiagnostics,integer,False,implicit pulsed latch diagnostics level,1
sta.implicitPulsedLatchEnabled,boolean,False,enables implicit pulsed latch optimizations,0
sta.implicitPulsedLatchValidateConfiguration,boolean,False,validate configuration before applying implicit pulsed latch adjustments,1
sta.implicitPulsedLatchValidateGrouping,boolean,False,validate instance grouping before applying implicit pulsed latch adjustments,0
sta.implicitPulsedLatchValidateSite,boolean,False,validate site before applying implicit pulsed latch adjustments,0
sta.internalErrors,boolean,False,"Enables notice of internal errors, such as timer/supplier inconsistencies",1
sta.interSLRConfigDelayCacheDynamic,boolean,False,Dynamically fill inter-SLR site configuration delay hint cache using DlyMed,0
sta.interSLRDelayPenalty,boolean,False,Apply delay penalty to inter-SLR paths,0
sta.IOCrossingPenalty,integer,False,Penalty for crossing IO column in ps (temporary parameter),1
sta.latchMatchBorrowCycle,boolean,False,Force downstream latch edge to match upstream latch edge that generated specific borrow,0
sta.latchRequiredIncludesMargin,boolean,False,Include setup margin in latch required time calculation for sta::report_timing (default false),0
sta.levelizationMode,string,False,controls how the timing graph is levelized,0
sta.lutcyDisableToI4,boolean,False,(Temporary param) to disable net edges to LUTCY I4 pins,dfs_check_fanin
sta.lutCYDisableToI4Verbose,integer,False,(Temporary param) Verbose level for disabling net edges to LUTCY I4,1
sta.maxSourcesPerClock,integer,False,Sets the maximum number of pin/port sources allowed per clock or generated clock timing constraint,0
sta.maxThreadsArr,integer,False,"Maximum threads created for timer arrival time calculation. A non-zero value will override any value set for global.maxThreads or sta.maxThreads, with respect to timer arrival time threading. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 16",64
sta.maxThreadsDly,integer,False,"Maximum threads created for timer delay calculation. A non-zero value will override any value set for global.maxThreads or sta.maxThreads, with respect to timer delay calculation threading. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 16",0
sta.maxThreadsGraph,integer,False,"Maximum threads created for timer graph construction. A non-zero value will override any value set for global.maxThreads or sta.maxThreads, with respect to timer graph construction threading. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 16",0
sta.maxThreadsInit,integer,False,"Maximum threads created for timer initialization. A non-zero value will override any value set for global.maxThreads or sta.maxThreads, with respect to timer initialization threading. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 16",0
sta.maxThreads,integer,False,"Maximum number of threads created for timing analysis. A non-zero value will override any value set for global.maxThreads, with respect to timer threading. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 16",0
sta.maxThreadsPathEnd,integer,False,"Maximum threads created for timer path endpoint evaluation. A non-zero value will override any value set for global.maxThreads or sta.maxThreads, with respect to timer path endpoint threading. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 16",0
sta.maxThreadsReq,integer,False,"Maximum threads created for timer required time calculation. A non-zero value will override any value set for global.maxThreads or sta.maxThreads, with respect to timer required time threading. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 16",0
sta.maxTimingDrcPerRule,string,False,Sets the maximum number of timing DRC violation to report per rule,0
sta.mergeExceptions,boolean,False,allow timing exception merging,None
sta.mpf.dbgMpfFile,string,False,mpf: dump partitioning data to file with specified name,1
sta.mpf.disableOptimizedMode,boolean,False,"obsolete, retained to avoid failure in any existing tcl scripts",None
sta.nearestCommonNodeCacheMessages,integer,False,"Enable nearest common node (NCN) cache diagnostic messages (default=0=none, 1=cache/flush, 2=dfs, 3=sanity, 4=memory)",0
sta.nearestCommonNodeCRPRMessages,boolean,False,Enable nearest common node (NCN) CRPR diagnostic messages (default false),0
sta.nearestCommonNodeMixedNodes,boolean,False,Enable mixed-node (estimated/routed) nearest common node (NCN) caching (default true),0
sta.nearestCommonNodeRouteDelays,boolean,False,Enable use of route delays in nearest common node (NCN) CRPR (default true),1
sta.nearestCommonNodeUnplacedLoads,boolean,False,Enable skew-based nearest common node (NCN) CRPR for unplaced loads (default true),1
sta.nearestCommonNodeUnplacedSkewRequirements,string,False,Debug parameter to override architecture-specific Unplaced skew requirements with specified file,1
sta.nonTimingDriven,boolean,False,Run in non-timing driven mode,None
sta.optimalTapBySlack,boolean,False,"Compute optimal taps in the datasheet according to slack, not ideal offset to clock.",0
sta.overrideDelaysV8,boolean,False,Override wire delays for V8 for tuning purposes (temporary parameter),1
sta.pathTracingControlMessages,boolean,False,Enable path tracing control diagnostic messages (default false),0
sta.pinSwitchingLimitMessages,boolean,False,Enable pin switching limit diagnostic messages (default false),0
sta.printChecksums,boolean,False,Print timing graph checksums,0
sta.recordLoops,boolean,False,record sequences of edges which form combinational loops,0
sta.reportLoopPins,boolean,False,report all loops in the design,0
sta.reverseWireDelayCalcOrder,boolean,False,Debug parameter to reverse the order of wire delay calc for repeatability investigation,0
sta.saveTimingReports,boolean,False,Enable saving timing reports other than report_timing_summary to .rpx files (default:false),0
sta.saveTimingSum,boolean,False,save timing summary results to .rpx file,0
sta.sda.skipSlackDumpCleanup,boolean,False,sdaccel: skip the cleanup phase after slack dumping to allow for debugging the current state,1
sta.serialize.bypassVersioningChecks,boolean,False,bypass product/version checking during binary read,0
sta.serialize.dbgPostCmd,string,False,serialization: post-serialize/deserialize debug cmd,0
sta.serialize.dbgPreCmd,string,False,serialization: pre-serialize/deserialize debug cmd,None
sta.shareCollectionSize,integer,False,"the collection size above which collections will be shared, -1 for not sharing",None
sta.skipDisabledVertexDlyCalc,boolean,False,Do not perform delay calculation for edges connected to disabled vertices,10000
sta.speedUpInstDCal,boolean,False,speed up instance delay calculations,1
sta.sta4CheckSum,boolean,False,report checksum in light timer,1
sta.sta4DebugLevel,integer,False,Enable the verbose level in the light timer,0
sta.sta4DebugNodes,string,False,List of node to track for debugging,0
sta.sta4EnableNetlistChanges,boolean,False,sta4 timer will react to netlist changes,None
sta.sta4EnableSanityChecks,boolean,False,Enable the sanity checks in the sta4 timer,1
sta.sta4ForceNetDelayUpdate,boolean,False,sta4 timer will update the net delay at each timing update,0
sta.sta4IgnoreOutDatedTimer,boolean,False,sta4 timer will ignore the miscorrelations between the netlist and the sta3 timer,0
sta.sta4InsDelayCalc,boolean,False,sta4 timer calculates the instance delay at the timer initialization,0
sta.sta4LightTimer,boolean,False,** TEMPORARY ** initialize and run light weight timer,0
sta.sta4LightTimerSSI,boolean,False,Turn on light timer for SSI designs,1
sta.sta4MaxJobSize,integer,False,Max job size for multithreading in the light timer,1
sta.sta4MaxThreads,integer,False,"Maximum number of threads created for sta4 timing analysis. A non-zero value will override any value set for global.maxThreads, with respect to sta4 timer threading. A zero value (default) indicates this param should be ignored. Value should be >= 0 and <= 16",100
sta.sta4NetDelayCalc,boolean,False,sta4 timer calculates the net delay at the timer initialization,0
sta.sta4SeparateDelayCalculation,boolean,False,Perform delay calculation before timing propagation in the light timer,0
sta.sta4WnsCaching,boolean,False,Enable the wns caching,0
sta.storeLutRamWriteDelays,boolean,False,No description available,1
sta.supportInternalPins,boolean,False,enables SDF writer support for internal pins,1
sta.threadVerbose,integer,False,Verbose control for multithreaded code,1
sta.timingDRCCells,string,False,List of cells to explore,0
sta.timingEarlyLaunchAtBorrowingLatches,string,False,Remove clock latency pessimism from latch open edge at data pins of transparent latches (default auto),None
sta.ucf2sdc.dataSheetDebug,boolean,False,Put an extra min delay of 0 on output paths when converting OFFSET OUT constraints so the data sheet will report min delays to output ports and we can compare ISE and Rodin numbers,auto
sta.ucf2sdc.enableStopProp,boolean,False,Enable ucf2sdc created clocks to be condensed into a more compact form (default false),0
sta.unitInstDly,integer,False,Set the value (in ps) to be used for instance delays in place of normal instance delay calculation. Set to a negative value to disable unit delay mode.,1
sta.unitWireDly,integer,False,Set the value (in ps) to be used for wire delays in place of normal wire delay calculation. Set to a negative value to disable unit delay mode.,-1
sta.updateCarryChainArcs,boolean,False,No description available,-1
sta.useCachedInstDelays,boolean,False,used cached instance delays during set inst delays,1
sta.useNewTriggersFullUpdateApi,boolean,False,Whether to use the new triggersFullUpdate api,1
sta.useV7UnplacedPinMapper,boolean,False,Use new V7 specific unplaced pin mapper,1
sta.useWnsCache,boolean,False,Utilize psta wns cache for quick getWns calls,1
sta.v8ZeroClockLatency,boolean,False,Use zero ideal latency by default for all clocks (temporary parameter),1
sta.veamVerbose,integer,False,Verbose level for evaluating Veam conditions,0
sta.writeConstraintsTemplateDebug,integer,False,Debug level for write_constraints_template,0
sta.zeroDelayInTimingReport,boolean,False,No description available,0
synth.AlternateSynthesisFlow,boolean,False,Alternate synthesis flow,0
synth.constraint.limitExpansion,boolean,False,"Reduce the expansion of constraint object lists, instead passing the original unexpanded constraint.",0
synth.constraint.skipPostLoad,boolean,False,Skip reading process constraints for post synthesis design load.,0
synth.constraint.skipTimingConstraintsExceptClocks,boolean,False,"Don't send timing constraints to synthesis, except clocks.",0
synth.debugMetricDB,integer,False,Debug writes to Metric DB,0
synth.devicelessSynthesisFlow,boolean,False,Parameter to enable deviceless Synthesis flow.,0
synth.earlyOptions,string,False,Pass options to rodin synthesis and elaboration early on in the flow. Make sure same options are not applied in synth.elaboration.rodinMoreOptions param,0
synth.elab.convertBusRegsToBits,boolean,False,(Obsolete),None
synth.elab.enableDotLibDebug,boolean,False,enable debug messages related to elab view .lib generation,0
synth.elab.enableElabTiming,boolean,False,Generate .lib models for RTL components.,0
synth.elab.expandBusRegBitLimit,integer,False,do not bit-blast registers if there are more register bits than this limit.,1
synth.elab.expandBusRegisters,boolean,False,Expand RTL Elaborated Bus Register objects to support cleaner constraint handling.,10000000
synth.elaboration.rodinMoreOptions,string,False,Pass more options to rodin synthesis and elaboration,1
synth.elaboration.useElabCache,boolean,False,Save and use elaboration results for synthesis,None
synth.elab.passFailingConstraints,boolean,False,Pass invalid synthesis supported constraints to synthesis anyway.,1
synth.enableIncremental,boolean,False,param to enable incremental synthesis in Original run,0
synth.enableModuleResynth,boolean,False,enable use of module resynth command.,1
synth.enableNloptEncrypt,boolean,False,encrypt NLOPT written files and Read encrypt Verilog in standalonemode,0
synth.enableParallelHelperSpawn,string,False,Enable early spawning of helper process,1
synth.filterConstrAboveThreshHold,integer,False,"Parameter to control threshhold of number of objects, if the number of objects is more that the threshhold, then the constraint is not sent to synthesis",all
synth.filterSetMaxDelayWithDataPathOnly,boolean,False,"Parameter to control if we need to filter set_max_delay, sent to synthesis if -datapath_only option is used",10000
synth.foldDebugLevel,integer,False,Print extra messages and dump debug files when > 0 during time multiplexing.,1
synth.foldDuplicates,integer,False,Parameter to enable time multiplexing for duplicate instances (off by default).,0
synth.foldMinGateCount,integer,False,Don't apply time multiplexing on instances with less combinational gates than this limit.,0
synth.incrementalOriginalDcpLocation,string,False,Original DCP location,100
synth.incremental.reuseReferenceConstraints,boolean,False,Reuse Original run constraints for incremental synthesis,None
synth.incrementalRevertReason,string,False,Reason for reverting to default synthesis,0
synth.incrementalSynthesisCache,string,False,Cache directory for incremental synthesis,None
synth.incremental.useIpCacheForXil,boolean,False,Copy Xil content to ip_cache,None
synth.incrInvalidDcpError,boolean,False,Error if dcp does not have rtd dumps for incremental run,0
synth.isIncrementalSynthesis,boolean,False,param to run incremental synthesis in GUIDE run,0
synth.maxThreads,integer,True,Maximum threads created for synth_design Value should be >= 1 and <= 8,0
synth.multiChipSynthesisFlow,boolean,False,Parameter to enable multi-chip Synthesis flow.,4
synth.pseudoHierSeparator,string,False,Separator used for post-synthesis names when the design hierarchy is flattened,0
synth.referenceSynthesisCache,string,False,Cache directory for reference synthesis,/
synth.rodin.allowAllObjType,boolean,False,Allow all constraint object types to pass to synthesis,None
synth.rodin.alsoParseAutoDisabledHDL,boolean,False,"Parse all HDL files, including those auto-disabled by HSV, but still exclude user-disabled files",0
synth.rodin.dissolveMergeNamesSeparator,string,False,Separator used by synthesis name generation when the design hierarchy is flattened,0
synth.rodin.netlistEDIF,boolean,False,Use the EDIF netlist from rodin synthesis,/
synth.rodin.netlistVerilog2001,boolean,False,Generate verilog_2001 netlist (instead of verilog_97),0
synth.rodin.synthNewXdcFlow,boolean,False,Dump a file while synth xdc constraints and used to apply attributes at the begining of 2nd phase of synthesis,1
synth.rodin.xdcFlow,boolean,False,Enable processing of constraints before and after synthesis,0
synth.safeIncremental,boolean,False,Run incremental synthesis in safe mode,1
synth.sdc.enableUseOfCurrentInstanceForGetPorts,boolean,False,Enable use of current instance when looking for ports using 'get_ports' command during synthesis.,0
synth.translate.attrDebug,boolean,False,enable debug messages related to attribute extraction from synthesized netlist,0
synth.useDifferentMergePartThresholdsInPass1and2,boolean,False,Set different merge part thresholds in pass 1 and pass 2,0
synth.vivado.isSynthRun,boolean,False,Flag that we're launching a synthesis background run,1
synth.vivado.synPartitionEnable,boolean,False,"Dump verilog netlists for each partitioned FPGA, at the end of synthesis",0
synth.vivado.useExplicitLibrary,boolean,False,Send library name to synthesis even if it matches default library,0
synth.vivado.useRelativePaths,boolean,False,Use relative paths in the synthesis script,1
tclapp.enableAutoUpdateRepo,boolean,False,Auto update repo(default: true),0
tclapp.enableDebugGit,boolean,False,Display debug messages for git access (default: false),1
tclapp.enableDebugRepo,boolean,False,Display debug messages for repo (default: false),0
tclapp.enableDebugTcl,boolean,False,Display debug messages for tcl (default: false),0
tclapp.enableGitAccess,boolean,False,Enable git access (default: true),0
tclapp.enableUpdateRemote,boolean,False,Update remote(default: true),1
tclapp.gitTimeOut,integer,False,Number of seconds for git access to time out (default: 1000 second),1
tcl.collectionResultDisplayLimit,integer,True,Maximum number of elements that can be displayed by any commands that display a collection. Make unlimited with limit set to 0. (default: 500),1000
tcl.collectionWarningLimit,integer,False,Collection exceeding this size limit triggers a warning when converted to a Tcl_Obj (default: 1000000),500
tcl.debugNativeCache,boolean,False,Debug native cache inserts/removals/etc. This param has no effect unless the entire code base is compiled with -DRDI_TCL_NC_DEBUG. (default: false),0
tcl.disableCollections,boolean,False,Convert all collections to regular tcl lists before returning a collectiont to tcl. (default: false),0
tcl.dontCheckForTclDebugLicense,boolean,False,Pretend Tcl_Debug license is not available. (default: false),0
tcl.dontLoadInternalLibraries,boolean,False,Don't load the internal task libraries even if present. (default: false),0
tcl.multipleObjectsEventMinThreshHold,integer,False,Minimum number of objects in list of objects above which multiple objects event is sent when setting a property,0
tcl.returnAllIfOfObjectEmpty,boolean,False,"When using a TCL command like get_objects -of [list] with an empty list, return all objects for commands that use TclTaskOptionsOfObjects. This behavior is different from commands that use TclBasicOptions. (default: false)",1
tcl.showTranslatedCmdsInJournal,boolean,False,write translated commands to a journal file when sourcing a Tcl script with deprecated commands. (default: false),0
tcl.statsThreshold,integer,True,Display runtime and memory stats for any command that runs longer than this threshold specified in seconds. Disable with threshold < 0. (default: 5),0
tcl.sweepThreshold,integer,False,Threshold to determine how often to sweep tcl native caches (default: 1000),5
tcl.traceAllWhenTracing,boolean,False,"When source tracing is enabled, force tracing of all commands regardless of Tcl frame level. (default: false)",1000
tcl.undoStackLimit,integer,False,Maximum number of undo steps stored on the undo stack. Make unlimited with limit set to 0. (default: 500),0
tcl.useTclCompatibleRegExpMatch,boolean,False,Use Tcl Compatible Regular Expression when matching regular expression (default: false),500
ucfin.enableForceMode,boolean,False,enable force mode for placement constraints,0
unintendedFanout.activeOutputsOn,boolean,False,process active outputs with no signal on them,0
unintendedFanout.errorCheckPassOn,boolean,False,make error check pass over the routing,1
unintendedFanout.verboseReportingOn,integer,False,report details of unintended fanout prevention,0
veam.oly.includeConstantPorts,boolean,False,Let veam API return programming of constant ports in Olympus,0
vlog.supportRealCellPins,boolean,False,Enable support for real type on cell pins using system verilog in write_verilog output,1
vlog.whistleBlow,boolean,False,Fail if written Verilog is not a true representation of the netlist due to renaming etc,1
webtalk.debugTransmit,integer,False,Enable extra debugging features in Webtalk.,0
webtalk.disableBeta,integer,False,Disable data collection and transmission by Webtalk.,0
webtalk.disableTransmit,integer,False,"This parameter has been deprecated, and no longer has a function.",0
webtalk.enableInternalTransmit,boolean,False,Enable WebTalk data transmission for hosts that are part of the xlnx.xilin.com or xilinx.com domains.,0
webtalk.internalTclErrorEnabled,string,False,For use by Xilinx development and testing.,0
webtalk.internalTestModes,string,False,For use by Xilinx development.,None
xdcin.debugObjectNameCacheInfo,boolean,False,Echo debug information about hier name cache of netlist objects when reading xdc files.,None
xdcin.debugObjectSearchCacheInfo,boolean,False,Echo debug information about search cache when reading xdc filesb.,0
xdcin.echoXDCCommands,boolean,False,Echo xdc commands when reading xdc files.,0
xdcin.enableObjectHierNameCache,boolean,False,Enable object hierarchical name cache when reading xdc files.,0
xdcin.enableObjectSearchCache,boolean,False,Enable object search cache when reading xdc files.,1
xdcin.skipReadingTimingConstraints,boolean,False,Skips reading timing constraints.,0
xdcin.storeInvalidTimingConstrsInSDCMgr,boolean,False,"Store invalid timing constrains in SDC Mgr, instead of misc mgr.",0
xdcin.useNewGetLine,boolean,False,Use the new getline on read_xdc.,0
xdef.allowPartialSiteRestore,boolean,False,Allow partial site implementation restore using collection of cells/ports found by name,1
xdef.buildCrPrWithoutCtrNode,boolean,False,Restore Clk tree data,0
xdef.dumpKdNodes,boolean,False,"During archive restore, dump the KdNode data to vivado log file",0
xdef.logFailures,boolean,False,Cache reasons for xdef site fail to restore,0
xdef.restoreCRPR,boolean,False,Restore Clk tree data,0
xdef.usePlaceDB,boolean,False,Use SOLR site builder,1
xdlin.filterNonPackableLocs,boolean,False,Does not export locs which can cause packing errors,1
xdlin.keepIOFlopOnSlice,boolean,False,Keep SLICE Location on IO flops,1
xdlin.warnUnmatchedInstance,boolean,False,Display warning message on unmatched instance name in xdl file,1
xit.errorMsgCausesError,boolean,False,When an error message is sent TclEvalScope will return an error,0
xit.hideSetParamCommand,boolean,False,Hide Vivado set_param Tcl command to be called from XIT interpreters.,1
xn.enableBinaryNetlist,boolean,False,"when reading DCP, read binary netlist file (if available) instead of EDIF",0
xn.fixIdAfterLogicChangesOnDcp,boolean,False,"when reading DCP, read ID index (if available) and fix up IDs after funnel/MLO/XDC",1
xn.writeXnInDcp,boolean,False,"when writing DCP, also include the binary netlist file",0
xo.enableNewFormat,boolean,False,Enables new XO format version 3,1
xo.enableVersionCheck,boolean,False,Enables a XO version check against a software version,1
