onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/CE_CYCLE_COUNTER_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_A_INPUT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_B_INPUT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_CE_CYCLE_CNT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_CLG2_MAX_BRAM_3x3_KERNELS
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_C_INPUT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_DATAIN_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_INPUT_MUX_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_KERNAL_SIZE_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_MODE_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_NUM_CE
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PACKET_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PFB_DOUT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAIN_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAOUT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DOUT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_P_INPUT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_P_OUTPUT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_RELU_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WEIGHTIN_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WEIGHT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WHT_DOUT_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/C_WHT_TBL_ADDR_WIDTH
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_ACTIVE
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_PRIM_BUFFER
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_IDLE
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_SEND_COMPLETE
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_WAIT_JOB_DONE
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ST_WAIT_PFB_LOAD
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/actv_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/actv_out
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_carryout
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_cascade_carryout
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_dataout
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_dataout_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/awe_last_kernel
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_in_data
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_in_ready
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_in_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_out_data
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_out_ready
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/cascade_out_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce0_pixel_datain
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce1_pixel_datain
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_cycle_counter
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_execute
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/clk_core
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/clk_if
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/cncl_fetch_req
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_accept
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_data
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_data_arr
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_mode
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/config_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/conv_out_fmt_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/crpd_input_col_end_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/crpd_input_col_start_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/crpd_input_row_end_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/crpd_input_row_start_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/ctrl_last_kernel
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/cycle_counter
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/dsp_kernel_size_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/gray_code
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/gray_code_d
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/idx
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/idx0
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/input_col
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/input_row
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_accept
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_accept_r
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_accept_w
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_complete
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_complete_ack
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_ack
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_ack_r
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_ack_w
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_complete
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_complete_r
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_complete_w
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_in_progress
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_request
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_fetch_request_w
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_parameters
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/job_start
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/kernel_config_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/last_kernel
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/move_one_row_down
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/next_kernel
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/next_row
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/next_state_tran
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_expd_input_cols_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_expd_input_rows_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_kernels_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_output_cols_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/num_output_rows_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/output_col
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/output_depth
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/output_row
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/padding_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_datain
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_dataout
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_full_count_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_rden
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pfb_wren
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pipeline_flushed
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_dout
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rdAddr
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rden
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_wrAddr
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_wren
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pix_seq_data_full_count_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_data
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_data_arr
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_data_r
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_ready
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/pixel_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/quad_wht_ctrl_state
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/result_accept
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/result_data
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/result_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/row_matric_wrAddr
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/rst
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/state
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/state_s
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/stride_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/upsample_cfg
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_data
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_data_arr
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_ready
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/weight_valid
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/wht_config_wren
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/wht_seq_addr0
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/wht_seq_addr1
add wave -noupdate -group QUAD /cnl_sc1_testbench/i0_cnn_layer_accel_quad/wht_sequence_selector
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_CLG2_MAX_BRAM_3x3_KERNELS
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_NUM_CE
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_ACTIVE
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_PRIM_BUFFER
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_IDLE
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_SEND_COMPLETE
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_JOB_DONE
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_PFB_LOAD
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute_w
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down_d
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/clk
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/conv_out_fmt
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ctrl_last_kernel
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/gray_code
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/graycode_r
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/idx
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_col
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_row
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_accept
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_ack
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_ack
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_acked
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_complete
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_in_progress
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_request
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_start
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/kernel_group
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_awe_ce1_cyc_counter
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_awe_last_kernel
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel_d
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel_w
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/move_one_row_down
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_kernel
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_kernel_w
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_row
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_s
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_tran
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_tran_r
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_expd_input_cols
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_expd_input_rows
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_kernels
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_cols
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_rows
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_row
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_stride
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_count
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_full_count
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_rden
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pip_primed
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pipeline_flushed
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_dout_valid
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rdAddr
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rdAddr_ofst
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d0
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d1
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_r
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_count
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_full_count
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/return_state
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric_wrAddr
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state_s
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/stride
add wave -noupdate -group CTRL /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/wht_sequence_selector
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CLG2_MAX_BRAM_3x3_KERNELS}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CLG2_ROW_BUF_BRAM_DEPTH}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rm_kernel_count}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric_en}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_en}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rr_kernel_count}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rm_kernel_count}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric_en}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_en}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rr_kernel_count}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/clk}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/conv_out_fmt}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/gray_code}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_col}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_row}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_expd_input_cols}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_kernels}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst_addr}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state}
add wave -noupdate -group AWE_ROW_BUF0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state_s}
add wave -noupdate -group ARB0_BRAM0 -childformat {{{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[530]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[529]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[528]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[527]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[526]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[525]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[524]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[523]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[522]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[521]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[520]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[519]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[518]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[517]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[516]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[515]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[514]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[513]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[512]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[18]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[17]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[16]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[15]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[14]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[13]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[12]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[11]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[10]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[9]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[8]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[7]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[6]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[5]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[4]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[3]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[2]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[1]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[0]} -radix unsigned}} -subitemconfig {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[530]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[529]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[528]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[527]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[526]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[525]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[524]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[523]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[522]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[521]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[520]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[519]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[518]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[517]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[516]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[515]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[514]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[513]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[512]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[18]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[17]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[16]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[15]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[14]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[13]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[12]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[11]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[10]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[9]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[8]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[7]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[6]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[5]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[4]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[3]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[2]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[1]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM[0]} {-height 15 -radix unsigned}} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_CLG2_RAM_DEPTH}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_RAM_DEPTH}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_RAM_PERF}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_RAM_WIDTH}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/clk}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/datain}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/dataout}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/dout_reg}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/dout_reg0}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/dout_reg1}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/dout_reg2}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/rdAddr}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/rden}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/wrAddr}
add wave -noupdate -group ARB0_BRAM0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/wren}
add wave -noupdate -group ARB0_BRAM1 -childformat {{{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[530]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[529]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[528]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[527]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[526]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[525]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[524]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[523]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[522]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[521]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[520]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[519]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[518]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[517]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[516]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[515]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[514]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[513]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[512]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[18]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[17]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[16]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[15]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[14]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[13]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[12]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[11]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[10]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[9]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[8]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[7]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[6]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[5]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[4]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[3]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[2]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[1]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[0]} -radix unsigned}} -subitemconfig {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[530]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[529]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[528]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[527]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[526]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[525]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[524]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[523]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[522]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[521]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[520]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[519]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[518]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[517]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[516]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[515]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[514]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[513]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[512]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[18]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[17]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[16]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[15]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[14]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[13]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[12]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[11]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[10]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[9]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[8]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[7]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[6]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[5]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[4]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[3]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[2]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[1]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM[0]} {-height 15 -radix unsigned}} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_CLG2_RAM_DEPTH}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_RAM_DEPTH}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_RAM_PERF}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_RAM_WIDTH}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/clk}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/datain}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/dataout}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/dout_reg}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/dout_reg0}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/dout_reg1}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/dout_reg2}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/rdAddr}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/rden}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/wrAddr}
add wave -noupdate -group ARB0_BRAM1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/wren}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CE_WHT_SEQ_ADDR_DELAY}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_A_DEPTH}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_B_DEPTH}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CLG2_MAX_BRAM_3x3_KERNELS}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_WHT_DOUT_WIDTH}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/ce_execute}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/clk}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/config_data}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/config_mode}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/conv_out_fmt}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/job_accept}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_config_valid}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_count}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_group}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/last_kernel}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/next_kernel}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/next_kernel_d}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/num_kernels}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/rst}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_config_data}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_config_wren}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr0}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr1}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0_w}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1_w}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA_cfg}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout0}
add wave -noupdate -group WHT_TBL0 -radix unsigned {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout1}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout_valid}
add wave -noupdate -group WHT_TBL0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_rden}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_A_INPUT_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_B_INPUT_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_C_INPUT_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_DATAIN_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_INPUT_MUX_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_KERNAL_SIZE_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_MAX_WINDOW_SIZE_COUNTER}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_MODE_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_MULTIPLIER_DELAY}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_NUM_DATA_STAGES_B_DSP_0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_NUM_DATA_STAGES_C_DSP_0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_NUM_DATA_STAGES_C_DSP_1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_NUM_DATA_STAGES_PCIN_DSP_0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_NUM_MAX_STAGES}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_PACKET_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_PIPE_DELAY}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_PIPE_DELAY_CONV}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_P_INPUT_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_P_OUTPUT_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_WEIGHTIN_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/C_WEIGHT_WIDTH}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ST_IDLE}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ST_MACC}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/ST_POOLING}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_0_B_stage_reg}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_0_C_stage_reg}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_0_PCIN_stage_reg}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_0_PCIN_valid_stage_reg}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_1_C_stage_reg}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/min_max_stage_reg}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group ARB0_DSP0 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/A1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ALUMODE_1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/B1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/BCOUT1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C0_IN}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C1_IN}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRY1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/CARRYCASCOUT0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_A_INPUT_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_B_INPUT_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_C_INPUT_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_DATAIN_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_INPUT_MUX_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_KERNAL_SIZE_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_MAX_WINDOW_SIZE_COUNTER}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_MODE_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_MULTIPLIER_DELAY}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_NUM_DATA_STAGES_B_DSP_0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_NUM_DATA_STAGES_C_DSP_0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_NUM_DATA_STAGES_C_DSP_1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_NUM_DATA_STAGES_PCIN_DSP_0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_NUM_MAX_STAGES}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_PACKET_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_PIPE_DELAY}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_PIPE_DELAY_CONV}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_P_INPUT_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_P_OUTPUT_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_WEIGHTIN_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/C_WEIGHT_WIDTH}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/OPMODE_1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P0_IN}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/P1_IN}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PCOUT0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/PRODUCT1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ST_IDLE}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ST_MACC}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/ST_POOLING}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryin}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_carryout}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_datain_valid}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/cascade_dataout_valid}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/clk_5x}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/count}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_c}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_p}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dataout_valid_w}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_0_B_stage_reg}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_0_C_stage_reg}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_0_PCIN_stage_reg}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_0_PCIN_valid_stage_reg}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_1_C_stage_reg}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_2}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_datain_3}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_A_dataout}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_2}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_datain_3}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_0_B_dataout}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_2}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_datain_3}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_A_dataout}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_0}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_1}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_2}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_datain_3}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/dsp_mux_1_B_dataout}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/i}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/min_max_pixel_value_of_input_w}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/min_max_stage_reg}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/new_map}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_convolution}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_lower}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_datain_upper}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_lower}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pixel_valid_upper}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/preg_rst}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/rst}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/start_flag}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/state}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_lower}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_datain_upper}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_lower}
add wave -noupdate -group ARB0_DSP1 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/weight_valid_upper}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_CLG2_MAX_BRAM_3x3_KERNELS}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_CLG2_ROW_BUF_BRAM_DEPTH}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rm_kernel_count}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric_en}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_en}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rr_kernel_count}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rm_kernel_count}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric_en}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_en}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rr_kernel_count}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/clk}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/conv_out_fmt}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/gray_code}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/input_col}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/input_row}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/num_expd_input_cols}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/num_kernels}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_matric}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_rename}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/rst}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/rst_addr}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/state}
add wave -noupdate -group AWE_ROW_BUF3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/state_s}
add wave -noupdate -group ARB3_BRAM2 -childformat {{{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[530]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[529]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[528]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[527]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[526]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[525]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[524]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[523]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[522]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[521]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[520]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[519]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[518]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[517]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[516]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[515]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[514]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[513]} -radix unsigned} {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[512]} -radix unsigned}} -subitemconfig {{/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[530]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[529]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[528]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[527]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[526]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[525]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[524]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[523]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[522]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[521]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[520]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[519]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[518]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[517]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[516]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[515]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[514]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[513]} {-height 15 -radix unsigned} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM[512]} {-height 15 -radix unsigned}} {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/BRAM}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/C_CLG2_RAM_DEPTH}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/C_RAM_DEPTH}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/C_RAM_PERF}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/C_RAM_WIDTH}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/clk}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/datain}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/dataout}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/dout_reg}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/dout_reg0}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/dout_reg1}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/dout_reg2}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/rdAddr}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/rden}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/wrAddr}
add wave -noupdate -group ARB3_BRAM2 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram2/wren}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/BRAM}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/C_CLG2_RAM_DEPTH}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/C_RAM_DEPTH}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/C_RAM_PERF}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/C_RAM_WIDTH}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/clk}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/datain}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/dataout}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/dout_reg}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/dout_reg0}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/dout_reg1}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/dout_reg2}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/rdAddr}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/rden}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/wrAddr}
add wave -noupdate -group ARB3_BRAM3 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers/bram3/wren}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CE_WHT_SEQ_ADDR_DELAY}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_A_DEPTH}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_B_DEPTH}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CLG2_MAX_BRAM_3x3_KERNELS}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_WHT_DOUT_WIDTH}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/ce_execute}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/clk}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/config_data}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/config_mode}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/conv_out_fmt}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/job_accept}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_config_valid}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_count}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_group}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/last_kernel}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/next_kernel}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/next_kernel_d}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/num_kernels}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/rst}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_config_data}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_config_wren}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr0}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr1}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0_w}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1_w}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA_cfg}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout0}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout1}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout_valid}
add wave -noupdate -group WHT_TBL7 {/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_rden}
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {12556 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 193
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {12502 ns} {12590 ns}
