library ieee;
use ieee.std_logic_1164.all;

entity fulladder4Bits is

	port
	(
		-- Input ports
		A, B : in std_logic_vector (3 downto 0);
		-- Output ports
		Sum : out std_logic_vector (3 downto 0);
		Cout : out std_logic
	);
end fulladder4Bits;

architecture arch_fulladder4Bits of fulladder4Bits is
	
	component fulladder
	port(-- Input ports
			A : in std_logic;
			B : in std_logic;
			Cin : in std_logic;

			-- Output ports
			Sum : out std_logic;
			Cout : out std_logic);
	end Component;
	
	signal C1, C2, C3 : std_logic;

begin

	A0 : fulladder port map (A(0), B(0),'0', Sum(0), C1);
	A1 : fulladder port map (A(1), B(1), C1, Sum(1), C2);
	A2 : fulladder port map (A(2), B(2), C2, Sum(2), C3);
	A3 : fulladder port map (A(3), B(3), C3, Sum(3), Cout);

end arch_fulladder4Bits;