// Seed: 3900632517
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    output supply0 id_8,
    output tri1 id_9
    , id_14,
    input supply0 id_10,
    input tri1 id_11,
    output tri1 id_12
);
  logic id_15;
  ;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8
    , id_18,
    input tri1 id_9,
    output wor id_10,
    input wire id_11,
    output supply1 id_12,
    input supply1 id_13
    , id_19,
    output uwire id_14,
    output supply1 id_15,
    input wire id_16
);
  assign id_15 = -1;
  always foreach (id_20[-1]) id_19 <= id_8;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_4,
      id_6,
      id_6,
      id_6,
      id_9,
      id_15,
      id_15,
      id_6,
      id_5,
      id_10
  );
  assign modCall_1.id_7 = 0;
  wire id_21;
endmodule
