/home/IC/Final_Project/Synthesis/RTL/UART_TX_FSM.v
/home/IC/Final_Project/Synthesis/RTL/UART_TX_Parity.v
/home/IC/Final_Project/Synthesis/RTL/UART_TX_Serializer.v
/home/IC/Final_Project/Synthesis/RTL/UART_TX_Top.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_deserializer.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_edge_counter.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_FSM.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_parity_check.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_sampler.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_start_check.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_stop_check.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_Top.v
/home/IC/Final_Project/Synthesis/RTL/UART_TOP.v
/home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v
/home/IC/Final_Project/Synthesis/RTL/ALU.v
/home/IC/Final_Project/Synthesis/RTL/RegFile.v
/home/IC/Final_Project/Synthesis/RTL/DATA_SYNC.v
/home/IC/Final_Project/Synthesis/RTL/PULSE_GEN.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_BIT_SYNC.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_MEM.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_RD.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_WR.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_TOP.v
/home/IC/Final_Project/Synthesis/RTL/Clk_Divider.v
/home/IC/Final_Project/Synthesis/RTL/CLK_GATE.v
/home/IC/Final_Project/Synthesis/RTL/RST_SYNC.v
/home/IC/Final_Project/Synthesis/RTL/CLKDIV_MUX.v
/home/IC/Final_Project/Synthesis/RTL/SYS_TOP.v

