`timescale 1ns / 1ps

module MUX (
    input  logic in0,
    input  logic in1,
    input  logic sel,
    output logic out
);
    assign out = sel ? in1 : in0;
endmodule
 