/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [11:0] _03_;
  wire [4:0] _04_;
  wire [12:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_2z ? in_data[62] : celloutsig_0_3z;
  assign celloutsig_1_14z = celloutsig_1_4z | ~(celloutsig_1_7z);
  assign celloutsig_0_1z = in_data[70] | ~(in_data[73]);
  assign celloutsig_0_19z = celloutsig_0_6z[2] | ~(celloutsig_0_4z);
  assign celloutsig_1_4z = celloutsig_1_2z[15] | celloutsig_1_1z;
  assign celloutsig_0_12z = in_data[52] | celloutsig_0_5z;
  assign celloutsig_0_24z = celloutsig_0_9z[3] | celloutsig_0_8z[3];
  assign celloutsig_0_11z = in_data[82] ^ in_data[58];
  assign celloutsig_0_17z = celloutsig_0_9z[3] ^ celloutsig_0_3z;
  assign celloutsig_0_23z = celloutsig_0_15z ^ celloutsig_0_2z;
  assign celloutsig_1_8z = in_data[114:106] + celloutsig_1_2z[12:4];
  assign celloutsig_0_6z = { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } + { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_4z } + _02_;
  assign celloutsig_0_27z = { _03_[11:10], _02_[4:1], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z } + { celloutsig_0_20z[4:1], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_7z };
  reg [7:0] _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _20_ <= 8'h00;
    else _20_ <= { celloutsig_0_32z[6:0], celloutsig_0_4z };
  assign out_data[39:32] = _20_;
  reg [4:0] _21_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 5'h00;
    else _21_ <= in_data[118:114];
  assign { _00_, _01_, _04_[2:0] } = _21_;
  reg [12:0] _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _22_ <= 13'h0000;
    else _22_ <= { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign { _05_[12:10], _03_[11:10], _02_, _05_[2:0] } = _22_;
  assign celloutsig_0_33z = { celloutsig_0_27z[11:1], celloutsig_0_8z } & { celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_23z };
  assign celloutsig_0_3z = { in_data[52:48], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } > in_data[47:35];
  assign celloutsig_1_0z = in_data[163:160] > in_data[148:145];
  assign celloutsig_1_17z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z } <= celloutsig_1_12z[7:5];
  assign celloutsig_0_10z = { celloutsig_0_0z[3:0], celloutsig_0_3z } <= { celloutsig_0_6z[1:0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_15z = ! { _05_[11:10], _03_[11:10], _02_, _05_[2:1], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[24:23], celloutsig_0_0z } < { in_data[18], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_17z } < { in_data[27:26], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[18:14] % { 1'h1, in_data[55:52] };
  assign celloutsig_1_12z = { celloutsig_1_8z[5:0], celloutsig_1_6z, celloutsig_1_5z } % { 1'h1, celloutsig_1_2z[11:8], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_2z = in_data[169:144] % { 1'h1, in_data[140:117], celloutsig_1_1z };
  assign celloutsig_0_25z = { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_16z } % { 1'h1, celloutsig_0_20z[10:1], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_0z[0], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_25z[9:5], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_16z[1:0], celloutsig_0_17z } % { 1'h1, celloutsig_0_9z[1], celloutsig_0_26z };
  assign celloutsig_0_9z = celloutsig_0_4z ? celloutsig_0_8z[3:0] : { in_data[16:14], celloutsig_0_7z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, in_data[17:8] };
  assign celloutsig_1_10z = & { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[122:116] };
  assign celloutsig_0_7z = & { celloutsig_0_3z, in_data[17:8], celloutsig_0_0z[4:1] };
  assign celloutsig_1_5z = in_data[130] & _01_;
  assign celloutsig_1_7z = celloutsig_1_0z & celloutsig_1_6z;
  assign celloutsig_0_39z = | { celloutsig_0_33z, celloutsig_0_20z[1], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[57:49], celloutsig_0_0z };
  assign celloutsig_0_18z = | { _03_[11:10], _02_, _05_[11:10], _05_[2:1] };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_17z } >> { celloutsig_1_8z[7:3], celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_6z[4], celloutsig_0_0z } >> { in_data[45:42], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_16z = celloutsig_0_0z[3:1] >> { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_20z = { in_data[26:14], celloutsig_0_11z } >> { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_32z = { celloutsig_0_20z[12:3], celloutsig_0_11z } - { celloutsig_0_20z[5:1], celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[162]) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_5z) | celloutsig_1_5z);
  assign celloutsig_0_21z = ~((celloutsig_0_16z[1] & celloutsig_0_17z) | celloutsig_0_1z);
  assign _03_[9:0] = { _02_[4:1], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z };
  assign _04_[4:3] = { _00_, _01_ };
  assign _05_[9:3] = { _03_[11:10], _02_ };
  assign { out_data[128], out_data[101:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z };
endmodule
