// Seed: 1869605000
`default_nettype id_2
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3
);
  initial begin
    id_2 = id_0;
    if (id_3) id_2 = id_3;
    else begin
      id_2 <= 1;
    end
  end
endmodule
