#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 31 19:06:02 2020
# Process ID: 7696
# Current directory: D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11080 D:\GitHub_local_repos\USTC-ComputerArchitecture-2020S\Lab2\Lab2\Lab2.xpr
# Log file: D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/vivado.log
# Journal file: D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 C:/Users/65767/Desktop/Lab2/Simulation/testBench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
file mkdir D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new
close [ open D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/Imm.v w ]
add_files D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/Imm.v
update_compile_order -fileset sources_1
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
close_design
synth_design -rtl -name rtl_1
export_ip_user_files -of_objects  [get_files D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v] -no_script -reset -force -quiet
remove_files  D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v
file delete -force D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v
