<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_vga_control_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">17</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_Clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_Clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>vga_control_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 14:42:35 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e79ef53</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_vga_control_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 14:42:35 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e79ef53</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>vga_control_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 14:42:35 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:121216f3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_vga_control_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 14:42:35 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:121216f3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 14:43:34 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e79ef53</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>red</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>green</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>blue</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">17</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ea53/hdl/vga_control_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea53/hdl/vga_control_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_vga_control_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ea53/hdl/vga_control_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ea53/hdl/vga_control_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_vga_control_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_vga_control_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_vga_control_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_vga_control_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_vga_control_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_vga_control_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>VGA control 160x20 - 12 bits color</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">17</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_vga_control_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>vga_control_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4612b6a7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2168d1b3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698c7523_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554d884a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a31343_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d242531_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cc3429_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed4aa99_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c39e83f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5002b236_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fb1c00_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4beeaa35_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0d9b5f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c85259_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f575c20_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2f6407_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f384396_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61778018_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d7838b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174917cf_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7575bf_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332b14bb_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0f63ce_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f09ecec_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3974ffdd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4a26f1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75556ca_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef333c7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f961127_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e675ad8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fe4f03_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745eefd5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f80fa3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7f9eac_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf3dbb4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d888e60_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366debff_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f81b93_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abc24d9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f650853_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f77ee7e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354fcd73_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17567bca_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eae18d0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac2c3a4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3f6952_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a6adde_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ffe8ce_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6874498_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8c5e0d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1127b47c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e27bee9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214a78e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6def623d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411cedf0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5b8be_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e8d6ca_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650c8e8d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526379f5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f461fd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506ffbd9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f77d02_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38527f2d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c7eeec_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1144e4b4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b49de6c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fa582f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbc39ba_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c4a721_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38eadfbd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556a7c12_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eeb400d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c814668_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70357d23_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ebbf5f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c04b7aa_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665d26f7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1907545c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc476ce_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19df064d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77668b58_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5741616c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8c77e1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f296a84_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64abe516_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d71b78_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149cdc81_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e1ea50_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6429ffa5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b38c0f8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c547bd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6ec065_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5414c283_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cbf79d8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9cd159_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e6483d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1200d58_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d13_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f82de8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0a395b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ac875f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295befa5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d0e19e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a112a96_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6241486d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648a6c3a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54215e75_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ee6562_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5813ae91_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0b6f5e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e2a08c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7852db_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f47aef8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62787cfc_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7909d838_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76898a29_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0afbc8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bdacff_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7666742_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427a613_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532e6351_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7026e7ed_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2321d367_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3892ecfe_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27945c6c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45957f39_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6479d43d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d05a8d7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2744e4d7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b5a11d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1756f1fe_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747cc658_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201112bb_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bf1e96_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c459957_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765a7c44_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b529445_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f315e4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6d57dc_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbe5100_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bdc4d7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b758fe2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77548a5e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb252a1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4603b91a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c900694_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a249fb8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7810f0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444a4dc_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fab847_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16711ecc_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6d099e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20736555_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2abd1b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56866f69_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4edb23b0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f60a7e6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71189dc1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50037ddb_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0086b6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa87819_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f24403_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7913990_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e27163_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f2739f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3074f170_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e00d1b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8851e1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53965b2b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682bf58a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba7a0d4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b13e670_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168e298a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e46d22_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca01ad8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3924d3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d11833_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c86074_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2020698b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1bd986_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd8e6c2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d681298_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3de4c4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c6a2bb_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5206510c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6e31b2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef68354_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2eb54c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9a3190_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473f6c0a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbaf68e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b0f974_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4417e6c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2dae50_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1cafe8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c647369_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259ac90d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702a9225_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157501e9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791b3f12_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c21aa4e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bae20b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47284b30_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ce58f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ef8a3a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715b8dcf_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/basys3/ip_repo/vga_control_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4875c567"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4e3ec629"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="02a8cc60"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c1b6ac8e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
