# compile verilog/system verilog design source files
verilog xil_defaultlib  "microprocessor_tb_time_synth.v" --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0"

# Do not sort compile order
nosort
