////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Thu Jan 30 16:12:17 2020
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx25-3-ftg256
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  serial_rx, clk32, user_sw0, user_sw1, user_sw2, user_sw3, serial_tx, sdram_clock, user_led0, user_led1, user_led2, user_led3, user_led4, user_led5, 
user_led6, user_led7, spiflash2x_cs_n, spiflash2x_clk, sdram_we_n, sdram_ras_n, sdram_cas_n, sdram_cs_n, sdram_cke, spiflash2x_dq, sdram_a, sdram_dq, 
sdram_ba, sdram_dm
);
  input serial_rx;
  input clk32;
  input user_sw0;
  input user_sw1;
  input user_sw2;
  input user_sw3;
  output serial_tx;
  output sdram_clock;
  output user_led0;
  output user_led1;
  output user_led2;
  output user_led3;
  output user_led4;
  output user_led5;
  output user_led6;
  output user_led7;
  output spiflash2x_cs_n;
  output spiflash2x_clk;
  output sdram_we_n;
  output sdram_ras_n;
  output sdram_cas_n;
  output sdram_cs_n;
  output sdram_cke;
  inout [1 : 0] spiflash2x_dq;
  output [12 : 0] sdram_a;
  inout [15 : 0] sdram_dq;
  output [1 : 0] sdram_ba;
  output [1 : 0] sdram_dm;
  wire serial_rx_IBUF_0;
  wire user_sw0_IBUF_2;
  wire user_sw1_IBUF_3;
  wire user_sw2_IBUF_4;
  wire user_sw3_IBUF_5;
  wire xilinxmultiregimpl0_regs0_6;
  wire clk32a;
  wire xilinxmultiregimpl0_regs1_12;
  wire clk32b;
  wire uart_phy_rx_r_14;
  wire pll_fb;
  wire pll_lckd;
  wire sys_clk;
  wire sys_ps_clk;
  wire xilinxasyncresetsynchronizerimpl;
  wire uart_phy_rx_busy_38;
  wire GND_1_o_GND_1_o_MUX_291_o;
  wire sdram_clock_OBUF_48;
  wire sys_clk_INV_365_o;
  wire \lm32_cpu/instruction_unit/i_cyc_o_146 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_147 ;
  wire \lm32_cpu/load_store_unit/d_we_o_148 ;
  wire xilinxasyncresetsynchronizerimpl_rst_meta;
  wire sys_rst;
  wire sdram_dfi_p0_cs_n_311;
  wire rom_bus_ack_347;
  wire sram_bus_ack_348;
  wire uart_tx_old_trigger_349;
  wire uart_rx_old_trigger_350;
  wire timer0_zero_old_trigger_383;
  wire sdram_a_12_417;
  wire sdram_a_11_418;
  wire sdram_a_10_419;
  wire sdram_a_9_420;
  wire sdram_a_8_421;
  wire sdram_a_7_422;
  wire sdram_a_6_423;
  wire sdram_a_5_424;
  wire sdram_a_4_425;
  wire sdram_a_3_426;
  wire sdram_a_2_427;
  wire sdram_a_1_428;
  wire sdram_a_0_429;
  wire sdram_ba_1_430;
  wire sdram_ba_0_431;
  wire sdram_cke_OBUF_432;
  wire ddrphy_wrdata_en_449;
  wire sdram_postponer_req_o_452;
  wire sdram_cmd_payload_cas_454;
  wire sdram_sequencer_done1_455;
  wire new_master_wdata_ready_471;
  wire new_master_rdata_valid0_472;
  wire new_master_rdata_valid4_473;
  wire basesoc_csrbankarray_sel_r_495;
  wire timer0_update_value_re_524;
  wire sdram_dfi_p0_cas_n_541;
  wire sdram_dfi_p0_ras_n_542;
  wire sdram_dfi_p0_we_n_543;
  wire sdram_cas_n_OBUF_544;
  wire sdram_ras_n_OBUF_545;
  wire sdram_we_n_OBUF_546;
  wire sdram_cs_n_OBUF_547;
  wire sdram_cmd_payload_ras_548;
  wire uart_phy_sink_ready_559;
  wire uart_phy_source_valid_560;
  wire refresher_state_FSM_FFd2_561;
  wire refresher_state_FSM_FFd1_562;
  wire bankmachine0_state_FSM_FFd1_563;
  wire bankmachine0_state_FSM_FFd2_564;
  wire sdram_bankmachine0_row_open;
  wire bankmachine0_state_FSM_FFd3_566;
  wire bankmachine1_state_FSM_FFd1_567;
  wire bankmachine1_state_FSM_FFd2_568;
  wire sdram_bankmachine1_row_open;
  wire bankmachine1_state_FSM_FFd3_570;
  wire bankmachine2_state_FSM_FFd1_571;
  wire bankmachine2_state_FSM_FFd2_572;
  wire sdram_bankmachine2_row_open;
  wire bankmachine2_state_FSM_FFd3_574;
  wire bankmachine3_state_FSM_FFd1_575;
  wire bankmachine3_state_FSM_FFd2_576;
  wire sdram_bankmachine3_row_open;
  wire bankmachine3_state_FSM_FFd3_578;
  wire sdram_choose_req_grant_FSM_FFd1_579;
  wire sdram_choose_req_grant_FSM_FFd2_580;
  wire multiplexer_state_FSM_FFd1_581;
  wire multiplexer_state_FSM_FFd2_582;
  wire multiplexer_state_FSM_FFd3_583;
  wire cache_state_FSM_FFd1_584;
  wire litedramwishbone2native_state_FSM_FFd2_585;
  wire litedramwishbone2native_state_FSM_FFd1_586;
  wire spiflash_clk_710;
  wire sdram_bankmachine0_cmd_buffer_valid_n_749;
  wire sdram_bankmachine0_cmd_buffer_source_payload_we_750;
  wire sdram_bankmachine1_cmd_buffer_valid_n_790;
  wire sdram_bankmachine1_cmd_buffer_source_payload_we_791;
  wire sdram_bankmachine2_cmd_buffer_valid_n_831;
  wire sdram_bankmachine2_cmd_buffer_source_payload_we_832;
  wire sdram_bankmachine3_cmd_buffer_valid_n_872;
  wire sdram_bankmachine3_cmd_buffer_source_payload_we_873;
  wire ctrl_storage_31_907;
  wire ctrl_storage_30_908;
  wire ctrl_storage_29_909;
  wire ctrl_storage_27_910;
  wire ctrl_storage_26_911;
  wire ctrl_storage_24_912;
  wire ctrl_storage_23_913;
  wire ctrl_storage_22_914;
  wire ctrl_storage_19_915;
  wire ctrl_storage_17_916;
  wire ctrl_storage_16_917;
  wire ctrl_storage_15_918;
  wire ctrl_storage_13_919;
  wire ctrl_storage_11_920;
  wire ctrl_storage_8_921;
  wire ctrl_storage_7_922;
  wire ctrl_storage_2_923;
  wire ctrl_storage_1_924;
  wire ctrl_storage_0_925;
  wire sdram_address_storage_12_936;
  wire sdram_address_storage_11_937;
  wire sdram_address_storage_10_938;
  wire sdram_address_storage_9_939;
  wire sdram_address_storage_8_940;
  wire spiflash_bitbang_en_storage_947;
  wire timer0_en_storage_948;
  wire timer0_update_value_storage_949;
  wire timer0_eventmanager_storage_950;
  wire uart_phy_storage_23_953;
  wire uart_phy_storage_21_954;
  wire uart_phy_storage_16_955;
  wire uart_phy_storage_15_956;
  wire uart_phy_storage_13_957;
  wire ctrl_storage_28_996;
  wire ctrl_storage_25_997;
  wire ctrl_storage_21_998;
  wire ctrl_storage_20_999;
  wire ctrl_storage_18_1000;
  wire ctrl_storage_14_1001;
  wire ctrl_storage_12_1002;
  wire ctrl_storage_10_1003;
  wire ctrl_storage_9_1004;
  wire ctrl_storage_6_1005;
  wire ctrl_storage_5_1006;
  wire ctrl_storage_4_1007;
  wire ctrl_storage_3_1008;
  wire uart_phy_storage_22_1009;
  wire uart_phy_storage_20_1010;
  wire uart_phy_storage_19_1011;
  wire uart_phy_storage_18_1012;
  wire uart_phy_storage_17_1013;
  wire uart_phy_storage_14_1014;
  wire uart_phy_storage_12_1015;
  wire uart_phy_storage_11_1016;
  wire uart_phy_storage_10_1017;
  wire uart_phy_storage_9_1018;
  wire uart_phy_storage_8_1019;
  wire uart_phy_tx_busy_1022;
  wire serial_tx_OBUF_1023;
  wire uart_tx_pending_1024;
  wire uart_rx_pending_1025;
  wire uart_tx_fifo_readable_1026;
  wire uart_rx_fifo_readable_1027;
  wire timer0_zero_pending_1028;
  wire wb2csr_state_1029;
  wire spiflash_dq_oe_1030;
  wire spiflash_cs_n_1031;
  wire spiflash_bus_ack_1032;
  wire sdram_bankmachine0_row_opened_1033;
  wire sdram_bankmachine0_twtpcon_ready_1035;
  wire sdram_bankmachine1_row_opened_1036;
  wire sdram_bankmachine1_twtpcon_ready_1038;
  wire sdram_bankmachine2_row_opened_1039;
  wire sdram_bankmachine2_twtpcon_ready_1041;
  wire sdram_bankmachine3_row_opened_1042;
  wire sdram_bankmachine3_twtpcon_ready_1044;
  wire sdram_twtrcon_ready_1052;
  wire basesoc_grant_1053;
  wire uart_phy_phase_accumulator_tx_30_1074;
  wire uart_phy_phase_accumulator_tx_29_1075;
  wire uart_phy_phase_accumulator_tx_28_1076;
  wire uart_phy_phase_accumulator_tx_27_1077;
  wire uart_phy_phase_accumulator_tx_26_1078;
  wire uart_phy_phase_accumulator_tx_25_1079;
  wire uart_phy_phase_accumulator_tx_24_1080;
  wire uart_phy_phase_accumulator_tx_23_1081;
  wire uart_phy_phase_accumulator_tx_22_1082;
  wire uart_phy_phase_accumulator_tx_21_1083;
  wire uart_phy_phase_accumulator_tx_20_1084;
  wire uart_phy_phase_accumulator_tx_19_1085;
  wire uart_phy_phase_accumulator_tx_18_1086;
  wire uart_phy_phase_accumulator_tx_17_1087;
  wire uart_phy_phase_accumulator_tx_16_1088;
  wire uart_phy_phase_accumulator_tx_15_1089;
  wire uart_phy_phase_accumulator_tx_14_1090;
  wire uart_phy_phase_accumulator_tx_13_1091;
  wire uart_phy_phase_accumulator_tx_12_1092;
  wire uart_phy_phase_accumulator_tx_11_1093;
  wire uart_phy_phase_accumulator_tx_10_1094;
  wire uart_phy_phase_accumulator_tx_9_1095;
  wire uart_phy_phase_accumulator_tx_8_1096;
  wire uart_phy_phase_accumulator_tx_7_1097;
  wire uart_phy_phase_accumulator_tx_6_1098;
  wire uart_phy_phase_accumulator_tx_5_1099;
  wire uart_phy_phase_accumulator_tx_4_1100;
  wire uart_phy_phase_accumulator_tx_3_1101;
  wire uart_phy_phase_accumulator_tx_2_1102;
  wire uart_phy_phase_accumulator_tx_1_1103;
  wire uart_phy_phase_accumulator_tx_0_1104;
  wire uart_phy_uart_clk_txen_1105;
  wire uart_phy_phase_accumulator_tx_31_1106;
  wire uart_phy_phase_accumulator_rx_30_1107;
  wire uart_phy_phase_accumulator_rx_29_1108;
  wire uart_phy_phase_accumulator_rx_28_1109;
  wire uart_phy_phase_accumulator_rx_27_1110;
  wire uart_phy_phase_accumulator_rx_26_1111;
  wire uart_phy_phase_accumulator_rx_25_1112;
  wire uart_phy_phase_accumulator_rx_24_1113;
  wire uart_phy_phase_accumulator_rx_23_1114;
  wire uart_phy_phase_accumulator_rx_22_1115;
  wire uart_phy_phase_accumulator_rx_21_1116;
  wire uart_phy_phase_accumulator_rx_20_1117;
  wire uart_phy_phase_accumulator_rx_19_1118;
  wire uart_phy_phase_accumulator_rx_18_1119;
  wire uart_phy_phase_accumulator_rx_17_1120;
  wire uart_phy_phase_accumulator_rx_16_1121;
  wire uart_phy_phase_accumulator_rx_15_1122;
  wire uart_phy_phase_accumulator_rx_14_1123;
  wire uart_phy_phase_accumulator_rx_13_1124;
  wire uart_phy_phase_accumulator_rx_12_1125;
  wire uart_phy_phase_accumulator_rx_11_1126;
  wire uart_phy_phase_accumulator_rx_10_1127;
  wire uart_phy_phase_accumulator_rx_9_1128;
  wire uart_phy_phase_accumulator_rx_8_1129;
  wire uart_phy_phase_accumulator_rx_7_1130;
  wire uart_phy_phase_accumulator_rx_6_1131;
  wire uart_phy_phase_accumulator_rx_5_1132;
  wire uart_phy_phase_accumulator_rx_4_1133;
  wire uart_phy_phase_accumulator_rx_3_1134;
  wire uart_phy_phase_accumulator_rx_2_1135;
  wire uart_phy_phase_accumulator_rx_1_1136;
  wire uart_phy_phase_accumulator_rx_0_1137;
  wire uart_phy_uart_clk_rxen_1138;
  wire uart_phy_phase_accumulator_rx_31_1139;
  wire sdram_wrdata_storage_15_1148;
  wire sdram_wrdata_storage_14_1149;
  wire sdram_wrdata_storage_13_1150;
  wire sdram_wrdata_storage_12_1151;
  wire sdram_wrdata_storage_11_1152;
  wire sdram_wrdata_storage_10_1153;
  wire sdram_wrdata_storage_9_1154;
  wire sdram_wrdata_storage_8_1155;
  wire timer0_load_storage_31_1164;
  wire timer0_load_storage_30_1165;
  wire timer0_load_storage_29_1166;
  wire timer0_load_storage_28_1167;
  wire timer0_load_storage_27_1168;
  wire timer0_load_storage_26_1169;
  wire timer0_load_storage_25_1170;
  wire timer0_load_storage_24_1171;
  wire timer0_load_storage_23_1172;
  wire timer0_load_storage_22_1173;
  wire timer0_load_storage_21_1174;
  wire timer0_load_storage_20_1175;
  wire timer0_load_storage_19_1176;
  wire timer0_load_storage_18_1177;
  wire timer0_load_storage_17_1178;
  wire timer0_load_storage_16_1179;
  wire timer0_load_storage_15_1180;
  wire timer0_load_storage_14_1181;
  wire timer0_load_storage_13_1182;
  wire timer0_load_storage_12_1183;
  wire timer0_load_storage_11_1184;
  wire timer0_load_storage_10_1185;
  wire timer0_load_storage_9_1186;
  wire timer0_load_storage_8_1187;
  wire timer0_load_storage_7_1188;
  wire timer0_load_storage_6_1189;
  wire timer0_load_storage_5_1190;
  wire timer0_load_storage_4_1191;
  wire timer0_load_storage_3_1192;
  wire timer0_load_storage_2_1193;
  wire timer0_load_storage_1_1194;
  wire timer0_load_storage_0_1195;
  wire timer0_reload_storage_31_1196;
  wire timer0_reload_storage_30_1197;
  wire timer0_reload_storage_29_1198;
  wire timer0_reload_storage_28_1199;
  wire timer0_reload_storage_27_1200;
  wire timer0_reload_storage_26_1201;
  wire timer0_reload_storage_25_1202;
  wire timer0_reload_storage_24_1203;
  wire timer0_reload_storage_23_1204;
  wire timer0_reload_storage_22_1205;
  wire timer0_reload_storage_21_1206;
  wire timer0_reload_storage_20_1207;
  wire timer0_reload_storage_19_1208;
  wire timer0_reload_storage_18_1209;
  wire timer0_reload_storage_17_1210;
  wire timer0_reload_storage_16_1211;
  wire timer0_reload_storage_15_1212;
  wire timer0_reload_storage_14_1213;
  wire timer0_reload_storage_13_1214;
  wire timer0_reload_storage_12_1215;
  wire timer0_reload_storage_11_1216;
  wire timer0_reload_storage_10_1217;
  wire timer0_reload_storage_9_1218;
  wire timer0_reload_storage_8_1219;
  wire timer0_reload_storage_7_1220;
  wire timer0_reload_storage_6_1221;
  wire timer0_reload_storage_5_1222;
  wire timer0_reload_storage_4_1223;
  wire timer0_reload_storage_3_1224;
  wire timer0_reload_storage_2_1225;
  wire timer0_reload_storage_1_1226;
  wire timer0_reload_storage_0_1227;
  wire uart_phy_storage_31_1228;
  wire uart_phy_storage_30_1229;
  wire uart_phy_storage_29_1230;
  wire uart_phy_storage_28_1231;
  wire uart_phy_storage_27_1232;
  wire uart_phy_storage_26_1233;
  wire uart_phy_storage_25_1234;
  wire uart_phy_storage_24_1235;
  wire sys_rst_cpu_reset_OR_543_o;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<31>_FRB_1285 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<30>_FRB_1286 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<29>_FRB_1287 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<28>_FRB_1288 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<27>_FRB_1289 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<26>_FRB_1290 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<25>_FRB_1291 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<24>_FRB_1292 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<23>_FRB_1293 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<22>_FRB_1294 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<21>_FRB_1295 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<20>_FRB_1296 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<19>_FRB_1297 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<18>_FRB_1298 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<17>_FRB_1299 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<16>_FRB_1300 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<15>_FRB_1301 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<14>_FRB_1302 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<13>_FRB_1303 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<12>_FRB_1304 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<11>_FRB_1305 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<10>_FRB_1306 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<9>_FRB_1307 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<8>_FRB_1308 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<7>_FRB_1309 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<6>_FRB_1310 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<5>_FRB_1311 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<4>_FRB_1312 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<3>_FRB_1313 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<2>_FRB_1314 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<1>_FRB_1315 ;
  wire \timer0_value[31]_GND_1_o_sub_1007_OUT<0>_FRB_1316 ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<7> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<6> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<5> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<4> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<3> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<2> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<1> ;
  wire \spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<0> ;
  wire sdram_master_p0_wrdata_en;
  wire uart_rx_fifo_wrport_we;
  wire sdram_bankmachine0_cmd_valid;
  wire sdram_bankmachine1_cmd_valid;
  wire sdram_bankmachine2_cmd_valid;
  wire sdram_bankmachine3_cmd_valid;
  wire rhs_array_muxed6;
  wire cache_tag_di_dirty;
  wire cache_tag_port_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1011_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_1459_o ;
  wire spiflash2x_clk_OBUF_1398;
  wire sdram_bankmachine0_row_hit;
  wire sdram_bankmachine1_row_hit;
  wire sdram_bankmachine2_row_hit;
  wire sdram_bankmachine3_row_hit;
  wire spiflash2x_cs_n_OBUF_1405;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<31> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<30> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<29> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<28> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<27> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<26> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<25> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<24> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<23> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<22> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<21> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<20> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<19> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<18> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<17> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<16> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<15> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<14> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<13> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<12> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<11> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<10> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<9> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<8> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<7> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<6> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<5> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<4> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<3> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<2> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<1> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<0> ;
  wire uart_phy_uart_clk_txen_uart_phy_tx_busy_AND_708_o;
  wire uart_rx_trigger;
  wire interface1_soc_bus_ack;
  wire bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505;
  wire rom_bus_cyc_rom_bus_ack_AND_703_o_1506;
  wire \sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o ;
  wire \sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o ;
  wire \sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o ;
  wire \sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o ;
  wire \cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o ;
  wire \spiflash_i1[1]_GND_1_o_equal_1016_o ;
  wire sdram_inti_p0_rddata_valid;
  wire _n3686;
  wire sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o;
  wire sdram_bankmachine0_twtpcon_valid;
  wire _n3701;
  wire sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o;
  wire sdram_bankmachine1_twtpcon_valid;
  wire sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o_1520;
  wire sdram_bankmachine2_twtpcon_valid;
  wire sdram_bankmachine3_twtpcon_valid;
  wire sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o;
  wire _n3631;
  wire array_muxed2_INV_334_o_1525;
  wire array_muxed3_INV_335_o;
  wire array_muxed4_INV_336_o;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<7> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<6> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<5> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<4> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<3> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<2> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<1> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<0> ;
  wire uart_tx_trigger;
  wire dna_do;
  wire \spiflash_counter[7]_PWR_1_o_equal_1027_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1025_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1024_o ;
  wire \sdram_sequencer_counter[2]_PWR_1_o_equal_1048_o ;
  wire sdram_bankmachine0_cmd_buffer_pipe_ce_1544;
  wire sdram_bankmachine1_cmd_buffer_pipe_ce_1545;
  wire sdram_bankmachine1_auto_precharge;
  wire sdram_bankmachine2_cmd_buffer_pipe_ce_1547;
  wire sdram_bankmachine3_cmd_buffer_pipe_ce_1548;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<23> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<22> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<21> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<20> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<19> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<18> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<17> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<16> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<15> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<14> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<13> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<12> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<11> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<10> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<9> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<8> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<7> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<6> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<5> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<4> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<3> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<2> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<1> ;
  wire \interface_adr1[29]_GND_1_o_add_423_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<0> ;
  wire sdram_master_p0_cke;
  wire \GND_1_o_uart_phy_tx_bitcount[3]_MUX_279_o ;
  wire uart_irq;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re;
  wire uart_tx_clear;
  wire timer0_zero_clear_1673;
  wire uart_rx_clear;
  wire timer0_zero_trigger_INV_302_o;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_417_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_418_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_419_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_420_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_421_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_422_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_423_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_424_o ;
  wire sdram_timer_done1;
  wire uart_tx_fifo_do_read_1689;
  wire sdram_bankmachine0_cmd_payload_is_read;
  wire sdram_bankmachine1_cmd_payload_is_write;
  wire sdram_bankmachine2_cmd_payload_is_write;
  wire sdram_bankmachine2_cmd_payload_is_read;
  wire sdram_bankmachine3_cmd_payload_is_read;
  wire sdram_read_available_1695;
  wire sdram_write_available;
  wire sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698;
  wire sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<0> ;
  wire \uart_phy_tx_reg[0]_PWR_1_o_MUX_274_o ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<0> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1034_OUT<7> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1034_OUT<6> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1034_OUT<5> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1034_OUT<4> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1034_OUT<3> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1034_OUT<2> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1034_OUT<1> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1034_OUT<0> ;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_401_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_402_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_403_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_404_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_405_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_406_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_407_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_408_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_409_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_410_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_411_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_412_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_413_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_414_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_415_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_416_o ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<0> ;
  wire \sdram_sequencer_counter[2]_GND_1_o_MUX_447_o ;
  wire sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<0> ;
  wire basesoc_csrbankarray_csrbank1_scratch3_re;
  wire basesoc_csrbankarray_csrbank1_scratch2_re;
  wire basesoc_csrbankarray_csrbank1_scratch1_re;
  wire basesoc_csrbankarray_csrbank1_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re;
  wire sdram_command_issue_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_bitbang0_re;
  wire basesoc_csrbankarray_csrbank5_load3_re;
  wire basesoc_csrbankarray_csrbank5_load2_re;
  wire basesoc_csrbankarray_csrbank5_load1_re;
  wire basesoc_csrbankarray_csrbank5_load0_re;
  wire basesoc_csrbankarray_csrbank5_reload3_re;
  wire basesoc_csrbankarray_csrbank5_reload2_re;
  wire basesoc_csrbankarray_csrbank5_reload1_re;
  wire basesoc_csrbankarray_csrbank5_reload0_re;
  wire basesoc_csrbankarray_csrbank6_ev_enable0_re;
  wire uart_tx_fifo_wrport_we_1797;
  wire basesoc_csrbankarray_csrbank7_tuning_word3_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word2_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word1_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word0_re;
  wire basesoc_done;
  wire timer0_zero_trigger;
  wire roundrobin0_grant_roundrobin3_grant_OR_356_o;
  wire roundrobin0_grant_roundrobin3_grant_OR_359_o;
  wire \port_cmd_payload_addr[23] ;
  wire \port_cmd_payload_addr[22] ;
  wire \port_cmd_payload_addr[21] ;
  wire \port_cmd_payload_addr[20] ;
  wire \port_cmd_payload_addr[19] ;
  wire \port_cmd_payload_addr[18] ;
  wire \port_cmd_payload_addr[17] ;
  wire \port_cmd_payload_addr[16] ;
  wire \port_cmd_payload_addr[15] ;
  wire \port_cmd_payload_addr[14] ;
  wire \port_cmd_payload_addr[13] ;
  wire \port_cmd_payload_addr[12] ;
  wire \port_cmd_payload_addr[11] ;
  wire \port_cmd_payload_addr[8] ;
  wire \port_cmd_payload_addr[7] ;
  wire \port_cmd_payload_addr[6] ;
  wire \port_cmd_payload_addr[5] ;
  wire \port_cmd_payload_addr[4] ;
  wire \port_cmd_payload_addr[3] ;
  wire \port_cmd_payload_addr[2] ;
  wire \port_cmd_payload_addr[1] ;
  wire \port_cmd_payload_addr[0] ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<0> ;
  wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire uart_rx_fifo_do_read_1844;
  wire port_cmd_ready;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire basesoc_csrbankarray_csrbank4_sel;
  wire basesoc_csrbankarray_sel;
  wire basesoc_csrbankarray_csrbank5_sel;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire basesoc_csrbankarray_csrbank1_sel;
  wire sdram_tccdcon_ready;
  wire _n4884_inv;
  wire _n4918_inv;
  wire _n4875_inv;
  wire _n4904_inv;
  wire uart_phy_tx_busy_inv_0;
  wire \n3263<32>1_1892 ;
  wire spiflash_oe_inv;
  wire _n4863_inv;
  wire uart_phy_rx_busy_inv1_0;
  wire ddrphy_wrdata_en_inv;
  wire \multiplexer_state_FSM_FFd1-In1 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_1900 ;
  wire _n5225_inv;
  wire Mcount_uart_phy_rx_bitcount_val;
  wire Mcount_spiflash_i1;
  wire Mcount_sdram_timer_count1;
  wire Mcount_sdram_timer_count11;
  wire Mcount_sdram_timer_count12;
  wire Mcount_sdram_timer_count13;
  wire Mcount_sdram_timer_count14;
  wire Mcount_sdram_timer_count15;
  wire Mcount_sdram_timer_count16;
  wire Mcount_sdram_timer_count17;
  wire Mcount_sdram_timer_count18;
  wire Mcount_sdram_timer_count19;
  wire \Result<0>1 ;
  wire \Result<1>1 ;
  wire \Result<2>1 ;
  wire \Result<3>1 ;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n4891_inv;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire \Result<4>1 ;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire _n4898_inv_1966;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<4>2 ;
  wire Mcount_sdram_postponer_count;
  wire _n4931_inv;
  wire Mcount_sdram_sequencer_counter;
  wire Mcount_sdram_sequencer_counter1;
  wire Mcount_sdram_sequencer_counter2;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire _n4942_inv;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire \Result<3>8 ;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire _n4956_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>9 ;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire _n4970_inv;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire \Result<3>10 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n4984_inv;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<3>11 ;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire _n4989_inv;
  wire Mcount_sdram_twtrcon_count;
  wire Mcount_sdram_twtrcon_count1;
  wire Mcount_sdram_twtrcon_count2;
  wire _n5138_inv;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire \Result<3>12 ;
  wire \Result<4>3 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire Mcount_uart_phy_tx_bitcount_val;
  wire \Result<0>25 ;
  wire \Result<1>25 ;
  wire \Result<2>21 ;
  wire \Result<3>13 ;
  wire basesoc_wait_inv_2063;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire sdram_max_time0_inv;
  wire \Result<2>22 ;
  wire \Result<3>14 ;
  wire \Result<4>4 ;
  wire sdram_max_time1_inv;
  wire sdram_choose_req_want_writes_inv;
  wire \Result<2>23 ;
  wire \Result<3>15 ;
  wire N2;
  wire N3;
  wire N4;
  wire N5;
  wire N6;
  wire N7;
  wire N8;
  wire N9;
  wire write_ctrl_2139;
  wire write_ctrl1_2140;
  wire write_ctrl2_2141;
  wire write_ctrl3_2142;
  wire write_ctrl4_2143;
  wire write_ctrl5_2144;
  wire write_ctrl6_2145;
  wire write_ctrl7_2146;
  wire write_ctrl8_2147;
  wire write_ctrl9_2148;
  wire write_ctrl10_2149;
  wire write_ctrl11_2150;
  wire write_ctrl12_2151;
  wire write_ctrl13_2152;
  wire write_ctrl14_2153;
  wire write_ctrl15_2154;
  wire write_ctrl16_2155;
  wire write_ctrl17_2156;
  wire write_ctrl18_2157;
  wire write_ctrl19_2158;
  wire write_ctrl20_2159;
  wire write_ctrl21_2160;
  wire write_ctrl22_2161;
  wire write_ctrl23_2162;
  wire write_ctrl24_2163;
  wire write_ctrl25_2164;
  wire write_ctrl26_2165;
  wire write_ctrl27_2166;
  wire write_ctrl28_2167;
  wire write_ctrl29_2168;
  wire write_ctrl30_2169;
  wire write_ctrl31_2170;
  wire N10;
  wire N11;
  wire N12;
  wire N13;
  wire N14;
  wire N15;
  wire N16;
  wire N17;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N74;
  wire N75;
  wire N76;
  wire N77;
  wire N78;
  wire N79;
  wire N80;
  wire N81;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N138;
  wire N139;
  wire N140;
  wire N141;
  wire N142;
  wire N143;
  wire N144;
  wire N145;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N202;
  wire N203;
  wire N204;
  wire N205;
  wire N206;
  wire N207;
  wire N208;
  wire N209;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N266;
  wire N267;
  wire N268;
  wire N269;
  wire N270;
  wire N271;
  wire N272;
  wire N273;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N330;
  wire N331;
  wire N332;
  wire N333;
  wire N334;
  wire N335;
  wire N336;
  wire N337;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N394;
  wire N395;
  wire N396;
  wire N397;
  wire N398;
  wire N399;
  wire N400;
  wire N401;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N458;
  wire N459;
  wire N460;
  wire N461;
  wire N462;
  wire N463;
  wire N464;
  wire N465;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire inst_LPM_FF_2_2427;
  wire inst_LPM_FF_1_2428;
  wire inst_LPM_FF_0_2429;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In_2434 ;
  wire cache_state_FSM_FFd3_2435;
  wire cache_state_FSM_FFd2_2436;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In_2438 ;
  wire write_ctrl32_2439;
  wire write_ctrl33_2440;
  wire write_ctrl34_2441;
  wire write_ctrl35_2442;
  wire write_ctrl36_2443;
  wire write_ctrl37_2444;
  wire write_ctrl38_2445;
  wire write_ctrl39_2446;
  wire write_ctrl40_2447;
  wire write_ctrl41_2448;
  wire write_ctrl42_2449;
  wire write_ctrl43_2450;
  wire write_ctrl44_2451;
  wire write_ctrl45_2452;
  wire write_ctrl46_2453;
  wire write_ctrl47_2454;
  wire N529;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N593;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N657;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N721;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire \bankmachine1_state_FSM_FFd3-In ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In_2585 ;
  wire \bankmachine2_state_FSM_FFd3-In ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire \bankmachine3_state_FSM_FFd3-In ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire \sdram_choose_req_grant_FSM_FFd2-In ;
  wire \sdram_choose_req_grant_FSM_FFd1-In ;
  wire \bankmachine0_state_FSM_FFd3-In ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In_2596 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>_2597 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<1>_2598 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<1>_2599 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<2>_2600 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<2>_2601 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<3>_2602 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<3>_2603 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<4>_2604 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<4>_2605 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<5>_2606 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<5>_2607 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<6>_2608 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<6>_2609 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<7>_2610 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<7>_2611 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<8>_2612 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<8>_2613 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<9>_2614 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<9>_2615 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<10>_2616 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<10>_2617 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<11>_2618 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<11>_2619 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<12>_2620 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<12>_2621 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<13>_2622 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<13>_2623 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<14>_2624 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<14>_2625 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<15>_2626 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<15>_2627 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<16>_2628 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<16>_2629 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<17>_2630 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<17>_2631 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<18>_2632 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<18>_2633 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<19>_2634 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<19>_2635 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<20>_2636 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<20>_2637 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<21>_2638 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<21>_2639 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<22>_2640 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<22>_2641 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<23>_2642 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<23>_2643 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<24>_2644 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<24>_2645 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<25>_2646 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<25>_2647 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<26>_2648 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<26>_2649 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<27>_2650 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<27>_2651 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<28>_2652 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<28>_2653 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<29>_2654 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<29>_2655 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<30>_2656 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<31>_2657 ;
  wire sdram_cmd_valid_mmx_out6;
  wire sdram_cmd_valid_mmx_out4;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<0>_2704 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<0>_2705 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<1>_2706 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<1>_2707 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<2>_2708 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<2>_2709 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<3>_2710 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<3>_2711 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<4>_2712 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<0>_2713 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<0>_2714 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<1>_2715 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<1>_2716 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<2>_2717 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<2>_2718 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<3>_2719 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<3>_2720 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<4>_2721 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<0>_2722 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<0>_2723 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<1>_2724 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<1>_2725 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<2>_2726 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<2>_2727 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<3>_2728 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<3>_2729 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<4>_2730 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<0>_2731 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<0>_2732 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<1>_2733 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<1>_2734 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<2>_2735 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<2>_2736 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<3>_2737 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<3>_2738 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<4>_2739 ;
  wire inst_LPM_MUX_4_2962;
  wire inst_LPM_MUX_3_2963;
  wire inst_LPM_MUX1_4_2964;
  wire inst_LPM_MUX1_3_2965;
  wire inst_LPM_MUX2_4_2966;
  wire inst_LPM_MUX2_3_2967;
  wire inst_LPM_MUX3_4_2968;
  wire inst_LPM_MUX3_3_2969;
  wire inst_LPM_MUX6_4_2970;
  wire inst_LPM_MUX6_3_2971;
  wire inst_LPM_MUX4_4_2972;
  wire inst_LPM_MUX4_3_2973;
  wire inst_LPM_MUX5_4_2974;
  wire inst_LPM_MUX5_3_2975;
  wire inst_LPM_MUX7_4_2976;
  wire inst_LPM_MUX7_3_2977;
  wire inst_LPM_MUX8_4_2978;
  wire inst_LPM_MUX8_3_2979;
  wire inst_LPM_MUX9_4_2980;
  wire inst_LPM_MUX9_3_2981;
  wire inst_LPM_MUX10_4_2982;
  wire inst_LPM_MUX10_3_2983;
  wire inst_LPM_MUX11_4_2984;
  wire inst_LPM_MUX11_3_2985;
  wire inst_LPM_MUX12_4_2986;
  wire inst_LPM_MUX12_3_2987;
  wire inst_LPM_MUX15_4_2988;
  wire inst_LPM_MUX15_3_2989;
  wire inst_LPM_MUX13_4_2990;
  wire inst_LPM_MUX13_3_2991;
  wire inst_LPM_MUX14_4_2992;
  wire inst_LPM_MUX14_3_2993;
  wire inst_LPM_MUX16_4_2994;
  wire inst_LPM_MUX16_3_2995;
  wire inst_LPM_MUX17_4_2996;
  wire inst_LPM_MUX17_3_2997;
  wire inst_LPM_MUX18_4_2998;
  wire inst_LPM_MUX18_3_2999;
  wire inst_LPM_MUX19_4_3000;
  wire inst_LPM_MUX19_3_3001;
  wire inst_LPM_MUX20_4_3002;
  wire inst_LPM_MUX20_3_3003;
  wire inst_LPM_MUX21_4_3004;
  wire inst_LPM_MUX21_3_3005;
  wire inst_LPM_MUX22_4_3006;
  wire inst_LPM_MUX22_3_3007;
  wire inst_LPM_MUX23_4_3008;
  wire inst_LPM_MUX23_3_3009;
  wire inst_LPM_MUX24_4_3010;
  wire inst_LPM_MUX24_3_3011;
  wire inst_LPM_MUX25_4_3012;
  wire inst_LPM_MUX25_3_3013;
  wire inst_LPM_MUX26_4_3014;
  wire inst_LPM_MUX26_3_3015;
  wire inst_LPM_MUX27_4_3016;
  wire inst_LPM_MUX27_3_3017;
  wire inst_LPM_MUX28_4_3018;
  wire inst_LPM_MUX28_3_3019;
  wire inst_LPM_MUX29_4_3020;
  wire inst_LPM_MUX29_3_3021;
  wire inst_LPM_MUX30_4_3022;
  wire inst_LPM_MUX30_3_3023;
  wire inst_LPM_MUX31_4_3024;
  wire inst_LPM_MUX31_3_3025;
  wire \rhs_array_muxed8<1>_88_3026 ;
  wire \rhs_array_muxed8<1>_717_3027 ;
  wire \rhs_array_muxed8<1>_716_3028 ;
  wire \rhs_array_muxed8<1>_68_3029 ;
  wire \rhs_array_muxed8<1>_715_3030 ;
  wire \rhs_array_muxed8<1>_67_3031 ;
  wire \rhs_array_muxed8<1>_86_3032 ;
  wire \rhs_array_muxed8<1>_713_3033 ;
  wire \rhs_array_muxed8<1>_712_3034 ;
  wire \rhs_array_muxed8<1>_66_3035 ;
  wire \rhs_array_muxed8<1>_711_3036 ;
  wire \rhs_array_muxed8<1>_65_3037 ;
  wire \rhs_array_muxed8<1>_84_3038 ;
  wire \rhs_array_muxed8<1>_79_3039 ;
  wire \rhs_array_muxed8<1>_78_3040 ;
  wire \rhs_array_muxed8<1>_64_3041 ;
  wire \rhs_array_muxed8<1>_83_3042 ;
  wire \rhs_array_muxed8<1>_77_3043 ;
  wire \rhs_array_muxed8<1>_76_3044 ;
  wire \rhs_array_muxed8<1>_63_3045 ;
  wire \rhs_array_muxed8<1>_82_3046 ;
  wire \rhs_array_muxed8<1>_75_3047 ;
  wire \rhs_array_muxed8<1>_74_3048 ;
  wire \rhs_array_muxed8<1>_62_3049 ;
  wire \rhs_array_muxed8<1>_81_3050 ;
  wire \rhs_array_muxed8<1>_73_3051 ;
  wire \rhs_array_muxed8<1>_72_3052 ;
  wire \rhs_array_muxed8<1>_61_3053 ;
  wire \rhs_array_muxed8<1>_71_3054 ;
  wire \rhs_array_muxed8<1>_6_3055 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<0>_3056 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<0>_3057 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<1>_3058 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<1>_3059 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<2>_3060 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<2>_3061 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<3>_3062 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<3>_3063 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<4>_3064 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<4>_3065 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<5>_3066 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<5>_3067 ;
  wire \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<6>_3068 ;
  wire cache_3069;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>_3070 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<1>_3071 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<2>_3072 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<3>_3073 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<4>_3074 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<5>_3075 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<6>_3076 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<7>_3077 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<8>_3078 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<9>_3079 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<10>_3080 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<11>_3081 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>_3082 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>_3083 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>_3084 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>_3085 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>_3086 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>_3087 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>_3088 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>_3089 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>_3090 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>_3091 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<22>_3092 ;
  wire Mmux_cache_data_port_dat_w1101;
  wire Mmux_array_muxed211;
  wire sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1_3095;
  wire basesoc_csrbankarray_csrbank5_en0_re1;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ;
  wire uart_tx_fifo_wrport_we1;
  wire basesoc_wait1;
  wire \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT11_3100 ;
  wire mux81161;
  wire mux81131;
  wire mux81151;
  wire mux81141;
  wire mux81121;
  wire mux811112;
  wire mux811131;
  wire mux811151;
  wire mux811141;
  wire mux811121;
  wire mux81191;
  wire mux8111111;
  wire mux811101;
  wire mux81181;
  wire mux81171;
  wire mux81116;
  wire interface0_soc_bus_ack1;
  wire Mmux_cache_data_port_dat_w1102_3118;
  wire port_cmd_ready2_3119;
  wire Mmux_array_muxed212;
  wire mux81162;
  wire mux81132;
  wire mux81152;
  wire mux81142;
  wire mux81122;
  wire mux811113;
  wire mux811152;
  wire mux811142;
  wire mux81117;
  wire mux81172;
  wire mux81182;
  wire mux81192;
  wire mux811102;
  wire mux8111112;
  wire mux811122;
  wire mux811132;
  wire \Mcount_uart_rx_fifo_level0_xor<4>12 ;
  wire \Mcount_sdram_sequencer_count_xor<0>11 ;
  wire port_cmd_ready3_3139;
  wire Mmux_array_muxed213;
  wire Mmux_array_muxed1223;
  wire \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ;
  wire Mmux_cache_data_port_dat_w114_3143;
  wire sram_bus_cyc_sram_bus_we_AND_2_o1;
  wire \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1112_3145 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ;
  wire _n47962;
  wire Mmux_array_muxed411;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re1_3149;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT74 ;
  wire roundrobin0_grant_roundrobin3_grant_OR_356_o11;
  wire \bankmachine2_state_FSM_FFd1-In2 ;
  wire _n479611;
  wire Mmux_sdram_bankmachine3_cmd_valid12;
  wire Mmux_sdram_bankmachine1_cmd_valid12;
  wire sdram_bankmachine2_cmd_buffer_pipe_ce1;
  wire \Mcount_sdram_twtrcon_count_xor<2>11 ;
  wire \bankmachine0_state_FSM_FFd2-In2_3158 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT721 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT22_3160 ;
  wire Mmux_array_muxed216;
  wire \bankmachine3_state_FSM_FFd2-In11 ;
  wire \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ;
  wire sram_bus_cyc_sram_bus_we_AND_2_o2;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT72 ;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re2;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT13 ;
  wire roundrobin0_grant_roundrobin3_grant_OR_356_o12;
  wire Mmux_array_muxed1225;
  wire _n479612;
  wire uart_tx_fifo_wrport_we22;
  wire bus_wishbone_cyc_bus_wishbone_stb_AND_25_o2;
  wire Mmux_array_muxed412;
  wire basesoc_csrbankarray_csrbank5_en0_re2;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT62_3177 ;
  wire \basesoc_csrbankarray_csrbank1_sel<13>2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT712 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT73 ;
  wire roundrobin0_grant_roundrobin3_grant_OR_356_o13;
  wire Mmux_array_muxed1226;
  wire port_cmd_ready7_3183;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re3;
  wire roundrobin0_grant_roundrobin3_grant_OR_356_o14_3185;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re4;
  wire \Mmux_basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT11 ;
  wire \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>12 ;
  wire \Mcount_dna_cnt_xor<3>11_3189 ;
  wire \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT41_3190 ;
  wire \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT811 ;
  wire _n47963_3192;
  wire basesoc_csrbankarray_csrbank1_scratch1_re11;
  wire sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_3194;
  wire sdram_bankmachine3_cmd_buffer_lookahead_wrport_we1_3195;
  wire uart_rx_fifo_do_read12;
  wire sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o5;
  wire \bankmachine1_state_FSM_FFd2-In21 ;
  wire sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o2_3199;
  wire bus_wishbone_cyc_bus_wishbone_stb_AND_25_o11;
  wire bus_wishbone_cyc_bus_wishbone_stb_AND_25_o21_3201;
  wire \litedramwishbone2native_state_FSM_FFd2-In1_3202 ;
  wire \basesoc_csrbankarray_csrbank5_sel<13>1_3203 ;
  wire \GND_1_o_GND_1_o_mux_1048_OUT<10>2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT121 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT122 ;
  wire Mmux_cache_data_port_dat_w1121_3207;
  wire Mmux_cache_data_port_dat_w1105;
  wire \multiplexer_state_FSM_FFd2-In31 ;
  wire \bankmachine2_state_FSM_FFd2-In4 ;
  wire port_cmd_ready52;
  wire _n5185_inv21;
  wire Mmux_cache_data_port_dat_w11041;
  wire sram_bus_cyc_sram_bus_we_AND_2_o4;
  wire inst_LPM_DECODE22;
  wire basesoc_csrbankarray_csrbank1_scratch0_re12;
  wire \basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_equal_795_o<4>12 ;
  wire \basesoc_csrbankarray_csrbank5_sel<13>2 ;
  wire Mmux_array_muxed31151;
  wire basesoc_csrbankarray_csrbank1_scratch3_re12;
  wire \basesoc_csrbankarray_csrbank1_sel<13>4 ;
  wire _n4918_inv2_3222;
  wire \sdram_choose_req_grant_FSM_FFd2-In1_3223 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211_3224 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT222 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22111 ;
  wire Mmux_cache_data_port_dat_w11032;
  wire port_cmd_ready5_3228;
  wire \lm32_cpu/Mmux_x_result272_3229 ;
  wire \lm32_cpu/Mmux_x_result113 ;
  wire \lm32_cpu/Mmux_x_result262 ;
  wire \lm32_cpu/adder_op_x_3387 ;
  wire \lm32_cpu/m_result_sel_compare_m_mmx_out ;
  wire \lm32_cpu/stall_a ;
  wire \lm32_cpu/branch_taken_m_3572 ;
  wire \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ;
  wire \lm32_cpu/csr_x[2]_PWR_17_o_equal_186_o ;
  wire \lm32_cpu/condition_met_x ;
  wire \lm32_cpu/raw_m_0 ;
  wire \lm32_cpu/GND_27_o_valid_m_MUX_1455_o ;
  wire \lm32_cpu/raw_x_1_3610 ;
  wire \lm32_cpu/raw_x_0_3611 ;
  wire \lm32_cpu/raw_w_1 ;
  wire \lm32_cpu/raw_w_0 ;
  wire \lm32_cpu/exception_x_stall_x_AND_1914_o ;
  wire \lm32_cpu/stall_x ;
  wire \lm32_cpu/branch_predict_taken_d ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ;
  wire \lm32_cpu/modulus_q_d_3647 ;
  wire \lm32_cpu/adder_op_d_INV_446_o ;
  wire \lm32_cpu/store_q_m ;
  wire \lm32_cpu/load_q_m ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ;
  wire \lm32_cpu/branch_m_exception_m_OR_510_o ;
  wire \lm32_cpu/branch_mispredict_taken_m ;
  wire \lm32_cpu/csr_write_enable_k_q_x ;
  wire \lm32_cpu/eret_k_q_x ;
  wire \lm32_cpu/load_q_x ;
  wire \lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<0> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<1> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<2> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<3> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ;
  wire \lm32_cpu/cmp_zero ;
  wire \lm32_cpu/adder_result_x[0] ;
  wire \lm32_cpu/adder_result_x[1] ;
  wire \lm32_cpu/adder_result_x[2] ;
  wire \lm32_cpu/adder_result_x[3] ;
  wire \lm32_cpu/adder_result_x[4] ;
  wire \lm32_cpu/adder_result_x[5] ;
  wire \lm32_cpu/adder_result_x[6] ;
  wire \lm32_cpu/adder_result_x[7] ;
  wire \lm32_cpu/adder_result_x[8] ;
  wire \lm32_cpu/adder_result_x[9] ;
  wire \lm32_cpu/adder_result_x[10] ;
  wire \lm32_cpu/adder_result_x[11] ;
  wire \lm32_cpu/adder_result_x[31] ;
  wire \lm32_cpu/write_enable_q_x ;
  wire \lm32_cpu/iflush_3864 ;
  wire \lm32_cpu/reg_write_enable_q_w ;
  wire \lm32_cpu/exception_q_w ;
  wire \lm32_cpu/exception_x ;
  wire \lm32_cpu/kill_x ;
  wire \lm32_cpu/kill_d ;
  wire \lm32_cpu/kill_f ;
  wire \lm32_cpu/stall_m ;
  wire \lm32_cpu/csr_write_enable_d ;
  wire \lm32_cpu/eret_d ;
  wire \lm32_cpu/scall_d ;
  wire \lm32_cpu/bi_unconditional ;
  wire \lm32_cpu/bi_conditional ;
  wire \lm32_cpu/branch_reg_d ;
  wire \lm32_cpu/adder_op_d ;
  wire \lm32_cpu/store_d ;
  wire \lm32_cpu/load_d ;
  wire \lm32_cpu/write_enable_d ;
  wire \lm32_cpu/read_enable_1_d ;
  wire \lm32_cpu/read_enable_0_d ;
  wire \lm32_cpu/x_bypass_enable_d ;
  wire \lm32_cpu/x_result_sel_add_d ;
  wire \lm32_cpu/x_result_sel_sext_d ;
  wire \lm32_cpu/x_result_sel_mc_arith_d ;
  wire \lm32_cpu/x_result_sel_csr_d ;
  wire \lm32_cpu/d_result_sel_0_d ;
  wire \lm32_cpu/write_enable_m_4013 ;
  wire \lm32_cpu/valid_f_4014 ;
  wire \lm32_cpu/dflush_m_4038 ;
  wire \lm32_cpu/condition_met_m_4039 ;
  wire \lm32_cpu/store_m_4045 ;
  wire \lm32_cpu/load_m_4046 ;
  wire \lm32_cpu/exception_m_4047 ;
  wire \lm32_cpu/branch_predict_taken_m_4048 ;
  wire \lm32_cpu/branch_predict_m_4049 ;
  wire \lm32_cpu/branch_m_4050 ;
  wire \lm32_cpu/m_bypass_enable_m_4051 ;
  wire \lm32_cpu/w_result_sel_mul_m ;
  wire \lm32_cpu/w_result_sel_load_m ;
  wire \lm32_cpu/m_result_sel_shift_m_4054 ;
  wire \lm32_cpu/m_result_sel_compare_m_4055 ;
  wire \lm32_cpu/csr_write_enable_x_4118 ;
  wire \lm32_cpu/eret_x_4119 ;
  wire \lm32_cpu/scall_x_4120 ;
  wire \lm32_cpu/branch_predict_taken_x_4124 ;
  wire \lm32_cpu/branch_predict_x ;
  wire \lm32_cpu/branch_x ;
  wire \lm32_cpu/direction_x_4127 ;
  wire \lm32_cpu/adder_op_x_n_4128 ;
  wire \lm32_cpu/store_x_4129 ;
  wire \lm32_cpu/load_x_4130 ;
  wire \lm32_cpu/write_enable_x_4139 ;
  wire \lm32_cpu/m_bypass_enable_x ;
  wire \lm32_cpu/x_bypass_enable_x_4141 ;
  wire \lm32_cpu/w_result_sel_mul_x ;
  wire \lm32_cpu/m_result_sel_shift_x ;
  wire \lm32_cpu/m_result_sel_compare_x ;
  wire \lm32_cpu/x_result_sel_add_x_4145 ;
  wire \lm32_cpu/x_result_sel_sext_x_4146 ;
  wire \lm32_cpu/x_result_sel_mc_arith_x_4147 ;
  wire \lm32_cpu/x_result_sel_csr_x_4148 ;
  wire \lm32_cpu/valid_m_4275 ;
  wire \lm32_cpu/valid_x_4276 ;
  wire \lm32_cpu/valid_d_4277 ;
  wire \lm32_cpu/exception_w_4278 ;
  wire \lm32_cpu/write_enable_w_4279 ;
  wire \lm32_cpu/w_result_sel_mul_w_4285 ;
  wire \lm32_cpu/w_result_sel_load_w_4286 ;
  wire \lm32_cpu/valid_w_4319 ;
  wire \lm32_cpu/mc_stall_request_x ;
  wire \lm32_cpu/mc_arithmetic/divide_by_zero_x_4353 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_4449 ;
  wire \lm32_cpu/load_store_unit/dcache/refilling_4450 ;
  wire \lm32_cpu/load_store_unit/dcache/restart_request_4451 ;
  wire \lm32_cpu/load_store_unit/dcache/refill_request_4452 ;
  wire \lm32_cpu/instruction_unit/icache/refilling_4453 ;
  wire \lm32_cpu/icache_refill_request ;
  wire \lm32_cpu/instruction_unit/icache/restart_request_4455 ;
  wire \lm32_cpu/interrupt_exception ;
  wire \lm32_cpu/interrupt_unit/_n0092_inv1 ;
  wire \lm32_cpu/interrupt_unit/_n0082_inv ;
  wire \lm32_cpu/interrupt_unit/eie_ie_MUX_1410_o ;
  wire \lm32_cpu/interrupt_unit/ie_4562 ;
  wire \lm32_cpu/interrupt_unit/eie_4563 ;
  wire \lm32_cpu/instruction_unit/mux1017 ;
  wire \lm32_cpu/instruction_unit/mux10111 ;
  wire \lm32_cpu/instruction_unit/mux1015_4598 ;
  wire \lm32_cpu/instruction_unit/mux10113 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<28>_4600 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>_4601 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>_4602 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>_4603 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>_4604 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>_4605 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>_4606 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>_4607 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>_4608 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>_4609 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>_4610 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>_4611 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>_4612 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>_4613 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>_4614 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>_4615 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>_4616 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>_4617 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>_4618 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>_4619 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>_4620 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>_4621 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>_4622 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>_4623 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>_4624 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>_4625 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>_4626 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>_4627 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<0>_4628 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_lut<0> ;
  wire \lm32_cpu/instruction_unit/_n0204_inv ;
  wire \lm32_cpu/instruction_unit/_n0201_inv ;
  wire \lm32_cpu/instruction_unit/stall_m_inv ;
  wire \lm32_cpu/instruction_unit/stall_x_inv ;
  wire \lm32_cpu/instruction_unit/_n0211_inv ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<0> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<1> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<2> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<3> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<4> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<5> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<6> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<7> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<8> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<9> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<10> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<11> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<12> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<13> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<14> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<15> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<16> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<17> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<18> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<19> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<20> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<21> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<22> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<23> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<24> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<25> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<26> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<27> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<28> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<29> ;
  wire \lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ;
  wire \lm32_cpu/instruction_unit/icache_read_enable_f ;
  wire \lm32_cpu/instruction_unit/icache_refill_ready_4817 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ;
  wire \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_29_o_equal_20_o ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_4986 ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ;
  wire \lm32_cpu/instruction_unit/icache/_n0121 ;
  wire \lm32_cpu/instruction_unit/icache/way_match ;
  wire \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_360_o ;
  wire \lm32_cpu/instruction_unit/icache/miss ;
  wire \lm32_cpu/instruction_unit/icache/enable ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ;
  wire \lm32_cpu/load_store_unit/load_data_w<25>31 ;
  wire \lm32_cpu/load_store_unit/load_data_w<1>1_5083 ;
  wire \lm32_cpu/load_store_unit/load_data_w<17>2_5084 ;
  wire \lm32_cpu/load_store_unit/_n0299_inv ;
  wire \lm32_cpu/load_store_unit/_n0343_inv ;
  wire \lm32_cpu/load_store_unit/_n0361_inv ;
  wire \lm32_cpu/load_store_unit/_n0310_inv ;
  wire \lm32_cpu/load_store_unit/_n0269 ;
  wire \lm32_cpu/load_store_unit/GND_33_o_GND_33_o_MUX_1054_o ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ;
  wire \lm32_cpu/load_store_unit/dcache_select_x ;
  wire \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_804_o ;
  wire \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_785_o ;
  wire \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_807_o ;
  wire \lm32_cpu/load_store_unit/wb_select_m_5165 ;
  wire \lm32_cpu/load_store_unit/dcache_select_m_5166 ;
  wire \lm32_cpu/load_store_unit/sign_extend_m_5203 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_5204 ;
  wire \lm32_cpu/load_store_unit/sign_extend_w_5205 ;
  wire \lm32_cpu/load_store_unit/dcache_refill_ready_5240 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/_n0149_inv ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_5425 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ;
  wire \lm32_cpu/load_store_unit/dcache/way_match ;
  wire \lm32_cpu/load_store_unit/dcache/way_tmem_we ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ;
  wire \lm32_cpu/shifter/Sh791 ;
  wire \lm32_cpu/shifter/Sh781 ;
  wire \lm32_cpu/shifter/Sh771 ;
  wire \lm32_cpu/shifter/Sh761 ;
  wire \lm32_cpu/shifter/Sh711 ;
  wire \lm32_cpu/shifter/Sh701 ;
  wire \lm32_cpu/shifter/Sh710 ;
  wire \lm32_cpu/shifter/Sh691 ;
  wire \lm32_cpu/shifter/Sh681 ;
  wire \lm32_cpu/shifter/Sh51 ;
  wire \lm32_cpu/shifter/Sh32 ;
  wire \lm32_cpu/shifter/Sh271_5521 ;
  wire \lm32_cpu/shifter/Sh251_5522 ;
  wire \lm32_cpu/shifter/Sh231 ;
  wire \lm32_cpu/shifter/Sh211 ;
  wire \lm32_cpu/shifter/Sh191 ;
  wire \lm32_cpu/shifter/Sh171 ;
  wire \lm32_cpu/shifter/Sh1510 ;
  wire \lm32_cpu/shifter/Sh1310 ;
  wire \lm32_cpu/shifter/Sh112 ;
  wire \lm32_cpu/shifter/Sh102 ;
  wire \lm32_cpu/shifter/Sh111 ;
  wire \lm32_cpu/shifter/Sh831 ;
  wire \lm32_cpu/shifter/Sh821 ;
  wire \lm32_cpu/shifter/Sh811 ;
  wire \lm32_cpu/shifter/Sh801 ;
  wire \lm32_cpu/shifter/Sh751 ;
  wire \lm32_cpu/shifter/Sh741 ;
  wire \lm32_cpu/shifter/Sh731 ;
  wire \lm32_cpu/shifter/Sh721 ;
  wire \lm32_cpu/shifter/Sh671 ;
  wire \lm32_cpu/shifter/Sh661 ;
  wire \lm32_cpu/shifter/Sh651 ;
  wire \lm32_cpu/shifter/Sh641 ;
  wire \lm32_cpu/shifter/Sh281_5544 ;
  wire \lm32_cpu/shifter/Sh261_5545 ;
  wire \lm32_cpu/shifter/Sh241_5546 ;
  wire \lm32_cpu/shifter/Sh221 ;
  wire \lm32_cpu/shifter/Sh201 ;
  wire \lm32_cpu/shifter/Sh181 ;
  wire \lm32_cpu/shifter/Sh161 ;
  wire \lm32_cpu/shifter/Sh1410 ;
  wire \lm32_cpu/shifter/Sh121 ;
  wire \lm32_cpu/shifter/Sh101 ;
  wire \lm32_cpu/shifter/Sh810 ;
  wire \lm32_cpu/shifter/Sh61 ;
  wire \lm32_cpu/shifter/Sh41 ;
  wire \lm32_cpu/shifter/Sh210 ;
  wire \lm32_cpu/shifter/Sh110 ;
  wire \lm32_cpu/shifter/Sh159 ;
  wire \lm32_cpu/shifter/Sh158 ;
  wire \lm32_cpu/shifter/Sh157 ;
  wire \lm32_cpu/shifter/Sh156 ;
  wire \lm32_cpu/shifter/Sh155 ;
  wire \lm32_cpu/shifter/Sh154 ;
  wire \lm32_cpu/shifter/Sh153 ;
  wire \lm32_cpu/shifter/Sh152 ;
  wire \lm32_cpu/shifter/Sh151 ;
  wire \lm32_cpu/shifter/Sh150 ;
  wire \lm32_cpu/shifter/Sh149 ;
  wire \lm32_cpu/shifter/Sh148 ;
  wire \lm32_cpu/shifter/Sh147 ;
  wire \lm32_cpu/shifter/Sh146 ;
  wire \lm32_cpu/shifter/Sh145 ;
  wire \lm32_cpu/shifter/Sh144 ;
  wire \lm32_cpu/shifter/Sh143_5575 ;
  wire \lm32_cpu/shifter/Sh142_5576 ;
  wire \lm32_cpu/shifter/Sh141_5577 ;
  wire \lm32_cpu/shifter/Sh140_5578 ;
  wire \lm32_cpu/shifter/Sh139_5579 ;
  wire \lm32_cpu/shifter/Sh138_5580 ;
  wire \lm32_cpu/shifter/Sh137_5581 ;
  wire \lm32_cpu/shifter/Sh136 ;
  wire \lm32_cpu/shifter/Sh135 ;
  wire \lm32_cpu/shifter/Sh134 ;
  wire \lm32_cpu/shifter/Sh133 ;
  wire \lm32_cpu/shifter/Sh132 ;
  wire \lm32_cpu/shifter/Sh131_5587 ;
  wire \lm32_cpu/shifter/Sh130_5588 ;
  wire \lm32_cpu/shifter/Sh129_5589 ;
  wire \lm32_cpu/shifter/Sh128 ;
  wire \lm32_cpu/shifter/Sh100 ;
  wire \lm32_cpu/shifter/Sh88 ;
  wire \lm32_cpu/shifter/Sh87 ;
  wire \lm32_cpu/shifter/Sh86 ;
  wire \lm32_cpu/shifter/Sh85 ;
  wire \lm32_cpu/shifter/Sh84 ;
  wire \lm32_cpu/shifter/Sh31 ;
  wire \lm32_cpu/shifter/Sh30_5598 ;
  wire \lm32_cpu/shifter/Sh29 ;
  wire \lm32_cpu/shifter/Sh28 ;
  wire \lm32_cpu/shifter/Sh27 ;
  wire \lm32_cpu/shifter/Sh26 ;
  wire \lm32_cpu/shifter/Sh25 ;
  wire \lm32_cpu/shifter/Sh24 ;
  wire \lm32_cpu/shifter/direction_m_5637 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_0 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_16_5753 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_15_5754 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_14_5755 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_13_5756 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_12_5757 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_11_5758 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_10_5759 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_9_5760 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_8_5761 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_7_5762 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_6_5763 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_5_5764 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_4_5765 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_3_5766 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_2_5767 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_1_5768 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_0_5769 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles5 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles4 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles3 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles2 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ;
  wire \lm32_cpu/mc_arithmetic/_n0155_inv ;
  wire \lm32_cpu/mc_arithmetic/_n0109 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ;
  wire \lm32_cpu/decoder/load1_6094 ;
  wire \lm32_cpu/decoder/Mmux_immediate103 ;
  wire \lm32_cpu/decoder/Mmux_immediate102_6096 ;
  wire \lm32_cpu/decoder/Mmux_write_idx21 ;
  wire \lm32_cpu/decoder/Mmux_immediate101 ;
  wire \timer0_zero_trigger_INV_302_o<31>1_6100 ;
  wire \timer0_zero_trigger_INV_302_o<31>2_6101 ;
  wire \timer0_zero_trigger_INV_302_o<31>3_6102 ;
  wire \timer0_zero_trigger_INV_302_o<31>4_6103 ;
  wire \timer0_zero_trigger_INV_302_o<31>5_6104 ;
  wire N0;
  wire \basesoc_done<19>1_6107 ;
  wire \basesoc_done<19>2_6108 ;
  wire N234;
  wire \multiplexer_state_FSM_FFd1-In11_6110 ;
  wire \multiplexer_state_FSM_FFd1-In12_6111 ;
  wire N42;
  wire N61;
  wire N810;
  wire N106;
  wire N121;
  wire N1410;
  wire N1610;
  wire N181;
  wire N201;
  wire N2210;
  wire N241;
  wire N261;
  wire N2810;
  wire N301;
  wire N321;
  wire N3410;
  wire N362;
  wire N381;
  wire N4010;
  wire N426;
  wire N44;
  wire N46;
  wire N48;
  wire N50;
  wire N52;
  wire N54;
  wire _n5138_inv1_6138;
  wire _n5138_inv2_6139;
  wire _n5138_inv3_6140;
  wire _n5138_inv4_6141;
  wire _n5138_inv5_6142;
  wire _n5138_inv6_6143;
  wire Mmux_basesoc_shared_dat_r12_6144;
  wire Mmux_basesoc_shared_dat_r121_6145;
  wire Mmux_basesoc_shared_dat_r122_6146;
  wire Mmux_basesoc_shared_dat_r123_6147;
  wire Mmux_basesoc_shared_dat_r29;
  wire Mmux_basesoc_shared_dat_r291_6149;
  wire Mmux_basesoc_shared_dat_r292_6150;
  wire Mmux_basesoc_shared_dat_r293_6151;
  wire Mmux_basesoc_shared_dat_r28;
  wire Mmux_basesoc_shared_dat_r281_6153;
  wire Mmux_basesoc_shared_dat_r282_6154;
  wire Mmux_basesoc_shared_dat_r283_6155;
  wire Mmux_basesoc_shared_dat_r26;
  wire Mmux_basesoc_shared_dat_r261_6157;
  wire Mmux_basesoc_shared_dat_r262_6158;
  wire Mmux_basesoc_shared_dat_r263_6159;
  wire Mmux_array_muxed112_6160;
  wire Mmux_array_muxed19;
  wire Mmux_array_muxed111_6162;
  wire Mmux_array_muxed110;
  wire Mmux_array_muxed18;
  wire Mmux_array_muxed17;
  wire Mmux_array_muxed16;
  wire Mmux_array_muxed15;
  wire Mmux_array_muxed11;
  wire Mmux_basesoc_shared_dat_r30;
  wire Mmux_basesoc_shared_dat_r301_6170;
  wire Mmux_basesoc_shared_dat_r302_6171;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT11 ;
  wire N58;
  wire N60;
  wire N62;
  wire N64;
  wire array_muxed4_INV_336_o1_6177;
  wire array_muxed4_INV_336_o2_6178;
  wire array_muxed4_INV_336_o3_6179;
  wire array_muxed4_INV_336_o4_6180;
  wire array_muxed4_INV_336_o6_6181;
  wire array_muxed4_INV_336_o7_6182;
  wire array_muxed4_INV_336_o8_6183;
  wire array_muxed4_INV_336_o9_6184;
  wire array_muxed3_INV_335_o1_6185;
  wire array_muxed3_INV_335_o2_6186;
  wire N68;
  wire N70;
  wire N72;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT31 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT32_6191 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT34 ;
  wire \bankmachine0_state_FSM_FFd3-In1_6193 ;
  wire \bankmachine0_state_FSM_FFd3-In2_6194 ;
  wire \bankmachine1_state_FSM_FFd3-In1_6195 ;
  wire \bankmachine1_state_FSM_FFd3-In2_6196 ;
  wire \bankmachine2_state_FSM_FFd3-In1_6197 ;
  wire \bankmachine2_state_FSM_FFd3-In2_6198 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT21 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT23_6200 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT24_6201 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT25_6202 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT31 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT32_6204 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT33_6205 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT34_6206 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT41 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT42_6208 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT43_6209 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT44_6210 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT51 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT52_6212 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT53_6213 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT54_6214 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT61 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT62_6216 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT63_6217 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT64_6218 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT71 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT72_6220 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT73_6221 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT74_6222 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT81 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT82_6224 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT83_6225 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT84_6226 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT12_6228 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT13_6229 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT18_6230 ;
  wire N761;
  wire N781;
  wire N801;
  wire N821;
  wire N841;
  wire N861;
  wire N881;
  wire N901;
  wire Mmux_array_muxed12;
  wire Mmux_array_muxed121_6240;
  wire Mmux_array_muxed122_6241;
  wire Mmux_array_muxed123_6242;
  wire Mmux_array_muxed124_6243;
  wire Mmux_array_muxed125_6244;
  wire Mmux_array_muxed126_6245;
  wire Mmux_array_muxed127_6246;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT11_6248 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT13_6249 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT81 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT82_6251 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT71 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT72_6253 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT61 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT62_6255 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT51 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT52_6257 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT41 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT42_6259 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT31 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT32_6261 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT21 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT22_6263 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT21_6265 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT11_6267 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT41_6269 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT31_6271 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT51 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT2 ;
  wire N921;
  wire \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o111 ;
  wire \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1113_6276 ;
  wire \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o13 ;
  wire \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o131_6278 ;
  wire N941;
  wire sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o1_6280;
  wire sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o3_6281;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT61 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT63_6283 ;
  wire \cache_state_FSM_FFd3-In1_6284 ;
  wire \cache_state_FSM_FFd3-In2_6285 ;
  wire \bankmachine3_state_FSM_FFd1-In2_6286 ;
  wire \bankmachine0_state_FSM_FFd2-In1_6287 ;
  wire \bankmachine2_state_FSM_FFd2-In1_6288 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT11_6290 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT12_6291 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT13_6292 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT14_6293 ;
  wire \bankmachine1_state_FSM_FFd2-In1_6294 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT71_6296 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT21_6298 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22_6299 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT23_6300 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT24_6301 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT25_6302 ;
  wire \multiplexer_state_FSM_FFd2-In1_6303 ;
  wire \multiplexer_state_FSM_FFd2-In2_6304 ;
  wire \multiplexer_state_FSM_FFd2-In3_6305 ;
  wire N961;
  wire N981;
  wire N1001;
  wire sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o1_6309;
  wire sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o2_6310;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT81_6312 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT82_6313 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT83_6314 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT61_6316 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT62_6317 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT63_6318 ;
  wire N1021;
  wire sram_bus_cyc_sram_bus_we_AND_2_o11_6320;
  wire sram_bus_cyc_sram_bus_we_AND_2_o12_6321;
  wire sram_bus_cyc_sram_bus_we_AND_2_o21_6322;
  wire sram_bus_cyc_sram_bus_we_AND_2_o22_6323;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT41_6325 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT42_6326 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT43_6327 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT51 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT52_6329 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT53_6330 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT54_6331 ;
  wire N1041;
  wire N110;
  wire N112;
  wire N116;
  wire N118;
  wire \bankmachine3_state_FSM_FFd3-In1_6337 ;
  wire \bankmachine3_state_FSM_FFd3-In2_6338 ;
  wire \bankmachine3_state_FSM_FFd3-In3_6339 ;
  wire \bankmachine3_state_FSM_FFd2-In1_6340 ;
  wire \bankmachine3_state_FSM_FFd2-In2_6341 ;
  wire port_cmd_ready1_6342;
  wire port_cmd_ready4_6343;
  wire port_cmd_ready6_6344;
  wire port_cmd_ready8;
  wire port_cmd_ready9;
  wire sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o1_6347;
  wire sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o2_6348;
  wire \sdram_choose_req_grant_FSM_FFd1-In1_6349 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In2_6350 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In4_6351 ;
  wire \Mcount_sdram_twtrcon_count_xor<2>112_6352 ;
  wire sdram_write_available2_6353;
  wire \Mcount_sdram_twtrcon_count_xor<1>111_6354 ;
  wire \Mcount_sdram_twtrcon_count_xor<1>112_6355 ;
  wire \Mcount_sdram_twtrcon_count_xor<1>113_6356 ;
  wire N126;
  wire roundrobin0_grant_roundrobin3_grant_OR_356_o1_6358;
  wire roundrobin0_grant_roundrobin3_grant_OR_356_o2_6359;
  wire roundrobin0_grant_roundrobin3_grant_OR_359_o1_6360;
  wire roundrobin0_grant_roundrobin3_grant_OR_359_o2_6361;
  wire N128;
  wire Mmux_array_muxed131_6363;
  wire Mmux_array_muxed132_6364;
  wire Mmux_array_muxed113;
  wire Mmux_array_muxed1131;
  wire Mmux_array_muxed1132_6367;
  wire Mmux_array_muxed141;
  wire Mmux_array_muxed142_6369;
  wire Mmux_basesoc_shared_dat_r1;
  wire Mmux_basesoc_shared_dat_r11_6371;
  wire Mmux_basesoc_shared_dat_r13_6372;
  wire Mmux_basesoc_shared_dat_r14_6373;
  wire Mmux_basesoc_shared_dat_r23;
  wire Mmux_basesoc_shared_dat_r231_6375;
  wire Mmux_basesoc_shared_dat_r232_6376;
  wire Mmux_basesoc_shared_dat_r233_6377;
  wire Mmux_basesoc_shared_dat_r27;
  wire Mmux_basesoc_shared_dat_r271_6379;
  wire Mmux_basesoc_shared_dat_r272_6380;
  wire Mmux_basesoc_shared_dat_r273_6381;
  wire \sdram_choose_req_grant_FSM_FFd2-In2_6382 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In3_6383 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In4_6384 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In5_6385 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In6_6386 ;
  wire N132;
  wire N134;
  wire _n4918_inv1_6389;
  wire _n4918_inv3_6390;
  wire N136;
  wire N1381;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_6393 ;
  wire N1441;
  wire \lm32_cpu/Mmux_x_result931 ;
  wire \lm32_cpu/Mmux_x_result932_6396 ;
  wire \lm32_cpu/Mmux_x_result933_6397 ;
  wire \lm32_cpu/Mmux_x_result96 ;
  wire \lm32_cpu/Mmux_x_result961_6399 ;
  wire \lm32_cpu/Mmux_x_result962_6400 ;
  wire \lm32_cpu/Mmux_x_result963_6401 ;
  wire \lm32_cpu/Mmux_x_result9 ;
  wire \lm32_cpu/Mmux_x_result91_6403 ;
  wire \lm32_cpu/Mmux_x_result92_6404 ;
  wire \lm32_cpu/Mmux_x_result94_6405 ;
  wire \lm32_cpu/Mmux_x_result6 ;
  wire \lm32_cpu/Mmux_x_result61_6407 ;
  wire \lm32_cpu/Mmux_x_result62_6408 ;
  wire \lm32_cpu/Mmux_x_result63 ;
  wire \lm32_cpu/Mmux_x_result18 ;
  wire \lm32_cpu/Mmux_x_result181_6411 ;
  wire \lm32_cpu/Mmux_x_result182_6412 ;
  wire \lm32_cpu/Mmux_x_result183_6413 ;
  wire \lm32_cpu/Mmux_x_result184_6414 ;
  wire \lm32_cpu/Mmux_x_result15 ;
  wire \lm32_cpu/Mmux_x_result151_6416 ;
  wire \lm32_cpu/Mmux_x_result152_6417 ;
  wire \lm32_cpu/Mmux_x_result153_6418 ;
  wire \lm32_cpu/Mmux_x_result154_6419 ;
  wire \lm32_cpu/Mmux_x_result12 ;
  wire \lm32_cpu/Mmux_x_result121_6421 ;
  wire \lm32_cpu/Mmux_x_result122_6422 ;
  wire \lm32_cpu/Mmux_x_result123_6423 ;
  wire \lm32_cpu/Mmux_x_result124_6424 ;
  wire \lm32_cpu/Mmux_bypass_data_19 ;
  wire \lm32_cpu/Mmux_bypass_data_191_6426 ;
  wire \lm32_cpu/raw_x_071 ;
  wire \lm32_cpu/Mmux_bypass_data_18 ;
  wire \lm32_cpu/Mmux_bypass_data_181_6429 ;
  wire \lm32_cpu/raw_x_061 ;
  wire \lm32_cpu/Mmux_bypass_data_17 ;
  wire \lm32_cpu/Mmux_bypass_data_171_6432 ;
  wire \lm32_cpu/raw_x_051 ;
  wire \lm32_cpu/Mmux_bypass_data_16 ;
  wire \lm32_cpu/Mmux_bypass_data_161_6435 ;
  wire \lm32_cpu/raw_x_041 ;
  wire \lm32_cpu/Mmux_bypass_data_15 ;
  wire \lm32_cpu/Mmux_bypass_data_151_6438 ;
  wire \lm32_cpu/raw_x_031 ;
  wire \lm32_cpu/Mmux_bypass_data_14 ;
  wire \lm32_cpu/Mmux_bypass_data_141_6441 ;
  wire \lm32_cpu/raw_x_021 ;
  wire \lm32_cpu/Mmux_bypass_data_132_6443 ;
  wire \lm32_cpu/Mmux_bypass_data_1321_6444 ;
  wire \lm32_cpu/raw_x_0271 ;
  wire \lm32_cpu/Mmux_bypass_data_131_6446 ;
  wire \lm32_cpu/Mmux_bypass_data_1311_6447 ;
  wire \lm32_cpu/raw_x_0261 ;
  wire \lm32_cpu/Mmux_bypass_data_13 ;
  wire \lm32_cpu/Mmux_bypass_data_133_6450 ;
  wire \lm32_cpu/raw_x_0291 ;
  wire \lm32_cpu/Mmux_bypass_data_130 ;
  wire \lm32_cpu/Mmux_bypass_data_1301_6453 ;
  wire \lm32_cpu/raw_x_0251 ;
  wire \lm32_cpu/Mmux_bypass_data_129 ;
  wire \lm32_cpu/Mmux_bypass_data_1291_6456 ;
  wire \lm32_cpu/raw_x_0241 ;
  wire \lm32_cpu/Mmux_bypass_data_128 ;
  wire \lm32_cpu/Mmux_bypass_data_1281_6459 ;
  wire \lm32_cpu/raw_x_0231 ;
  wire \lm32_cpu/Mmux_bypass_data_127 ;
  wire \lm32_cpu/Mmux_bypass_data_1271_6462 ;
  wire \lm32_cpu/raw_x_0121 ;
  wire \lm32_cpu/Mmux_bypass_data_125 ;
  wire \lm32_cpu/Mmux_bypass_data_1251_6465 ;
  wire \lm32_cpu/raw_x_0221 ;
  wire \lm32_cpu/Mmux_bypass_data_124_6467 ;
  wire \lm32_cpu/Mmux_bypass_data_1241_6468 ;
  wire \lm32_cpu/raw_x_0212 ;
  wire \lm32_cpu/Mmux_bypass_data_126 ;
  wire \lm32_cpu/Mmux_bypass_data_1261_6471 ;
  wire \lm32_cpu/raw_x_0111 ;
  wire \lm32_cpu/Mmux_bypass_data_122_6473 ;
  wire \lm32_cpu/Mmux_bypass_data_1221_6474 ;
  wire \lm32_cpu/raw_x_0201 ;
  wire \lm32_cpu/Mmux_bypass_data_121_6476 ;
  wire \lm32_cpu/Mmux_bypass_data_1211_6477 ;
  wire \lm32_cpu/raw_x_0191 ;
  wire \lm32_cpu/Mmux_bypass_data_120 ;
  wire \lm32_cpu/Mmux_bypass_data_1201_6480 ;
  wire \lm32_cpu/raw_x_0181 ;
  wire \lm32_cpu/Mmux_bypass_data_12 ;
  wire \lm32_cpu/Mmux_bypass_data_123 ;
  wire \lm32_cpu/raw_x_0281 ;
  wire \lm32_cpu/Mmux_bypass_data_119 ;
  wire \lm32_cpu/Mmux_bypass_data_1191_6486 ;
  wire \lm32_cpu/raw_x_0171 ;
  wire \lm32_cpu/Mmux_bypass_data_118 ;
  wire \lm32_cpu/Mmux_bypass_data_1181_6489 ;
  wire \lm32_cpu/raw_x_0161 ;
  wire \lm32_cpu/Mmux_bypass_data_117 ;
  wire \lm32_cpu/Mmux_bypass_data_1171_6492 ;
  wire \lm32_cpu/raw_x_0151 ;
  wire \lm32_cpu/Mmux_bypass_data_116 ;
  wire \lm32_cpu/Mmux_bypass_data_1161_6495 ;
  wire \lm32_cpu/raw_x_0141 ;
  wire \lm32_cpu/Mmux_bypass_data_115 ;
  wire \lm32_cpu/Mmux_bypass_data_1151_6498 ;
  wire \lm32_cpu/raw_x_0131 ;
  wire \lm32_cpu/Mmux_bypass_data_114 ;
  wire \lm32_cpu/Mmux_bypass_data_1141_6501 ;
  wire \lm32_cpu/raw_x_01112_6502 ;
  wire \lm32_cpu/Mmux_bypass_data_113 ;
  wire \lm32_cpu/Mmux_bypass_data_1131_6504 ;
  wire \lm32_cpu/raw_x_0101 ;
  wire \lm32_cpu/Mmux_bypass_data_1231_6506 ;
  wire \lm32_cpu/Mmux_bypass_data_1232_6507 ;
  wire \lm32_cpu/raw_x_0110 ;
  wire \lm32_cpu/Mmux_bypass_data_111_6509 ;
  wire \lm32_cpu/Mmux_bypass_data_1111_6510 ;
  wire \lm32_cpu/raw_x_091 ;
  wire \lm32_cpu/Mmux_d_result_0141_6512 ;
  wire \lm32_cpu/Mmux_bypass_data_112_6513 ;
  wire \lm32_cpu/Mmux_bypass_data_1121 ;
  wire \lm32_cpu/Mmux_bypass_data_110 ;
  wire \lm32_cpu/Mmux_bypass_data_1101_6516 ;
  wire \lm32_cpu/raw_x_081 ;
  wire N1481;
  wire N1501;
  wire \lm32_cpu/Mmux_x_result75 ;
  wire \lm32_cpu/Mmux_x_result751_6521 ;
  wire \lm32_cpu/Mmux_x_result752_6522 ;
  wire \lm32_cpu/Mmux_x_result72 ;
  wire \lm32_cpu/Mmux_x_result721_6524 ;
  wire \lm32_cpu/Mmux_x_result722_6525 ;
  wire \lm32_cpu/Mmux_x_result723_6526 ;
  wire \lm32_cpu/Mmux_x_result66 ;
  wire \lm32_cpu/Mmux_x_result661_6528 ;
  wire \lm32_cpu/Mmux_x_result662_6529 ;
  wire \lm32_cpu/Mmux_x_result663_6530 ;
  wire \lm32_cpu/Mmux_x_result631_6531 ;
  wire \lm32_cpu/Mmux_x_result632_6532 ;
  wire \lm32_cpu/Mmux_x_result633_6533 ;
  wire \lm32_cpu/Mmux_x_result634_6534 ;
  wire \lm32_cpu/Mmux_x_result57 ;
  wire \lm32_cpu/Mmux_x_result571_6536 ;
  wire \lm32_cpu/Mmux_x_result572_6537 ;
  wire \lm32_cpu/Mmux_x_result573_6538 ;
  wire \lm32_cpu/Mmux_x_result54 ;
  wire \lm32_cpu/Mmux_x_result541_6540 ;
  wire \lm32_cpu/Mmux_x_result542_6541 ;
  wire \lm32_cpu/Mmux_x_result543_6542 ;
  wire \lm32_cpu/Mmux_x_result51 ;
  wire \lm32_cpu/Mmux_x_result511_6544 ;
  wire \lm32_cpu/Mmux_x_result512_6545 ;
  wire \lm32_cpu/Mmux_x_result513_6546 ;
  wire \lm32_cpu/Mmux_x_result48 ;
  wire \lm32_cpu/Mmux_x_result481_6548 ;
  wire \lm32_cpu/Mmux_x_result482_6549 ;
  wire \lm32_cpu/Mmux_x_result483_6550 ;
  wire \lm32_cpu/Mmux_x_result45 ;
  wire \lm32_cpu/Mmux_x_result451_6552 ;
  wire \lm32_cpu/Mmux_x_result452_6553 ;
  wire \lm32_cpu/Mmux_x_result453_6554 ;
  wire \lm32_cpu/Mmux_x_result42 ;
  wire \lm32_cpu/Mmux_x_result421_6556 ;
  wire \lm32_cpu/Mmux_x_result422_6557 ;
  wire \lm32_cpu/Mmux_x_result423_6558 ;
  wire \lm32_cpu/Mmux_x_result39 ;
  wire \lm32_cpu/Mmux_x_result391_6560 ;
  wire \lm32_cpu/Mmux_x_result392_6561 ;
  wire \lm32_cpu/Mmux_x_result393_6562 ;
  wire \lm32_cpu/Mmux_x_result33_6563 ;
  wire \lm32_cpu/Mmux_x_result331_6564 ;
  wire \lm32_cpu/Mmux_x_result332_6565 ;
  wire \lm32_cpu/Mmux_x_result333_6566 ;
  wire \lm32_cpu/Mmux_x_result30 ;
  wire \lm32_cpu/Mmux_x_result301_6568 ;
  wire \lm32_cpu/Mmux_x_result302_6569 ;
  wire \lm32_cpu/Mmux_x_result303_6570 ;
  wire \lm32_cpu/Mmux_x_result24 ;
  wire \lm32_cpu/Mmux_x_result241_6572 ;
  wire \lm32_cpu/Mmux_x_result242_6573 ;
  wire \lm32_cpu/Mmux_x_result243_6574 ;
  wire \lm32_cpu/Mmux_x_result21 ;
  wire \lm32_cpu/Mmux_x_result211_6576 ;
  wire \lm32_cpu/Mmux_x_result212_6577 ;
  wire \lm32_cpu/Mmux_x_result213_6578 ;
  wire \lm32_cpu/raw_w_11_6579 ;
  wire \lm32_cpu/raw_w_12_6580 ;
  wire \lm32_cpu/raw_w_01_6581 ;
  wire \lm32_cpu/raw_w_02_6582 ;
  wire \lm32_cpu/raw_m_11_6583 ;
  wire \lm32_cpu/raw_m_12_6584 ;
  wire \lm32_cpu/raw_m_01_6585 ;
  wire \lm32_cpu/raw_m_02_6586 ;
  wire \lm32_cpu/Mmux_x_result60 ;
  wire \lm32_cpu/Mmux_x_result601_6588 ;
  wire \lm32_cpu/Mmux_x_result602_6589 ;
  wire \lm32_cpu/Mmux_x_result603_6590 ;
  wire \lm32_cpu/Mmux_x_result27 ;
  wire \lm32_cpu/Mmux_x_result271_6592 ;
  wire \lm32_cpu/Mmux_x_result273_6593 ;
  wire \lm32_cpu/Mmux_x_result274_6594 ;
  wire \lm32_cpu/stall_m1_6595 ;
  wire \lm32_cpu/stall_m2_6596 ;
  wire \lm32_cpu/stall_m3_6597 ;
  wire N1521;
  wire N1541;
  wire \lm32_cpu/Mmux_x_result812 ;
  wire \lm32_cpu/Mmux_x_result813_6601 ;
  wire \lm32_cpu/Mmux_x_result90 ;
  wire \lm32_cpu/Mmux_x_result901_6603 ;
  wire \lm32_cpu/Mmux_x_result902_6604 ;
  wire \lm32_cpu/Mmux_x_result903_6605 ;
  wire \lm32_cpu/Mmux_x_result87 ;
  wire \lm32_cpu/Mmux_x_result871_6607 ;
  wire \lm32_cpu/Mmux_x_result872_6608 ;
  wire \lm32_cpu/Mmux_x_result873_6609 ;
  wire \lm32_cpu/Mmux_x_result84 ;
  wire \lm32_cpu/Mmux_x_result841_6611 ;
  wire \lm32_cpu/Mmux_x_result842_6612 ;
  wire \lm32_cpu/Mmux_x_result843_6613 ;
  wire \lm32_cpu/Mmux_x_result78 ;
  wire \lm32_cpu/Mmux_x_result781_6615 ;
  wire \lm32_cpu/Mmux_x_result782_6616 ;
  wire \lm32_cpu/Mmux_x_result783_6617 ;
  wire \lm32_cpu/Mmux_x_result69 ;
  wire \lm32_cpu/Mmux_x_result691_6619 ;
  wire \lm32_cpu/Mmux_x_result692_6620 ;
  wire \lm32_cpu/Mmux_x_result693_6621 ;
  wire \lm32_cpu/Mmux_x_result36_6622 ;
  wire \lm32_cpu/Mmux_x_result361_6623 ;
  wire \lm32_cpu/Mmux_x_result362_6624 ;
  wire \lm32_cpu/Mmux_x_result364 ;
  wire \lm32_cpu/Mmux_x_result3 ;
  wire \lm32_cpu/Mmux_x_result31_6627 ;
  wire \lm32_cpu/Mmux_x_result32_6628 ;
  wire \lm32_cpu/Mmux_x_result34_6629 ;
  wire \lm32_cpu/Mmux_x_result35_6630 ;
  wire \lm32_cpu/stall_a1_6631 ;
  wire \lm32_cpu/stall_a2_6632 ;
  wire \lm32_cpu/stall_a3_6633 ;
  wire \lm32_cpu/stall_a4_6634 ;
  wire N1561;
  wire \lm32_cpu/Mmux_w_result1 ;
  wire \lm32_cpu/Mmux_w_result11 ;
  wire \lm32_cpu/Mmux_w_result12 ;
  wire N1581;
  wire N1601;
  wire N1621;
  wire N1641;
  wire N1661;
  wire N1681;
  wire \lm32_cpu/Mmux_w_result8 ;
  wire \lm32_cpu/Mmux_w_result9 ;
  wire \lm32_cpu/Mmux_w_result10 ;
  wire \lm32_cpu/Mmux_w_result101_6648 ;
  wire \lm32_cpu/Mmux_w_result102 ;
  wire \lm32_cpu/Mmux_w_result111_6650 ;
  wire \lm32_cpu/Mmux_w_result121_6651 ;
  wire \lm32_cpu/Mmux_w_result122_6652 ;
  wire \lm32_cpu/Mmux_w_result123_6653 ;
  wire \lm32_cpu/Mmux_w_result13 ;
  wire \lm32_cpu/Mmux_w_result14 ;
  wire \lm32_cpu/Mmux_w_result15 ;
  wire N170;
  wire N172;
  wire N174;
  wire N176;
  wire N178;
  wire N180;
  wire N182;
  wire \lm32_cpu/Mmux_w_result23 ;
  wire \lm32_cpu/Mmux_w_result231_6665 ;
  wire \lm32_cpu/Mmux_w_result232_6666 ;
  wire N184;
  wire N186;
  wire \lm32_cpu/Mmux_w_result26 ;
  wire \lm32_cpu/Mmux_w_result261_6670 ;
  wire \lm32_cpu/Mmux_w_result262_6671 ;
  wire \lm32_cpu/Mmux_w_result27 ;
  wire \lm32_cpu/Mmux_w_result271_6673 ;
  wire \lm32_cpu/Mmux_w_result272_6674 ;
  wire \lm32_cpu/Mmux_w_result28 ;
  wire \lm32_cpu/Mmux_w_result281_6676 ;
  wire \lm32_cpu/Mmux_w_result282_6677 ;
  wire \lm32_cpu/Mmux_w_result29 ;
  wire \lm32_cpu/Mmux_w_result291_6679 ;
  wire \lm32_cpu/Mmux_w_result292_6680 ;
  wire \lm32_cpu/Mmux_w_result30 ;
  wire \lm32_cpu/Mmux_w_result301_6682 ;
  wire \lm32_cpu/Mmux_w_result302_6683 ;
  wire N188;
  wire N190;
  wire \lm32_cpu/Mmux_bypass_data_11 ;
  wire N192;
  wire \lm32_cpu/instruction_unit/mux101 ;
  wire \lm32_cpu/instruction_unit/mux1011_6689 ;
  wire \lm32_cpu/instruction_unit/mux10110 ;
  wire \lm32_cpu/instruction_unit/mux101101_6691 ;
  wire \lm32_cpu/instruction_unit/mux10112 ;
  wire \lm32_cpu/instruction_unit/mux101121_6693 ;
  wire \lm32_cpu/instruction_unit/mux10114 ;
  wire \lm32_cpu/instruction_unit/mux101141_6695 ;
  wire \lm32_cpu/instruction_unit/mux10116 ;
  wire \lm32_cpu/instruction_unit/mux101161_6697 ;
  wire \lm32_cpu/instruction_unit/mux10118 ;
  wire \lm32_cpu/instruction_unit/mux101181_6699 ;
  wire \lm32_cpu/instruction_unit/mux1012 ;
  wire \lm32_cpu/instruction_unit/mux10121_6701 ;
  wire \lm32_cpu/instruction_unit/mux1014 ;
  wire \lm32_cpu/instruction_unit/mux10141_6703 ;
  wire \lm32_cpu/instruction_unit/mux1016 ;
  wire \lm32_cpu/instruction_unit/mux10161_6705 ;
  wire \lm32_cpu/instruction_unit/mux1018 ;
  wire \lm32_cpu/instruction_unit/mux10181_6707 ;
  wire \lm32_cpu/instruction_unit/mux311 ;
  wire \lm32_cpu/instruction_unit/mux3111_6709 ;
  wire \lm32_cpu/instruction_unit/mux331 ;
  wire \lm32_cpu/instruction_unit/mux3311_6711 ;
  wire \lm32_cpu/instruction_unit/mux351 ;
  wire \lm32_cpu/instruction_unit/mux3511_6713 ;
  wire \lm32_cpu/instruction_unit/mux371 ;
  wire \lm32_cpu/instruction_unit/mux3711_6715 ;
  wire \lm32_cpu/instruction_unit/mux391 ;
  wire \lm32_cpu/instruction_unit/mux3911_6717 ;
  wire \lm32_cpu/instruction_unit/mux411 ;
  wire \lm32_cpu/instruction_unit/mux4111_6719 ;
  wire \lm32_cpu/instruction_unit/mux431 ;
  wire \lm32_cpu/instruction_unit/mux4311_6721 ;
  wire \lm32_cpu/instruction_unit/mux451 ;
  wire \lm32_cpu/instruction_unit/mux4511_6723 ;
  wire \lm32_cpu/instruction_unit/mux471 ;
  wire \lm32_cpu/instruction_unit/mux4711_6725 ;
  wire \lm32_cpu/instruction_unit/mux491 ;
  wire \lm32_cpu/instruction_unit/mux4911_6727 ;
  wire \lm32_cpu/instruction_unit/mux511 ;
  wire \lm32_cpu/instruction_unit/mux5111_6729 ;
  wire \lm32_cpu/instruction_unit/mux531 ;
  wire \lm32_cpu/instruction_unit/mux5311_6731 ;
  wire \lm32_cpu/instruction_unit/mux551 ;
  wire \lm32_cpu/instruction_unit/mux5511_6733 ;
  wire \lm32_cpu/instruction_unit/mux571 ;
  wire \lm32_cpu/instruction_unit/mux5711_6735 ;
  wire \lm32_cpu/instruction_unit/mux591 ;
  wire \lm32_cpu/instruction_unit/mux5911_6737 ;
  wire \lm32_cpu/instruction_unit/mux91 ;
  wire \lm32_cpu/instruction_unit/mux911_6739 ;
  wire \lm32_cpu/instruction_unit/mux93 ;
  wire \lm32_cpu/instruction_unit/mux931_6741 ;
  wire \lm32_cpu/instruction_unit/mux95 ;
  wire \lm32_cpu/instruction_unit/mux951_6743 ;
  wire \lm32_cpu/instruction_unit/mux97 ;
  wire \lm32_cpu/instruction_unit/mux971_6745 ;
  wire \lm32_cpu/instruction_unit/mux99 ;
  wire \lm32_cpu/instruction_unit/mux991_6747 ;
  wire N194;
  wire N196;
  wire N198;
  wire N200;
  wire N2041;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_6753 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_6754 ;
  wire N2061;
  wire \lm32_cpu/shifter/Sh1281_6756 ;
  wire \lm32_cpu/shifter/Sh1282_6757 ;
  wire N2081;
  wire N2101;
  wire N2121;
  wire N2141;
  wire N2161;
  wire N2181;
  wire N2201;
  wire N2221;
  wire N2241;
  wire N2261;
  wire N2281;
  wire \lm32_cpu/mc_arithmetic/Mmux__n01091 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010911_6770 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010912_6771 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010913_6772 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010914_6773 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010915_6774 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ;
  wire N2321;
  wire N236;
  wire N238;
  wire N239;
  wire N240;
  wire N2411;
  wire N242;
  wire N243;
  wire N244;
  wire N245;
  wire N246;
  wire N247;
  wire N248;
  wire N249;
  wire N250;
  wire N251;
  wire N252;
  wire N253;
  wire N254;
  wire N255;
  wire uart_phy_rx_busy_glue_set_6835;
  wire sdram_cmd_payload_ras_glue_set_6836;
  wire uart_phy_tx_busy_glue_set_6837;
  wire uart_tx_pending_glue_set_6838;
  wire uart_rx_fifo_readable_glue_set_6839;
  wire uart_rx_pending_glue_set_6840;
  wire timer0_zero_pending_glue_set_6841;
  wire wb2csr_state_glue_set;
  wire spiflash_bus_ack_glue_set_6843;
  wire spiflash_dq_oe_glue_set_6844;
  wire spiflash_cs_n_glue_rst_6845;
  wire sdram_bankmachine0_row_opened_glue_set_6846;
  wire sdram_bankmachine0_twtpcon_ready_glue_rst_6847;
  wire sdram_bankmachine1_twtpcon_ready_glue_rst_6848;
  wire sdram_bankmachine2_twtpcon_ready_glue_rst_6849;
  wire basesoc_grant_glue_set_6850;
  wire sdram_bankmachine3_twtpcon_ready_glue_rst_6851;
  wire sdram_twtrcon_ready_glue_rst_6852;
  wire uart_tx_fifo_readable_glue_set_6853;
  wire sdram_ras_n_glue_set_6854;
  wire sdram_cas_n_glue_set_6855;
  wire sdram_we_n_glue_set_6856;
  wire sdram_cs_n_glue_set_6857;
  wire serial_tx_glue_rst_6858;
  wire sdram_bankmachine1_row_opened_glue_set_6859;
  wire sdram_bankmachine2_row_opened_glue_set_6860;
  wire sdram_bankmachine3_row_opened_glue_set_6861;
  wire sdram_bankmachine0_twtpcon_count_0_glue_set_6862;
  wire sdram_bankmachine0_twtpcon_count_1_glue_set_6863;
  wire sdram_bankmachine1_twtpcon_count_0_glue_set_6864;
  wire sdram_bankmachine1_twtpcon_count_1_glue_set_6865;
  wire sdram_bankmachine2_twtpcon_count_0_glue_set_6866;
  wire sdram_bankmachine2_twtpcon_count_1_glue_set_6867;
  wire sdram_bankmachine3_twtpcon_count_0_glue_ce_6868;
  wire sdram_bankmachine3_twtpcon_count_0_glue_set_6869;
  wire sdram_bankmachine3_twtpcon_count_1_glue_ce_6870;
  wire sdram_bankmachine3_twtpcon_count_1_glue_set_6871;
  wire sdram_time0_0_glue_set_6872;
  wire sdram_time0_1_glue_set_6873;
  wire sdram_time0_2_glue_set_6874;
  wire sdram_time0_3_glue_set_6875;
  wire sdram_time0_4_glue_set_6876;
  wire sdram_time1_0_glue_set_6877;
  wire sdram_time1_1_glue_set_6878;
  wire sdram_time1_2_glue_set_6879;
  wire sdram_time1_3_glue_set_6880;
  wire \lm32_cpu/write_enable_m_glue_set_6881 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_glue_set_6882 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_3_glue_set_6883 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_2_glue_set_6884 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_1_glue_set_6885 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_0_glue_set_6886 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_ce_6887 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_set_6888 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_ce_6889 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_set_6890 ;
  wire \lm32_cpu/load_store_unit/d_we_o_glue_set_6891 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>_rt_6892 ;
  wire \Mcount_ctrl_bus_errors_cy<1>_rt_6893 ;
  wire \Mcount_ctrl_bus_errors_cy<2>_rt_6894 ;
  wire \Mcount_ctrl_bus_errors_cy<3>_rt_6895 ;
  wire \Mcount_ctrl_bus_errors_cy<4>_rt_6896 ;
  wire \Mcount_ctrl_bus_errors_cy<5>_rt_6897 ;
  wire \Mcount_ctrl_bus_errors_cy<6>_rt_6898 ;
  wire \Mcount_ctrl_bus_errors_cy<7>_rt_6899 ;
  wire \Mcount_ctrl_bus_errors_cy<8>_rt_6900 ;
  wire \Mcount_ctrl_bus_errors_cy<9>_rt_6901 ;
  wire \Mcount_ctrl_bus_errors_cy<10>_rt_6902 ;
  wire \Mcount_ctrl_bus_errors_cy<11>_rt_6903 ;
  wire \Mcount_ctrl_bus_errors_cy<12>_rt_6904 ;
  wire \Mcount_ctrl_bus_errors_cy<13>_rt_6905 ;
  wire \Mcount_ctrl_bus_errors_cy<14>_rt_6906 ;
  wire \Mcount_ctrl_bus_errors_cy<15>_rt_6907 ;
  wire \Mcount_ctrl_bus_errors_cy<16>_rt_6908 ;
  wire \Mcount_ctrl_bus_errors_cy<17>_rt_6909 ;
  wire \Mcount_ctrl_bus_errors_cy<18>_rt_6910 ;
  wire \Mcount_ctrl_bus_errors_cy<19>_rt_6911 ;
  wire \Mcount_ctrl_bus_errors_cy<20>_rt_6912 ;
  wire \Mcount_ctrl_bus_errors_cy<21>_rt_6913 ;
  wire \Mcount_ctrl_bus_errors_cy<22>_rt_6914 ;
  wire \Mcount_ctrl_bus_errors_cy<23>_rt_6915 ;
  wire \Mcount_ctrl_bus_errors_cy<24>_rt_6916 ;
  wire \Mcount_ctrl_bus_errors_cy<25>_rt_6917 ;
  wire \Mcount_ctrl_bus_errors_cy<26>_rt_6918 ;
  wire \Mcount_ctrl_bus_errors_cy<27>_rt_6919 ;
  wire \Mcount_ctrl_bus_errors_cy<28>_rt_6920 ;
  wire \Mcount_ctrl_bus_errors_cy<29>_rt_6921 ;
  wire \Mcount_ctrl_bus_errors_cy<30>_rt_6922 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>_rt_6923 ;
  wire Mmux_rhs_array_muxed3211_6924;
  wire Mmux_rhs_array_muxed32121_6925;
  wire Mmux_rhs_array_muxed32231_6926;
  wire Mmux_rhs_array_muxed32241_6927;
  wire Mmux_rhs_array_muxed32251_6928;
  wire Mmux_rhs_array_muxed32261_6929;
  wire Mmux_rhs_array_muxed32271_6930;
  wire Mmux_rhs_array_muxed32281_6931;
  wire Mmux_rhs_array_muxed32291_6932;
  wire Mmux_rhs_array_muxed32301_6933;
  wire Mmux_rhs_array_muxed3221_6934;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>_rt_6935 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>_rt_6936 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>_rt_6937 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>_rt_6938 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>_rt_6939 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>_rt_6940 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>_rt_6941 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>_rt_6942 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>_rt_6943 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>_rt_6944 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<22>_rt_6945 ;
  wire \lm32_cpu/Mcount_cc_cy<30>_rt_6946 ;
  wire \lm32_cpu/Mcount_cc_cy<29>_rt_6947 ;
  wire \lm32_cpu/Mcount_cc_cy<28>_rt_6948 ;
  wire \lm32_cpu/Mcount_cc_cy<27>_rt_6949 ;
  wire \lm32_cpu/Mcount_cc_cy<26>_rt_6950 ;
  wire \lm32_cpu/Mcount_cc_cy<25>_rt_6951 ;
  wire \lm32_cpu/Mcount_cc_cy<24>_rt_6952 ;
  wire \lm32_cpu/Mcount_cc_cy<23>_rt_6953 ;
  wire \lm32_cpu/Mcount_cc_cy<22>_rt_6954 ;
  wire \lm32_cpu/Mcount_cc_cy<21>_rt_6955 ;
  wire \lm32_cpu/Mcount_cc_cy<20>_rt_6956 ;
  wire \lm32_cpu/Mcount_cc_cy<19>_rt_6957 ;
  wire \lm32_cpu/Mcount_cc_cy<18>_rt_6958 ;
  wire \lm32_cpu/Mcount_cc_cy<17>_rt_6959 ;
  wire \lm32_cpu/Mcount_cc_cy<16>_rt_6960 ;
  wire \lm32_cpu/Mcount_cc_cy<15>_rt_6961 ;
  wire \lm32_cpu/Mcount_cc_cy<14>_rt_6962 ;
  wire \lm32_cpu/Mcount_cc_cy<13>_rt_6963 ;
  wire \lm32_cpu/Mcount_cc_cy<12>_rt_6964 ;
  wire \lm32_cpu/Mcount_cc_cy<11>_rt_6965 ;
  wire \lm32_cpu/Mcount_cc_cy<10>_rt_6966 ;
  wire \lm32_cpu/Mcount_cc_cy<9>_rt_6967 ;
  wire \lm32_cpu/Mcount_cc_cy<8>_rt_6968 ;
  wire \lm32_cpu/Mcount_cc_cy<7>_rt_6969 ;
  wire \lm32_cpu/Mcount_cc_cy<6>_rt_6970 ;
  wire \lm32_cpu/Mcount_cc_cy<5>_rt_6971 ;
  wire \lm32_cpu/Mcount_cc_cy<4>_rt_6972 ;
  wire \lm32_cpu/Mcount_cc_cy<3>_rt_6973 ;
  wire \lm32_cpu/Mcount_cc_cy<2>_rt_6974 ;
  wire \lm32_cpu/Mcount_cc_cy<1>_rt_6975 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<28>_rt_6976 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>_rt_6977 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>_rt_6978 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>_rt_6979 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>_rt_6980 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>_rt_6981 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>_rt_6982 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>_rt_6983 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>_rt_6984 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>_rt_6985 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>_rt_6986 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>_rt_6987 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>_rt_6988 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>_rt_6989 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>_rt_6990 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>_rt_6991 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>_rt_6992 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>_rt_6993 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>_rt_6994 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>_rt_6995 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>_rt_6996 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>_rt_6997 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>_rt_6998 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>_rt_6999 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>_rt_7000 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>_rt_7001 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>_rt_7002 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>_rt_7003 ;
  wire \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_7004 ;
  wire \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_7005 ;
  wire \Mcount_ctrl_bus_errors_xor<31>_rt_7006 ;
  wire \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<23>_rt_7007 ;
  wire \lm32_cpu/Mcount_cc_xor<31>_rt_7008 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<29>_rt_7009 ;
  wire spiflash_clk_rstpot_7010;
  wire timer0_en_storage_rstpot_7011;
  wire spiflash_bitbang_en_storage_rstpot_7012;
  wire timer0_update_value_storage_rstpot_7013;
  wire timer0_eventmanager_storage_rstpot_7014;
  wire cache_rstpot_7015;
  wire \lm32_cpu/valid_m_rstpot_7016 ;
  wire \lm32_cpu/valid_d_rstpot_7017 ;
  wire \lm32_cpu/valid_x_rstpot_7018 ;
  wire \lm32_cpu/interrupt_unit/ie_rstpot_7019 ;
  wire \lm32_cpu/interrupt_unit/eie_rstpot_7020 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_rstpot_7021 ;
  wire \lm32_cpu/valid_f_rstpot_7022 ;
  wire sram_bus_ack_rstpot_7023;
  wire timer0_update_value_re_rstpot_7024;
  wire uart_phy_sink_ready_rstpot_7025;
  wire \lm32_cpu/dflush_m_rstpot1_7026 ;
  wire N2741;
  wire N2751;
  wire N2761;
  wire N2771;
  wire N2781;
  wire N2791;
  wire N2801;
  wire N2811;
  wire N2821;
  wire N2831;
  wire N2841;
  wire N2851;
  wire N2861;
  wire N2871;
  wire N2881;
  wire N2891;
  wire N2901;
  wire N2911;
  wire N2921;
  wire N2931;
  wire N2941;
  wire N2951;
  wire N2961;
  wire N2971;
  wire N298;
  wire N299;
  wire N300;
  wire N3011;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N306;
  wire \lm32_cpu/w_result_sel_mul_m_BRB0_7060 ;
  wire \lm32_cpu/w_result_sel_mul_m_BRB1_7061 ;
  wire \lm32_cpu/w_result_sel_load_m_BRB1_7062 ;
  wire \lm32_cpu/branch_predict_x_BRB0_7063 ;
  wire \lm32_cpu/branch_predict_x_BRB1_7064 ;
  wire ddrphy_rddata_en_0_BRB0_7065;
  wire ddrphy_rddata_en_0_BRB2_7066;
  wire \lm32_cpu/m_result_sel_shift_x_BRB0_7067 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB1_7068 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB2_7069 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB3_7070 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB4_7071 ;
  wire \lm32_cpu/m_result_sel_compare_x_BRB1_7072 ;
  wire \lm32_cpu/branch_x_BRB0_7073 ;
  wire \lm32_cpu/branch_x_BRB1_7074 ;
  wire \lm32_cpu/m_bypass_enable_x_BRB4_7075 ;
  wire \lm32_cpu/w_result_sel_mul_x_BRB0_7076 ;
  wire \lm32_cpu/w_result_sel_mul_x_BRB2_7077 ;
  wire ddrphy_rddata_en_1_BRB0_7078;
  wire ddrphy_rddata_en_1_BRB2_7079;
  wire ddrphy_rddata_en_2_BRB0_7080;
  wire ddrphy_rddata_en_2_BRB1_7081;
  wire ddrphy_rddata_en_2_BRB2_7082;
  wire ddrphy_rddata_en_2_BRB3_7083;
  wire N3501;
  wire N3521;
  wire N3541;
  wire N3561;
  wire N3581;
  wire N3621;
  wire N364;
  wire N366;
  wire N368;
  wire N370;
  wire N372;
  wire N374;
  wire N376;
  wire N378;
  wire N380;
  wire N382;
  wire N384;
  wire N386;
  wire N388;
  wire N390;
  wire N392;
  wire N3941;
  wire N3961;
  wire N3981;
  wire N4001;
  wire N4021;
  wire N4041;
  wire N4061;
  wire N4081;
  wire N4101;
  wire N4121;
  wire N4141;
  wire N4161;
  wire N4181;
  wire N4201;
  wire N4221;
  wire N4241;
  wire N4261;
  wire N428;
  wire N430;
  wire N432;
  wire N434;
  wire N436;
  wire N438;
  wire N440;
  wire N442;
  wire \lm32_cpu/raw_x_01 ;
  wire \lm32_cpu/stall_m4_7131 ;
  wire \lm32_cpu/stall_a5_7132 ;
  wire \lm32_cpu/exception_m_1_7133 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_2_dpot_7134 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_3_dpot_7135 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_4_dpot_7136 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_5_dpot_7137 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_6_dpot_7138 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_7_dpot_7139 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_8_dpot_7140 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_9_dpot_7141 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_10_dpot_7142 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_11_dpot_7143 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_12_dpot_7144 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_13_dpot_7145 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_14_dpot_7146 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_15_dpot_7147 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_16_dpot_7148 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_17_dpot_7149 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_18_dpot_7150 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_19_dpot_7151 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_20_dpot_7152 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_21_dpot_7153 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_22_dpot_7154 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_23_dpot_7155 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_24_dpot_7156 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_25_dpot_7157 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_26_dpot_7158 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_27_dpot_7159 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_28_dpot_7160 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_29_dpot_7161 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_30_dpot_7162 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_31_dpot_7163 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_1_7164 ;
  wire \lm32_cpu/branch_taken_m1 ;
  wire \lm32_cpu/raw_x_11 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_7167 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_7168 ;
  wire bus_wishbone_cyc_bus_wishbone_stb_AND_25_o1;
  wire \lm32_cpu/stall_m41 ;
  wire sdram_bankmachine1_cmd_buffer_pipe_ce1;
  wire sdram_bankmachine0_cmd_buffer_pipe_ce1;
  wire basesoc_grant_1_7173;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2_1_7174 ;
  wire \lm32_cpu/iflush1 ;
  wire refresher_state_FSM_FFd2_1_7176;
  wire N444;
  wire N445;
  wire N446;
  wire N447;
  wire N448;
  wire N449;
  wire N450;
  wire N451;
  wire N452;
  wire N453;
  wire N454;
  wire N455;
  wire N456;
  wire N457;
  wire N4581;
  wire N4591;
  wire N4601;
  wire N4611;
  wire N4621;
  wire N4631;
  wire N4641;
  wire N4651;
  wire N4661;
  wire N4671;
  wire N4681;
  wire N4691;
  wire N4701;
  wire N4711;
  wire N4721;
  wire N4731;
  wire N4741;
  wire N4751;
  wire N4761;
  wire N4771;
  wire N4781;
  wire N4791;
  wire N4801;
  wire N4811;
  wire N4821;
  wire N4831;
  wire N4841;
  wire N4851;
  wire N4861;
  wire N4871;
  wire N4881;
  wire N4891;
  wire N490;
  wire N491;
  wire Mshreg_ddrphy_rddata_en_2_BRB3_7241;
  wire Mshreg_new_master_rdata_valid4_7242;
  wire new_master_rdata_valid41_7243;
  wire Mshreg_ddrphy_rddata_en_2_BRB1_7244;
  wire sys_rst_shift1_7245;
  wire sys_rst_shift2_7246;
  wire sys_rst_shift3_7247;
  wire new_master_rdata_valid411_7248;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_223_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_323_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_423_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_523_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUT3_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM3_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM4_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUT1_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM2_UNCONNECTED;
  wire NLW_PLL_ADV_DRDY_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM1_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM5_UNCONNECTED;
  wire NLW_PLL_ADV_CLKFBDCM_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUT0_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUT2_UNCONNECTED;
  wire NLW_PLL_ADV_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_PLL_ADV_DO<15>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<14>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<13>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<12>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<11>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<10>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<9>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<8>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<7>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<6>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<5>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<4>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<3>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<2>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<1>_UNCONNECTED ;
  wire \NLW_PLL_ADV_DO<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<8>_UNCONNECTED ;
  wire NLW_Mram_tag_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIA<8>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem3_RSTBRST_UNCONNECTED;
  wire NLW_Mram_tag_mem3_ENBRDEN_UNCONNECTED;
  wire NLW_Mram_tag_mem3_CLKBRDCLK_UNCONNECTED;
  wire NLW_Mram_tag_mem3_REGCEBREGCE_UNCONNECTED;
  wire \NLW_Mram_tag_mem3_DOADO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOADO<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_WEBWEU<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_WEBWEU<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIBDI<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIADI<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DOBDO<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem3_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_ddrphy_rddata_en_2_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_en_2_BRB1_Q15_UNCONNECTED;
  wire [3 : 0] switches;
  wire [5 : 4] pll;
  wire [3 : 0] xilinxmultiregimpl1_regs0;
  wire [7 : 0] uart_phy_rx_reg;
  wire [3 : 0] xilinxmultiregimpl1_regs1;
  wire [7 : 0] uart_phy_source_payload_data;
  wire [31 : 2] \lm32_cpu/instruction_unit/i_adr_o ;
  wire [31 : 0] \lm32_cpu/load_store_unit/d_dat_o ;
  wire [31 : 2] \lm32_cpu/load_store_unit/d_adr_o ;
  wire [3 : 0] \lm32_cpu/load_store_unit/d_sel_o ;
  wire [31 : 0] sram_bus_dat_r;
  wire [7 : 0] _n3441;
  wire [7 : 0] _n3442;
  wire [22 : 0] sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [22 : 0] sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [22 : 0] sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [22 : 0] sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [19 : 0] _n3459;
  wire [31 : 0] memdat;
  wire [2 : 0] memadr_1;
  wire [31 : 0] timer0_value;
  wire [0 : 0] spiflash_i1;
  wire [31 : 0] spiflash_sr;
  wire [15 : 0] ddrphy_dfi_p0_rddata;
  wire [3 : 2] ddrphy_rddata_en;
  wire [10 : 10] sdram_cmd_payload_a;
  wire [1 : 0] sdram_dfi_p0_bank;
  wire [12 : 0] sdram_dfi_p0_address;
  wire [4 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [9 : 0] sdram_timer_count1;
  wire [7 : 0] memdat_2;
  wire [7 : 0] memdat_4;
  wire [7 : 0] uart_phy_tx_reg;
  wire [4 : 0] uart_tx_fifo_level0;
  wire [4 : 0] uart_rx_fifo_level0;
  wire [31 : 0] timer0_value_status;
  wire [56 : 0] dna_status;
  wire [1 : 0] spiflash_dqi;
  wire [15 : 0] sdram_status;
  wire [2 : 0] sdram_sequencer_counter;
  wire [12 : 0] sdram_bankmachine0_row;
  wire [3 : 0] sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [21 : 0] sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [12 : 0] sdram_bankmachine1_row;
  wire [3 : 0] sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [21 : 0] sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [12 : 0] sdram_bankmachine2_row;
  wire [3 : 0] sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [21 : 0] sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [12 : 0] sdram_bankmachine3_row;
  wire [3 : 0] sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [21 : 0] sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] sdram_twtrcon_count;
  wire [7 : 0] leds_storage;
  wire [3 : 0] sdram_storage;
  wire [5 : 0] sdram_command_storage;
  wire [1 : 0] sdram_baddress_storage;
  wire [3 : 0] spiflash_bitbang_storage;
  wire [1 : 0] uart_eventmanager_storage;
  wire [7 : 0] uart_phy_storage;
  wire [31 : 0] ctrl_bus_errors;
  wire [1 : 0] sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] sdram_bankmachine3_twtpcon_count;
  wire [4 : 0] sdram_time0;
  wire [3 : 0] sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] sdram_address_storage;
  wire [7 : 0] sdram_wrdata_storage;
  wire [15 : 0] ddrphy_dq_in;
  wire [31 : 0] rhs_array_muxed33;
  wire [15 : 0] sdram_inti_p0_rddata;
  wire [12 : 0] array_muxed1;
  wire [1 : 0] sdram_master_p0_bank;
  wire [12 : 0] sdram_master_p0_address;
  wire [1 : 0] array_muxed0;
  wire [3 : 0] cache_data_port_we;
  wire [1 : 0] spiflash_o;
  wire [29 : 0] rhs_array_muxed32;
  wire [31 : 0] cache_data_port_dat_w;
  wire [15 : 0] sdram_master_p0_wrdata;
  wire [31 : 0] n3258;
  wire [31 : 0] n3263;
  wire [5 : 1] interface_adr0;
  wire [3 : 0] sram_we;
  wire [4 : 0] basesoc_slave_sel;
  wire [31 : 0] basesoc_shared_dat_r;
  wire [31 : 0] Result;
  wire [9 : 0] Mcount_sdram_timer_count1_lut;
  wire [8 : 0] Mcount_sdram_timer_count1_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [7 : 0] spiflash_counter;
  wire [4 : 0] Mcompar_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine3_row_hit_cy;
  wire [31 : 0] Madd_n3258_lut;
  wire [31 : 0] Madd_n3258_cy;
  wire [31 : 0] Madd_n3263_lut;
  wire [31 : 0] Madd_n3263_cy;
  wire [3 : 0] uart_phy_rx_bitcount;
  wire [3 : 0] uart_tx_fifo_produce;
  wire [3 : 0] uart_tx_fifo_consume;
  wire [3 : 0] uart_rx_fifo_produce;
  wire [6 : 0] dna_cnt;
  wire [3 : 0] uart_rx_fifo_consume;
  wire [3 : 3] Mcount_uart_rx_fifo_level0_lut;
  wire [2 : 0] sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [0 : 0] Mcount_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_ctrl_bus_errors_cy;
  wire [3 : 0] uart_phy_tx_bitcount;
  wire [29 : 0] \lm32_cpu/Madd_branch_target_d_lut ;
  wire [28 : 0] \lm32_cpu/Madd_branch_target_d_cy ;
  wire [30 : 0] \lm32_cpu/Mcount_cc_cy ;
  wire [0 : 0] \lm32_cpu/Mcount_cc_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut ;
  wire [10 : 0] \lm32_cpu/Mcompar_cmp_zero_lut ;
  wire [9 : 0] \lm32_cpu/Mcompar_cmp_zero_cy ;
  wire [31 : 0] \lm32_cpu/Result ;
  wire [31 : 0] \lm32_cpu/adder/addsub/tmp_addResult ;
  wire [32 : 0] \lm32_cpu/adder/addsub/tmp_subResult ;
  wire [31 : 0] \lm32_cpu/bypass_data_1 ;
  wire [31 : 0] \lm32_cpu/d_result_1 ;
  wire [31 : 2] \lm32_cpu/branch_target_d ;
  wire [31 : 0] \lm32_cpu/d_result_0 ;
  wire [31 : 0] \lm32_cpu/x_result ;
  wire [31 : 0] \lm32_cpu/w_result ;
  wire [31 : 0] \lm32_cpu/instruction_unit/instruction_d ;
  wire [4 : 0] \lm32_cpu/write_idx_d ;
  wire [1 : 0] \lm32_cpu/d_result_sel_1_d ;
  wire [31 : 0] \lm32_cpu/reg_data_1 ;
  wire [31 : 0] \lm32_cpu/reg_data_0 ;
  wire [31 : 9] \lm32_cpu/eba ;
  wire [4 : 0] \lm32_cpu/write_idx_m ;
  wire [31 : 2] \lm32_cpu/branch_target_m ;
  wire [31 : 0] \lm32_cpu/operand_m ;
  wire [2 : 0] \lm32_cpu/condition_x ;
  wire [2 : 0] \lm32_cpu/csr_x ;
  wire [4 : 0] \lm32_cpu/write_idx_x ;
  wire [31 : 2] \lm32_cpu/branch_target_x ;
  wire [31 : 0] \lm32_cpu/store_operand_x ;
  wire [31 : 0] \lm32_cpu/operand_1_x ;
  wire [31 : 0] \lm32_cpu/operand_0_x ;
  wire [4 : 0] \lm32_cpu/write_idx_w ;
  wire [31 : 0] \lm32_cpu/operand_w ;
  wire [31 : 0] \lm32_cpu/cc ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/result_x ;
  wire [31 : 0] \lm32_cpu/multiplier/result ;
  wire [31 : 1] \lm32_cpu/shifter_result_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_d ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_f ;
  wire [31 : 0] \lm32_cpu/interrupt_unit/im ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_a ;
  wire [31 : 2] \lm32_cpu/instruction_unit/restart_address ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_x ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_w ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_data_f ;
  wire [31 : 2] \lm32_cpu/instruction_unit/icache/refill_address ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_refill_data ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy ;
  wire [3 : 2] \lm32_cpu/instruction_unit/icache/refill_offset ;
  wire [7 : 1] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/Result ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/tmem_write_address ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/flush_set ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache/way_data<0> ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0414 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0410 ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_x ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0408 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0404 ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/store_data_m ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_w ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_w ;
  wire [31 : 0] \lm32_cpu/load_store_unit/wb_data_m ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache_data_m ;
  wire [31 : 4] \lm32_cpu/load_store_unit/dcache/refill_address ;
  wire [31 : 8] \lm32_cpu/load_store_unit/store_data_x ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy ;
  wire [7 : 1] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy ;
  wire [3 : 2] \lm32_cpu/load_store_unit/dcache/refill_offset ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/Result ;
  wire [0 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_data ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_address ;
  wire [9 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_address ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/flush_set ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_data ;
  wire [31 : 0] \lm32_cpu/shifter/right_shift_result ;
  wire [30 : 30] \lm32_cpu/shifter/right_shift_operand ;
  wire [31 : 17] \lm32_cpu/multiplier/product ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_cy ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_lut ;
  wire [32 : 0] \lm32_cpu/mc_arithmetic/t ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0129 ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0160 ;
  wire [5 : 0] \lm32_cpu/mc_arithmetic/cycles ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/a ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/p ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/b ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0115 ;
  wire [31 : 31] timer0_zero_trigger_INV_302_o_8;
  wire [19 : 19] basesoc_done_9;
  wire [15 : 0] ddrphy_dq_o;
  VCC   XST_VCC (
    .P(sdram_tccdcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_sdram_postponer_count)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(serial_rx_IBUF_0),
    .Q(xilinxmultiregimpl0_regs0_6)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_0 (
    .C(sys_clk),
    .D(switches[0]),
    .Q(xilinxmultiregimpl1_regs0[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_1 (
    .C(sys_clk),
    .D(switches[1]),
    .Q(xilinxmultiregimpl1_regs0[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_2 (
    .C(sys_clk),
    .D(switches[2]),
    .Q(xilinxmultiregimpl1_regs0[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_3 (
    .C(sys_clk),
    .D(switches[3]),
    .Q(xilinxmultiregimpl1_regs0[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_6),
    .Q(xilinxmultiregimpl0_regs1_12)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_0 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[0]),
    .Q(xilinxmultiregimpl1_regs1[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[1]),
    .Q(xilinxmultiregimpl1_regs1[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_2 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[2]),
    .Q(xilinxmultiregimpl1_regs1[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_3 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[3]),
    .Q(xilinxmultiregimpl1_regs1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs1_12),
    .R(sys_rst),
    .Q(uart_phy_rx_r_14)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_0 (
    .C(sys_clk),
    .CE(_n4884_inv),
    .D(uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_1 (
    .C(sys_clk),
    .CE(_n4884_inv),
    .D(uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_2 (
    .C(sys_clk),
    .CE(_n4884_inv),
    .D(uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_3 (
    .C(sys_clk),
    .CE(_n4884_inv),
    .D(uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_4 (
    .C(sys_clk),
    .CE(_n4884_inv),
    .D(uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_5 (
    .C(sys_clk),
    .CE(_n4884_inv),
    .D(uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_6 (
    .C(sys_clk),
    .CE(_n4884_inv),
    .D(uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_7 (
    .C(sys_clk),
    .CE(_n4884_inv),
    .D(xilinxmultiregimpl0_regs1_12),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rom_bus_ack (
    .C(sys_clk),
    .D(rom_bus_cyc_rom_bus_ack_AND_703_o_1506),
    .R(sys_rst),
    .Q(rom_bus_ack_347)
  );
  FD #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_cs_n (
    .C(sys_clk),
    .D(sys_rst),
    .Q(sdram_dfi_p0_cs_n_311)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_tx_old_trigger (
    .C(sys_clk),
    .D(uart_tx_trigger),
    .R(sys_rst),
    .Q(uart_tx_old_trigger_349)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_zero_old_trigger (
    .C(sys_clk),
    .D(timer0_zero_trigger),
    .R(sys_rst),
    .Q(timer0_zero_old_trigger_383)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_rx_old_trigger (
    .C(sys_clk),
    .D(uart_rx_trigger),
    .R(sys_rst),
    .Q(uart_rx_old_trigger_350)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_postponer_req_o (
    .C(sys_clk),
    .D(sdram_timer_done1),
    .R(sys_rst),
    .Q(sdram_postponer_req_o_452)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(\GND_1_o_GND_1_o_mux_1048_OUT<10>2 ),
    .R(sys_rst),
    .Q(sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\sdram_sequencer_counter[2]_GND_1_o_MUX_447_o ),
    .R(sys_rst),
    .Q(sdram_cmd_payload_cas_454)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_sequencer_done1 (
    .C(sys_clk),
    .D(\sdram_sequencer_counter[2]_PWR_1_o_equal_1048_o ),
    .R(sys_rst),
    .Q(sdram_sequencer_done1_455)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid0 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_359_o),
    .R(sys_rst),
    .Q(new_master_rdata_valid0_472)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_356_o),
    .R(sys_rst),
    .Q(new_master_wdata_ready_471)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_4 (
    .C(sys_clk),
    .D(basesoc_slave_sel[4]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_495)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed2_INV_334_o_1525),
    .S(sys_rst),
    .Q(sdram_dfi_p0_cas_n_541)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed3_INV_335_o),
    .S(sys_rst),
    .Q(sdram_dfi_p0_ras_n_542)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed4_INV_336_o),
    .S(sys_rst),
    .Q(sdram_dfi_p0_we_n_543)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n4918_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n4918_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n4918_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n4918_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n4918_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n4918_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n4918_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n4918_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_valid_n_749)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_valid_n_790)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_valid_n_831)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_valid_n_872)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_0 (
    .C(sys_clk),
    .CE(_n4875_inv),
    .D(uart_phy_rx_reg[0]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_1 (
    .C(sys_clk),
    .CE(_n4875_inv),
    .D(uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_2 (
    .C(sys_clk),
    .CE(_n4875_inv),
    .D(uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_3 (
    .C(sys_clk),
    .CE(_n4875_inv),
    .D(uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_4 (
    .C(sys_clk),
    .CE(_n4875_inv),
    .D(uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_5 (
    .C(sys_clk),
    .CE(_n4875_inv),
    .D(uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_6 (
    .C(sys_clk),
    .CE(_n4875_inv),
    .D(uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_7 (
    .C(sys_clk),
    .CE(_n4875_inv),
    .D(uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(leds_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(leds_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(leds_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(leds_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(leds_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(leds_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(leds_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(leds_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(ctrl_storage_31_907)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(ctrl_storage_30_908)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(ctrl_storage_26_911)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(ctrl_storage_29_909)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(ctrl_storage_27_910)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(ctrl_storage_24_912)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(ctrl_storage_23_913)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(ctrl_storage_17_916)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(ctrl_storage_22_914)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(ctrl_storage_19_915)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(ctrl_storage_16_917)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(ctrl_storage_15_918)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(ctrl_storage_8_921)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(ctrl_storage_13_919)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(ctrl_storage_11_920)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(ctrl_storage_7_922)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(ctrl_storage_2_923)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(sdram_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(sdram_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(sdram_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(sdram_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(ctrl_storage_1_924)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(ctrl_storage_0_925)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_command_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(sdram_command_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_command_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(sdram_command_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_command_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(sdram_command_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_command_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(sdram_command_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_command_storage_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(sdram_command_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_command_storage_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(sdram_command_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(sdram_address_storage_12_936)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(sdram_address_storage_9_939)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(sdram_address_storage_11_937)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(sdram_address_storage_10_938)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(sdram_address_storage_8_940)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_baddress_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(sdram_baddress_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_baddress_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(sdram_baddress_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(uart_phy_storage_21_954)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_eventmanager_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(uart_eventmanager_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_eventmanager_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(uart_eventmanager_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(uart_phy_storage_23_953)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(uart_phy_storage_16_955)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(uart_phy_storage_15_956)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(uart_phy_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(uart_phy_storage_13_957)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(uart_phy_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(uart_phy_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(uart_phy_storage[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(rhs_array_muxed33[4]),
    .S(sys_rst),
    .Q(ctrl_storage_28_996)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(uart_phy_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(uart_phy_storage[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(rhs_array_muxed33[1]),
    .S(sys_rst),
    .Q(ctrl_storage_25_997)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(rhs_array_muxed33[5]),
    .S(sys_rst),
    .Q(ctrl_storage_21_998)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(rhs_array_muxed33[6]),
    .S(sys_rst),
    .Q(ctrl_storage_14_1001)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(rhs_array_muxed33[4]),
    .S(sys_rst),
    .Q(ctrl_storage_20_999)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(rhs_array_muxed33[2]),
    .S(sys_rst),
    .Q(ctrl_storage_18_1000)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(rhs_array_muxed33[1]),
    .S(sys_rst),
    .Q(ctrl_storage_9_1004)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(rhs_array_muxed33[4]),
    .S(sys_rst),
    .Q(ctrl_storage_12_1002)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(rhs_array_muxed33[2]),
    .S(sys_rst),
    .Q(ctrl_storage_10_1003)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(rhs_array_muxed33[4]),
    .S(sys_rst),
    .Q(ctrl_storage_4_1007)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(rhs_array_muxed33[6]),
    .S(sys_rst),
    .Q(ctrl_storage_6_1005)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(rhs_array_muxed33[5]),
    .S(sys_rst),
    .Q(ctrl_storage_5_1006)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(rhs_array_muxed33[3]),
    .S(sys_rst),
    .Q(ctrl_storage_3_1008)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(rhs_array_muxed33[6]),
    .S(sys_rst),
    .Q(uart_phy_storage_22_1009)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(rhs_array_muxed33[2]),
    .S(sys_rst),
    .Q(uart_phy_storage_18_1012)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(rhs_array_muxed33[4]),
    .S(sys_rst),
    .Q(uart_phy_storage_20_1010)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(rhs_array_muxed33[3]),
    .S(sys_rst),
    .Q(uart_phy_storage_19_1011)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(rhs_array_muxed33[1]),
    .S(sys_rst),
    .Q(uart_phy_storage_17_1013)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(rhs_array_muxed33[6]),
    .S(sys_rst),
    .Q(uart_phy_storage_14_1014)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(rhs_array_muxed33[2]),
    .S(sys_rst),
    .Q(uart_phy_storage_10_1017)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(rhs_array_muxed33[4]),
    .S(sys_rst),
    .Q(uart_phy_storage_12_1015)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(rhs_array_muxed33[3]),
    .S(sys_rst),
    .Q(uart_phy_storage_11_1016)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(rhs_array_muxed33[1]),
    .S(sys_rst),
    .Q(uart_phy_storage_9_1018)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(rhs_array_muxed33[0]),
    .S(sys_rst),
    .Q(uart_phy_storage_8_1019)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(rhs_array_muxed33[5]),
    .S(sys_rst),
    .Q(uart_phy_storage[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(rhs_array_muxed33[4]),
    .S(sys_rst),
    .Q(uart_phy_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(sdram_address_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(sdram_address_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(sdram_address_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(sdram_address_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(sdram_address_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(sdram_address_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(sdram_address_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_address_storage_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(sdram_address_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage_8_1155)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage_9_1154)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage_10_1153)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage_11_1152)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage_12_1151)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage_13_1150)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage_14_1149)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_wrdata_storage_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(sdram_wrdata_storage_15_1148)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_24_1171)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_25_1170)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_26_1169)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_27_1168)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_28_1167)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_29_1166)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_30_1165)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_31_1164)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_16_1179)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_17_1178)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_18_1177)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_19_1176)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_20_1175)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_21_1174)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_22_1173)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_23_1172)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_24_1203)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_25_1202)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_26_1201)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_27_1200)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_28_1199)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_29_1198)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_30_1197)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_31_1196)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_8_1187)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_9_1186)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_10_1185)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_11_1184)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_12_1183)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_13_1182)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_14_1181)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_15_1180)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_0_1195)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_1_1194)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_2_1193)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_3_1192)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_4_1191)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_5_1190)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_6_1189)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_7_1188)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_16_1211)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_17_1210)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_18_1209)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_19_1208)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_20_1207)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_21_1206)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_22_1205)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_23_1204)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_8_1219)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_9_1218)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_10_1217)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_11_1216)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_12_1215)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_13_1214)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_14_1213)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_15_1212)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_0_1227)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_1_1226)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_2_1225)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_3_1224)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_4_1223)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_5_1222)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_6_1221)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_7_1220)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(uart_phy_storage_24_1235)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(uart_phy_storage_25_1234)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(uart_phy_storage_26_1233)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(uart_phy_storage_27_1232)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(uart_phy_storage_28_1231)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(uart_phy_storage_29_1230)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(uart_phy_storage_30_1229)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(uart_phy_storage_31_1228)
  );
  FDE   memdat_4_0 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(_n3442[0]),
    .Q(memdat_4[0])
  );
  FDE   memdat_4_1 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(_n3442[1]),
    .Q(memdat_4[1])
  );
  FDE   memdat_4_2 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(_n3442[2]),
    .Q(memdat_4[2])
  );
  FDE   memdat_4_3 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(_n3442[3]),
    .Q(memdat_4[3])
  );
  FDE   memdat_4_4 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(_n3442[4]),
    .Q(memdat_4[4])
  );
  FDE   memdat_4_5 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(_n3442[5]),
    .Q(memdat_4[5])
  );
  FDE   memdat_4_6 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(_n3442[6]),
    .Q(memdat_4[6])
  );
  FDE   memdat_4_7 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(_n3442[7]),
    .Q(memdat_4[7])
  );
  FDE   memdat_2_0 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(_n3441[0]),
    .Q(memdat_2[0])
  );
  FDE   memdat_2_1 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(_n3441[1]),
    .Q(memdat_2[1])
  );
  FDE   memdat_2_2 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(_n3441[2]),
    .Q(memdat_2[2])
  );
  FDE   memdat_2_3 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(_n3441[3]),
    .Q(memdat_2[3])
  );
  FDE   memdat_2_4 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(_n3441[4]),
    .Q(memdat_2[4])
  );
  FDE   memdat_2_5 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(_n3441[5]),
    .Q(memdat_2[5])
  );
  FDE   memdat_2_6 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(_n3441[6]),
    .Q(memdat_2[6])
  );
  FDE   memdat_2_7 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(_n3441[7]),
    .Q(memdat_2[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n4904_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FD   memadr_1_0 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .Q(memadr_1[0])
  );
  FD   memadr_1_1 (
    .C(sys_clk),
    .D(interface_adr0[1]),
    .Q(memadr_1[1])
  );
  FD   memadr_1_2 (
    .C(sys_clk),
    .D(interface_adr0[2]),
    .Q(memadr_1[2])
  );
  FDR   sdram_cke_329 (
    .C(sys_clk),
    .D(sdram_master_p0_cke),
    .R(sys_rst),
    .Q(sdram_cke_OBUF_432)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_uart_clk_txen (
    .C(sys_clk),
    .D(n3258[0]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_uart_clk_txen_1105)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_0 (
    .C(sys_clk),
    .D(n3258[1]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_0_1104)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_1 (
    .C(sys_clk),
    .D(n3258[2]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_1_1103)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(n3258[3]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_2_1102)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(n3258[4]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_3_1101)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(n3258[5]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_4_1100)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(n3258[6]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_5_1099)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(n3258[7]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_6_1098)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(n3258[8]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_7_1097)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(n3258[9]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_8_1096)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(n3258[10]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_9_1095)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(n3258[11]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_10_1094)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(n3258[12]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_11_1093)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(n3258[13]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_12_1092)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(n3258[14]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_13_1091)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(n3258[15]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_14_1090)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(n3258[16]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_15_1089)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(n3258[17]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_16_1088)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(n3258[18]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_17_1087)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(n3258[19]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_18_1086)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(n3258[20]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_19_1085)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(n3258[21]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_20_1084)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(n3258[22]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_21_1083)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(n3258[23]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_22_1082)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(n3258[24]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_23_1081)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(n3258[25]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_24_1080)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(n3258[26]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_25_1079)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(n3258[27]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_26_1078)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(n3258[28]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_27_1077)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(n3258[29]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_28_1076)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(n3258[30]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_29_1075)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(n3258[31]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_30_1074)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(Madd_n3258_cy[31]),
    .R(uart_phy_tx_busy_inv_0),
    .Q(uart_phy_phase_accumulator_tx_31_1106)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_uart_clk_rxen (
    .C(sys_clk),
    .D(n3263[0]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_uart_clk_rxen_1138)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_0 (
    .C(sys_clk),
    .D(n3263[1]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_0_1137)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_1 (
    .C(sys_clk),
    .D(n3263[2]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_1_1136)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(n3263[3]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_2_1135)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(n3263[4]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_3_1134)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(n3263[5]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_4_1133)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(n3263[6]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_5_1132)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(n3263[7]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_6_1131)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(n3263[8]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_7_1130)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(n3263[9]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_8_1129)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(n3263[10]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_9_1128)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(n3263[11]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_10_1127)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(n3263[12]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_11_1126)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(n3263[13]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_12_1125)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(n3263[14]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_13_1124)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(n3263[15]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_14_1123)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(n3263[16]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_15_1122)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(n3263[17]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_16_1121)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(n3263[18]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_17_1120)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(n3263[19]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_18_1119)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(n3263[20]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_19_1118)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(n3263[21]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_20_1117)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(n3263[22]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_21_1116)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(n3263[23]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_22_1115)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(n3263[24]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_23_1114)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(n3263[25]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_24_1113)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(n3263[26]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_25_1112)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(n3263[27]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_26_1111)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(n3263[28]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_27_1110)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(n3263[29]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_28_1109)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(n3263[30]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_29_1108)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(n3263[31]),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_phase_accumulator_rx_30_1107)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\n3263<32>1_1892 ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx_31_1139)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_0 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<0> ),
    .R(sys_rst),
    .Q(timer0_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_1 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<1> ),
    .R(sys_rst),
    .Q(timer0_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_2 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<2> ),
    .R(sys_rst),
    .Q(timer0_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_3 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<3> ),
    .R(sys_rst),
    .Q(timer0_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_4 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<4> ),
    .R(sys_rst),
    .Q(timer0_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_5 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<5> ),
    .R(sys_rst),
    .Q(timer0_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_6 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<6> ),
    .R(sys_rst),
    .Q(timer0_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_7 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<7> ),
    .R(sys_rst),
    .Q(timer0_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_8 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<8> ),
    .R(sys_rst),
    .Q(timer0_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_9 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<9> ),
    .R(sys_rst),
    .Q(timer0_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_10 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<10> ),
    .R(sys_rst),
    .Q(timer0_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_11 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<11> ),
    .R(sys_rst),
    .Q(timer0_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_12 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<12> ),
    .R(sys_rst),
    .Q(timer0_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_13 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<13> ),
    .R(sys_rst),
    .Q(timer0_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_14 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<14> ),
    .R(sys_rst),
    .Q(timer0_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_15 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<15> ),
    .R(sys_rst),
    .Q(timer0_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_16 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<16> ),
    .R(sys_rst),
    .Q(timer0_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_17 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<17> ),
    .R(sys_rst),
    .Q(timer0_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_18 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<18> ),
    .R(sys_rst),
    .Q(timer0_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_19 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<19> ),
    .R(sys_rst),
    .Q(timer0_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_20 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<20> ),
    .R(sys_rst),
    .Q(timer0_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_21 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<21> ),
    .R(sys_rst),
    .Q(timer0_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_22 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<22> ),
    .R(sys_rst),
    .Q(timer0_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_23 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<23> ),
    .R(sys_rst),
    .Q(timer0_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_24 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<24> ),
    .R(sys_rst),
    .Q(timer0_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_25 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<25> ),
    .R(sys_rst),
    .Q(timer0_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_26 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<26> ),
    .R(sys_rst),
    .Q(timer0_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_27 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<27> ),
    .R(sys_rst),
    .Q(timer0_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_28 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<28> ),
    .R(sys_rst),
    .Q(timer0_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_29 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<29> ),
    .R(sys_rst),
    .Q(timer0_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_30 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<30> ),
    .R(sys_rst),
    .Q(timer0_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_31 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<31> ),
    .R(sys_rst),
    .Q(timer0_value[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_0 (
    .C(sys_clk),
    .CE(_n4863_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<0> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_1 (
    .C(sys_clk),
    .CE(_n4863_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<1> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_2 (
    .C(sys_clk),
    .CE(_n4863_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<2> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_3 (
    .C(sys_clk),
    .CE(_n4863_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<3> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_4 (
    .C(sys_clk),
    .CE(_n4863_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<4> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_5 (
    .C(sys_clk),
    .CE(_n4863_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<5> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_6 (
    .C(sys_clk),
    .CE(_n4863_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<6> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_7 (
    .C(sys_clk),
    .CE(_n4863_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<7> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_0 (
    .C(sys_clk),
    .CE(\spiflash_i1[1]_GND_1_o_equal_1016_o ),
    .D(N239),
    .R(sys_rst),
    .Q(spiflash_dqi[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_1 (
    .C(sys_clk),
    .CE(\spiflash_i1[1]_GND_1_o_equal_1016_o ),
    .D(N238),
    .R(sys_rst),
    .Q(spiflash_dqi[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_291_o),
    .R(uart_phy_rx_busy_inv1_0),
    .Q(uart_phy_source_valid_560)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_0 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[0]),
    .R(sys_rst),
    .Q(timer0_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_1 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[1]),
    .R(sys_rst),
    .Q(timer0_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_2 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[2]),
    .R(sys_rst),
    .Q(timer0_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_3 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[3]),
    .R(sys_rst),
    .Q(timer0_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_4 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[4]),
    .R(sys_rst),
    .Q(timer0_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_5 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[5]),
    .R(sys_rst),
    .Q(timer0_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_6 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[6]),
    .R(sys_rst),
    .Q(timer0_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_7 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[7]),
    .R(sys_rst),
    .Q(timer0_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_8 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[8]),
    .R(sys_rst),
    .Q(timer0_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_9 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[9]),
    .R(sys_rst),
    .Q(timer0_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_10 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[10]),
    .R(sys_rst),
    .Q(timer0_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_11 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[11]),
    .R(sys_rst),
    .Q(timer0_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_12 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[12]),
    .R(sys_rst),
    .Q(timer0_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_13 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[13]),
    .R(sys_rst),
    .Q(timer0_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_14 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[14]),
    .R(sys_rst),
    .Q(timer0_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_15 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[15]),
    .R(sys_rst),
    .Q(timer0_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_16 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[16]),
    .R(sys_rst),
    .Q(timer0_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_17 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[17]),
    .R(sys_rst),
    .Q(timer0_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_18 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[18]),
    .R(sys_rst),
    .Q(timer0_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_19 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[19]),
    .R(sys_rst),
    .Q(timer0_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_20 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[20]),
    .R(sys_rst),
    .Q(timer0_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_21 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[21]),
    .R(sys_rst),
    .Q(timer0_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_22 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[22]),
    .R(sys_rst),
    .Q(timer0_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_23 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[23]),
    .R(sys_rst),
    .Q(timer0_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_24 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[24]),
    .R(sys_rst),
    .Q(timer0_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_25 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[25]),
    .R(sys_rst),
    .Q(timer0_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_26 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[26]),
    .R(sys_rst),
    .Q(timer0_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_27 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[27]),
    .R(sys_rst),
    .Q(timer0_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_28 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[28]),
    .R(sys_rst),
    .Q(timer0_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_29 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[29]),
    .R(sys_rst),
    .Q(timer0_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_30 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[30]),
    .R(sys_rst),
    .Q(timer0_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_31 (
    .C(sys_clk),
    .CE(timer0_update_value_re_524),
    .D(timer0_value[31]),
    .R(sys_rst),
    .Q(timer0_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_we_750)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_21 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce_1544),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[22]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_21 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[22]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce_1545),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_we_791)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_we_832)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_21 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[22]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_we_873)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_21 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[22]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_wrdata_en (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata_en),
    .R(sys_rst),
    .Q(ddrphy_wrdata_en_449)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_3 (
    .C(sys_clk),
    .D(ddrphy_rddata_en[2]),
    .R(sys_rst),
    .Q(ddrphy_rddata_en[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_424_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_423_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_422_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_421_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_420_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_419_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_418_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_417_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_416_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_415_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_414_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_413_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_412_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_411_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_410_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_409_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_408_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_407_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_406_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_405_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_404_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_403_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_402_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_401_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_0 (
    .C(sys_ps_clk),
    .D(N255),
    .Q(ddrphy_dq_in[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_1 (
    .C(sys_ps_clk),
    .D(N254),
    .Q(ddrphy_dq_in[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_2 (
    .C(sys_ps_clk),
    .D(N253),
    .Q(ddrphy_dq_in[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_3 (
    .C(sys_ps_clk),
    .D(N252),
    .Q(ddrphy_dq_in[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_4 (
    .C(sys_ps_clk),
    .D(N251),
    .Q(ddrphy_dq_in[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_5 (
    .C(sys_ps_clk),
    .D(N250),
    .Q(ddrphy_dq_in[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_6 (
    .C(sys_ps_clk),
    .D(N249),
    .Q(ddrphy_dq_in[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_7 (
    .C(sys_ps_clk),
    .D(N248),
    .Q(ddrphy_dq_in[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_8 (
    .C(sys_ps_clk),
    .D(N247),
    .Q(ddrphy_dq_in[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_9 (
    .C(sys_ps_clk),
    .D(N246),
    .Q(ddrphy_dq_in[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_10 (
    .C(sys_ps_clk),
    .D(N245),
    .Q(ddrphy_dq_in[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_11 (
    .C(sys_ps_clk),
    .D(N244),
    .Q(ddrphy_dq_in[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_12 (
    .C(sys_ps_clk),
    .D(N243),
    .Q(ddrphy_dq_in[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_13 (
    .C(sys_ps_clk),
    .D(N242),
    .Q(ddrphy_dq_in[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_14 (
    .C(sys_ps_clk),
    .D(N2411),
    .Q(ddrphy_dq_in[14])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_dq_in_15 (
    .C(sys_ps_clk),
    .D(N240),
    .Q(ddrphy_dq_in[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(ddrphy_dq_in[0]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(ddrphy_dq_in[1]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(ddrphy_dq_in[2]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(ddrphy_dq_in[3]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(ddrphy_dq_in[4]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(ddrphy_dq_in[5]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(ddrphy_dq_in[6]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(ddrphy_dq_in[7]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(ddrphy_dq_in[8]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(ddrphy_dq_in[9]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(ddrphy_dq_in[10]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(ddrphy_dq_in[11]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(ddrphy_dq_in[12]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(ddrphy_dq_in[13]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(ddrphy_dq_in[14]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(ddrphy_dq_in[15]),
    .R(sys_rst),
    .Q(ddrphy_dfi_p0_rddata[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_0 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(sdram_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_1 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(sdram_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_2 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(sdram_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_3 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(sdram_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_4 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(sdram_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_5 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(sdram_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_6 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(sdram_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_7 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(sdram_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_8 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(sdram_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_9 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(sdram_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_10 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(sdram_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_11 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(sdram_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_12 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(sdram_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_13 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(sdram_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_14 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(sdram_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_status_15 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(sdram_status[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed0[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed0[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_bank[1])
  );
  FDR   sdram_ba_0 (
    .C(sys_clk),
    .D(sdram_master_p0_bank[0]),
    .R(sys_rst),
    .Q(sdram_ba_0_431)
  );
  FDR   sdram_ba_1 (
    .C(sys_clk),
    .D(sdram_master_p0_bank[1]),
    .R(sys_rst),
    .Q(sdram_ba_1_430)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed1[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed1[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed1[2]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed1[3]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed1[4]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed1[5]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed1[6]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed1[7]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed1[8]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed1[9]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed1[10]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed1[11]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed1[12]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[12])
  );
  FDR   sdram_a_0 (
    .C(sys_clk),
    .D(sdram_master_p0_address[0]),
    .R(sys_rst),
    .Q(sdram_a_0_429)
  );
  FDR   sdram_a_1 (
    .C(sys_clk),
    .D(sdram_master_p0_address[1]),
    .R(sys_rst),
    .Q(sdram_a_1_428)
  );
  FDR   sdram_a_2 (
    .C(sys_clk),
    .D(sdram_master_p0_address[2]),
    .R(sys_rst),
    .Q(sdram_a_2_427)
  );
  FDR   sdram_a_3 (
    .C(sys_clk),
    .D(sdram_master_p0_address[3]),
    .R(sys_rst),
    .Q(sdram_a_3_426)
  );
  FDR   sdram_a_4 (
    .C(sys_clk),
    .D(sdram_master_p0_address[4]),
    .R(sys_rst),
    .Q(sdram_a_4_425)
  );
  FDR   sdram_a_5 (
    .C(sys_clk),
    .D(sdram_master_p0_address[5]),
    .R(sys_rst),
    .Q(sdram_a_5_424)
  );
  FDR   sdram_a_6 (
    .C(sys_clk),
    .D(sdram_master_p0_address[6]),
    .R(sys_rst),
    .Q(sdram_a_6_423)
  );
  FDR   sdram_a_7 (
    .C(sys_clk),
    .D(sdram_master_p0_address[7]),
    .R(sys_rst),
    .Q(sdram_a_7_422)
  );
  FDR   sdram_a_8 (
    .C(sys_clk),
    .D(sdram_master_p0_address[8]),
    .R(sys_rst),
    .Q(sdram_a_8_421)
  );
  FDR   sdram_a_9 (
    .C(sys_clk),
    .D(sdram_master_p0_address[9]),
    .R(sys_rst),
    .Q(sdram_a_9_420)
  );
  FDR   sdram_a_10 (
    .C(sys_clk),
    .D(sdram_master_p0_address[10]),
    .R(sys_rst),
    .Q(sdram_a_10_419)
  );
  FDR   sdram_a_11 (
    .C(sys_clk),
    .D(sdram_master_p0_address[11]),
    .R(sys_rst),
    .Q(sdram_a_11_418)
  );
  FDR   sdram_a_12 (
    .C(sys_clk),
    .D(sdram_master_p0_address[12]),
    .R(sys_rst),
    .Q(sdram_a_12_417)
  );
  MUXCY   \Mcount_sdram_timer_count1_cy<0>  (
    .CI(sdram_timer_done1),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count1_lut[0]),
    .O(Mcount_sdram_timer_count1_cy[0])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<0>  (
    .CI(sdram_timer_done1),
    .LI(Mcount_sdram_timer_count1_lut[0]),
    .O(Mcount_sdram_timer_count1)
  );
  MUXCY   \Mcount_sdram_timer_count1_cy<1>  (
    .CI(Mcount_sdram_timer_count1_cy[0]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count1_lut[1]),
    .O(Mcount_sdram_timer_count1_cy[1])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<1>  (
    .CI(Mcount_sdram_timer_count1_cy[0]),
    .LI(Mcount_sdram_timer_count1_lut[1]),
    .O(Mcount_sdram_timer_count11)
  );
  MUXCY   \Mcount_sdram_timer_count1_cy<2>  (
    .CI(Mcount_sdram_timer_count1_cy[1]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count1_lut[2]),
    .O(Mcount_sdram_timer_count1_cy[2])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<2>  (
    .CI(Mcount_sdram_timer_count1_cy[1]),
    .LI(Mcount_sdram_timer_count1_lut[2]),
    .O(Mcount_sdram_timer_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count1_lut<3>  (
    .I0(sdram_timer_done1),
    .I1(sdram_timer_count1[3]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_sdram_timer_count1_lut[3])
  );
  MUXCY   \Mcount_sdram_timer_count1_cy<3>  (
    .CI(Mcount_sdram_timer_count1_cy[2]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count1_lut[3]),
    .O(Mcount_sdram_timer_count1_cy[3])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<3>  (
    .CI(Mcount_sdram_timer_count1_cy[2]),
    .LI(Mcount_sdram_timer_count1_lut[3]),
    .O(Mcount_sdram_timer_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count1_lut<4>  (
    .I0(sdram_timer_done1),
    .I1(sdram_timer_count1[4]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_sdram_timer_count1_lut[4])
  );
  MUXCY   \Mcount_sdram_timer_count1_cy<4>  (
    .CI(Mcount_sdram_timer_count1_cy[3]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count1_lut[4]),
    .O(Mcount_sdram_timer_count1_cy[4])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<4>  (
    .CI(Mcount_sdram_timer_count1_cy[3]),
    .LI(Mcount_sdram_timer_count1_lut[4]),
    .O(Mcount_sdram_timer_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count1_lut<5>  (
    .I0(sdram_timer_done1),
    .I1(sdram_timer_count1[5]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_sdram_timer_count1_lut[5])
  );
  MUXCY   \Mcount_sdram_timer_count1_cy<5>  (
    .CI(Mcount_sdram_timer_count1_cy[4]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count1_lut[5]),
    .O(Mcount_sdram_timer_count1_cy[5])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<5>  (
    .CI(Mcount_sdram_timer_count1_cy[4]),
    .LI(Mcount_sdram_timer_count1_lut[5]),
    .O(Mcount_sdram_timer_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count1_lut<6>  (
    .I0(sdram_timer_done1),
    .I1(sdram_timer_count1[6]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_sdram_timer_count1_lut[6])
  );
  MUXCY   \Mcount_sdram_timer_count1_cy<6>  (
    .CI(Mcount_sdram_timer_count1_cy[5]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count1_lut[6]),
    .O(Mcount_sdram_timer_count1_cy[6])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<6>  (
    .CI(Mcount_sdram_timer_count1_cy[5]),
    .LI(Mcount_sdram_timer_count1_lut[6]),
    .O(Mcount_sdram_timer_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count1_lut<7>  (
    .I0(sdram_timer_done1),
    .I1(sdram_timer_count1[7]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_sdram_timer_count1_lut[7])
  );
  MUXCY   \Mcount_sdram_timer_count1_cy<7>  (
    .CI(Mcount_sdram_timer_count1_cy[6]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count1_lut[7]),
    .O(Mcount_sdram_timer_count1_cy[7])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<7>  (
    .CI(Mcount_sdram_timer_count1_cy[6]),
    .LI(Mcount_sdram_timer_count1_lut[7]),
    .O(Mcount_sdram_timer_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count1_lut<8>  (
    .I0(sdram_timer_done1),
    .I1(sdram_timer_count1[8]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_sdram_timer_count1_lut[8])
  );
  MUXCY   \Mcount_sdram_timer_count1_cy<8>  (
    .CI(Mcount_sdram_timer_count1_cy[7]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count1_lut[8]),
    .O(Mcount_sdram_timer_count1_cy[8])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<8>  (
    .CI(Mcount_sdram_timer_count1_cy[7]),
    .LI(Mcount_sdram_timer_count1_lut[8]),
    .O(Mcount_sdram_timer_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count1_lut<9>  (
    .I0(sdram_timer_done1),
    .I1(sdram_timer_count1[9]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_sdram_timer_count1_lut[9])
  );
  XORCY   \Mcount_sdram_timer_count1_xor<9>  (
    .CI(Mcount_sdram_timer_count1_cy[8]),
    .LI(Mcount_sdram_timer_count1_lut[9]),
    .O(Mcount_sdram_timer_count19)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[0]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[0])
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv_2063),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv_2063),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[1]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[1])
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[2]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[2])
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[3]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[4]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[5]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[6]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[7]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[8]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[9]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[9])
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[10]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[10])
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[11]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[11])
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[12]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[12])
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[13]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[13])
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[14]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[14])
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[15]),
    .I2(Mcount_sdram_postponer_count),
    .O(Mcount_basesoc_count_lut[15])
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[16]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[16])
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[17]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[17])
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[18]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[18])
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_wait_inv_2063),
    .I1(basesoc_count[19]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[19])
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl (
    .I0(N2),
    .I1(sram_we[0]),
    .O(write_ctrl_2139)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl1 (
    .I0(N2),
    .I1(sram_we[1]),
    .O(write_ctrl1_2140)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl2 (
    .I0(N2),
    .I1(sram_we[2]),
    .O(write_ctrl2_2141)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl3 (
    .I0(N2),
    .I1(sram_we[3]),
    .O(write_ctrl3_2142)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl4 (
    .I0(N3),
    .I1(sram_we[0]),
    .O(write_ctrl4_2143)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl5 (
    .I0(N3),
    .I1(sram_we[1]),
    .O(write_ctrl5_2144)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl6 (
    .I0(N3),
    .I1(sram_we[2]),
    .O(write_ctrl6_2145)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl7 (
    .I0(N3),
    .I1(sram_we[3]),
    .O(write_ctrl7_2146)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl8 (
    .I0(N4),
    .I1(sram_we[0]),
    .O(write_ctrl8_2147)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl9 (
    .I0(N4),
    .I1(sram_we[1]),
    .O(write_ctrl9_2148)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl10 (
    .I0(N4),
    .I1(sram_we[2]),
    .O(write_ctrl10_2149)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl11 (
    .I0(N4),
    .I1(sram_we[3]),
    .O(write_ctrl11_2150)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl12 (
    .I0(N5),
    .I1(sram_we[0]),
    .O(write_ctrl12_2151)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl13 (
    .I0(N5),
    .I1(sram_we[1]),
    .O(write_ctrl13_2152)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl14 (
    .I0(N5),
    .I1(sram_we[2]),
    .O(write_ctrl14_2153)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl15 (
    .I0(N5),
    .I1(sram_we[3]),
    .O(write_ctrl15_2154)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl16 (
    .I0(N6),
    .I1(sram_we[0]),
    .O(write_ctrl16_2155)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl17 (
    .I0(N6),
    .I1(sram_we[1]),
    .O(write_ctrl17_2156)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl18 (
    .I0(N6),
    .I1(sram_we[2]),
    .O(write_ctrl18_2157)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl19 (
    .I0(N6),
    .I1(sram_we[3]),
    .O(write_ctrl19_2158)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl20 (
    .I0(N7),
    .I1(sram_we[0]),
    .O(write_ctrl20_2159)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl21 (
    .I0(N7),
    .I1(sram_we[1]),
    .O(write_ctrl21_2160)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl22 (
    .I0(N7),
    .I1(sram_we[2]),
    .O(write_ctrl22_2161)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl23 (
    .I0(N7),
    .I1(sram_we[3]),
    .O(write_ctrl23_2162)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl24 (
    .I0(N8),
    .I1(sram_we[0]),
    .O(write_ctrl24_2163)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl25 (
    .I0(N8),
    .I1(sram_we[1]),
    .O(write_ctrl25_2164)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl26 (
    .I0(N8),
    .I1(sram_we[2]),
    .O(write_ctrl26_2165)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl27 (
    .I0(N8),
    .I1(sram_we[3]),
    .O(write_ctrl27_2166)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl28 (
    .I0(N9),
    .I1(sram_we[0]),
    .O(write_ctrl28_2167)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl29 (
    .I0(N9),
    .I1(sram_we[1]),
    .O(write_ctrl29_2168)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl30 (
    .I0(N9),
    .I1(sram_we[2]),
    .O(write_ctrl30_2169)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl31 (
    .I0(N9),
    .I1(sram_we[3]),
    .O(write_ctrl31_2170)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[1]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n3442[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[0]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n3442[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[4]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n3442[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[2]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n3442[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[3]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n3442[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[7]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n3442[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[5]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n3442[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[6]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n3442[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\litedramwishbone2native_state_FSM_FFd2-In1_3202 ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\litedramwishbone2native_state_FSM_FFd2-In1_3202 ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\litedramwishbone2native_state_FSM_FFd2-In1_3202 ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\litedramwishbone2native_state_FSM_FFd2-In1_3202 ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(rhs_array_muxed33[2]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we_1797),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n3441[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(rhs_array_muxed33[0]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we_1797),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n3441[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(rhs_array_muxed33[1]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we_1797),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n3441[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(rhs_array_muxed33[5]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we_1797),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n3441[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(rhs_array_muxed33[3]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we_1797),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n3441[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(rhs_array_muxed33[4]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we_1797),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n3441[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(rhs_array_muxed33[6]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we_1797),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n3441[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(rhs_array_muxed33[7]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we_1797),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n3441[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[7] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[8] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_223 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_223_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[22])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[7] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[8] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_323 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_323_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[22])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[7] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[8] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_423 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_423_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[22])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[8] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[7] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_523 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_sdram_postponer_count),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_sdram_postponer_count),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_523_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_583)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_582)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_1900 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_581)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5225_inv),
    .D(Result[0]),
    .R(Mcount_uart_phy_rx_bitcount_val),
    .Q(uart_phy_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5225_inv),
    .D(Result[1]),
    .R(Mcount_uart_phy_rx_bitcount_val),
    .Q(uart_phy_rx_bitcount[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_i1_0 (
    .C(sys_clk),
    .D(Mcount_spiflash_i1),
    .R(sys_rst),
    .Q(spiflash_i1[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5225_inv),
    .D(Result[2]),
    .R(Mcount_uart_phy_rx_bitcount_val),
    .Q(uart_phy_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5225_inv),
    .D(Result[3]),
    .R(Mcount_uart_phy_rx_bitcount_val),
    .Q(uart_phy_rx_bitcount[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count1_0 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count1),
    .R(sys_rst),
    .Q(sdram_timer_count1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count1_1 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count11),
    .R(sys_rst),
    .Q(sdram_timer_count1[1])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count1_4 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count14),
    .S(sys_rst),
    .Q(sdram_timer_count1[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count1_2 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count12),
    .R(sys_rst),
    .Q(sdram_timer_count1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count1_3 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count13),
    .R(sys_rst),
    .Q(sdram_timer_count1[3])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count1_5 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count15),
    .S(sys_rst),
    .Q(sdram_timer_count1[5])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count1_6 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count16),
    .S(sys_rst),
    .Q(sdram_timer_count1[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count1_9 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count19),
    .S(sys_rst),
    .Q(sdram_timer_count1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count1_7 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count17),
    .R(sys_rst),
    .Q(sdram_timer_count1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count1_8 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count18),
    .R(sys_rst),
    .Q(sdram_timer_count1[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we_1797),
    .D(\Result<0>1 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we_1797),
    .D(\Result<1>1 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we_1797),
    .D(\Result<2>1 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we_1797),
    .D(\Result<3>1 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_1689),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n4891_inv),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n4891_inv),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n4891_inv),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n4891_inv),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n4891_inv),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1011_o ),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1011_o ),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1011_o ),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1011_o ),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1011_o ),
    .D(Result[4]),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1011_o ),
    .D(Result[5]),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1011_o ),
    .D(Result[6]),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read_1844),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_sequencer_counter_0 (
    .C(sys_clk),
    .CE(_n4931_inv),
    .D(Mcount_sdram_sequencer_counter),
    .R(sys_rst),
    .Q(sdram_sequencer_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_sequencer_counter_1 (
    .C(sys_clk),
    .CE(_n4931_inv),
    .D(Mcount_sdram_sequencer_counter1),
    .R(sys_rst),
    .Q(sdram_sequencer_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_sequencer_counter_2 (
    .C(sys_clk),
    .CE(_n4931_inv),
    .D(Mcount_sdram_sequencer_counter2),
    .R(sys_rst),
    .Q(sdram_sequencer_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n4898_inv_1966),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n4898_inv_1966),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n4898_inv_1966),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n4898_inv_1966),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n4898_inv_1966),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n4942_inv),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n4942_inv),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n4942_inv),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n4942_inv),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n4956_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n4956_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n4956_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n4956_inv),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n4970_inv),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n4970_inv),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n4970_inv),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n4970_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n4984_inv),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n4984_inv),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n4984_inv),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n4984_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n4989_inv),
    .D(Mcount_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n4989_inv),
    .D(Mcount_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n4989_inv),
    .D(Mcount_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[7]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[8]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[9]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[10]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[11]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[12]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[13]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[14]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[15]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[16]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[17]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[18]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[19]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[20]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[21]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[22]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[23]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[24]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[25]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[26]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[27]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[28]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[29]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[30]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n5138_inv),
    .D(Result[31]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_0 (
    .C(sys_clk),
    .CE(uart_phy_uart_clk_txen_uart_phy_tx_busy_AND_708_o),
    .D(\Result<0>25 ),
    .R(Mcount_uart_phy_tx_bitcount_val),
    .Q(uart_phy_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_3 (
    .C(sys_clk),
    .CE(uart_phy_uart_clk_txen_uart_phy_tx_busy_AND_708_o),
    .D(\Result<3>13 ),
    .R(Mcount_uart_phy_tx_bitcount_val),
    .Q(uart_phy_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_1 (
    .C(sys_clk),
    .CE(uart_phy_uart_clk_txen_uart_phy_tx_busy_AND_708_o),
    .D(\Result<1>25 ),
    .R(Mcount_uart_phy_tx_bitcount_val),
    .Q(uart_phy_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_2 (
    .C(sys_clk),
    .CE(uart_phy_uart_clk_txen_uart_phy_tx_busy_AND_708_o),
    .D(\Result<2>21 ),
    .R(Mcount_uart_phy_tx_bitcount_val),
    .Q(uart_phy_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_562)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_561)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_2435)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_2436)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In_2438 ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_586)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In_2434 ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_584)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_585)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_568)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_570)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In_2585 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_567)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_574)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_578)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_572)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_571)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_576)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_575)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_566)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd2_580)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd1_579)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_564)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In_2596 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_563)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[9]),
    .Q(inst_LPM_FF_2_2427)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[10]),
    .Q(inst_LPM_FF_1_2428)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(rhs_array_muxed32[11]),
    .Q(inst_LPM_FF_0_2429)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>_rt_6892 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>_2597 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<0>  (
    .CI(sdram_tccdcon_ready),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>_rt_6892 ),
    .O(N2741)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<1>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>_2597 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<1>_2598 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<1>_2599 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<1>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>_2597 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<1>_2598 ),
    .O(N2751)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<2>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<1>_2599 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<2>_2600 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<2>_2601 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<2>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<1>_2599 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<2>_2600 ),
    .O(N2761)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<3>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<2>_2601 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<3>_2602 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<3>_2603 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<3>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<2>_2601 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<3>_2602 ),
    .O(N2771)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<4>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<3>_2603 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<4>_2604 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<4>_2605 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<4>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<3>_2603 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<4>_2604 ),
    .O(N2781)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<5>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<4>_2605 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<5>_2606 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<5>_2607 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<5>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<4>_2605 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<5>_2606 ),
    .O(N2791)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<6>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<5>_2607 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<6>_2608 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<6>_2609 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<6>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<5>_2607 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<6>_2608 ),
    .O(N2801)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<7>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<6>_2609 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<7>_2610 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<7>_2611 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<7>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<6>_2609 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<7>_2610 ),
    .O(N2811)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<8>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<7>_2611 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<8>_2612 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<8>_2613 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<8>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<7>_2611 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<8>_2612 ),
    .O(N2821)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<9>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<8>_2613 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<9>_2614 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<9>_2615 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<9>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<8>_2613 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<9>_2614 ),
    .O(N2831)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<10>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<9>_2615 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<10>_2616 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<10>_2617 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<10>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<9>_2615 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<10>_2616 ),
    .O(N2841)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<11>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<10>_2617 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<11>_2618 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<11>_2619 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<11>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<10>_2617 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<11>_2618 ),
    .O(N2851)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<12>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<11>_2619 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<12>_2620 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<12>_2621 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<12>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<11>_2619 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<12>_2620 ),
    .O(N2861)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<13>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<12>_2621 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<13>_2622 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<13>_2623 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<13>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<12>_2621 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<13>_2622 ),
    .O(N2871)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<14>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<13>_2623 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<14>_2624 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<14>_2625 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<14>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<13>_2623 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<14>_2624 ),
    .O(N2881)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<15>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<14>_2625 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<15>_2626 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<15>_2627 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<15>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<14>_2625 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<15>_2626 ),
    .O(N2891)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<16>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<15>_2627 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<16>_2628 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<16>_2629 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<16>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<15>_2627 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<16>_2628 ),
    .O(N2901)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<17>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<16>_2629 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<17>_2630 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<17>_2631 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<17>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<16>_2629 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<17>_2630 ),
    .O(N2911)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<18>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<17>_2631 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<18>_2632 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<18>_2633 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<18>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<17>_2631 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<18>_2632 ),
    .O(N2921)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<19>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<18>_2633 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<19>_2634 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<19>_2635 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<19>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<18>_2633 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<19>_2634 ),
    .O(N2931)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<20>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<19>_2635 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<20>_2636 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<20>_2637 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<20>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<19>_2635 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<20>_2636 ),
    .O(N2941)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<21>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<20>_2637 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<21>_2638 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<21>_2639 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<21>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<20>_2637 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<21>_2638 ),
    .O(N2951)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<22>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<21>_2639 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<22>_2640 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<22>_2641 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<22>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<21>_2639 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<22>_2640 ),
    .O(N2961)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<23>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<22>_2641 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<23>_2642 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<23>_2643 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<23>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<22>_2641 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<23>_2642 ),
    .O(N2971)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<24>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<23>_2643 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<24>_2644 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<24>_2645 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<24>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<23>_2643 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<24>_2644 ),
    .O(N298)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<25>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<24>_2645 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<25>_2646 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<25>_2647 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<25>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<24>_2645 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<25>_2646 ),
    .O(N299)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<26>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<25>_2647 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<26>_2648 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<26>_2649 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<26>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<25>_2647 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<26>_2648 ),
    .O(N300)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<27>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<26>_2649 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<27>_2650 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<27>_2651 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<27>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<26>_2649 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<27>_2650 ),
    .O(N3011)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<28>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<27>_2651 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<28>_2652 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<28>_2653 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<28>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<27>_2651 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<28>_2652 ),
    .O(N302)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<29>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<28>_2653 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<29>_2654 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<29>_2655 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<29>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<28>_2653 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<29>_2654 ),
    .O(N303)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<30>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<29>_2655 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<30>_2656 ),
    .O(N305)
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<30>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<29>_2655 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<30>_2656 ),
    .O(N304)
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_xor<31>  (
    .CI(N305),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<31>_2657 ),
    .O(N306)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(sdram_bankmachine0_row[2]),
    .I1(sdram_bankmachine0_row[1]),
    .I2(sdram_bankmachine0_row[0]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(sdram_bankmachine0_row[5]),
    .I1(sdram_bankmachine0_row[4]),
    .I2(sdram_bankmachine0_row[3]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(sdram_bankmachine0_row[8]),
    .I1(sdram_bankmachine0_row[7]),
    .I2(sdram_bankmachine0_row[6]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(sdram_bankmachine0_row[11]),
    .I1(sdram_bankmachine0_row[10]),
    .I2(sdram_bankmachine0_row[9]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(sdram_bankmachine0_row[12]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[21]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[4]),
    .O(sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(sdram_bankmachine1_row[2]),
    .I1(sdram_bankmachine1_row[1]),
    .I2(sdram_bankmachine1_row[0]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(sdram_bankmachine1_row[5]),
    .I1(sdram_bankmachine1_row[4]),
    .I2(sdram_bankmachine1_row[3]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(sdram_bankmachine1_row[8]),
    .I1(sdram_bankmachine1_row[7]),
    .I2(sdram_bankmachine1_row[6]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(sdram_bankmachine1_row[11]),
    .I1(sdram_bankmachine1_row[10]),
    .I2(sdram_bankmachine1_row[9]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(sdram_bankmachine1_row[12]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[21]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[4]),
    .O(sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(sdram_bankmachine2_row[2]),
    .I1(sdram_bankmachine2_row[1]),
    .I2(sdram_bankmachine2_row[0]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(sdram_bankmachine2_row[5]),
    .I1(sdram_bankmachine2_row[4]),
    .I2(sdram_bankmachine2_row[3]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(sdram_bankmachine2_row[8]),
    .I1(sdram_bankmachine2_row[7]),
    .I2(sdram_bankmachine2_row[6]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(sdram_bankmachine2_row[11]),
    .I1(sdram_bankmachine2_row[10]),
    .I2(sdram_bankmachine2_row[9]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(sdram_bankmachine2_row[12]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[21]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[4]),
    .O(sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(sdram_bankmachine3_row[2]),
    .I1(sdram_bankmachine3_row[1]),
    .I2(sdram_bankmachine3_row[0]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(sdram_bankmachine3_row[5]),
    .I1(sdram_bankmachine3_row[4]),
    .I2(sdram_bankmachine3_row[3]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(sdram_bankmachine3_row[8]),
    .I1(sdram_bankmachine3_row[7]),
    .I2(sdram_bankmachine3_row[6]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(sdram_bankmachine3_row[11]),
    .I1(sdram_bankmachine3_row[10]),
    .I2(sdram_bankmachine3_row[9]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(sdram_bankmachine3_row[12]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[21]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_sdram_postponer_count),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[4]),
    .O(sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<0>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<0>_2704 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<0>_2704 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<0>_2705 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<1>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<1>_2706 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<0>_2705 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<1>_2706 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<1>_2707 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<2>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<2>_2708 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<1>_2707 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<2>_2708 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<2>_2709 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<3>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<3>_2710 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<2>_2709 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<3>_2710 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<3>_2711 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<4>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[22]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[21]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<4>_2712 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_cy<3>_2711 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o_lut<4>_2712 )
,
    .O(\sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<0>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<0>_2713 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<0>_2713 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<0>_2714 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<1>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<1>_2715 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<0>_2714 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<1>_2715 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<1>_2716 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<2>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<2>_2717 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<1>_2716 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<2>_2717 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<2>_2718 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<3>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<3>_2719 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<2>_2718 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<3>_2719 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<3>_2720 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<4>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[22]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[21]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<4>_2721 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_cy<3>_2720 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o_lut<4>_2721 )
,
    .O(\sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<0>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<0>_2722 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<0>_2722 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<0>_2723 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<1>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<1>_2724 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<0>_2723 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<1>_2724 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<1>_2725 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<2>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<2>_2726 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<1>_2725 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<2>_2726 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<2>_2727 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<3>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<3>_2728 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<2>_2727 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<3>_2728 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<3>_2729 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<4>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[22]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[21]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<4>_2730 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_cy<3>_2729 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o_lut<4>_2730 )
,
    .O(\sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<0>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<0>_2731 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<0>_2731 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<0>_2732 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<1>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<1>_2733 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<0>_2732 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<1>_2733 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<1>_2734 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<2>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<2>_2735 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<1>_2734 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<2>_2735 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<2>_2736 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<3>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<3>_2737 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<2>_2736 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<3>_2737 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<3>_2738 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<4>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[22]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[21]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<4>_2739 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_cy<3>_2738 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o_lut<4>_2739 )
,
    .O(\sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<0>  (
    .I0(uart_phy_uart_clk_txen_1105),
    .I1(uart_phy_storage[0]),
    .O(Madd_n3258_lut[0])
  );
  MUXCY   \Madd_n3258_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(uart_phy_uart_clk_txen_1105),
    .S(Madd_n3258_lut[0]),
    .O(Madd_n3258_cy[0])
  );
  XORCY   \Madd_n3258_xor<0>  (
    .CI(Mcount_sdram_postponer_count),
    .LI(Madd_n3258_lut[0]),
    .O(n3258[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<1>  (
    .I0(uart_phy_phase_accumulator_tx_0_1104),
    .I1(uart_phy_storage[1]),
    .O(Madd_n3258_lut[1])
  );
  MUXCY   \Madd_n3258_cy<1>  (
    .CI(Madd_n3258_cy[0]),
    .DI(uart_phy_phase_accumulator_tx_0_1104),
    .S(Madd_n3258_lut[1]),
    .O(Madd_n3258_cy[1])
  );
  XORCY   \Madd_n3258_xor<1>  (
    .CI(Madd_n3258_cy[0]),
    .LI(Madd_n3258_lut[1]),
    .O(n3258[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<2>  (
    .I0(uart_phy_phase_accumulator_tx_1_1103),
    .I1(uart_phy_storage[2]),
    .O(Madd_n3258_lut[2])
  );
  MUXCY   \Madd_n3258_cy<2>  (
    .CI(Madd_n3258_cy[1]),
    .DI(uart_phy_phase_accumulator_tx_1_1103),
    .S(Madd_n3258_lut[2]),
    .O(Madd_n3258_cy[2])
  );
  XORCY   \Madd_n3258_xor<2>  (
    .CI(Madd_n3258_cy[1]),
    .LI(Madd_n3258_lut[2]),
    .O(n3258[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<3>  (
    .I0(uart_phy_phase_accumulator_tx_2_1102),
    .I1(uart_phy_storage[3]),
    .O(Madd_n3258_lut[3])
  );
  MUXCY   \Madd_n3258_cy<3>  (
    .CI(Madd_n3258_cy[2]),
    .DI(uart_phy_phase_accumulator_tx_2_1102),
    .S(Madd_n3258_lut[3]),
    .O(Madd_n3258_cy[3])
  );
  XORCY   \Madd_n3258_xor<3>  (
    .CI(Madd_n3258_cy[2]),
    .LI(Madd_n3258_lut[3]),
    .O(n3258[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<4>  (
    .I0(uart_phy_phase_accumulator_tx_3_1101),
    .I1(uart_phy_storage[4]),
    .O(Madd_n3258_lut[4])
  );
  MUXCY   \Madd_n3258_cy<4>  (
    .CI(Madd_n3258_cy[3]),
    .DI(uart_phy_phase_accumulator_tx_3_1101),
    .S(Madd_n3258_lut[4]),
    .O(Madd_n3258_cy[4])
  );
  XORCY   \Madd_n3258_xor<4>  (
    .CI(Madd_n3258_cy[3]),
    .LI(Madd_n3258_lut[4]),
    .O(n3258[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<5>  (
    .I0(uart_phy_phase_accumulator_tx_4_1100),
    .I1(uart_phy_storage[5]),
    .O(Madd_n3258_lut[5])
  );
  MUXCY   \Madd_n3258_cy<5>  (
    .CI(Madd_n3258_cy[4]),
    .DI(uart_phy_phase_accumulator_tx_4_1100),
    .S(Madd_n3258_lut[5]),
    .O(Madd_n3258_cy[5])
  );
  XORCY   \Madd_n3258_xor<5>  (
    .CI(Madd_n3258_cy[4]),
    .LI(Madd_n3258_lut[5]),
    .O(n3258[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<6>  (
    .I0(uart_phy_phase_accumulator_tx_5_1099),
    .I1(uart_phy_storage[6]),
    .O(Madd_n3258_lut[6])
  );
  MUXCY   \Madd_n3258_cy<6>  (
    .CI(Madd_n3258_cy[5]),
    .DI(uart_phy_phase_accumulator_tx_5_1099),
    .S(Madd_n3258_lut[6]),
    .O(Madd_n3258_cy[6])
  );
  XORCY   \Madd_n3258_xor<6>  (
    .CI(Madd_n3258_cy[5]),
    .LI(Madd_n3258_lut[6]),
    .O(n3258[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<7>  (
    .I0(uart_phy_phase_accumulator_tx_6_1098),
    .I1(uart_phy_storage[7]),
    .O(Madd_n3258_lut[7])
  );
  MUXCY   \Madd_n3258_cy<7>  (
    .CI(Madd_n3258_cy[6]),
    .DI(uart_phy_phase_accumulator_tx_6_1098),
    .S(Madd_n3258_lut[7]),
    .O(Madd_n3258_cy[7])
  );
  XORCY   \Madd_n3258_xor<7>  (
    .CI(Madd_n3258_cy[6]),
    .LI(Madd_n3258_lut[7]),
    .O(n3258[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<8>  (
    .I0(uart_phy_phase_accumulator_tx_7_1097),
    .I1(uart_phy_storage_8_1019),
    .O(Madd_n3258_lut[8])
  );
  MUXCY   \Madd_n3258_cy<8>  (
    .CI(Madd_n3258_cy[7]),
    .DI(uart_phy_phase_accumulator_tx_7_1097),
    .S(Madd_n3258_lut[8]),
    .O(Madd_n3258_cy[8])
  );
  XORCY   \Madd_n3258_xor<8>  (
    .CI(Madd_n3258_cy[7]),
    .LI(Madd_n3258_lut[8]),
    .O(n3258[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<9>  (
    .I0(uart_phy_phase_accumulator_tx_8_1096),
    .I1(uart_phy_storage_9_1018),
    .O(Madd_n3258_lut[9])
  );
  MUXCY   \Madd_n3258_cy<9>  (
    .CI(Madd_n3258_cy[8]),
    .DI(uart_phy_phase_accumulator_tx_8_1096),
    .S(Madd_n3258_lut[9]),
    .O(Madd_n3258_cy[9])
  );
  XORCY   \Madd_n3258_xor<9>  (
    .CI(Madd_n3258_cy[8]),
    .LI(Madd_n3258_lut[9]),
    .O(n3258[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<10>  (
    .I0(uart_phy_phase_accumulator_tx_9_1095),
    .I1(uart_phy_storage_10_1017),
    .O(Madd_n3258_lut[10])
  );
  MUXCY   \Madd_n3258_cy<10>  (
    .CI(Madd_n3258_cy[9]),
    .DI(uart_phy_phase_accumulator_tx_9_1095),
    .S(Madd_n3258_lut[10]),
    .O(Madd_n3258_cy[10])
  );
  XORCY   \Madd_n3258_xor<10>  (
    .CI(Madd_n3258_cy[9]),
    .LI(Madd_n3258_lut[10]),
    .O(n3258[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<11>  (
    .I0(uart_phy_phase_accumulator_tx_10_1094),
    .I1(uart_phy_storage_11_1016),
    .O(Madd_n3258_lut[11])
  );
  MUXCY   \Madd_n3258_cy<11>  (
    .CI(Madd_n3258_cy[10]),
    .DI(uart_phy_phase_accumulator_tx_10_1094),
    .S(Madd_n3258_lut[11]),
    .O(Madd_n3258_cy[11])
  );
  XORCY   \Madd_n3258_xor<11>  (
    .CI(Madd_n3258_cy[10]),
    .LI(Madd_n3258_lut[11]),
    .O(n3258[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<12>  (
    .I0(uart_phy_phase_accumulator_tx_11_1093),
    .I1(uart_phy_storage_12_1015),
    .O(Madd_n3258_lut[12])
  );
  MUXCY   \Madd_n3258_cy<12>  (
    .CI(Madd_n3258_cy[11]),
    .DI(uart_phy_phase_accumulator_tx_11_1093),
    .S(Madd_n3258_lut[12]),
    .O(Madd_n3258_cy[12])
  );
  XORCY   \Madd_n3258_xor<12>  (
    .CI(Madd_n3258_cy[11]),
    .LI(Madd_n3258_lut[12]),
    .O(n3258[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<13>  (
    .I0(uart_phy_phase_accumulator_tx_12_1092),
    .I1(uart_phy_storage_13_957),
    .O(Madd_n3258_lut[13])
  );
  MUXCY   \Madd_n3258_cy<13>  (
    .CI(Madd_n3258_cy[12]),
    .DI(uart_phy_phase_accumulator_tx_12_1092),
    .S(Madd_n3258_lut[13]),
    .O(Madd_n3258_cy[13])
  );
  XORCY   \Madd_n3258_xor<13>  (
    .CI(Madd_n3258_cy[12]),
    .LI(Madd_n3258_lut[13]),
    .O(n3258[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<14>  (
    .I0(uart_phy_phase_accumulator_tx_13_1091),
    .I1(uart_phy_storage_14_1014),
    .O(Madd_n3258_lut[14])
  );
  MUXCY   \Madd_n3258_cy<14>  (
    .CI(Madd_n3258_cy[13]),
    .DI(uart_phy_phase_accumulator_tx_13_1091),
    .S(Madd_n3258_lut[14]),
    .O(Madd_n3258_cy[14])
  );
  XORCY   \Madd_n3258_xor<14>  (
    .CI(Madd_n3258_cy[13]),
    .LI(Madd_n3258_lut[14]),
    .O(n3258[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<15>  (
    .I0(uart_phy_phase_accumulator_tx_14_1090),
    .I1(uart_phy_storage_15_956),
    .O(Madd_n3258_lut[15])
  );
  MUXCY   \Madd_n3258_cy<15>  (
    .CI(Madd_n3258_cy[14]),
    .DI(uart_phy_phase_accumulator_tx_14_1090),
    .S(Madd_n3258_lut[15]),
    .O(Madd_n3258_cy[15])
  );
  XORCY   \Madd_n3258_xor<15>  (
    .CI(Madd_n3258_cy[14]),
    .LI(Madd_n3258_lut[15]),
    .O(n3258[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<16>  (
    .I0(uart_phy_phase_accumulator_tx_15_1089),
    .I1(uart_phy_storage_16_955),
    .O(Madd_n3258_lut[16])
  );
  MUXCY   \Madd_n3258_cy<16>  (
    .CI(Madd_n3258_cy[15]),
    .DI(uart_phy_phase_accumulator_tx_15_1089),
    .S(Madd_n3258_lut[16]),
    .O(Madd_n3258_cy[16])
  );
  XORCY   \Madd_n3258_xor<16>  (
    .CI(Madd_n3258_cy[15]),
    .LI(Madd_n3258_lut[16]),
    .O(n3258[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<17>  (
    .I0(uart_phy_phase_accumulator_tx_16_1088),
    .I1(uart_phy_storage_17_1013),
    .O(Madd_n3258_lut[17])
  );
  MUXCY   \Madd_n3258_cy<17>  (
    .CI(Madd_n3258_cy[16]),
    .DI(uart_phy_phase_accumulator_tx_16_1088),
    .S(Madd_n3258_lut[17]),
    .O(Madd_n3258_cy[17])
  );
  XORCY   \Madd_n3258_xor<17>  (
    .CI(Madd_n3258_cy[16]),
    .LI(Madd_n3258_lut[17]),
    .O(n3258[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<18>  (
    .I0(uart_phy_phase_accumulator_tx_17_1087),
    .I1(uart_phy_storage_18_1012),
    .O(Madd_n3258_lut[18])
  );
  MUXCY   \Madd_n3258_cy<18>  (
    .CI(Madd_n3258_cy[17]),
    .DI(uart_phy_phase_accumulator_tx_17_1087),
    .S(Madd_n3258_lut[18]),
    .O(Madd_n3258_cy[18])
  );
  XORCY   \Madd_n3258_xor<18>  (
    .CI(Madd_n3258_cy[17]),
    .LI(Madd_n3258_lut[18]),
    .O(n3258[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<19>  (
    .I0(uart_phy_phase_accumulator_tx_18_1086),
    .I1(uart_phy_storage_19_1011),
    .O(Madd_n3258_lut[19])
  );
  MUXCY   \Madd_n3258_cy<19>  (
    .CI(Madd_n3258_cy[18]),
    .DI(uart_phy_phase_accumulator_tx_18_1086),
    .S(Madd_n3258_lut[19]),
    .O(Madd_n3258_cy[19])
  );
  XORCY   \Madd_n3258_xor<19>  (
    .CI(Madd_n3258_cy[18]),
    .LI(Madd_n3258_lut[19]),
    .O(n3258[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<20>  (
    .I0(uart_phy_phase_accumulator_tx_19_1085),
    .I1(uart_phy_storage_20_1010),
    .O(Madd_n3258_lut[20])
  );
  MUXCY   \Madd_n3258_cy<20>  (
    .CI(Madd_n3258_cy[19]),
    .DI(uart_phy_phase_accumulator_tx_19_1085),
    .S(Madd_n3258_lut[20]),
    .O(Madd_n3258_cy[20])
  );
  XORCY   \Madd_n3258_xor<20>  (
    .CI(Madd_n3258_cy[19]),
    .LI(Madd_n3258_lut[20]),
    .O(n3258[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<21>  (
    .I0(uart_phy_phase_accumulator_tx_20_1084),
    .I1(uart_phy_storage_21_954),
    .O(Madd_n3258_lut[21])
  );
  MUXCY   \Madd_n3258_cy<21>  (
    .CI(Madd_n3258_cy[20]),
    .DI(uart_phy_phase_accumulator_tx_20_1084),
    .S(Madd_n3258_lut[21]),
    .O(Madd_n3258_cy[21])
  );
  XORCY   \Madd_n3258_xor<21>  (
    .CI(Madd_n3258_cy[20]),
    .LI(Madd_n3258_lut[21]),
    .O(n3258[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<22>  (
    .I0(uart_phy_phase_accumulator_tx_21_1083),
    .I1(uart_phy_storage_22_1009),
    .O(Madd_n3258_lut[22])
  );
  MUXCY   \Madd_n3258_cy<22>  (
    .CI(Madd_n3258_cy[21]),
    .DI(uart_phy_phase_accumulator_tx_21_1083),
    .S(Madd_n3258_lut[22]),
    .O(Madd_n3258_cy[22])
  );
  XORCY   \Madd_n3258_xor<22>  (
    .CI(Madd_n3258_cy[21]),
    .LI(Madd_n3258_lut[22]),
    .O(n3258[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<23>  (
    .I0(uart_phy_phase_accumulator_tx_22_1082),
    .I1(uart_phy_storage_23_953),
    .O(Madd_n3258_lut[23])
  );
  MUXCY   \Madd_n3258_cy<23>  (
    .CI(Madd_n3258_cy[22]),
    .DI(uart_phy_phase_accumulator_tx_22_1082),
    .S(Madd_n3258_lut[23]),
    .O(Madd_n3258_cy[23])
  );
  XORCY   \Madd_n3258_xor<23>  (
    .CI(Madd_n3258_cy[22]),
    .LI(Madd_n3258_lut[23]),
    .O(n3258[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<24>  (
    .I0(uart_phy_phase_accumulator_tx_23_1081),
    .I1(uart_phy_storage_24_1235),
    .O(Madd_n3258_lut[24])
  );
  MUXCY   \Madd_n3258_cy<24>  (
    .CI(Madd_n3258_cy[23]),
    .DI(uart_phy_phase_accumulator_tx_23_1081),
    .S(Madd_n3258_lut[24]),
    .O(Madd_n3258_cy[24])
  );
  XORCY   \Madd_n3258_xor<24>  (
    .CI(Madd_n3258_cy[23]),
    .LI(Madd_n3258_lut[24]),
    .O(n3258[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<25>  (
    .I0(uart_phy_phase_accumulator_tx_24_1080),
    .I1(uart_phy_storage_25_1234),
    .O(Madd_n3258_lut[25])
  );
  MUXCY   \Madd_n3258_cy<25>  (
    .CI(Madd_n3258_cy[24]),
    .DI(uart_phy_phase_accumulator_tx_24_1080),
    .S(Madd_n3258_lut[25]),
    .O(Madd_n3258_cy[25])
  );
  XORCY   \Madd_n3258_xor<25>  (
    .CI(Madd_n3258_cy[24]),
    .LI(Madd_n3258_lut[25]),
    .O(n3258[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<26>  (
    .I0(uart_phy_phase_accumulator_tx_25_1079),
    .I1(uart_phy_storage_26_1233),
    .O(Madd_n3258_lut[26])
  );
  MUXCY   \Madd_n3258_cy<26>  (
    .CI(Madd_n3258_cy[25]),
    .DI(uart_phy_phase_accumulator_tx_25_1079),
    .S(Madd_n3258_lut[26]),
    .O(Madd_n3258_cy[26])
  );
  XORCY   \Madd_n3258_xor<26>  (
    .CI(Madd_n3258_cy[25]),
    .LI(Madd_n3258_lut[26]),
    .O(n3258[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<27>  (
    .I0(uart_phy_phase_accumulator_tx_26_1078),
    .I1(uart_phy_storage_27_1232),
    .O(Madd_n3258_lut[27])
  );
  MUXCY   \Madd_n3258_cy<27>  (
    .CI(Madd_n3258_cy[26]),
    .DI(uart_phy_phase_accumulator_tx_26_1078),
    .S(Madd_n3258_lut[27]),
    .O(Madd_n3258_cy[27])
  );
  XORCY   \Madd_n3258_xor<27>  (
    .CI(Madd_n3258_cy[26]),
    .LI(Madd_n3258_lut[27]),
    .O(n3258[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<28>  (
    .I0(uart_phy_phase_accumulator_tx_27_1077),
    .I1(uart_phy_storage_28_1231),
    .O(Madd_n3258_lut[28])
  );
  MUXCY   \Madd_n3258_cy<28>  (
    .CI(Madd_n3258_cy[27]),
    .DI(uart_phy_phase_accumulator_tx_27_1077),
    .S(Madd_n3258_lut[28]),
    .O(Madd_n3258_cy[28])
  );
  XORCY   \Madd_n3258_xor<28>  (
    .CI(Madd_n3258_cy[27]),
    .LI(Madd_n3258_lut[28]),
    .O(n3258[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<29>  (
    .I0(uart_phy_phase_accumulator_tx_28_1076),
    .I1(uart_phy_storage_29_1230),
    .O(Madd_n3258_lut[29])
  );
  MUXCY   \Madd_n3258_cy<29>  (
    .CI(Madd_n3258_cy[28]),
    .DI(uart_phy_phase_accumulator_tx_28_1076),
    .S(Madd_n3258_lut[29]),
    .O(Madd_n3258_cy[29])
  );
  XORCY   \Madd_n3258_xor<29>  (
    .CI(Madd_n3258_cy[28]),
    .LI(Madd_n3258_lut[29]),
    .O(n3258[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<30>  (
    .I0(uart_phy_phase_accumulator_tx_29_1075),
    .I1(uart_phy_storage_30_1229),
    .O(Madd_n3258_lut[30])
  );
  MUXCY   \Madd_n3258_cy<30>  (
    .CI(Madd_n3258_cy[29]),
    .DI(uart_phy_phase_accumulator_tx_29_1075),
    .S(Madd_n3258_lut[30]),
    .O(Madd_n3258_cy[30])
  );
  XORCY   \Madd_n3258_xor<30>  (
    .CI(Madd_n3258_cy[29]),
    .LI(Madd_n3258_lut[30]),
    .O(n3258[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3258_lut<31>  (
    .I0(uart_phy_phase_accumulator_tx_30_1074),
    .I1(uart_phy_storage_31_1228),
    .O(Madd_n3258_lut[31])
  );
  MUXCY   \Madd_n3258_cy<31>  (
    .CI(Madd_n3258_cy[30]),
    .DI(uart_phy_phase_accumulator_tx_30_1074),
    .S(Madd_n3258_lut[31]),
    .O(Madd_n3258_cy[31])
  );
  XORCY   \Madd_n3258_xor<31>  (
    .CI(Madd_n3258_cy[30]),
    .LI(Madd_n3258_lut[31]),
    .O(n3258[31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<0>  (
    .I0(uart_phy_uart_clk_rxen_1138),
    .I1(uart_phy_storage[0]),
    .O(Madd_n3263_lut[0])
  );
  MUXCY   \Madd_n3263_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(uart_phy_uart_clk_rxen_1138),
    .S(Madd_n3263_lut[0]),
    .O(Madd_n3263_cy[0])
  );
  XORCY   \Madd_n3263_xor<0>  (
    .CI(Mcount_sdram_postponer_count),
    .LI(Madd_n3263_lut[0]),
    .O(n3263[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<1>  (
    .I0(uart_phy_phase_accumulator_rx_0_1137),
    .I1(uart_phy_storage[1]),
    .O(Madd_n3263_lut[1])
  );
  MUXCY   \Madd_n3263_cy<1>  (
    .CI(Madd_n3263_cy[0]),
    .DI(uart_phy_phase_accumulator_rx_0_1137),
    .S(Madd_n3263_lut[1]),
    .O(Madd_n3263_cy[1])
  );
  XORCY   \Madd_n3263_xor<1>  (
    .CI(Madd_n3263_cy[0]),
    .LI(Madd_n3263_lut[1]),
    .O(n3263[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<2>  (
    .I0(uart_phy_phase_accumulator_rx_1_1136),
    .I1(uart_phy_storage[2]),
    .O(Madd_n3263_lut[2])
  );
  MUXCY   \Madd_n3263_cy<2>  (
    .CI(Madd_n3263_cy[1]),
    .DI(uart_phy_phase_accumulator_rx_1_1136),
    .S(Madd_n3263_lut[2]),
    .O(Madd_n3263_cy[2])
  );
  XORCY   \Madd_n3263_xor<2>  (
    .CI(Madd_n3263_cy[1]),
    .LI(Madd_n3263_lut[2]),
    .O(n3263[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<3>  (
    .I0(uart_phy_phase_accumulator_rx_2_1135),
    .I1(uart_phy_storage[3]),
    .O(Madd_n3263_lut[3])
  );
  MUXCY   \Madd_n3263_cy<3>  (
    .CI(Madd_n3263_cy[2]),
    .DI(uart_phy_phase_accumulator_rx_2_1135),
    .S(Madd_n3263_lut[3]),
    .O(Madd_n3263_cy[3])
  );
  XORCY   \Madd_n3263_xor<3>  (
    .CI(Madd_n3263_cy[2]),
    .LI(Madd_n3263_lut[3]),
    .O(n3263[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<4>  (
    .I0(uart_phy_phase_accumulator_rx_3_1134),
    .I1(uart_phy_storage[4]),
    .O(Madd_n3263_lut[4])
  );
  MUXCY   \Madd_n3263_cy<4>  (
    .CI(Madd_n3263_cy[3]),
    .DI(uart_phy_phase_accumulator_rx_3_1134),
    .S(Madd_n3263_lut[4]),
    .O(Madd_n3263_cy[4])
  );
  XORCY   \Madd_n3263_xor<4>  (
    .CI(Madd_n3263_cy[3]),
    .LI(Madd_n3263_lut[4]),
    .O(n3263[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<5>  (
    .I0(uart_phy_phase_accumulator_rx_4_1133),
    .I1(uart_phy_storage[5]),
    .O(Madd_n3263_lut[5])
  );
  MUXCY   \Madd_n3263_cy<5>  (
    .CI(Madd_n3263_cy[4]),
    .DI(uart_phy_phase_accumulator_rx_4_1133),
    .S(Madd_n3263_lut[5]),
    .O(Madd_n3263_cy[5])
  );
  XORCY   \Madd_n3263_xor<5>  (
    .CI(Madd_n3263_cy[4]),
    .LI(Madd_n3263_lut[5]),
    .O(n3263[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<6>  (
    .I0(uart_phy_phase_accumulator_rx_5_1132),
    .I1(uart_phy_storage[6]),
    .O(Madd_n3263_lut[6])
  );
  MUXCY   \Madd_n3263_cy<6>  (
    .CI(Madd_n3263_cy[5]),
    .DI(uart_phy_phase_accumulator_rx_5_1132),
    .S(Madd_n3263_lut[6]),
    .O(Madd_n3263_cy[6])
  );
  XORCY   \Madd_n3263_xor<6>  (
    .CI(Madd_n3263_cy[5]),
    .LI(Madd_n3263_lut[6]),
    .O(n3263[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<7>  (
    .I0(uart_phy_phase_accumulator_rx_6_1131),
    .I1(uart_phy_storage[7]),
    .O(Madd_n3263_lut[7])
  );
  MUXCY   \Madd_n3263_cy<7>  (
    .CI(Madd_n3263_cy[6]),
    .DI(uart_phy_phase_accumulator_rx_6_1131),
    .S(Madd_n3263_lut[7]),
    .O(Madd_n3263_cy[7])
  );
  XORCY   \Madd_n3263_xor<7>  (
    .CI(Madd_n3263_cy[6]),
    .LI(Madd_n3263_lut[7]),
    .O(n3263[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<8>  (
    .I0(uart_phy_phase_accumulator_rx_7_1130),
    .I1(uart_phy_storage_8_1019),
    .O(Madd_n3263_lut[8])
  );
  MUXCY   \Madd_n3263_cy<8>  (
    .CI(Madd_n3263_cy[7]),
    .DI(uart_phy_phase_accumulator_rx_7_1130),
    .S(Madd_n3263_lut[8]),
    .O(Madd_n3263_cy[8])
  );
  XORCY   \Madd_n3263_xor<8>  (
    .CI(Madd_n3263_cy[7]),
    .LI(Madd_n3263_lut[8]),
    .O(n3263[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<9>  (
    .I0(uart_phy_phase_accumulator_rx_8_1129),
    .I1(uart_phy_storage_9_1018),
    .O(Madd_n3263_lut[9])
  );
  MUXCY   \Madd_n3263_cy<9>  (
    .CI(Madd_n3263_cy[8]),
    .DI(uart_phy_phase_accumulator_rx_8_1129),
    .S(Madd_n3263_lut[9]),
    .O(Madd_n3263_cy[9])
  );
  XORCY   \Madd_n3263_xor<9>  (
    .CI(Madd_n3263_cy[8]),
    .LI(Madd_n3263_lut[9]),
    .O(n3263[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<10>  (
    .I0(uart_phy_phase_accumulator_rx_9_1128),
    .I1(uart_phy_storage_10_1017),
    .O(Madd_n3263_lut[10])
  );
  MUXCY   \Madd_n3263_cy<10>  (
    .CI(Madd_n3263_cy[9]),
    .DI(uart_phy_phase_accumulator_rx_9_1128),
    .S(Madd_n3263_lut[10]),
    .O(Madd_n3263_cy[10])
  );
  XORCY   \Madd_n3263_xor<10>  (
    .CI(Madd_n3263_cy[9]),
    .LI(Madd_n3263_lut[10]),
    .O(n3263[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<11>  (
    .I0(uart_phy_phase_accumulator_rx_10_1127),
    .I1(uart_phy_storage_11_1016),
    .O(Madd_n3263_lut[11])
  );
  MUXCY   \Madd_n3263_cy<11>  (
    .CI(Madd_n3263_cy[10]),
    .DI(uart_phy_phase_accumulator_rx_10_1127),
    .S(Madd_n3263_lut[11]),
    .O(Madd_n3263_cy[11])
  );
  XORCY   \Madd_n3263_xor<11>  (
    .CI(Madd_n3263_cy[10]),
    .LI(Madd_n3263_lut[11]),
    .O(n3263[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<12>  (
    .I0(uart_phy_phase_accumulator_rx_11_1126),
    .I1(uart_phy_storage_12_1015),
    .O(Madd_n3263_lut[12])
  );
  MUXCY   \Madd_n3263_cy<12>  (
    .CI(Madd_n3263_cy[11]),
    .DI(uart_phy_phase_accumulator_rx_11_1126),
    .S(Madd_n3263_lut[12]),
    .O(Madd_n3263_cy[12])
  );
  XORCY   \Madd_n3263_xor<12>  (
    .CI(Madd_n3263_cy[11]),
    .LI(Madd_n3263_lut[12]),
    .O(n3263[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<13>  (
    .I0(uart_phy_phase_accumulator_rx_12_1125),
    .I1(uart_phy_storage_13_957),
    .O(Madd_n3263_lut[13])
  );
  MUXCY   \Madd_n3263_cy<13>  (
    .CI(Madd_n3263_cy[12]),
    .DI(uart_phy_phase_accumulator_rx_12_1125),
    .S(Madd_n3263_lut[13]),
    .O(Madd_n3263_cy[13])
  );
  XORCY   \Madd_n3263_xor<13>  (
    .CI(Madd_n3263_cy[12]),
    .LI(Madd_n3263_lut[13]),
    .O(n3263[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<14>  (
    .I0(uart_phy_phase_accumulator_rx_13_1124),
    .I1(uart_phy_storage_14_1014),
    .O(Madd_n3263_lut[14])
  );
  MUXCY   \Madd_n3263_cy<14>  (
    .CI(Madd_n3263_cy[13]),
    .DI(uart_phy_phase_accumulator_rx_13_1124),
    .S(Madd_n3263_lut[14]),
    .O(Madd_n3263_cy[14])
  );
  XORCY   \Madd_n3263_xor<14>  (
    .CI(Madd_n3263_cy[13]),
    .LI(Madd_n3263_lut[14]),
    .O(n3263[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<15>  (
    .I0(uart_phy_phase_accumulator_rx_14_1123),
    .I1(uart_phy_storage_15_956),
    .O(Madd_n3263_lut[15])
  );
  MUXCY   \Madd_n3263_cy<15>  (
    .CI(Madd_n3263_cy[14]),
    .DI(uart_phy_phase_accumulator_rx_14_1123),
    .S(Madd_n3263_lut[15]),
    .O(Madd_n3263_cy[15])
  );
  XORCY   \Madd_n3263_xor<15>  (
    .CI(Madd_n3263_cy[14]),
    .LI(Madd_n3263_lut[15]),
    .O(n3263[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<16>  (
    .I0(uart_phy_phase_accumulator_rx_15_1122),
    .I1(uart_phy_storage_16_955),
    .O(Madd_n3263_lut[16])
  );
  MUXCY   \Madd_n3263_cy<16>  (
    .CI(Madd_n3263_cy[15]),
    .DI(uart_phy_phase_accumulator_rx_15_1122),
    .S(Madd_n3263_lut[16]),
    .O(Madd_n3263_cy[16])
  );
  XORCY   \Madd_n3263_xor<16>  (
    .CI(Madd_n3263_cy[15]),
    .LI(Madd_n3263_lut[16]),
    .O(n3263[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<17>  (
    .I0(uart_phy_phase_accumulator_rx_16_1121),
    .I1(uart_phy_storage_17_1013),
    .O(Madd_n3263_lut[17])
  );
  MUXCY   \Madd_n3263_cy<17>  (
    .CI(Madd_n3263_cy[16]),
    .DI(uart_phy_phase_accumulator_rx_16_1121),
    .S(Madd_n3263_lut[17]),
    .O(Madd_n3263_cy[17])
  );
  XORCY   \Madd_n3263_xor<17>  (
    .CI(Madd_n3263_cy[16]),
    .LI(Madd_n3263_lut[17]),
    .O(n3263[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<18>  (
    .I0(uart_phy_phase_accumulator_rx_17_1120),
    .I1(uart_phy_storage_18_1012),
    .O(Madd_n3263_lut[18])
  );
  MUXCY   \Madd_n3263_cy<18>  (
    .CI(Madd_n3263_cy[17]),
    .DI(uart_phy_phase_accumulator_rx_17_1120),
    .S(Madd_n3263_lut[18]),
    .O(Madd_n3263_cy[18])
  );
  XORCY   \Madd_n3263_xor<18>  (
    .CI(Madd_n3263_cy[17]),
    .LI(Madd_n3263_lut[18]),
    .O(n3263[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<19>  (
    .I0(uart_phy_phase_accumulator_rx_18_1119),
    .I1(uart_phy_storage_19_1011),
    .O(Madd_n3263_lut[19])
  );
  MUXCY   \Madd_n3263_cy<19>  (
    .CI(Madd_n3263_cy[18]),
    .DI(uart_phy_phase_accumulator_rx_18_1119),
    .S(Madd_n3263_lut[19]),
    .O(Madd_n3263_cy[19])
  );
  XORCY   \Madd_n3263_xor<19>  (
    .CI(Madd_n3263_cy[18]),
    .LI(Madd_n3263_lut[19]),
    .O(n3263[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<20>  (
    .I0(uart_phy_phase_accumulator_rx_19_1118),
    .I1(uart_phy_storage_20_1010),
    .O(Madd_n3263_lut[20])
  );
  MUXCY   \Madd_n3263_cy<20>  (
    .CI(Madd_n3263_cy[19]),
    .DI(uart_phy_phase_accumulator_rx_19_1118),
    .S(Madd_n3263_lut[20]),
    .O(Madd_n3263_cy[20])
  );
  XORCY   \Madd_n3263_xor<20>  (
    .CI(Madd_n3263_cy[19]),
    .LI(Madd_n3263_lut[20]),
    .O(n3263[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<21>  (
    .I0(uart_phy_phase_accumulator_rx_20_1117),
    .I1(uart_phy_storage_21_954),
    .O(Madd_n3263_lut[21])
  );
  MUXCY   \Madd_n3263_cy<21>  (
    .CI(Madd_n3263_cy[20]),
    .DI(uart_phy_phase_accumulator_rx_20_1117),
    .S(Madd_n3263_lut[21]),
    .O(Madd_n3263_cy[21])
  );
  XORCY   \Madd_n3263_xor<21>  (
    .CI(Madd_n3263_cy[20]),
    .LI(Madd_n3263_lut[21]),
    .O(n3263[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<22>  (
    .I0(uart_phy_phase_accumulator_rx_21_1116),
    .I1(uart_phy_storage_22_1009),
    .O(Madd_n3263_lut[22])
  );
  MUXCY   \Madd_n3263_cy<22>  (
    .CI(Madd_n3263_cy[21]),
    .DI(uart_phy_phase_accumulator_rx_21_1116),
    .S(Madd_n3263_lut[22]),
    .O(Madd_n3263_cy[22])
  );
  XORCY   \Madd_n3263_xor<22>  (
    .CI(Madd_n3263_cy[21]),
    .LI(Madd_n3263_lut[22]),
    .O(n3263[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<23>  (
    .I0(uart_phy_phase_accumulator_rx_22_1115),
    .I1(uart_phy_storage_23_953),
    .O(Madd_n3263_lut[23])
  );
  MUXCY   \Madd_n3263_cy<23>  (
    .CI(Madd_n3263_cy[22]),
    .DI(uart_phy_phase_accumulator_rx_22_1115),
    .S(Madd_n3263_lut[23]),
    .O(Madd_n3263_cy[23])
  );
  XORCY   \Madd_n3263_xor<23>  (
    .CI(Madd_n3263_cy[22]),
    .LI(Madd_n3263_lut[23]),
    .O(n3263[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<24>  (
    .I0(uart_phy_phase_accumulator_rx_23_1114),
    .I1(uart_phy_storage_24_1235),
    .O(Madd_n3263_lut[24])
  );
  MUXCY   \Madd_n3263_cy<24>  (
    .CI(Madd_n3263_cy[23]),
    .DI(uart_phy_phase_accumulator_rx_23_1114),
    .S(Madd_n3263_lut[24]),
    .O(Madd_n3263_cy[24])
  );
  XORCY   \Madd_n3263_xor<24>  (
    .CI(Madd_n3263_cy[23]),
    .LI(Madd_n3263_lut[24]),
    .O(n3263[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<25>  (
    .I0(uart_phy_phase_accumulator_rx_24_1113),
    .I1(uart_phy_storage_25_1234),
    .O(Madd_n3263_lut[25])
  );
  MUXCY   \Madd_n3263_cy<25>  (
    .CI(Madd_n3263_cy[24]),
    .DI(uart_phy_phase_accumulator_rx_24_1113),
    .S(Madd_n3263_lut[25]),
    .O(Madd_n3263_cy[25])
  );
  XORCY   \Madd_n3263_xor<25>  (
    .CI(Madd_n3263_cy[24]),
    .LI(Madd_n3263_lut[25]),
    .O(n3263[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<26>  (
    .I0(uart_phy_phase_accumulator_rx_25_1112),
    .I1(uart_phy_storage_26_1233),
    .O(Madd_n3263_lut[26])
  );
  MUXCY   \Madd_n3263_cy<26>  (
    .CI(Madd_n3263_cy[25]),
    .DI(uart_phy_phase_accumulator_rx_25_1112),
    .S(Madd_n3263_lut[26]),
    .O(Madd_n3263_cy[26])
  );
  XORCY   \Madd_n3263_xor<26>  (
    .CI(Madd_n3263_cy[25]),
    .LI(Madd_n3263_lut[26]),
    .O(n3263[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<27>  (
    .I0(uart_phy_phase_accumulator_rx_26_1111),
    .I1(uart_phy_storage_27_1232),
    .O(Madd_n3263_lut[27])
  );
  MUXCY   \Madd_n3263_cy<27>  (
    .CI(Madd_n3263_cy[26]),
    .DI(uart_phy_phase_accumulator_rx_26_1111),
    .S(Madd_n3263_lut[27]),
    .O(Madd_n3263_cy[27])
  );
  XORCY   \Madd_n3263_xor<27>  (
    .CI(Madd_n3263_cy[26]),
    .LI(Madd_n3263_lut[27]),
    .O(n3263[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<28>  (
    .I0(uart_phy_phase_accumulator_rx_27_1110),
    .I1(uart_phy_storage_28_1231),
    .O(Madd_n3263_lut[28])
  );
  MUXCY   \Madd_n3263_cy<28>  (
    .CI(Madd_n3263_cy[27]),
    .DI(uart_phy_phase_accumulator_rx_27_1110),
    .S(Madd_n3263_lut[28]),
    .O(Madd_n3263_cy[28])
  );
  XORCY   \Madd_n3263_xor<28>  (
    .CI(Madd_n3263_cy[27]),
    .LI(Madd_n3263_lut[28]),
    .O(n3263[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<29>  (
    .I0(uart_phy_phase_accumulator_rx_28_1109),
    .I1(uart_phy_storage_29_1230),
    .O(Madd_n3263_lut[29])
  );
  MUXCY   \Madd_n3263_cy<29>  (
    .CI(Madd_n3263_cy[28]),
    .DI(uart_phy_phase_accumulator_rx_28_1109),
    .S(Madd_n3263_lut[29]),
    .O(Madd_n3263_cy[29])
  );
  XORCY   \Madd_n3263_xor<29>  (
    .CI(Madd_n3263_cy[28]),
    .LI(Madd_n3263_lut[29]),
    .O(n3263[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<30>  (
    .I0(uart_phy_phase_accumulator_rx_29_1108),
    .I1(uart_phy_storage_30_1229),
    .O(Madd_n3263_lut[30])
  );
  MUXCY   \Madd_n3263_cy<30>  (
    .CI(Madd_n3263_cy[29]),
    .DI(uart_phy_phase_accumulator_rx_29_1108),
    .S(Madd_n3263_lut[30]),
    .O(Madd_n3263_cy[30])
  );
  XORCY   \Madd_n3263_xor<30>  (
    .CI(Madd_n3263_cy[29]),
    .LI(Madd_n3263_lut[30]),
    .O(n3263[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3263_lut<31>  (
    .I0(uart_phy_phase_accumulator_rx_30_1107),
    .I1(uart_phy_storage_31_1228),
    .O(Madd_n3263_lut[31])
  );
  MUXCY   \Madd_n3263_cy<31>  (
    .CI(Madd_n3263_cy[30]),
    .DI(uart_phy_phase_accumulator_rx_30_1107),
    .S(Madd_n3263_lut[31]),
    .O(Madd_n3263_cy[31])
  );
  XORCY   \Madd_n3263_xor<31>  (
    .CI(Madd_n3263_cy[30]),
    .LI(Madd_n3263_lut[31]),
    .O(n3263[31])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_ctrl_bus_errors_lut[0]),
    .O(Mcount_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_sdram_postponer_count),
    .LI(Mcount_ctrl_bus_errors_lut[0]),
    .O(\Result<0>20 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_ctrl_bus_errors_cy[0]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<1>_rt_6893 ),
    .O(Mcount_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_ctrl_bus_errors_cy<1>_rt_6893 ),
    .O(\Result<1>20 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_ctrl_bus_errors_cy[1]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<2>_rt_6894 ),
    .O(Mcount_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_ctrl_bus_errors_cy<2>_rt_6894 ),
    .O(\Result<2>20 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_ctrl_bus_errors_cy[2]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<3>_rt_6895 ),
    .O(Mcount_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_ctrl_bus_errors_cy<3>_rt_6895 ),
    .O(\Result<3>12 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_ctrl_bus_errors_cy[3]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<4>_rt_6896 ),
    .O(Mcount_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_ctrl_bus_errors_cy<4>_rt_6896 ),
    .O(\Result<4>3 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_ctrl_bus_errors_cy[4]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<5>_rt_6897 ),
    .O(Mcount_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_ctrl_bus_errors_cy<5>_rt_6897 ),
    .O(\Result<5>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_ctrl_bus_errors_cy[5]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<6>_rt_6898 ),
    .O(Mcount_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_ctrl_bus_errors_cy<6>_rt_6898 ),
    .O(\Result<6>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_ctrl_bus_errors_cy[6]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<7>_rt_6899 ),
    .O(Mcount_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_ctrl_bus_errors_cy<7>_rt_6899 ),
    .O(Result[7])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_ctrl_bus_errors_cy[7]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<8>_rt_6900 ),
    .O(Mcount_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_ctrl_bus_errors_cy<8>_rt_6900 ),
    .O(Result[8])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_ctrl_bus_errors_cy[8]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<9>_rt_6901 ),
    .O(Mcount_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_ctrl_bus_errors_cy<9>_rt_6901 ),
    .O(Result[9])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_ctrl_bus_errors_cy[9]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<10>_rt_6902 ),
    .O(Mcount_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_ctrl_bus_errors_cy<10>_rt_6902 ),
    .O(Result[10])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_ctrl_bus_errors_cy[10]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<11>_rt_6903 ),
    .O(Mcount_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_ctrl_bus_errors_cy<11>_rt_6903 ),
    .O(Result[11])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_ctrl_bus_errors_cy[11]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<12>_rt_6904 ),
    .O(Mcount_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_ctrl_bus_errors_cy<12>_rt_6904 ),
    .O(Result[12])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_ctrl_bus_errors_cy[12]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<13>_rt_6905 ),
    .O(Mcount_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_ctrl_bus_errors_cy<13>_rt_6905 ),
    .O(Result[13])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_ctrl_bus_errors_cy[13]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<14>_rt_6906 ),
    .O(Mcount_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_ctrl_bus_errors_cy<14>_rt_6906 ),
    .O(Result[14])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_ctrl_bus_errors_cy[14]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<15>_rt_6907 ),
    .O(Mcount_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_ctrl_bus_errors_cy<15>_rt_6907 ),
    .O(Result[15])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_ctrl_bus_errors_cy[15]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<16>_rt_6908 ),
    .O(Mcount_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_ctrl_bus_errors_cy<16>_rt_6908 ),
    .O(Result[16])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_ctrl_bus_errors_cy[16]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<17>_rt_6909 ),
    .O(Mcount_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_ctrl_bus_errors_cy<17>_rt_6909 ),
    .O(Result[17])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_ctrl_bus_errors_cy[17]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<18>_rt_6910 ),
    .O(Mcount_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_ctrl_bus_errors_cy<18>_rt_6910 ),
    .O(Result[18])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_ctrl_bus_errors_cy[18]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<19>_rt_6911 ),
    .O(Mcount_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_ctrl_bus_errors_cy<19>_rt_6911 ),
    .O(Result[19])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_ctrl_bus_errors_cy[19]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<20>_rt_6912 ),
    .O(Mcount_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_ctrl_bus_errors_cy<20>_rt_6912 ),
    .O(Result[20])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_ctrl_bus_errors_cy[20]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<21>_rt_6913 ),
    .O(Mcount_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_ctrl_bus_errors_cy<21>_rt_6913 ),
    .O(Result[21])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_ctrl_bus_errors_cy[21]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<22>_rt_6914 ),
    .O(Mcount_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_ctrl_bus_errors_cy<22>_rt_6914 ),
    .O(Result[22])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_ctrl_bus_errors_cy[22]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<23>_rt_6915 ),
    .O(Mcount_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_ctrl_bus_errors_cy<23>_rt_6915 ),
    .O(Result[23])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_ctrl_bus_errors_cy[23]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<24>_rt_6916 ),
    .O(Mcount_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_ctrl_bus_errors_cy<24>_rt_6916 ),
    .O(Result[24])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_ctrl_bus_errors_cy[24]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<25>_rt_6917 ),
    .O(Mcount_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_ctrl_bus_errors_cy<25>_rt_6917 ),
    .O(Result[25])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_ctrl_bus_errors_cy[25]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<26>_rt_6918 ),
    .O(Mcount_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_ctrl_bus_errors_cy<26>_rt_6918 ),
    .O(Result[26])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_ctrl_bus_errors_cy[26]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<27>_rt_6919 ),
    .O(Mcount_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_ctrl_bus_errors_cy<27>_rt_6919 ),
    .O(Result[27])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_ctrl_bus_errors_cy[27]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<28>_rt_6920 ),
    .O(Mcount_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_ctrl_bus_errors_cy<28>_rt_6920 ),
    .O(Result[28])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_ctrl_bus_errors_cy[28]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<29>_rt_6921 ),
    .O(Mcount_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_ctrl_bus_errors_cy<29>_rt_6921 ),
    .O(Result[29])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_ctrl_bus_errors_cy[29]),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcount_ctrl_bus_errors_cy<30>_rt_6922 ),
    .O(Mcount_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_ctrl_bus_errors_cy<30>_rt_6922 ),
    .O(Result[30])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_ctrl_bus_errors_xor<31>_rt_7006 ),
    .O(Result[31])
  );
  MUXF7   inst_LPM_MUX_2_f7 (
    .I0(inst_LPM_MUX_4_2962),
    .I1(inst_LPM_MUX_3_2963),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N138),
    .I3(N202),
    .I4(N74),
    .I5(N10),
    .O(inst_LPM_MUX_4_2962)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N394),
    .I3(N458),
    .I4(N330),
    .I5(N266),
    .O(inst_LPM_MUX_3_2963)
  );
  MUXF7   inst_LPM_MUX1_2_f7 (
    .I0(inst_LPM_MUX1_4_2964),
    .I1(inst_LPM_MUX1_3_2965),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N139),
    .I3(N203),
    .I4(N75),
    .I5(N11),
    .O(inst_LPM_MUX1_4_2964)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N395),
    .I3(N459),
    .I4(N331),
    .I5(N267),
    .O(inst_LPM_MUX1_3_2965)
  );
  MUXF7   inst_LPM_MUX2_2_f7 (
    .I0(inst_LPM_MUX2_4_2966),
    .I1(inst_LPM_MUX2_3_2967),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N140),
    .I3(N204),
    .I4(N76),
    .I5(N12),
    .O(inst_LPM_MUX2_4_2966)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N396),
    .I3(N460),
    .I4(N332),
    .I5(N268),
    .O(inst_LPM_MUX2_3_2967)
  );
  MUXF7   inst_LPM_MUX3_2_f7 (
    .I0(inst_LPM_MUX3_4_2968),
    .I1(inst_LPM_MUX3_3_2969),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N141),
    .I3(N205),
    .I4(N77),
    .I5(N13),
    .O(inst_LPM_MUX3_4_2968)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N397),
    .I3(N461),
    .I4(N333),
    .I5(N269),
    .O(inst_LPM_MUX3_3_2969)
  );
  MUXF7   inst_LPM_MUX6_2_f7 (
    .I0(inst_LPM_MUX6_4_2970),
    .I1(inst_LPM_MUX6_3_2971),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N144),
    .I3(N208),
    .I4(N80),
    .I5(N16),
    .O(inst_LPM_MUX6_4_2970)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N400),
    .I3(N464),
    .I4(N336),
    .I5(N272),
    .O(inst_LPM_MUX6_3_2971)
  );
  MUXF7   inst_LPM_MUX4_2_f7 (
    .I0(inst_LPM_MUX4_4_2972),
    .I1(inst_LPM_MUX4_3_2973),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N142),
    .I3(N206),
    .I4(N78),
    .I5(N14),
    .O(inst_LPM_MUX4_4_2972)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N398),
    .I3(N462),
    .I4(N334),
    .I5(N270),
    .O(inst_LPM_MUX4_3_2973)
  );
  MUXF7   inst_LPM_MUX5_2_f7 (
    .I0(inst_LPM_MUX5_4_2974),
    .I1(inst_LPM_MUX5_3_2975),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N143),
    .I3(N207),
    .I4(N79),
    .I5(N15),
    .O(inst_LPM_MUX5_4_2974)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N399),
    .I3(N463),
    .I4(N335),
    .I5(N271),
    .O(inst_LPM_MUX5_3_2975)
  );
  MUXF7   inst_LPM_MUX7_2_f7 (
    .I0(inst_LPM_MUX7_4_2976),
    .I1(inst_LPM_MUX7_3_2977),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N145),
    .I3(N209),
    .I4(N81),
    .I5(N17),
    .O(inst_LPM_MUX7_4_2976)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N401),
    .I3(N465),
    .I4(N337),
    .I5(N273),
    .O(inst_LPM_MUX7_3_2977)
  );
  MUXF7   inst_LPM_MUX8_2_f7 (
    .I0(inst_LPM_MUX8_4_2978),
    .I1(inst_LPM_MUX8_3_2979),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX8_4_2978)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX8_3_2979)
  );
  MUXF7   inst_LPM_MUX9_2_f7 (
    .I0(inst_LPM_MUX9_4_2980),
    .I1(inst_LPM_MUX9_3_2981),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX9_4_2980)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX9_3_2981)
  );
  MUXF7   inst_LPM_MUX10_2_f7 (
    .I0(inst_LPM_MUX10_4_2982),
    .I1(inst_LPM_MUX10_3_2983),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX10_4_2982)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX10_3_2983)
  );
  MUXF7   inst_LPM_MUX11_2_f7 (
    .I0(inst_LPM_MUX11_4_2984),
    .I1(inst_LPM_MUX11_3_2985),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX11_4_2984)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX11_3_2985)
  );
  MUXF7   inst_LPM_MUX12_2_f7 (
    .I0(inst_LPM_MUX12_4_2986),
    .I1(inst_LPM_MUX12_3_2987),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX12_4_2986)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX12_3_2987)
  );
  MUXF7   inst_LPM_MUX15_2_f7 (
    .I0(inst_LPM_MUX15_4_2988),
    .I1(inst_LPM_MUX15_3_2989),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX15_4_2988)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX15_3_2989)
  );
  MUXF7   inst_LPM_MUX13_2_f7 (
    .I0(inst_LPM_MUX13_4_2990),
    .I1(inst_LPM_MUX13_3_2991),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX13_4_2990)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX13_3_2991)
  );
  MUXF7   inst_LPM_MUX14_2_f7 (
    .I0(inst_LPM_MUX14_4_2992),
    .I1(inst_LPM_MUX14_3_2993),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX14_4_2992)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX14_3_2993)
  );
  MUXF7   inst_LPM_MUX16_2_f7 (
    .I0(inst_LPM_MUX16_4_2994),
    .I1(inst_LPM_MUX16_3_2995),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX16_4_2994)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX16_3_2995)
  );
  MUXF7   inst_LPM_MUX17_2_f7 (
    .I0(inst_LPM_MUX17_4_2996),
    .I1(inst_LPM_MUX17_3_2997),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX17_4_2996)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX17_3_2997)
  );
  MUXF7   inst_LPM_MUX18_2_f7 (
    .I0(inst_LPM_MUX18_4_2998),
    .I1(inst_LPM_MUX18_3_2999),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX18_4_2998)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX18_3_2999)
  );
  MUXF7   inst_LPM_MUX19_2_f7 (
    .I0(inst_LPM_MUX19_4_3000),
    .I1(inst_LPM_MUX19_3_3001),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX19_4_3000)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX19_3_3001)
  );
  MUXF7   inst_LPM_MUX20_2_f7 (
    .I0(inst_LPM_MUX20_4_3002),
    .I1(inst_LPM_MUX20_3_3003),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX20_4_3002)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX20_3_3003)
  );
  MUXF7   inst_LPM_MUX21_2_f7 (
    .I0(inst_LPM_MUX21_4_3004),
    .I1(inst_LPM_MUX21_3_3005),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX21_4_3004)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX21_3_3005)
  );
  MUXF7   inst_LPM_MUX22_2_f7 (
    .I0(inst_LPM_MUX22_4_3006),
    .I1(inst_LPM_MUX22_3_3007),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX22_4_3006)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX22_3_3007)
  );
  MUXF7   inst_LPM_MUX23_2_f7 (
    .I0(inst_LPM_MUX23_4_3008),
    .I1(inst_LPM_MUX23_3_3009),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX23_4_3008)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX23_3_3009)
  );
  MUXF7   inst_LPM_MUX24_2_f7 (
    .I0(inst_LPM_MUX24_4_3010),
    .I1(inst_LPM_MUX24_3_3011),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX24_4_3010)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX24_3_3011)
  );
  MUXF7   inst_LPM_MUX25_2_f7 (
    .I0(inst_LPM_MUX25_4_3012),
    .I1(inst_LPM_MUX25_3_3013),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX25_4_3012)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX25_3_3013)
  );
  MUXF7   inst_LPM_MUX26_2_f7 (
    .I0(inst_LPM_MUX26_4_3014),
    .I1(inst_LPM_MUX26_3_3015),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX26_4_3014)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX26_3_3015)
  );
  MUXF7   inst_LPM_MUX27_2_f7 (
    .I0(inst_LPM_MUX27_4_3016),
    .I1(inst_LPM_MUX27_3_3017),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX27_4_3016)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX27_3_3017)
  );
  MUXF7   inst_LPM_MUX28_2_f7 (
    .I0(inst_LPM_MUX28_4_3018),
    .I1(inst_LPM_MUX28_3_3019),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX28_4_3018)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX28_3_3019)
  );
  MUXF7   inst_LPM_MUX29_2_f7 (
    .I0(inst_LPM_MUX29_4_3020),
    .I1(inst_LPM_MUX29_3_3021),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX29_4_3020)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX29_3_3021)
  );
  MUXF7   inst_LPM_MUX30_2_f7 (
    .I0(inst_LPM_MUX30_4_3022),
    .I1(inst_LPM_MUX30_3_3023),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX30_4_3022)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX30_3_3023)
  );
  MUXF7   inst_LPM_MUX31_2_f7 (
    .I0(inst_LPM_MUX31_4_3024),
    .I1(inst_LPM_MUX31_3_3025),
    .S(inst_LPM_FF_0_2429),
    .O(sram_bus_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX31_4_3024)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_3 (
    .I0(inst_LPM_FF_1_2428),
    .I1(inst_LPM_FF_2_2427),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX31_3_3025)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<0>  (
    .I0(_n3459[2]),
    .I1(_n3459[1]),
    .I2(_n3459[0]),
    .I3(rhs_array_muxed32[13]),
    .I4(rhs_array_muxed32[12]),
    .I5(rhs_array_muxed32[11]),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<0>_3056 )
  );
  MUXCY   \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<0>_3056 ),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<0>_3057 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<1>  (
    .I0(_n3459[3]),
    .I1(rhs_array_muxed32[14]),
    .I2(_n3459[4]),
    .I3(rhs_array_muxed32[15]),
    .I4(_n3459[5]),
    .I5(rhs_array_muxed32[16]),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<1>_3058 )
  );
  MUXCY   \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<1>  (
    .CI(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<0>_3057 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<1>_3058 ),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<1>_3059 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<2>  (
    .I0(_n3459[6]),
    .I1(rhs_array_muxed32[17]),
    .I2(_n3459[7]),
    .I3(rhs_array_muxed32[18]),
    .I4(_n3459[8]),
    .I5(rhs_array_muxed32[19]),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<2>_3060 )
  );
  MUXCY   \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<2>  (
    .CI(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<1>_3059 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<2>_3060 ),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<2>_3061 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<3>  (
    .I0(_n3459[9]),
    .I1(rhs_array_muxed32[20]),
    .I2(_n3459[10]),
    .I3(rhs_array_muxed32[21]),
    .I4(_n3459[11]),
    .I5(rhs_array_muxed32[22]),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<3>_3062 )
  );
  MUXCY   \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<3>  (
    .CI(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<2>_3061 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<3>_3062 ),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<3>_3063 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<4>  (
    .I0(_n3459[12]),
    .I1(rhs_array_muxed32[23]),
    .I2(_n3459[13]),
    .I3(rhs_array_muxed32[24]),
    .I4(_n3459[14]),
    .I5(rhs_array_muxed32[25]),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<4>_3064 )
  );
  MUXCY   \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<4>  (
    .CI(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<3>_3063 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<4>_3064 ),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<4>_3065 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<5>  (
    .I0(_n3459[15]),
    .I1(rhs_array_muxed32[26]),
    .I2(_n3459[16]),
    .I3(rhs_array_muxed32[27]),
    .I4(_n3459[17]),
    .I5(rhs_array_muxed32[28]),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<5>_3066 )
  );
  MUXCY   \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<5>  (
    .CI(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<4>_3065 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<5>_3066 ),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<5>_3067 )
  );
  MUXCY   \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<6>  (
    .CI(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_cy<5>_3067 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<6>_3068 ),
    .O(\cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(cache_3069),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>_rt_6923 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>_3070 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<0>  (
    .CI(Mcount_sdram_postponer_count),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>_rt_6923 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<0> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<1>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>_3070 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed3211_6924),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<1>_3071 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<1>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>_3070 ),
    .LI(Mmux_rhs_array_muxed3211_6924),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<1> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<2>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<1>_3071 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed32121_6925),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<2>_3072 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<2>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<1>_3071 ),
    .LI(Mmux_rhs_array_muxed32121_6925),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<2> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<3>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<2>_3072 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed32231_6926),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<3>_3073 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<3>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<2>_3072 ),
    .LI(Mmux_rhs_array_muxed32231_6926),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<3> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<4>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<3>_3073 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed32241_6927),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<4>_3074 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<4>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<3>_3073 ),
    .LI(Mmux_rhs_array_muxed32241_6927),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<4> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<5>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<4>_3074 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed32251_6928),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<5>_3075 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<5>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<4>_3074 ),
    .LI(Mmux_rhs_array_muxed32251_6928),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<5> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<6>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<5>_3075 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed32261_6929),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<6>_3076 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<6>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<5>_3075 ),
    .LI(Mmux_rhs_array_muxed32261_6929),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<6> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<7>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<6>_3076 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed32271_6930),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<7>_3077 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<7>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<6>_3076 ),
    .LI(Mmux_rhs_array_muxed32271_6930),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<7> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<8>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<7>_3077 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed32281_6931),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<8>_3078 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<8>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<7>_3077 ),
    .LI(Mmux_rhs_array_muxed32281_6931),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<8> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<9>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<8>_3078 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed32291_6932),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<9>_3079 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<9>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<8>_3078 ),
    .LI(Mmux_rhs_array_muxed32291_6932),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<9> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<10>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<9>_3079 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed32301_6933),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<10>_3080 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<10>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<9>_3079 ),
    .LI(Mmux_rhs_array_muxed32301_6933),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<10> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<11>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<10>_3080 ),
    .DI(Mcount_sdram_postponer_count),
    .S(Mmux_rhs_array_muxed3221_6934),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<11>_3081 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<11>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<10>_3080 ),
    .LI(Mmux_rhs_array_muxed3221_6934),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<11> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<11>_3081 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>_rt_6935 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>_3082 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<12>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<11>_3081 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>_rt_6935 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<12> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>_3082 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>_rt_6936 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>_3083 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<13>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>_3082 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>_rt_6936 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<13> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>_3083 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>_rt_6937 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>_3084 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<14>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>_3083 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>_rt_6937 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<14> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>_3084 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>_rt_6938 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>_3085 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<15>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>_3084 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>_rt_6938 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<15> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>_3085 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>_rt_6939 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>_3086 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<16>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>_3085 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>_rt_6939 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<16> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>_3086 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>_rt_6940 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>_3087 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<17>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>_3086 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>_rt_6940 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<17> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>_3087 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>_rt_6941 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>_3088 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<18>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>_3087 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>_rt_6941 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<18> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>_3088 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>_rt_6942 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>_3089 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<19>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>_3088 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>_rt_6942 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<19> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>_3089 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>_rt_6943 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>_3090 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<20>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>_3089 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>_rt_6943 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<20> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>_3090 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>_rt_6944 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>_3091 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<21>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>_3090 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>_rt_6944 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<21> )
  );
  MUXCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<22>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>_3091 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<22>_rt_6945 ),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<22>_3092 )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<22>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>_3091 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<22>_rt_6945 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<22> )
  );
  XORCY   \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<23>  (
    .CI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<22>_3092 ),
    .LI(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<23>_rt_7007 ),
    .O(\interface_adr1[29]_GND_1_o_add_423_OUT<23> )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk32),
    .O(clk32a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(clk32b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(clk32a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 20 ),
    .CLKOUT0_DIVIDE ( 8 ),
    .CLKOUT1_DIVIDE ( 8 ),
    .CLKOUT2_DIVIDE ( 8 ),
    .CLKOUT3_DIVIDE ( 8 ),
    .CLKOUT4_DIVIDE ( 8 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 31.250000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 0.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 0.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 270.000000 ),
    .REF_JITTER ( 0.010000 ))
  PLL_ADV_2 (
    .CLKOUT3(NLW_PLL_ADV_CLKOUT3_UNCONNECTED),
    .CLKFBIN(pll_fb),
    .CLKOUTDCM3(NLW_PLL_ADV_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(pll_fb),
    .DCLK(Mcount_sdram_postponer_count),
    .CLKOUTDCM4(NLW_PLL_ADV_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(NLW_PLL_ADV_CLKOUT1_UNCONNECTED),
    .DEN(Mcount_sdram_postponer_count),
    .CLKOUT5(pll[5]),
    .CLKINSEL(sdram_tccdcon_ready),
    .CLKIN2(Mcount_sdram_postponer_count),
    .CLKOUTDCM2(NLW_PLL_ADV_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_PLL_ADV_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_PLL_ADV_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_sdram_postponer_count),
    .DWE(Mcount_sdram_postponer_count),
    .CLKOUTDCM5(NLW_PLL_ADV_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_PLL_ADV_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(NLW_PLL_ADV_CLKOUT0_UNCONNECTED),
    .CLKOUT4(pll[4]),
    .REL(Mcount_sdram_postponer_count),
    .CLKIN1(clk32b),
    .CLKOUT2(NLW_PLL_ADV_CLKOUT2_UNCONNECTED),
    .CLKOUTDCM0(NLW_PLL_ADV_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(pll_lckd),
    .DADDR({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count}),
    .DI({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DO({\NLW_PLL_ADV_DO<15>_UNCONNECTED , \NLW_PLL_ADV_DO<14>_UNCONNECTED , \NLW_PLL_ADV_DO<13>_UNCONNECTED , \NLW_PLL_ADV_DO<12>_UNCONNECTED , 
\NLW_PLL_ADV_DO<11>_UNCONNECTED , \NLW_PLL_ADV_DO<10>_UNCONNECTED , \NLW_PLL_ADV_DO<9>_UNCONNECTED , \NLW_PLL_ADV_DO<8>_UNCONNECTED , 
\NLW_PLL_ADV_DO<7>_UNCONNECTED , \NLW_PLL_ADV_DO<6>_UNCONNECTED , \NLW_PLL_ADV_DO<5>_UNCONNECTED , \NLW_PLL_ADV_DO<4>_UNCONNECTED , 
\NLW_PLL_ADV_DO<3>_UNCONNECTED , \NLW_PLL_ADV_DO<2>_UNCONNECTED , \NLW_PLL_ADV_DO<1>_UNCONNECTED , \NLW_PLL_ADV_DO<0>_UNCONNECTED })
  );
  BUFG   BUFG_3 (
    .O(sys_clk),
    .I(pll[4])
  );
  BUFG   BUFG_1 (
    .O(sys_ps_clk),
    .I(pll[5])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(Mcount_sdram_postponer_count),
    .D1(sdram_tccdcon_ready),
    .C0(sys_clk),
    .C1(sys_clk_INV_365_o),
    .CE(sdram_tccdcon_ready),
    .R(Mcount_sdram_postponer_count),
    .S(Mcount_sdram_postponer_count),
    .Q(sdram_clock_OBUF_48)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_5 (
    .SHIFT(sdram_tccdcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_1459_o ),
    .DOUT(dna_do)
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<29>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [28]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [29]),
    .O(\lm32_cpu/branch_target_d [31])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/branch_target_d [30])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .DI(\lm32_cpu/instruction_unit/pc_d [30]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [28])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/branch_target_d [29])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .DI(\lm32_cpu/instruction_unit/pc_d [29]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [27])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/branch_target_d [28])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .DI(\lm32_cpu/instruction_unit/pc_d [28]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [26])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/branch_target_d [27])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .DI(\lm32_cpu/instruction_unit/pc_d [27]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [25])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/branch_target_d [26])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .DI(\lm32_cpu/instruction_unit/pc_d [26]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [24])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/branch_target_d [25])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .DI(\lm32_cpu/instruction_unit/pc_d [25]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [23])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/branch_target_d [24])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .DI(\lm32_cpu/instruction_unit/pc_d [24]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [22])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/branch_target_d [23])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .DI(\lm32_cpu/instruction_unit/pc_d [23]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [21])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/branch_target_d [22])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .DI(\lm32_cpu/instruction_unit/pc_d [22]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [20])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/branch_target_d [21])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .DI(\lm32_cpu/instruction_unit/pc_d [21]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [19])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/branch_target_d [20])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .DI(\lm32_cpu/instruction_unit/pc_d [20]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [18])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/branch_target_d [19])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .DI(\lm32_cpu/instruction_unit/pc_d [19]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [17])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/branch_target_d [18])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .DI(\lm32_cpu/instruction_unit/pc_d [18]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [16])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/branch_target_d [17])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .DI(\lm32_cpu/instruction_unit/pc_d [17]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<15>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [17]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [15])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/branch_target_d [16])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .DI(\lm32_cpu/instruction_unit/pc_d [16]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<14>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [16]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [14])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/branch_target_d [15])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .DI(\lm32_cpu/instruction_unit/pc_d [15]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<13>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [15]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [13])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/branch_target_d [14])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .DI(\lm32_cpu/instruction_unit/pc_d [14]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<12>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [14]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [12])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/branch_target_d [13])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .DI(\lm32_cpu/instruction_unit/pc_d [13]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<11>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [13]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [11])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/branch_target_d [12])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .DI(\lm32_cpu/instruction_unit/pc_d [12]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<10>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [12]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [10])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/branch_target_d [11])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .DI(\lm32_cpu/instruction_unit/pc_d [11]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<9>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [11]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [9])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/branch_target_d [10])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .DI(\lm32_cpu/instruction_unit/pc_d [10]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<8>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [10]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [8])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/branch_target_d [9])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .DI(\lm32_cpu/instruction_unit/pc_d [9]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<7>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [9]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [7])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/branch_target_d [8])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .DI(\lm32_cpu/instruction_unit/pc_d [8]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [8]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [6])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/branch_target_d [7])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .DI(\lm32_cpu/instruction_unit/pc_d [7]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [7]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [5])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/branch_target_d [6])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .DI(\lm32_cpu/instruction_unit/pc_d [6]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [6]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [4])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/branch_target_d [5])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .DI(\lm32_cpu/instruction_unit/pc_d [5]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [5]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [3])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/branch_target_d [4])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .DI(\lm32_cpu/instruction_unit/pc_d [4]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [4]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [2])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/branch_target_d [3])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .DI(\lm32_cpu/instruction_unit/pc_d [3]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [3]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [1])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<0>  (
    .CI(Mcount_sdram_postponer_count),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/branch_target_d [2])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(\lm32_cpu/instruction_unit/pc_d [2]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [2]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [0])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<31>  (
    .CI(\lm32_cpu/Mcount_cc_cy [30]),
    .LI(\lm32_cpu/Mcount_cc_xor<31>_rt_7008 ),
    .O(\lm32_cpu/Result [31])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .LI(\lm32_cpu/Mcount_cc_cy<30>_rt_6946 ),
    .O(\lm32_cpu/Result [30])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<30>_rt_6946 ),
    .O(\lm32_cpu/Mcount_cc_cy [30])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .LI(\lm32_cpu/Mcount_cc_cy<29>_rt_6947 ),
    .O(\lm32_cpu/Result [29])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<29>_rt_6947 ),
    .O(\lm32_cpu/Mcount_cc_cy [29])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .LI(\lm32_cpu/Mcount_cc_cy<28>_rt_6948 ),
    .O(\lm32_cpu/Result [28])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<28>_rt_6948 ),
    .O(\lm32_cpu/Mcount_cc_cy [28])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .LI(\lm32_cpu/Mcount_cc_cy<27>_rt_6949 ),
    .O(\lm32_cpu/Result [27])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<27>_rt_6949 ),
    .O(\lm32_cpu/Mcount_cc_cy [27])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .LI(\lm32_cpu/Mcount_cc_cy<26>_rt_6950 ),
    .O(\lm32_cpu/Result [26])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<26>_rt_6950 ),
    .O(\lm32_cpu/Mcount_cc_cy [26])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .LI(\lm32_cpu/Mcount_cc_cy<25>_rt_6951 ),
    .O(\lm32_cpu/Result [25])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<25>_rt_6951 ),
    .O(\lm32_cpu/Mcount_cc_cy [25])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .LI(\lm32_cpu/Mcount_cc_cy<24>_rt_6952 ),
    .O(\lm32_cpu/Result [24])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<24>_rt_6952 ),
    .O(\lm32_cpu/Mcount_cc_cy [24])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .LI(\lm32_cpu/Mcount_cc_cy<23>_rt_6953 ),
    .O(\lm32_cpu/Result [23])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<23>_rt_6953 ),
    .O(\lm32_cpu/Mcount_cc_cy [23])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .LI(\lm32_cpu/Mcount_cc_cy<22>_rt_6954 ),
    .O(\lm32_cpu/Result [22])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<22>_rt_6954 ),
    .O(\lm32_cpu/Mcount_cc_cy [22])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .LI(\lm32_cpu/Mcount_cc_cy<21>_rt_6955 ),
    .O(\lm32_cpu/Result [21])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<21>_rt_6955 ),
    .O(\lm32_cpu/Mcount_cc_cy [21])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .LI(\lm32_cpu/Mcount_cc_cy<20>_rt_6956 ),
    .O(\lm32_cpu/Result [20])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<20>_rt_6956 ),
    .O(\lm32_cpu/Mcount_cc_cy [20])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .LI(\lm32_cpu/Mcount_cc_cy<19>_rt_6957 ),
    .O(\lm32_cpu/Result [19])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<19>_rt_6957 ),
    .O(\lm32_cpu/Mcount_cc_cy [19])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .LI(\lm32_cpu/Mcount_cc_cy<18>_rt_6958 ),
    .O(\lm32_cpu/Result [18])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<18>_rt_6958 ),
    .O(\lm32_cpu/Mcount_cc_cy [18])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .LI(\lm32_cpu/Mcount_cc_cy<17>_rt_6959 ),
    .O(\lm32_cpu/Result [17])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<17>_rt_6959 ),
    .O(\lm32_cpu/Mcount_cc_cy [17])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .LI(\lm32_cpu/Mcount_cc_cy<16>_rt_6960 ),
    .O(\lm32_cpu/Result [16])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<16>_rt_6960 ),
    .O(\lm32_cpu/Mcount_cc_cy [16])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .LI(\lm32_cpu/Mcount_cc_cy<15>_rt_6961 ),
    .O(\lm32_cpu/Result [15])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<15>_rt_6961 ),
    .O(\lm32_cpu/Mcount_cc_cy [15])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .LI(\lm32_cpu/Mcount_cc_cy<14>_rt_6962 ),
    .O(\lm32_cpu/Result [14])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<14>_rt_6962 ),
    .O(\lm32_cpu/Mcount_cc_cy [14])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .LI(\lm32_cpu/Mcount_cc_cy<13>_rt_6963 ),
    .O(\lm32_cpu/Result [13])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<13>_rt_6963 ),
    .O(\lm32_cpu/Mcount_cc_cy [13])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .LI(\lm32_cpu/Mcount_cc_cy<12>_rt_6964 ),
    .O(\lm32_cpu/Result [12])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<12>_rt_6964 ),
    .O(\lm32_cpu/Mcount_cc_cy [12])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .LI(\lm32_cpu/Mcount_cc_cy<11>_rt_6965 ),
    .O(\lm32_cpu/Result [11])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<11>_rt_6965 ),
    .O(\lm32_cpu/Mcount_cc_cy [11])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .LI(\lm32_cpu/Mcount_cc_cy<10>_rt_6966 ),
    .O(\lm32_cpu/Result [10])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<10>_rt_6966 ),
    .O(\lm32_cpu/Mcount_cc_cy [10])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .LI(\lm32_cpu/Mcount_cc_cy<9>_rt_6967 ),
    .O(\lm32_cpu/Result [9])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<9>_rt_6967 ),
    .O(\lm32_cpu/Mcount_cc_cy [9])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .LI(\lm32_cpu/Mcount_cc_cy<8>_rt_6968 ),
    .O(\lm32_cpu/Result [8])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<8>_rt_6968 ),
    .O(\lm32_cpu/Mcount_cc_cy [8])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .LI(\lm32_cpu/Mcount_cc_cy<7>_rt_6969 ),
    .O(\lm32_cpu/Result [7])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<7>_rt_6969 ),
    .O(\lm32_cpu/Mcount_cc_cy [7])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .LI(\lm32_cpu/Mcount_cc_cy<6>_rt_6970 ),
    .O(\lm32_cpu/Result [6])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<6>_rt_6970 ),
    .O(\lm32_cpu/Mcount_cc_cy [6])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .LI(\lm32_cpu/Mcount_cc_cy<5>_rt_6971 ),
    .O(\lm32_cpu/Result [5])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<5>_rt_6971 ),
    .O(\lm32_cpu/Mcount_cc_cy [5])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .LI(\lm32_cpu/Mcount_cc_cy<4>_rt_6972 ),
    .O(\lm32_cpu/Result [4])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<4>_rt_6972 ),
    .O(\lm32_cpu/Mcount_cc_cy [4])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .LI(\lm32_cpu/Mcount_cc_cy<3>_rt_6973 ),
    .O(\lm32_cpu/Result [3])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<3>_rt_6973 ),
    .O(\lm32_cpu/Mcount_cc_cy [3])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .LI(\lm32_cpu/Mcount_cc_cy<2>_rt_6974 ),
    .O(\lm32_cpu/Result [2])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<2>_rt_6974 ),
    .O(\lm32_cpu/Mcount_cc_cy [2])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .LI(\lm32_cpu/Mcount_cc_cy<1>_rt_6975 ),
    .O(\lm32_cpu/Result [1])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcount_cc_cy<1>_rt_6975 ),
    .O(\lm32_cpu/Mcount_cc_cy [1])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<0>  (
    .CI(Mcount_sdram_postponer_count),
    .LI(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Result [0])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Mcount_cc_cy [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<32>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31]),
    .LI(sdram_tccdcon_ready),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [32])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_3387 ),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_3387 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_3387 ),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_3387 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<10>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [9]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [10]),
    .O(\lm32_cpu/cmp_zero )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [10])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<9>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [8]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [9]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_1_x [28]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [9])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<8>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [7]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_1_x [25]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [8])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<7>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [6]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [7]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_1_x [22]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [7])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<6>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [5]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [6]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_1_x [19]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [6])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<5>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [4]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_1_x [16]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [5])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<4>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [3]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [4]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_1_x [13]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [4])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<3>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [2]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [3]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_1_x [10]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [3])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<2>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [1]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_1_x [7]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [2])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<1>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [0]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [1]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [1])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [0]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .I3(\lm32_cpu/operand_1_x [1]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [0])
  );
  FDR   \lm32_cpu/cc_31  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [31])
  );
  FDR   \lm32_cpu/cc_30  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [30])
  );
  FDR   \lm32_cpu/cc_29  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [29])
  );
  FDR   \lm32_cpu/cc_28  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [28])
  );
  FDR   \lm32_cpu/cc_27  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [27])
  );
  FDR   \lm32_cpu/cc_26  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [26])
  );
  FDR   \lm32_cpu/cc_25  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [25])
  );
  FDR   \lm32_cpu/cc_24  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [24])
  );
  FDR   \lm32_cpu/cc_23  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [23])
  );
  FDR   \lm32_cpu/cc_22  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [22])
  );
  FDR   \lm32_cpu/cc_21  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [21])
  );
  FDR   \lm32_cpu/cc_20  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [20])
  );
  FDR   \lm32_cpu/cc_19  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [19])
  );
  FDR   \lm32_cpu/cc_18  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [18])
  );
  FDR   \lm32_cpu/cc_17  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [17])
  );
  FDR   \lm32_cpu/cc_16  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [16])
  );
  FDR   \lm32_cpu/cc_15  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [15])
  );
  FDR   \lm32_cpu/cc_14  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [14])
  );
  FDR   \lm32_cpu/cc_13  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [13])
  );
  FDR   \lm32_cpu/cc_12  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [12])
  );
  FDR   \lm32_cpu/cc_11  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [11])
  );
  FDR   \lm32_cpu/cc_10  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [10])
  );
  FDR   \lm32_cpu/cc_9  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [9])
  );
  FDR   \lm32_cpu/cc_8  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [8])
  );
  FDR   \lm32_cpu/cc_7  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [7])
  );
  FDR   \lm32_cpu/cc_6  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [6])
  );
  FDR   \lm32_cpu/cc_5  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [5])
  );
  FDR   \lm32_cpu/cc_4  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [4])
  );
  FDR   \lm32_cpu/cc_3  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [3])
  );
  FDR   \lm32_cpu/cc_2  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [2])
  );
  FDR   \lm32_cpu/cc_1  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [1])
  );
  FDR   \lm32_cpu/cc_0  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/cc [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers40  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers39  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers41  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers37  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers36  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers38  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers34  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers33  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers35  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers32  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers31  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers30  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers29  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers27  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers26  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers28  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers25  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers24  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers23  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers22  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers20  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers10  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers21  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers9  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers8  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers7  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers6  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers4  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers3  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers5  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers2  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [1])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers133  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers132  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers131  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers129  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers128  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers130  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers127  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers126  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers125  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers124  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers122  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers121  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers123  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers120  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers119  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers118  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers117  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers115  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers114  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers116  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers113  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers112  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers111  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers110  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers18  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers17  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers19  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers16  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers15  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers14  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers13  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers11  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers12  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [1])
  );
  FDR   \lm32_cpu/write_enable_w  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_4013 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_enable_w_4279 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_bypass_enable_x ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/m_bypass_enable_m_4051 )
  );
  FDRE   \lm32_cpu/branch_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_x ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_m_4050 )
  );
  FDRE   \lm32_cpu/csr_write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/csr_write_enable_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/csr_write_enable_x_4118 )
  );
  FDRE   \lm32_cpu/eret_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/eret_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eret_x_4119 )
  );
  FDRE   \lm32_cpu/scall_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/scall_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/scall_x_4120 )
  );
  FDRE   \lm32_cpu/csr_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/csr_x [2])
  );
  FDRE   \lm32_cpu/csr_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/csr_x [1])
  );
  FDRE   \lm32_cpu/csr_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/csr_x [0])
  );
  FDRE   \lm32_cpu/write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_enable_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_enable_x_4139 )
  );
  FDRE   \lm32_cpu/x_bypass_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_bypass_enable_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/x_bypass_enable_x_4141 )
  );
  FDRE   \lm32_cpu/branch_target_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [31])
  );
  FDRE   \lm32_cpu/branch_target_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [30])
  );
  FDRE   \lm32_cpu/branch_target_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [29])
  );
  FDRE   \lm32_cpu/branch_target_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [28])
  );
  FDRE   \lm32_cpu/branch_target_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [27])
  );
  FDRE   \lm32_cpu/branch_target_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [26])
  );
  FDRE   \lm32_cpu/branch_target_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [25])
  );
  FDRE   \lm32_cpu/branch_target_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [24])
  );
  FDRE   \lm32_cpu/branch_target_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [23])
  );
  FDRE   \lm32_cpu/branch_target_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [22])
  );
  FDRE   \lm32_cpu/branch_target_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [21])
  );
  FDRE   \lm32_cpu/branch_target_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [20])
  );
  FDRE   \lm32_cpu/branch_target_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [19])
  );
  FDRE   \lm32_cpu/branch_target_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [18])
  );
  FDRE   \lm32_cpu/branch_target_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [17])
  );
  FDRE   \lm32_cpu/branch_target_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [16])
  );
  FDRE   \lm32_cpu/branch_target_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [15])
  );
  FDRE   \lm32_cpu/branch_target_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [14])
  );
  FDRE   \lm32_cpu/branch_target_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [13])
  );
  FDRE   \lm32_cpu/branch_target_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [12])
  );
  FDRE   \lm32_cpu/branch_target_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [11])
  );
  FDRE   \lm32_cpu/branch_target_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [10])
  );
  FDRE   \lm32_cpu/branch_target_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [9])
  );
  FDRE   \lm32_cpu/branch_target_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [8])
  );
  FDRE   \lm32_cpu/branch_target_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [7])
  );
  FDRE   \lm32_cpu/branch_target_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [6])
  );
  FDRE   \lm32_cpu/branch_target_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [5])
  );
  FDRE   \lm32_cpu/branch_target_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [4])
  );
  FDRE   \lm32_cpu/branch_target_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [3])
  );
  FDRE   \lm32_cpu/branch_target_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_m [2])
  );
  FDRE   \lm32_cpu/branch_target_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [31])
  );
  FDRE   \lm32_cpu/branch_target_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [30])
  );
  FDRE   \lm32_cpu/branch_target_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [29])
  );
  FDRE   \lm32_cpu/branch_target_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [28])
  );
  FDRE   \lm32_cpu/branch_target_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [27])
  );
  FDRE   \lm32_cpu/branch_target_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [26])
  );
  FDRE   \lm32_cpu/branch_target_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [25])
  );
  FDRE   \lm32_cpu/branch_target_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [24])
  );
  FDRE   \lm32_cpu/branch_target_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [23])
  );
  FDRE   \lm32_cpu/branch_target_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [22])
  );
  FDRE   \lm32_cpu/branch_target_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [21])
  );
  FDRE   \lm32_cpu/branch_target_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [20])
  );
  FDRE   \lm32_cpu/branch_target_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [19])
  );
  FDRE   \lm32_cpu/branch_target_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [18])
  );
  FDRE   \lm32_cpu/branch_target_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [17])
  );
  FDRE   \lm32_cpu/branch_target_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [16])
  );
  FDRE   \lm32_cpu/branch_target_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [15])
  );
  FDRE   \lm32_cpu/branch_target_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [14])
  );
  FDRE   \lm32_cpu/branch_target_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [13])
  );
  FDRE   \lm32_cpu/branch_target_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [12])
  );
  FDRE   \lm32_cpu/branch_target_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [11])
  );
  FDRE   \lm32_cpu/branch_target_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [10])
  );
  FDRE   \lm32_cpu/branch_target_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [9])
  );
  FDRE   \lm32_cpu/branch_target_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [8])
  );
  FDRE   \lm32_cpu/branch_target_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [7])
  );
  FDRE   \lm32_cpu/branch_target_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [6])
  );
  FDRE   \lm32_cpu/branch_target_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [5])
  );
  FDRE   \lm32_cpu/branch_target_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [4])
  );
  FDRE   \lm32_cpu/branch_target_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [3])
  );
  FDRE   \lm32_cpu/branch_target_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_target_x [2])
  );
  FDR   \lm32_cpu/operand_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [31])
  );
  FDR   \lm32_cpu/operand_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [30])
  );
  FDR   \lm32_cpu/operand_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [29])
  );
  FDR   \lm32_cpu/operand_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [28])
  );
  FDR   \lm32_cpu/operand_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [27])
  );
  FDR   \lm32_cpu/operand_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [26])
  );
  FDR   \lm32_cpu/operand_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [25])
  );
  FDR   \lm32_cpu/operand_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [24])
  );
  FDR   \lm32_cpu/operand_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [23])
  );
  FDR   \lm32_cpu/operand_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [22])
  );
  FDR   \lm32_cpu/operand_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [21])
  );
  FDR   \lm32_cpu/operand_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [20])
  );
  FDR   \lm32_cpu/operand_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [19])
  );
  FDR   \lm32_cpu/operand_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [18])
  );
  FDR   \lm32_cpu/operand_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [17])
  );
  FDR   \lm32_cpu/operand_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [16])
  );
  FDR   \lm32_cpu/operand_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [15])
  );
  FDR   \lm32_cpu/operand_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [14])
  );
  FDR   \lm32_cpu/operand_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [13])
  );
  FDR   \lm32_cpu/operand_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [12])
  );
  FDR   \lm32_cpu/operand_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [11])
  );
  FDR   \lm32_cpu/operand_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [10])
  );
  FDR   \lm32_cpu/operand_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [9])
  );
  FDR   \lm32_cpu/operand_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [8])
  );
  FDR   \lm32_cpu/operand_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [7])
  );
  FDR   \lm32_cpu/operand_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [6])
  );
  FDR   \lm32_cpu/operand_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [5])
  );
  FDR   \lm32_cpu/operand_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [4])
  );
  FDR   \lm32_cpu/operand_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [3])
  );
  FDR   \lm32_cpu/operand_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [2])
  );
  FDR   \lm32_cpu/operand_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [1])
  );
  FDR   \lm32_cpu/operand_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_w [0])
  );
  FDRE   \lm32_cpu/operand_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [31])
  );
  FDRE   \lm32_cpu/operand_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [30])
  );
  FDRE   \lm32_cpu/operand_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [29])
  );
  FDRE   \lm32_cpu/operand_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [28])
  );
  FDRE   \lm32_cpu/operand_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [27])
  );
  FDRE   \lm32_cpu/operand_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [26])
  );
  FDRE   \lm32_cpu/operand_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [25])
  );
  FDRE   \lm32_cpu/operand_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [24])
  );
  FDRE   \lm32_cpu/operand_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [23])
  );
  FDRE   \lm32_cpu/operand_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [22])
  );
  FDRE   \lm32_cpu/operand_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [21])
  );
  FDRE   \lm32_cpu/operand_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [20])
  );
  FDRE   \lm32_cpu/operand_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [19])
  );
  FDRE   \lm32_cpu/operand_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [18])
  );
  FDRE   \lm32_cpu/operand_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [17])
  );
  FDRE   \lm32_cpu/operand_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [16])
  );
  FDRE   \lm32_cpu/operand_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [15])
  );
  FDRE   \lm32_cpu/operand_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [14])
  );
  FDRE   \lm32_cpu/operand_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [13])
  );
  FDRE   \lm32_cpu/operand_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [12])
  );
  FDRE   \lm32_cpu/operand_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [11])
  );
  FDRE   \lm32_cpu/operand_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [10])
  );
  FDRE   \lm32_cpu/operand_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [9])
  );
  FDRE   \lm32_cpu/operand_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [8])
  );
  FDRE   \lm32_cpu/operand_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [7])
  );
  FDRE   \lm32_cpu/operand_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [6])
  );
  FDRE   \lm32_cpu/operand_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [5])
  );
  FDRE   \lm32_cpu/operand_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [4])
  );
  FDRE   \lm32_cpu/operand_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [3])
  );
  FDRE   \lm32_cpu/operand_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [2])
  );
  FDRE   \lm32_cpu/operand_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [1])
  );
  FDRE   \lm32_cpu/operand_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_m [0])
  );
  FDRE   \lm32_cpu/condition_met_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_met_x ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/condition_met_m_4039 )
  );
  FDRE   \lm32_cpu/eba_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [31])
  );
  FDRE   \lm32_cpu/eba_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [30])
  );
  FDRE   \lm32_cpu/eba_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [29])
  );
  FDRE   \lm32_cpu/eba_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [28])
  );
  FDRE   \lm32_cpu/eba_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [27])
  );
  FDRE   \lm32_cpu/eba_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [26])
  );
  FDRE   \lm32_cpu/eba_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [25])
  );
  FDRE   \lm32_cpu/eba_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [24])
  );
  FDRE   \lm32_cpu/eba_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [23])
  );
  FDRE   \lm32_cpu/eba_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [22])
  );
  FDRE   \lm32_cpu/eba_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [21])
  );
  FDRE   \lm32_cpu/eba_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [20])
  );
  FDRE   \lm32_cpu/eba_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [19])
  );
  FDRE   \lm32_cpu/eba_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [18])
  );
  FDRE   \lm32_cpu/eba_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [17])
  );
  FDRE   \lm32_cpu/eba_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [16])
  );
  FDRE   \lm32_cpu/eba_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [15])
  );
  FDRE   \lm32_cpu/eba_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [14])
  );
  FDRE   \lm32_cpu/eba_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [13])
  );
  FDRE   \lm32_cpu/eba_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [12])
  );
  FDRE   \lm32_cpu/eba_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [11])
  );
  FDRE   \lm32_cpu/eba_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [10])
  );
  FDRE   \lm32_cpu/eba_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/eba [9])
  );
  FDRE   \lm32_cpu/operand_1_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [31])
  );
  FDRE   \lm32_cpu/operand_1_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [30])
  );
  FDRE   \lm32_cpu/operand_1_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [29])
  );
  FDRE   \lm32_cpu/operand_1_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [28])
  );
  FDRE   \lm32_cpu/operand_1_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [27])
  );
  FDRE   \lm32_cpu/operand_1_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [26])
  );
  FDRE   \lm32_cpu/operand_1_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [25])
  );
  FDRE   \lm32_cpu/operand_1_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [24])
  );
  FDRE   \lm32_cpu/operand_1_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [23])
  );
  FDRE   \lm32_cpu/operand_1_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [22])
  );
  FDRE   \lm32_cpu/operand_1_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [21])
  );
  FDRE   \lm32_cpu/operand_1_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [20])
  );
  FDRE   \lm32_cpu/operand_1_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [19])
  );
  FDRE   \lm32_cpu/operand_1_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [18])
  );
  FDRE   \lm32_cpu/operand_1_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [17])
  );
  FDRE   \lm32_cpu/operand_1_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [16])
  );
  FDRE   \lm32_cpu/operand_1_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [15])
  );
  FDRE   \lm32_cpu/operand_1_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [14])
  );
  FDRE   \lm32_cpu/operand_1_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [13])
  );
  FDRE   \lm32_cpu/operand_1_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [12])
  );
  FDRE   \lm32_cpu/operand_1_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [11])
  );
  FDRE   \lm32_cpu/operand_1_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [10])
  );
  FDRE   \lm32_cpu/operand_1_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [9])
  );
  FDRE   \lm32_cpu/operand_1_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [8])
  );
  FDRE   \lm32_cpu/operand_1_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [7])
  );
  FDRE   \lm32_cpu/operand_1_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [6])
  );
  FDRE   \lm32_cpu/operand_1_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [5])
  );
  FDRE   \lm32_cpu/operand_1_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [4])
  );
  FDRE   \lm32_cpu/operand_1_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [3])
  );
  FDRE   \lm32_cpu/operand_1_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [2])
  );
  FDRE   \lm32_cpu/operand_1_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [1])
  );
  FDRE   \lm32_cpu/operand_1_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_1_x [0])
  );
  FDRE   \lm32_cpu/store_operand_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [31])
  );
  FDRE   \lm32_cpu/store_operand_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [30])
  );
  FDRE   \lm32_cpu/store_operand_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [29])
  );
  FDRE   \lm32_cpu/store_operand_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [28])
  );
  FDRE   \lm32_cpu/store_operand_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [27])
  );
  FDRE   \lm32_cpu/store_operand_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [26])
  );
  FDRE   \lm32_cpu/store_operand_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [25])
  );
  FDRE   \lm32_cpu/store_operand_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [24])
  );
  FDRE   \lm32_cpu/store_operand_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [23])
  );
  FDRE   \lm32_cpu/store_operand_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [22])
  );
  FDRE   \lm32_cpu/store_operand_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [21])
  );
  FDRE   \lm32_cpu/store_operand_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [20])
  );
  FDRE   \lm32_cpu/store_operand_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [19])
  );
  FDRE   \lm32_cpu/store_operand_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [18])
  );
  FDRE   \lm32_cpu/store_operand_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [17])
  );
  FDRE   \lm32_cpu/store_operand_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [16])
  );
  FDRE   \lm32_cpu/store_operand_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [15])
  );
  FDRE   \lm32_cpu/store_operand_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [14])
  );
  FDRE   \lm32_cpu/store_operand_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [13])
  );
  FDRE   \lm32_cpu/store_operand_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [12])
  );
  FDRE   \lm32_cpu/store_operand_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [11])
  );
  FDRE   \lm32_cpu/store_operand_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [10])
  );
  FDRE   \lm32_cpu/store_operand_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [9])
  );
  FDRE   \lm32_cpu/store_operand_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [8])
  );
  FDRE   \lm32_cpu/store_operand_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [7])
  );
  FDRE   \lm32_cpu/store_operand_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [6])
  );
  FDRE   \lm32_cpu/store_operand_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [5])
  );
  FDRE   \lm32_cpu/store_operand_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [4])
  );
  FDRE   \lm32_cpu/store_operand_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [3])
  );
  FDRE   \lm32_cpu/store_operand_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [2])
  );
  FDRE   \lm32_cpu/store_operand_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [1])
  );
  FDRE   \lm32_cpu/store_operand_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_operand_x [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_taken_x_4124 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_predict_taken_m_4048 )
  );
  FDR   \lm32_cpu/write_idx_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_w [4])
  );
  FDR   \lm32_cpu/write_idx_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_w [3])
  );
  FDR   \lm32_cpu/write_idx_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_w [2])
  );
  FDR   \lm32_cpu/write_idx_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_w [1])
  );
  FDR   \lm32_cpu/write_idx_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_w [0])
  );
  FDR   \lm32_cpu/w_result_sel_mul_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_mul_m ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/w_result_sel_mul_w_4285 )
  );
  FDR   \lm32_cpu/w_result_sel_load_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_load_m ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/w_result_sel_load_w_4286 )
  );
  FDRE   \lm32_cpu/write_idx_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<4> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_m [4])
  );
  FDRE   \lm32_cpu/write_idx_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<3> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_m [3])
  );
  FDRE   \lm32_cpu/write_idx_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<2> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_m [2])
  );
  FDRE   \lm32_cpu/write_idx_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<1> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_m [1])
  );
  FDRE   \lm32_cpu/write_idx_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<0> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_m [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_predict_taken_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_predict_taken_x_4124 )
  );
  FDRE   \lm32_cpu/load_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_4130 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_m_4046 )
  );
  FDRE   \lm32_cpu/store_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_x_4129 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_m_4045 )
  );
  FDRE   \lm32_cpu/branch_predict_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_x ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_predict_m_4049 )
  );
  FDRE   \lm32_cpu/m_result_sel_shift_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_shift_x ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/m_result_sel_shift_m_4054 )
  );
  FDRE   \lm32_cpu/m_result_sel_compare_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_compare_x ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/m_result_sel_compare_m_4055 )
  );
  FDRE   \lm32_cpu/operand_0_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [31])
  );
  FDRE   \lm32_cpu/operand_0_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [30])
  );
  FDRE   \lm32_cpu/operand_0_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [29])
  );
  FDRE   \lm32_cpu/operand_0_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [28])
  );
  FDRE   \lm32_cpu/operand_0_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [27])
  );
  FDRE   \lm32_cpu/operand_0_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [26])
  );
  FDRE   \lm32_cpu/operand_0_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [25])
  );
  FDRE   \lm32_cpu/operand_0_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [24])
  );
  FDRE   \lm32_cpu/operand_0_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [23])
  );
  FDRE   \lm32_cpu/operand_0_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [22])
  );
  FDRE   \lm32_cpu/operand_0_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [21])
  );
  FDRE   \lm32_cpu/operand_0_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [20])
  );
  FDRE   \lm32_cpu/operand_0_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [19])
  );
  FDRE   \lm32_cpu/operand_0_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [18])
  );
  FDRE   \lm32_cpu/operand_0_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [17])
  );
  FDRE   \lm32_cpu/operand_0_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [16])
  );
  FDRE   \lm32_cpu/operand_0_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [15])
  );
  FDRE   \lm32_cpu/operand_0_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [14])
  );
  FDRE   \lm32_cpu/operand_0_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [13])
  );
  FDRE   \lm32_cpu/operand_0_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [12])
  );
  FDRE   \lm32_cpu/operand_0_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [11])
  );
  FDRE   \lm32_cpu/operand_0_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [10])
  );
  FDRE   \lm32_cpu/operand_0_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [9])
  );
  FDRE   \lm32_cpu/operand_0_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [8])
  );
  FDRE   \lm32_cpu/operand_0_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [7])
  );
  FDRE   \lm32_cpu/operand_0_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [6])
  );
  FDRE   \lm32_cpu/operand_0_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [5])
  );
  FDRE   \lm32_cpu/operand_0_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [4])
  );
  FDRE   \lm32_cpu/operand_0_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [3])
  );
  FDRE   \lm32_cpu/operand_0_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [2])
  );
  FDRE   \lm32_cpu/operand_0_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [1])
  );
  FDRE   \lm32_cpu/operand_0_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/operand_0_x [0])
  );
  FDR   \lm32_cpu/exception_w  (
    .C(sys_clk),
    .D(\lm32_cpu/exception_m_4047 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/exception_w_4278 )
  );
  FDR   \lm32_cpu/valid_w  (
    .C(sys_clk),
    .D(\lm32_cpu/GND_27_o_valid_m_MUX_1455_o ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/valid_w_4319 )
  );
  FDRE   \lm32_cpu/exception_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1914_o ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/exception_m_4047 )
  );
  FDRE   \lm32_cpu/condition_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/condition_x [2])
  );
  FDRE   \lm32_cpu/condition_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/condition_x [1])
  );
  FDRE   \lm32_cpu/condition_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/condition_x [0])
  );
  FDRE   \lm32_cpu/direction_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/direction_x_4127 )
  );
  FDRE   \lm32_cpu/adder_op_x_n  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d_INV_446_o ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/adder_op_x_n_4128 )
  );
  FDRE   \lm32_cpu/adder_op_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/adder_op_x_3387 )
  );
  FDRE   \lm32_cpu/store_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/store_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/store_x_4129 )
  );
  FDRE   \lm32_cpu/load_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/load_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_x_4130 )
  );
  FDRE   \lm32_cpu/write_idx_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_x [4])
  );
  FDRE   \lm32_cpu/write_idx_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_x [3])
  );
  FDRE   \lm32_cpu/write_idx_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_x [2])
  );
  FDRE   \lm32_cpu/write_idx_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_x [1])
  );
  FDRE   \lm32_cpu/write_idx_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_idx_x [0])
  );
  FDRE   \lm32_cpu/x_result_sel_add_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_add_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/x_result_sel_add_x_4145 )
  );
  FDRE   \lm32_cpu/x_result_sel_mc_arith_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_mc_arith_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/x_result_sel_mc_arith_x_4147 )
  );
  FDRE   \lm32_cpu/x_result_sel_csr_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_csr_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/x_result_sel_csr_x_4148 )
  );
  FDRE   \lm32_cpu/x_result_sel_sext_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_sext_d ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/x_result_sel_sext_x_4146 )
  );
  FDRE   \lm32_cpu/interrupt_unit/im_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [31])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [30])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [29])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [28])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [27])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [26])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [25])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [24])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [23])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [22])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [21])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [20])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [19])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [18])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [17])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [16])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [15])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [14])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [13])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [12])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [11])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [10])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [9])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [8])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [7])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [6])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [5])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [4])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [3])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [2])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [1])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/im [0])
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<29>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<28>_4600 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<29>_rt_7009 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<29> )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>_4601 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<28>_rt_6976 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<28> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>_4601 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<28>_rt_6976 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<28>_4600 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>_4602 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>_rt_6977 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<27> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>_4602 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>_rt_6977 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>_4601 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>_4603 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>_rt_6978 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<26> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>_4603 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>_rt_6978 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>_4602 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>_4604 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>_rt_6979 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<25> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>_4604 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>_rt_6979 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>_4603 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>_4605 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>_rt_6980 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<24> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>_4605 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>_rt_6980 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>_4604 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>_4606 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>_rt_6981 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<23> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>_4606 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>_rt_6981 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>_4605 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>_4607 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>_rt_6982 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<22> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>_4607 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>_rt_6982 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>_4606 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>_4608 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>_rt_6983 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<21> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>_4608 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>_rt_6983 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>_4607 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>_4609 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>_rt_6984 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<20> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>_4609 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>_rt_6984 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>_4608 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>_4610 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>_rt_6985 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<19> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>_4610 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>_rt_6985 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>_4609 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>_4611 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>_rt_6986 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<18> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>_4611 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>_rt_6986 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>_4610 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>_4612 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>_rt_6987 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<17> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>_4612 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>_rt_6987 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>_4611 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>_4613 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>_rt_6988 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<16> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>_4613 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>_rt_6988 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>_4612 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>_4614 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>_rt_6989 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<15> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>_4614 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>_rt_6989 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>_4613 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>_4615 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>_rt_6990 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<14> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>_4615 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>_rt_6990 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>_4614 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>_4616 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>_rt_6991 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<13> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>_4616 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>_rt_6991 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>_4615 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>_4617 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>_rt_6992 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<12> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>_4617 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>_rt_6992 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>_4616 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>_4618 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>_rt_6993 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<11> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>_4618 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>_rt_6993 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>_4617 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>_4619 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>_rt_6994 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<10> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>_4619 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>_rt_6994 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>_4618 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>_4620 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>_rt_6995 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<9> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>_4620 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>_rt_6995 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>_4619 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>_4621 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>_rt_6996 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<8> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>_4621 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>_rt_6996 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>_4620 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>_4622 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>_rt_6997 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<7> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>_4622 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>_rt_6997 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>_4621 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>_4623 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>_rt_6998 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<6> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>_4623 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>_rt_6998 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>_4622 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>_4624 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>_rt_6999 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<5> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>_4624 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>_rt_6999 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>_4623 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>_4625 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>_rt_7000 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<4> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>_4625 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>_rt_7000 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>_4624 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>_4626 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>_rt_7001 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<3> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>_4626 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>_rt_7001 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>_4625 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>_4627 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>_rt_7002 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<2> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>_4627 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>_rt_7002 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>_4626 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<0>_4628 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>_rt_7003 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<1> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<0>_4628 ),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>_rt_7003 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>_4627 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<0>  (
    .CI(Mcount_sdram_postponer_count),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<0> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<0>  (
    .CI(Mcount_sdram_postponer_count),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<0>_4628 )
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [31]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [31])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [30]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [30])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [29]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [29])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [28]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [28])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [27]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [27])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [26]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [26])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [25]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [25])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [24]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [24])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [23]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [23])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [22]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [22])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [21]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [21])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [20]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [20])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [19]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [19])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [18]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [18])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [17]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [17])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [16]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [16])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [15]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [15])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [14]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [14])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [13]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [13])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [12]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [12])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [11])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [10])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [9])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [8])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [7])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [6])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [5])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [4])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [3])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [2])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [31])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [30])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [29])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [28])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [27])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [26])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [25])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [24])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [23])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [22])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [21])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [20])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [19])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [18])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [17])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [16])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [15])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [14])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [13])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [12])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [11])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [10])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [9])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [8])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [7])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [6])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [5])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [4])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [3])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [2])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [31])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [30])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [29])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [28])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [27])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [26])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [25])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [24])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [23])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [22])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [21])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [20])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [19])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [18])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [17])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [16])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [15])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [14])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [13])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [12])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [11])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [10])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [9])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [8])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [7])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [6])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [5])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [4])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [3])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [1])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [0])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [31])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [30])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [29])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [28])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [27])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [26])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [25])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [24])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [23])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [22])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [21])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [20])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [19])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [18])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [17])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [16])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [15])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [14])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [13])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [12])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [11])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [10])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [9])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [8])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [7])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [6])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [5])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [4])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [3])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_ready_4817 )
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [31])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [30])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [29])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [28])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [27])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [26])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [25])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [24])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [23])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [22])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [21])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [20])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [19])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [18])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [17])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [16])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [15])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [14])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [13])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [12])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [11])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [10])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [9])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [8])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [7])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [6])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [5])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [4])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [3])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [1])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [18]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [15]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ),
    .I1(\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ),
    .I2(\lm32_cpu/instruction_unit/pc_f [12]),
    .I3(\lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ),
    .I4(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/instruction_unit/icache/Result [7])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Result [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Result [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Result [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Result [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Result [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Result [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<0>  (
    .CI(sdram_tccdcon_ready),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_7004 ),
    .O(\lm32_cpu/instruction_unit/icache/Result [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_7004 ),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [7]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [7])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [6]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [6])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [5]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [5])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [4]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [4])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [3]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [3])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [2]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [2])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [1]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [1])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [0]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [0])
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/icache_refill_request ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/refilling_4453 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_4986 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [3])
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/restart_request_4455 )
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_31_dpot_7163 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [31])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_30_dpot_7162 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [30])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_29_dpot_7161 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [29])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_28_dpot_7160 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [28])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_27_dpot_7159 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [27])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_26_dpot_7158 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [26])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_25_dpot_7157 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [25])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_24_dpot_7156 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [24])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_23_dpot_7155 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [23])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_22_dpot_7154 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [22])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_21_dpot_7153 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [21])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_20_dpot_7152 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [20])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_19_dpot_7151 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [19])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_18_dpot_7150 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [18])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_17_dpot_7149 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [17])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_16_dpot_7148 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [16])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_15_dpot_7147 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [15])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_14_dpot_7146 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [14])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_13_dpot_7145 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [13])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_12_dpot_7144 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [12])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_11_dpot_7143 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [11])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_10_dpot_7142 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [10])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_9_dpot_7141 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [9])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_8_dpot_7140 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [8])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_7_dpot_7139 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [7])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_6_dpot_7138 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [6])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_5_dpot_7137 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [5])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_4_dpot_7136 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [4])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_3_dpot_7135 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [3])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_2_dpot_7134 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [2])
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> )
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [31])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [30])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [29])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [28])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [27])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [26])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [25])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [24])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [23])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [22])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [21])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [20])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [19])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [18])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [17])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [16])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [15])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [14])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [13])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [12])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [11])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [10])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [9])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [8])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [7])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [6])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [5])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [4])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [3])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/data_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [2])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [1])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/GND_33_o_GND_33_o_MUX_1054_o ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache_refill_ready_5240 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/adder_result_x[31] ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_select_m_5165 )
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [0])
  );
  FDR   \lm32_cpu/load_store_unit/sign_extend_w  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/sign_extend_m_5203 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_w_5205 )
  );
  FDR   \lm32_cpu/load_store_unit/size_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/size_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/size_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/size_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/dcache_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/dcache_select_x ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache_select_m_5166 )
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/sign_extend_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_m_5203 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/size_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/size_m [0])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[4] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[5] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[6] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[7] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[8] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[9] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[10] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[11] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[2] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[3] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> )
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ),
    .I1(\lm32_cpu/operand_m [29]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ),
    .I1(\lm32_cpu/operand_m [26]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ),
    .I1(\lm32_cpu/operand_m [23]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ),
    .I1(\lm32_cpu/operand_m [20]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ),
    .I1(\lm32_cpu/operand_m [17]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0]),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ),
    .I1(\lm32_cpu/operand_m [14]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ),
    .I1(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ),
    .I2(\lm32_cpu/operand_m [12]),
    .I3(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ),
    .I4(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [7])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<0>  (
    .CI(sdram_tccdcon_ready),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_7005 ),
    .O(\lm32_cpu/load_store_unit/dcache/Result [0])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_sdram_postponer_count),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_7005 ),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [7]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [7])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [6]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [6])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [5]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [5])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [4]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [4])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [3]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [3])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [2]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [2])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [1]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [1])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [0]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refilling_4450 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [3])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [2])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_request_4452 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_5425 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/restart_request_4451 )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [31]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [31])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [30]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [30])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [29]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [29])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [28]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [28])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [27]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [27])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [26]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [26])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [25]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [25])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [24]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [24])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [23]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [23])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [22]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [22])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [21]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [21])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [20]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [20])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [19]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [19])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [18]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [18])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [17]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [17])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [16]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [16])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [15]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [15])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [14]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [14])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [13]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [13])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [12]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [12])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [11]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [11])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [10]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [10])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [9]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [9])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [8]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [8])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [7]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [7])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [6]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [6])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [5]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [5])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [4]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh159 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [31])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh158 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [30])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh157 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [29])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh156 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [28])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh155 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [27])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh154 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [26])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh153 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [25])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh152 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [24])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh151 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [23])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh150 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [22])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh149 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [21])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh148 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [20])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh147 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [19])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh146 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [18])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh145 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [17])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh144 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [16])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh143_5575 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [15])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh142_5576 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [14])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh141_5577 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [13])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh140_5578 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [12])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh139_5579 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [11])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh138_5580 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [10])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh137_5581 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [9])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh136 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [8])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh135 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [7])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh134 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [6])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh133 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [5])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh132 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh131_5587 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [3])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh130_5588 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [2])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh129_5589 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [1])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh128 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/right_shift_result [0])
  );
  FDRE   \lm32_cpu/shifter/direction_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/direction_x_4127 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/shifter/direction_m_5637 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_16 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_0_5769 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_15 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_1_5768 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_14 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_2_5767 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_13 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_3_5766 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_12 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_4_5765 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_11 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_5_5764 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_10 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_6_5763 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_9 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_7_5762 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_8 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_8_5761 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_7 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_9_5760 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_6 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_10_5759 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_5 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_11_5758 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_4 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_12_5757 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_3 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_13_5756 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_2 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_14_5755 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_1 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_15_5754 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_0 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_16_5753 )
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 1 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00232  (
    .CECARRYIN(Mcount_sdram_postponer_count),
    .RSTC(Mcount_sdram_postponer_count),
    .RSTCARRYIN(Mcount_sdram_postponer_count),
    .CED(Mcount_sdram_postponer_count),
    .RSTD(Mcount_sdram_postponer_count),
    .CEOPMODE(Mcount_sdram_postponer_count),
    .CEC(Mcount_sdram_postponer_count),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_sdram_postponer_count),
    .RSTM(Mcount_sdram_postponer_count),
    .CLK(sys_clk),
    .RSTB(sys_rst_cpu_reset_OR_543_o),
    .CEM(Mcount_sdram_postponer_count),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mcount_sdram_postponer_count),
    .CEP(\lm32_cpu/instruction_unit/stall_m_inv ),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_cpu_reset_OR_543_o),
    .RSTP(sys_rst_cpu_reset_OR_543_o),
    .B({Mcount_sdram_postponer_count, \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], \lm32_cpu/d_result_0 [13], 
\lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], \lm32_cpu/d_result_0 [8], 
\lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], \lm32_cpu/d_result_0 [3], 
\lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED }),
    .PCIN({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .C({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED , \lm32_cpu/multiplier/product [31], \lm32_cpu/multiplier/product [30], 
\lm32_cpu/multiplier/product [29], \lm32_cpu/multiplier/product [28], \lm32_cpu/multiplier/product [27], \lm32_cpu/multiplier/product [26], 
\lm32_cpu/multiplier/product [25], \lm32_cpu/multiplier/product [24], \lm32_cpu/multiplier/product [23], \lm32_cpu/multiplier/product [22], 
\lm32_cpu/multiplier/product [21], \lm32_cpu/multiplier/product [20], \lm32_cpu/multiplier/product [19], \lm32_cpu/multiplier/product [18], 
\lm32_cpu/multiplier/product [17]}),
    .OPMODE({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, sdram_tccdcon_ready, Mcount_sdram_postponer_count, sdram_tccdcon_ready}),
    .D({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED }),
    .A({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, \lm32_cpu/d_result_1 [31], \lm32_cpu/d_result_1 [30]
, \lm32_cpu/d_result_1 [29], \lm32_cpu/d_result_1 [28], \lm32_cpu/d_result_1 [27], \lm32_cpu/d_result_1 [26], \lm32_cpu/d_result_1 [25], 
\lm32_cpu/d_result_1 [24], \lm32_cpu/d_result_1 [23], \lm32_cpu/d_result_1 [22], \lm32_cpu/d_result_1 [21], \lm32_cpu/d_result_1 [20], 
\lm32_cpu/d_result_1 [19], \lm32_cpu/d_result_1 [18], \lm32_cpu/d_result_1 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00231  (
    .CECARRYIN(Mcount_sdram_postponer_count),
    .RSTC(Mcount_sdram_postponer_count),
    .RSTCARRYIN(Mcount_sdram_postponer_count),
    .CED(Mcount_sdram_postponer_count),
    .RSTD(Mcount_sdram_postponer_count),
    .CEOPMODE(Mcount_sdram_postponer_count),
    .CEC(Mcount_sdram_postponer_count),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_sdram_postponer_count),
    .RSTM(Mcount_sdram_postponer_count),
    .CLK(sys_clk),
    .RSTB(Mcount_sdram_postponer_count),
    .CEM(Mcount_sdram_postponer_count),
    .CEB(Mcount_sdram_postponer_count),
    .CARRYIN(Mcount_sdram_postponer_count),
    .CEP(Mcount_sdram_postponer_count),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_cpu_reset_OR_543_o),
    .RSTP(Mcount_sdram_postponer_count),
    .B({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED }),
    .C({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 }),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED }),
    .OPMODE({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
sdram_tccdcon_ready, sdram_tccdcon_ready, Mcount_sdram_postponer_count, sdram_tccdcon_ready}),
    .D({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .PCOUT({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .A({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, \lm32_cpu/d_result_0 [31], \lm32_cpu/d_result_0 [30]
, \lm32_cpu/d_result_0 [29], \lm32_cpu/d_result_0 [28], \lm32_cpu/d_result_0 [27], \lm32_cpu/d_result_0 [26], \lm32_cpu/d_result_0 [25], 
\lm32_cpu/d_result_0 [24], \lm32_cpu/d_result_0 [23], \lm32_cpu/d_result_0 [22], \lm32_cpu/d_result_0 [21], \lm32_cpu/d_result_0 [20], 
\lm32_cpu/d_result_0 [19], \lm32_cpu/d_result_0 [18], \lm32_cpu/d_result_0 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n0023  (
    .CECARRYIN(Mcount_sdram_postponer_count),
    .RSTC(Mcount_sdram_postponer_count),
    .RSTCARRYIN(Mcount_sdram_postponer_count),
    .CED(Mcount_sdram_postponer_count),
    .RSTD(Mcount_sdram_postponer_count),
    .CEOPMODE(Mcount_sdram_postponer_count),
    .CEC(Mcount_sdram_postponer_count),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_sdram_postponer_count),
    .RSTM(Mcount_sdram_postponer_count),
    .CLK(sys_clk),
    .RSTB(sys_rst_cpu_reset_OR_543_o),
    .CEM(Mcount_sdram_postponer_count),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mcount_sdram_postponer_count),
    .CEP(Mcount_sdram_postponer_count),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_cpu_reset_OR_543_o),
    .RSTP(Mcount_sdram_postponer_count),
    .B({Mcount_sdram_postponer_count, \lm32_cpu/d_result_1 [16], \lm32_cpu/d_result_1 [15], \lm32_cpu/d_result_1 [14], \lm32_cpu/d_result_1 [13], 
\lm32_cpu/d_result_1 [12], \lm32_cpu/d_result_1 [11], \lm32_cpu/d_result_1 [10], \lm32_cpu/d_result_1 [9], \lm32_cpu/d_result_1 [8], 
\lm32_cpu/d_result_1 [7], \lm32_cpu/d_result_1 [6], \lm32_cpu/d_result_1 [5], \lm32_cpu/d_result_1 [4], \lm32_cpu/d_result_1 [3], 
\lm32_cpu/d_result_1 [2], \lm32_cpu/d_result_1 [1], \lm32_cpu/d_result_1 [0]}),
    .BCOUT({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED }),
    .C({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .P({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_tmp_16 , \lm32_cpu/multiplier/Mmult_n0023_tmp_15 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_14 , \lm32_cpu/multiplier/Mmult_n0023_tmp_13 , \lm32_cpu/multiplier/Mmult_n0023_tmp_12 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_11 , \lm32_cpu/multiplier/Mmult_n0023_tmp_10 , \lm32_cpu/multiplier/Mmult_n0023_tmp_9 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_8 , \lm32_cpu/multiplier/Mmult_n0023_tmp_7 , \lm32_cpu/multiplier/Mmult_n0023_tmp_6 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_5 , \lm32_cpu/multiplier/Mmult_n0023_tmp_4 , \lm32_cpu/multiplier/Mmult_n0023_tmp_3 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_2 , \lm32_cpu/multiplier/Mmult_n0023_tmp_1 , \lm32_cpu/multiplier/Mmult_n0023_tmp_0 }),
    .OPMODE({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, sdram_tccdcon_ready}),
    .D({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED }),
    .A({Mcount_sdram_postponer_count, \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], \lm32_cpu/d_result_0 [13], 
\lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], \lm32_cpu/d_result_0 [8], 
\lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], \lm32_cpu/d_result_0 [3], 
\lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED })
  );
  FDR   \lm32_cpu/multiplier/result_31  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [31])
  );
  FDR   \lm32_cpu/multiplier/result_30  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [30])
  );
  FDR   \lm32_cpu/multiplier/result_29  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [29])
  );
  FDR   \lm32_cpu/multiplier/result_28  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [28])
  );
  FDR   \lm32_cpu/multiplier/result_27  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [27])
  );
  FDR   \lm32_cpu/multiplier/result_26  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [26])
  );
  FDR   \lm32_cpu/multiplier/result_25  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [25])
  );
  FDR   \lm32_cpu/multiplier/result_24  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [24])
  );
  FDR   \lm32_cpu/multiplier/result_23  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [23])
  );
  FDR   \lm32_cpu/multiplier/result_22  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [22])
  );
  FDR   \lm32_cpu/multiplier/result_21  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [21])
  );
  FDR   \lm32_cpu/multiplier/result_20  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [20])
  );
  FDR   \lm32_cpu/multiplier/result_19  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [19])
  );
  FDR   \lm32_cpu/multiplier/result_18  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [18])
  );
  FDR   \lm32_cpu/multiplier/result_17  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [17])
  );
  FDR   \lm32_cpu/multiplier/result_16  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_0_5769 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [16])
  );
  FDR   \lm32_cpu/multiplier/result_15  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_1_5768 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [15])
  );
  FDR   \lm32_cpu/multiplier/result_14  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_2_5767 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [14])
  );
  FDR   \lm32_cpu/multiplier/result_13  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_3_5766 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [13])
  );
  FDR   \lm32_cpu/multiplier/result_12  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_4_5765 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [12])
  );
  FDR   \lm32_cpu/multiplier/result_11  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_5_5764 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [11])
  );
  FDR   \lm32_cpu/multiplier/result_10  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_6_5763 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [10])
  );
  FDR   \lm32_cpu/multiplier/result_9  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_7_5762 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [9])
  );
  FDR   \lm32_cpu/multiplier/result_8  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_8_5761 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [8])
  );
  FDR   \lm32_cpu/multiplier/result_7  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_9_5760 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [7])
  );
  FDR   \lm32_cpu/multiplier/result_6  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_10_5759 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [6])
  );
  FDR   \lm32_cpu/multiplier/result_5  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_11_5758 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [5])
  );
  FDR   \lm32_cpu/multiplier/result_4  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_12_5757 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [4])
  );
  FDR   \lm32_cpu/multiplier/result_3  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_13_5756 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [3])
  );
  FDR   \lm32_cpu/multiplier/result_2  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_14_5755 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [2])
  );
  FDR   \lm32_cpu/multiplier/result_1  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_15_5754 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [1])
  );
  FDR   \lm32_cpu/multiplier/result_0  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_16_5753 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/multiplier/result [0])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<32>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [31]),
    .LI(sdram_tccdcon_ready),
    .O(\lm32_cpu/mc_arithmetic/t [32])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/t [31])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .DI(\lm32_cpu/mc_arithmetic/p [30]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<31>  (
    .I0(\lm32_cpu/mc_arithmetic/p [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [31])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/t [30])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .DI(\lm32_cpu/mc_arithmetic/p [29]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<30>  (
    .I0(\lm32_cpu/mc_arithmetic/p [29]),
    .I1(\lm32_cpu/mc_arithmetic/b [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [30])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/t [29])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .DI(\lm32_cpu/mc_arithmetic/p [28]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<29>  (
    .I0(\lm32_cpu/mc_arithmetic/p [28]),
    .I1(\lm32_cpu/mc_arithmetic/b [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [29])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/t [28])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .DI(\lm32_cpu/mc_arithmetic/p [27]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<28>  (
    .I0(\lm32_cpu/mc_arithmetic/p [27]),
    .I1(\lm32_cpu/mc_arithmetic/b [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [28])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/t [27])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .DI(\lm32_cpu/mc_arithmetic/p [26]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<27>  (
    .I0(\lm32_cpu/mc_arithmetic/p [26]),
    .I1(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [27])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/t [26])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .DI(\lm32_cpu/mc_arithmetic/p [25]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<26>  (
    .I0(\lm32_cpu/mc_arithmetic/p [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [26])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/t [25])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .DI(\lm32_cpu/mc_arithmetic/p [24]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<25>  (
    .I0(\lm32_cpu/mc_arithmetic/p [24]),
    .I1(\lm32_cpu/mc_arithmetic/b [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [25])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/t [24])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .DI(\lm32_cpu/mc_arithmetic/p [23]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<24>  (
    .I0(\lm32_cpu/mc_arithmetic/p [23]),
    .I1(\lm32_cpu/mc_arithmetic/b [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [24])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/t [23])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .DI(\lm32_cpu/mc_arithmetic/p [22]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<23>  (
    .I0(\lm32_cpu/mc_arithmetic/p [22]),
    .I1(\lm32_cpu/mc_arithmetic/b [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [23])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/t [22])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .DI(\lm32_cpu/mc_arithmetic/p [21]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<22>  (
    .I0(\lm32_cpu/mc_arithmetic/p [21]),
    .I1(\lm32_cpu/mc_arithmetic/b [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [22])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/t [21])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .DI(\lm32_cpu/mc_arithmetic/p [20]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<21>  (
    .I0(\lm32_cpu/mc_arithmetic/p [20]),
    .I1(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [21])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/t [20])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .DI(\lm32_cpu/mc_arithmetic/p [19]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<20>  (
    .I0(\lm32_cpu/mc_arithmetic/p [19]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [20])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/t [19])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .DI(\lm32_cpu/mc_arithmetic/p [18]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<19>  (
    .I0(\lm32_cpu/mc_arithmetic/p [18]),
    .I1(\lm32_cpu/mc_arithmetic/b [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [19])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/t [18])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .DI(\lm32_cpu/mc_arithmetic/p [17]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<18>  (
    .I0(\lm32_cpu/mc_arithmetic/p [17]),
    .I1(\lm32_cpu/mc_arithmetic/b [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [18])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/t [17])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .DI(\lm32_cpu/mc_arithmetic/p [16]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<17>  (
    .I0(\lm32_cpu/mc_arithmetic/p [16]),
    .I1(\lm32_cpu/mc_arithmetic/b [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [17])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/t [16])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .DI(\lm32_cpu/mc_arithmetic/p [15]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<16>  (
    .I0(\lm32_cpu/mc_arithmetic/p [15]),
    .I1(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [16])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/t [15])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .DI(\lm32_cpu/mc_arithmetic/p [14]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<15>  (
    .I0(\lm32_cpu/mc_arithmetic/p [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [15])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/t [14])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .DI(\lm32_cpu/mc_arithmetic/p [13]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<14>  (
    .I0(\lm32_cpu/mc_arithmetic/p [13]),
    .I1(\lm32_cpu/mc_arithmetic/b [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [14])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/t [13])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .DI(\lm32_cpu/mc_arithmetic/p [12]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<13>  (
    .I0(\lm32_cpu/mc_arithmetic/p [12]),
    .I1(\lm32_cpu/mc_arithmetic/b [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [13])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/t [12])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .DI(\lm32_cpu/mc_arithmetic/p [11]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<12>  (
    .I0(\lm32_cpu/mc_arithmetic/p [11]),
    .I1(\lm32_cpu/mc_arithmetic/b [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [12])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/t [11])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .DI(\lm32_cpu/mc_arithmetic/p [10]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<11>  (
    .I0(\lm32_cpu/mc_arithmetic/p [10]),
    .I1(\lm32_cpu/mc_arithmetic/b [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [11])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/t [10])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .DI(\lm32_cpu/mc_arithmetic/p [9]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<10>  (
    .I0(\lm32_cpu/mc_arithmetic/p [9]),
    .I1(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [10])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/t [9])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .DI(\lm32_cpu/mc_arithmetic/p [8]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<9>  (
    .I0(\lm32_cpu/mc_arithmetic/p [8]),
    .I1(\lm32_cpu/mc_arithmetic/b [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [9])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/t [8])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .DI(\lm32_cpu/mc_arithmetic/p [7]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<8>  (
    .I0(\lm32_cpu/mc_arithmetic/p [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [8])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/t [7])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .DI(\lm32_cpu/mc_arithmetic/p [6]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<7>  (
    .I0(\lm32_cpu/mc_arithmetic/p [6]),
    .I1(\lm32_cpu/mc_arithmetic/b [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [7])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/t [6])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .DI(\lm32_cpu/mc_arithmetic/p [5]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<6>  (
    .I0(\lm32_cpu/mc_arithmetic/p [5]),
    .I1(\lm32_cpu/mc_arithmetic/b [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [6])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/t [5])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .DI(\lm32_cpu/mc_arithmetic/p [4]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<5>  (
    .I0(\lm32_cpu/mc_arithmetic/p [4]),
    .I1(\lm32_cpu/mc_arithmetic/b [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [5])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/t [4])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .DI(\lm32_cpu/mc_arithmetic/p [3]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<4>  (
    .I0(\lm32_cpu/mc_arithmetic/p [3]),
    .I1(\lm32_cpu/mc_arithmetic/b [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [4])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/t [3])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .DI(\lm32_cpu/mc_arithmetic/p [2]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<3>  (
    .I0(\lm32_cpu/mc_arithmetic/p [2]),
    .I1(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [3])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/t [2])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .DI(\lm32_cpu/mc_arithmetic/p [1]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<2>  (
    .I0(\lm32_cpu/mc_arithmetic/p [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [2])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/t [1])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .DI(\lm32_cpu/mc_arithmetic/p [0]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<1>  (
    .I0(\lm32_cpu/mc_arithmetic/p [0]),
    .I1(\lm32_cpu/mc_arithmetic/b [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [1])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<0>  (
    .CI(sdram_tccdcon_ready),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/t [0])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(\lm32_cpu/mc_arithmetic/a [31]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<0>  (
    .I0(\lm32_cpu/mc_arithmetic/a [31]),
    .I1(\lm32_cpu/mc_arithmetic/b [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles5 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles4 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles3 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles2 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles1 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 )
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/p [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/divide_by_zero_x  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/_n0109 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/divide_by_zero_x_4353 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0115 [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/a [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/mc_arithmetic/b [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  uart_phy_uart_clk_txen_uart_phy_tx_busy_AND_708_o1 (
    .I0(uart_phy_phase_accumulator_tx_31_1106),
    .I1(uart_phy_tx_busy_1022),
    .O(uart_phy_uart_clk_txen_uart_phy_tx_busy_AND_708_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \spiflash_i1[1]_GND_1_o_equal_1016_o<1>1  (
    .I0(spiflash_clk_710),
    .I1(spiflash_i1[0]),
    .O(\spiflash_i1[1]_GND_1_o_equal_1016_o )
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n3631<2>1  (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(multiplexer_state_FSM_FFd3_583),
    .O(_n3631)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sdram_sequencer_counter[2]_PWR_1_o_equal_1048_o<2>1  (
    .I0(sdram_sequencer_counter[2]),
    .I1(sdram_sequencer_counter[1]),
    .I2(sdram_sequencer_counter[0]),
    .O(\sdram_sequencer_counter[2]_PWR_1_o_equal_1048_o )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  uart_irq1 (
    .I0(uart_eventmanager_storage[1]),
    .I1(uart_eventmanager_storage[0]),
    .I2(uart_rx_pending_1025),
    .I3(uart_tx_pending_1024),
    .O(uart_irq)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  _n48131 (
    .I0(wb2csr_state_1029),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(wb2csr_state_glue_set)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  uart_phy_tx_busy_inv_01 (
    .I0(sys_rst),
    .I1(uart_phy_tx_busy_1022),
    .O(uart_phy_tx_busy_inv_0)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \n3263<32>1  (
    .I0(Madd_n3263_cy[31]),
    .I1(uart_phy_rx_busy_38),
    .O(\n3263<32>1_1892 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  uart_phy_rx_busy_inv1_01 (
    .I0(sys_rst),
    .I1(uart_phy_rx_busy_38),
    .O(uart_phy_rx_busy_inv1_0)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_2435),
    .I1(cache_state_FSM_FFd2_2436),
    .I2(\cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32301 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(rhs_array_muxed32[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32291 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(rhs_array_muxed32[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32281 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(rhs_array_muxed32[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32271 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(rhs_array_muxed32[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32261 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(rhs_array_muxed32[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32251 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(rhs_array_muxed32[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32241 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(rhs_array_muxed32[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32231 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(rhs_array_muxed32[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32221 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(rhs_array_muxed32[29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32211 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(rhs_array_muxed32[28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32201 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(rhs_array_muxed32[27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32191 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(rhs_array_muxed32[26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32181 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(rhs_array_muxed32[25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32171 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(rhs_array_muxed32[24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32161 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(rhs_array_muxed32[23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32151 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(rhs_array_muxed32[22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32141 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(rhs_array_muxed32[21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32131 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(rhs_array_muxed32[20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32121 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(rhs_array_muxed32[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32111 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(rhs_array_muxed32[19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32101 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(rhs_array_muxed32[18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3291 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(rhs_array_muxed32[17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3281 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(rhs_array_muxed32[16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3271 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(rhs_array_muxed32[15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3261 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(rhs_array_muxed32[14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3251 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(rhs_array_muxed32[13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  Mmux_rhs_array_muxed3241 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(basesoc_grant_1053),
    .O(rhs_array_muxed32[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3231 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(basesoc_grant_1053),
    .O(rhs_array_muxed32[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3221 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(rhs_array_muxed32[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3211 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(rhs_array_muxed32[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata161 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[9]),
    .O(sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata151 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[8]),
    .O(sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata141 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[7]),
    .O(sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata131 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[6]),
    .O(sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata121 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[5]),
    .O(sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata111 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[4]),
    .O(sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata101 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[3]),
    .O(sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata91 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[2]),
    .O(sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata81 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[1]),
    .O(sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata71 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[15]),
    .O(sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata61 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[14]),
    .O(sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata51 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[13]),
    .O(sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata41 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[12]),
    .O(sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata31 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[11]),
    .O(sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata21 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[10]),
    .O(sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata11 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_dfi_p0_rddata[0]),
    .O(sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33321 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .O(rhs_array_muxed33[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33311 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .O(rhs_array_muxed33[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33301 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .O(rhs_array_muxed33[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33291 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .O(rhs_array_muxed33[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33281 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .O(rhs_array_muxed33[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33271 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .O(rhs_array_muxed33[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33261 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .O(rhs_array_muxed33[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33251 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .O(rhs_array_muxed33[31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33241 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .O(rhs_array_muxed33[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33231 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .O(rhs_array_muxed33[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33221 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .O(rhs_array_muxed33[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33211 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .O(rhs_array_muxed33[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33201 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .O(rhs_array_muxed33[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33191 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .O(rhs_array_muxed33[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33181 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .O(rhs_array_muxed33[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33171 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .O(rhs_array_muxed33[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33161 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .O(rhs_array_muxed33[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33151 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .O(rhs_array_muxed33[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33141 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .O(rhs_array_muxed33[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33131 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .O(rhs_array_muxed33[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33121 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .O(rhs_array_muxed33[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33111 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .O(rhs_array_muxed33[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33101 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .O(rhs_array_muxed33[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3391 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .O(rhs_array_muxed33[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3381 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .O(rhs_array_muxed33[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3371 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .O(rhs_array_muxed33[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3361 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .O(rhs_array_muxed33[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3351 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .O(rhs_array_muxed33[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3341 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .O(rhs_array_muxed33[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3331 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .O(rhs_array_muxed33[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3321 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .O(rhs_array_muxed33[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3311 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .O(rhs_array_muxed33[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash2x_clk11 (
    .I0(spiflash_bitbang_en_storage_947),
    .I1(spiflash_clk_710),
    .I2(spiflash_bitbang_storage[1]),
    .O(spiflash2x_clk_OBUF_1398)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash2x_cs_n11 (
    .I0(spiflash_bitbang_en_storage_947),
    .I1(spiflash_cs_n_1031),
    .I2(spiflash_bitbang_storage[2]),
    .O(spiflash2x_cs_n_OBUF_1405)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata_valid11 (
    .I0(sdram_storage[0]),
    .I1(ddrphy_rddata_en[3]),
    .O(sdram_inti_p0_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_sdram_master_p0_cke11 (
    .I0(sdram_storage[0]),
    .I1(sdram_storage[1]),
    .O(sdram_master_p0_cke)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1112 (
    .I0(sdram_storage[0]),
    .I1(sdram_baddress_storage[1]),
    .I2(sdram_dfi_p0_bank[1]),
    .O(sdram_master_p0_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1101 (
    .I0(sdram_storage[0]),
    .I1(sdram_baddress_storage[0]),
    .I2(sdram_dfi_p0_bank[0]),
    .O(sdram_master_p0_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2112 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage[0]),
    .I2(sdram_dfi_p0_address[0]),
    .O(sdram_master_p0_address[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3112 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage_10_938),
    .I2(sdram_dfi_p0_address[10]),
    .O(sdram_master_p0_address[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4112 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage_11_937),
    .I2(sdram_dfi_p0_address[11]),
    .O(sdram_master_p0_address[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5111 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage_12_936),
    .I2(sdram_dfi_p0_address[12]),
    .O(sdram_master_p0_address[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux6111 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage[1]),
    .I2(sdram_dfi_p0_address[1]),
    .O(sdram_master_p0_address[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux7111 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage[2]),
    .I2(sdram_dfi_p0_address[2]),
    .O(sdram_master_p0_address[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux81118 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage[3]),
    .I2(sdram_dfi_p0_address[3]),
    .O(sdram_master_p0_address[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux9111 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage[4]),
    .I2(sdram_dfi_p0_address[4]),
    .O(sdram_master_p0_address[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1011 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage[5]),
    .I2(sdram_dfi_p0_address[5]),
    .O(sdram_master_p0_address[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux11111 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage[6]),
    .I2(sdram_dfi_p0_address[6]),
    .O(sdram_master_p0_address[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1211 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage[7]),
    .I2(sdram_dfi_p0_address[7]),
    .O(sdram_master_p0_address[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1311 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage_8_940),
    .I2(sdram_dfi_p0_address[8]),
    .O(sdram_master_p0_address[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1411 (
    .I0(sdram_storage[0]),
    .I1(sdram_address_storage_9_939),
    .I2(sdram_dfi_p0_address[9]),
    .O(sdram_master_p0_address[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux1511 (
    .I0(spiflash_bitbang_en_storage_947),
    .I1(spiflash_sr[30]),
    .I2(spiflash_bitbang_storage[0]),
    .O(spiflash_o[0])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  mux1611 (
    .I0(spiflash_bitbang_en_storage_947),
    .I1(spiflash_sr[31]),
    .O(spiflash_o[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_phy_rx_bitcount_xor<1>11  (
    .I0(uart_phy_rx_bitcount[1]),
    .I1(uart_phy_rx_bitcount[0]),
    .O(Result[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_tx_fifo_produce_xor<1>11  (
    .I0(uart_tx_fifo_produce[1]),
    .I1(uart_tx_fifo_produce[0]),
    .O(\Result<1>1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_tx_fifo_consume_xor<1>11  (
    .I0(uart_tx_fifo_consume[1]),
    .I1(uart_tx_fifo_consume[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_rx_fifo_produce_xor<1>11  (
    .I0(uart_rx_fifo_produce[1]),
    .I1(uart_rx_fifo_produce[0]),
    .O(\Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_rx_fifo_consume_xor<1>11  (
    .I0(uart_rx_fifo_consume[1]),
    .I1(uart_rx_fifo_consume[0]),
    .O(\Result<1>6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>10 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>12 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>19 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_phy_tx_bitcount_xor<1>11  (
    .I0(uart_phy_tx_bitcount[1]),
    .I1(uart_phy_tx_bitcount[0]),
    .O(\Result<1>25 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed021 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(sdram_choose_req_grant_FSM_FFd1_579),
    .O(array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed011 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(sdram_choose_req_grant_FSM_FFd2_580),
    .O(array_muxed0[0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \sdram_sequencer_counter[2]_GND_1_o_MUX_447_o1  (
    .I0(sdram_sequencer_counter[2]),
    .I1(sdram_sequencer_counter[0]),
    .I2(sdram_sequencer_counter[1]),
    .O(\sdram_sequencer_counter[2]_GND_1_o_MUX_447_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  sdram_bankmachine0_row_open1 (
    .I0(bankmachine0_state_FSM_FFd3_566),
    .I1(bankmachine0_state_FSM_FFd2_564),
    .O(sdram_bankmachine0_row_open)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  sdram_bankmachine2_row_open1 (
    .I0(bankmachine2_state_FSM_FFd3_574),
    .I1(bankmachine2_state_FSM_FFd2_572),
    .O(sdram_bankmachine2_row_open)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  sdram_bankmachine3_row_open1 (
    .I0(bankmachine3_state_FSM_FFd3_578),
    .I1(bankmachine3_state_FSM_FFd2_576),
    .O(sdram_bankmachine3_row_open)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  spiflash_oe_inv1 (
    .I0(spiflash_bitbang_en_storage_947),
    .I1(spiflash_dq_oe_1030),
    .I2(spiflash_bitbang_storage[3]),
    .O(spiflash_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n5225_inv1 (
    .I0(uart_phy_phase_accumulator_rx_31_1139),
    .I1(uart_phy_rx_busy_38),
    .O(_n5225_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_sequencer_counter_xor<1>11  (
    .I0(sdram_sequencer_counter[1]),
    .I1(sdram_sequencer_counter[0]),
    .O(Mcount_sdram_sequencer_counter1)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  sdram_choose_req_want_writes_inv1 (
    .I0(multiplexer_state_FSM_FFd3_583),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(multiplexer_state_FSM_FFd1_581),
    .O(sdram_choose_req_want_writes_inv)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr231 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<8> ),
    .O(\port_cmd_payload_addr[8] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr221 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<7> ),
    .O(\port_cmd_payload_addr[7] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr201 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<5> ),
    .O(\port_cmd_payload_addr[5] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr211 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<6> ),
    .O(\port_cmd_payload_addr[6] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr191 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<4> ),
    .O(\port_cmd_payload_addr[4] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr171 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<2> ),
    .O(\port_cmd_payload_addr[2] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr181 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<3> ),
    .O(\port_cmd_payload_addr[3] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr161 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<23> ),
    .O(\port_cmd_payload_addr[23] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr141 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<21> ),
    .O(\port_cmd_payload_addr[21] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr151 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<22> ),
    .O(\port_cmd_payload_addr[22] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr131 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<20> ),
    .O(\port_cmd_payload_addr[20] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr121 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<1> ),
    .O(\port_cmd_payload_addr[1] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr111 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<19> ),
    .O(\port_cmd_payload_addr[19] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr101 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<18> ),
    .O(\port_cmd_payload_addr[18] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr91 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<17> ),
    .O(\port_cmd_payload_addr[17] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr71 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<15> ),
    .O(\port_cmd_payload_addr[15] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr81 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<16> ),
    .O(\port_cmd_payload_addr[16] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr61 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<14> ),
    .O(\port_cmd_payload_addr[14] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr41 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<12> ),
    .O(\port_cmd_payload_addr[12] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr51 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<13> ),
    .O(\port_cmd_payload_addr[13] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr31 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<11> ),
    .O(\port_cmd_payload_addr[11] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_port_cmd_payload_addr11 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<0> ),
    .O(\port_cmd_payload_addr[0] )
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  Mmux_sdram_master_p0_rddata_en11 (
    .I0(ddrphy_rddata_en_2_BRB0_7080),
    .I1(ddrphy_rddata_en_2_BRB1_7081),
    .I2(ddrphy_rddata_en_2_BRB2_7082),
    .I3(ddrphy_rddata_en_2_BRB3_7083),
    .O(ddrphy_rddata_en[2])
  );
  LUT4 #(
    .INIT ( 16'hCAC0 ))
  Mmux_sdram_master_p0_wrdata_en11 (
    .I0(sdram_command_storage[4]),
    .I1(new_master_wdata_ready_471),
    .I2(sdram_storage[0]),
    .I3(sdram_command_issue_re),
    .O(sdram_master_p0_wrdata_en)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  Mmux_array_muxed2111 (
    .I0(sdram_sequencer_done1_455),
    .I1(refresher_state_FSM_FFd1_562),
    .O(Mmux_array_muxed211)
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  sdram_bankmachine0_cmd_buffer_lookahead_wrport_we11 (
    .I0(cache_state_FSM_FFd2_2436),
    .I1(cache_state_FSM_FFd3_2435),
    .I2(cache_state_FSM_FFd1_584),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1_3095)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_csrbankarray_csrbank5_en0_re11 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .O(basesoc_csrbankarray_csrbank5_en0_re1)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  _n4891_inv1 (
    .I0(uart_tx_fifo_do_read_1689),
    .I1(uart_tx_fifo_wrport_we_1797),
    .O(_n4891_inv)
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  basesoc_wait11 (
    .I0(cache_state_FSM_FFd2_2436),
    .I1(cache_state_FSM_FFd3_2435),
    .I2(\cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o ),
    .O(basesoc_wait1)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT111  (
    .I0(uart_phy_tx_busy_1022),
    .I1(uart_phy_sink_ready_559),
    .I2(uart_tx_fifo_readable_1026),
    .O(\Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT11_3100 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  interface1_soc_bus_ack1 (
    .I0(basesoc_grant_1053),
    .I1(interface0_soc_bus_ack1),
    .O(interface1_soc_bus_ack)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n4904_inv1 (
    .I0(dna_cnt[0]),
    .I1(\dna_cnt[6]_PWR_1_o_LessThan_1011_o ),
    .O(_n4904_inv)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_cache_data_port_dat_w11021 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(new_master_wdata_ready_471),
    .I2(litedramwishbone2native_state_FSM_FFd1_586),
    .I3(new_master_rdata_valid4_473),
    .O(Mmux_cache_data_port_dat_w1102_3118)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  port_cmd_ready21 (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(port_cmd_ready2_3119)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mcount_sdram_sequencer_count_xor<0>111  (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(multiplexer_state_FSM_FFd3_583),
    .I3(refresher_state_FSM_FFd2_561),
    .O(\Mcount_sdram_sequencer_count_xor<0>11 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  port_cmd_ready31 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(port_cmd_ready3_3139)
  );
  LUT5 #(
    .INIT ( 32'hFF7FFFFF ))
  sdram_cmd_valid61 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_832),
    .I1(sdram_bankmachine2_row_opened_1039),
    .I2(sdram_bankmachine2_cmd_buffer_valid_n_831),
    .I3(Mmux_array_muxed213),
    .I4(sdram_bankmachine2_row_hit),
    .O(sdram_cmd_valid_mmx_out6)
  );
  LUT5 #(
    .INIT ( 32'hFF7FFFFF ))
  sdram_cmd_valid41 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_we_750),
    .I1(sdram_bankmachine0_cmd_buffer_valid_n_749),
    .I2(sdram_bankmachine0_row_opened_1033),
    .I3(Mmux_array_muxed213),
    .I4(sdram_bankmachine0_row_hit),
    .O(sdram_cmd_valid_mmx_out4)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_array_muxed12231 (
    .I0(bankmachine1_state_FSM_FFd3_570),
    .I1(bankmachine1_state_FSM_FFd2_568),
    .O(Mmux_array_muxed1223)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \spiflash_counter[7]_GND_1_o_equal_1024_o<7>1  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[5]),
    .I2(_n47962),
    .O(\spiflash_counter[7]_GND_1_o_equal_1024_o )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re11 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .I1(wb2csr_state_1029),
    .I2(basesoc_grant_1053),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re1_3149)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_356_o111 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(sdram_bankmachine3_row_opened_1042),
    .I3(sdram_bankmachine3_row_hit),
    .I4(Mmux_array_muxed212),
    .O(roundrobin0_grant_roundrobin3_grant_OR_356_o11)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  _n4931_inv1 (
    .I0(\Mcount_sdram_sequencer_count_xor<0>11 ),
    .I1(sdram_sequencer_counter[2]),
    .I2(sdram_sequencer_counter[1]),
    .I3(sdram_sequencer_counter[0]),
    .O(_n4931_inv)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  Mmux_array_muxed2161 (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(multiplexer_state_FSM_FFd2_582),
    .O(Mmux_array_muxed216)
  );
  LUT4 #(
    .INIT ( 16'h4F44 ))
  \basesoc_slave_sel<0><28>1  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I1(sram_bus_cyc_sram_bus_we_AND_2_o1),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I3(sram_bus_cyc_sram_bus_we_AND_2_o2),
    .O(basesoc_slave_sel[0])
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re21 (
    .I0(wb2csr_state_1029),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re2)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT41  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT13 ),
    .I1(leds_storage[3]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(xilinxmultiregimpl1_regs1[3]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT31  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT13 ),
    .I1(leds_storage[2]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(xilinxmultiregimpl1_regs1[2]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT21  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT13 ),
    .I1(leds_storage[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(xilinxmultiregimpl1_regs1[1]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT13 ),
    .I1(leds_storage[0]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(xilinxmultiregimpl1_regs1[0]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  Mmux_array_muxed12251 (
    .I0(bankmachine1_state_FSM_FFd3_570),
    .I1(sdram_choose_req_grant_FSM_FFd2_580),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(sdram_choose_req_grant_FSM_FFd1_579),
    .O(Mmux_array_muxed1225)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_slave_sel<3><28>1  (
    .I0(_n479611),
    .I1(_n479612),
    .O(basesoc_slave_sel[3])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  uart_tx_fifo_wrport_we221 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(uart_tx_fifo_wrport_we22)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \basesoc_csrbankarray_csrbank1_sel<13>21  (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>2 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT7121  (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT712 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT731  (
    .I0(interface_adr0[3]),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT73 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  Mmux_array_muxed12261 (
    .I0(bankmachine2_state_FSM_FFd2_572),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(bankmachine2_state_FSM_FFd3_574),
    .I3(sdram_choose_req_grant_FSM_FFd2_580),
    .O(Mmux_array_muxed1226)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT721  (
    .I0(\Mmux_basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT11 ),
    .I1(interface_adr0[3]),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT72 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFFFF ))
  interface0_soc_bus_ack11 (
    .I0(rom_bus_ack_347),
    .I1(spiflash_bus_ack_1032),
    .I2(sram_bus_ack_348),
    .I3(wb2csr_state_1029),
    .I4(basesoc_done),
    .I5(basesoc_wait1),
    .O(interface0_soc_bus_ack1)
  );
  LUT6 #(
    .INIT ( 64'h0ACE00CC0A0A0000 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(basesoc_csrbankarray_csrbank0_leds_out0_re3),
    .I5(basesoc_csrbankarray_csrbank0_leds_out0_re4),
    .O(basesoc_csrbankarray_csrbank4_sel)
  );
  LUT6 #(
    .INIT ( 64'h7350330050500000 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(basesoc_csrbankarray_csrbank0_leds_out0_re3),
    .I5(basesoc_csrbankarray_csrbank0_leds_out0_re4),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT6 #(
    .INIT ( 64'h0537003305050000 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(basesoc_csrbankarray_csrbank0_leds_out0_re3),
    .I5(basesoc_csrbankarray_csrbank0_leds_out0_re4),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mcount_dna_cnt_xor<3>111  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Mcount_dna_cnt_xor<3>11_3189 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT411  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[1]),
    .O(\Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT41_3190 )
  );
  LUT5 #(
    .INIT ( 32'h7FFF2FFF ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT8111  (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .O(\Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT811 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  basesoc_csrbankarray_csrbank1_scratch1_re111 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .I2(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(basesoc_csrbankarray_csrbank1_scratch1_re11)
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  sdram_bankmachine1_cmd_buffer_lookahead_wrport_we1 (
    .I0(port_cmd_ready3_3139),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I3(sdram_bankmachine0_cmd_buffer_valid_n_749),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_3194),
    .O(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_831),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we1_3195)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  uart_rx_fifo_do_read121 (
    .I0(wb2csr_state_1029),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .O(uart_rx_fifo_do_read12)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  bus_wishbone_cyc_bus_wishbone_stb_AND_25_o111 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .I3(basesoc_grant_1053),
    .O(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o11)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  bus_wishbone_cyc_bus_wishbone_stb_AND_25_o211 (
    .I0(basesoc_grant_1_7173),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .O(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o21_3201)
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  bus_wishbone_cyc_bus_wishbone_stb_AND_25_o21 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o21_3201),
    .O(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o2)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \litedramwishbone2native_state_FSM_FFd2-In11  (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(cache_state_FSM_FFd3_2435),
    .I3(cache_state_FSM_FFd2_2436),
    .O(\litedramwishbone2native_state_FSM_FFd2-In1_3202 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \basesoc_csrbankarray_csrbank5_sel<13>11  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(basesoc_csrbankarray_csrbank0_leds_out0_re2),
    .O(\basesoc_csrbankarray_csrbank5_sel<13>1_3203 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT1211  (
    .I0(interface_adr0[3]),
    .I1(interface_adr0[4]),
    .I2(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT121 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \multiplexer_state_FSM_FFd2-In311  (
    .I0(bankmachine0_state_FSM_FFd1_563),
    .I1(bankmachine0_state_FSM_FFd2_564),
    .I2(bankmachine0_state_FSM_FFd3_566),
    .O(\multiplexer_state_FSM_FFd2-In31 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n5185_inv211 (
    .I0(uart_phy_rx_bitcount[1]),
    .I1(uart_phy_rx_bitcount[2]),
    .I2(uart_phy_phase_accumulator_rx_31_1139),
    .O(_n5185_inv21)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  Mmux_cache_data_port_dat_w110411 (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o21_3201),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .O(Mmux_cache_data_port_dat_w11041)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  inst_LPM_DECODE221 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(inst_LPM_DECODE22)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_equal_795_o<4>121  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(\basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_equal_795_o<4>12 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \basesoc_csrbankarray_csrbank5_sel<13>21  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(basesoc_csrbankarray_csrbank0_leds_out0_re1_3149),
    .O(\basesoc_csrbankarray_csrbank5_sel<13>2 )
  );
  LUT4 #(
    .INIT ( 16'h4F44 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I1(\basesoc_csrbankarray_csrbank5_sel<13>1_3203 ),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\basesoc_csrbankarray_csrbank5_sel<13>2 ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT4 #(
    .INIT ( 16'hEAC0 ))
  \basesoc_csrbankarray_csrbank5_sel<13>1  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I2(\basesoc_csrbankarray_csrbank5_sel<13>2 ),
    .I3(\basesoc_csrbankarray_csrbank5_sel<13>1_3203 ),
    .O(basesoc_csrbankarray_csrbank5_sel)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \basesoc_csrbankarray_csrbank1_sel<13>41  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>4 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  _n4918_inv21 (
    .I0(spiflash_counter[6]),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[4]),
    .O(_n4918_inv2_3222)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed5121 (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(rhs_array_muxed6),
    .O(Mmux_array_muxed412)
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n4884_inv1 (
    .I0(uart_phy_phase_accumulator_rx_31_1139),
    .I1(uart_phy_rx_busy_38),
    .I2(uart_phy_rx_bitcount[1]),
    .I3(uart_phy_rx_bitcount[0]),
    .I4(uart_phy_rx_bitcount[3]),
    .I5(uart_phy_rx_bitcount[2]),
    .O(_n4884_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  uart_rx_fifo_wrport_we1 (
    .I0(uart_phy_source_valid_560),
    .I1(uart_rx_fifo_level0[3]),
    .I2(uart_rx_fifo_level0[1]),
    .I3(uart_rx_fifo_level0[2]),
    .I4(uart_rx_fifo_level0[4]),
    .I5(uart_rx_fifo_level0[0]),
    .O(uart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT71  (
    .I0(spiflash_counter[6]),
    .I1(\Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT41_3190 ),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[5]),
    .I4(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \GND_1_o_GND_1_o_mux_1048_OUT<10>21  (
    .I0(sdram_sequencer_counter[0]),
    .I1(sdram_sequencer_counter[1]),
    .I2(sdram_sequencer_counter[2]),
    .I3(\Mcount_sdram_sequencer_count_xor<0>11 ),
    .O(\GND_1_o_GND_1_o_mux_1048_OUT<10>2 )
  );
  LUT6 #(
    .INIT ( 64'h8D885D558D880800 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(bankmachine2_state_FSM_FFd3_574),
    .I1(\bankmachine2_state_FSM_FFd1-In2 ),
    .I2(bankmachine2_state_FSM_FFd1_571),
    .I3(sdram_bankmachine2_twtpcon_ready_1041),
    .I4(bankmachine2_state_FSM_FFd2_572),
    .I5(Mmux_array_muxed213),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux81119 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux81116),
    .I4(mux81117),
    .I5(sdram_wrdata_storage[0]),
    .O(sdram_master_p0_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux811103 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux811101),
    .I4(mux811102),
    .I5(sdram_wrdata_storage[4]),
    .O(sdram_master_p0_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux811114 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux811112),
    .I4(mux811113),
    .I5(sdram_wrdata_storage_10_1153),
    .O(sdram_master_p0_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux8111113 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux8111111),
    .I4(mux8111112),
    .I5(sdram_wrdata_storage[5]),
    .O(sdram_master_p0_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux811123 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux811121),
    .I4(mux811122),
    .I5(sdram_wrdata_storage[6]),
    .O(sdram_master_p0_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux811133 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux811131),
    .I4(mux811132),
    .I5(sdram_wrdata_storage[7]),
    .O(sdram_master_p0_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux811143 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux811141),
    .I4(mux811142),
    .I5(sdram_wrdata_storage_8_1155),
    .O(sdram_master_p0_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux811153 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux811151),
    .I4(mux811152),
    .I5(sdram_wrdata_storage_9_1154),
    .O(sdram_master_p0_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux81123 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux81121),
    .I4(mux81122),
    .I5(sdram_wrdata_storage_11_1152),
    .O(sdram_master_p0_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux81133 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux81131),
    .I4(mux81132),
    .I5(sdram_wrdata_storage_12_1151),
    .O(sdram_master_p0_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux81143 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux81141),
    .I4(mux81142),
    .I5(sdram_wrdata_storage_13_1150),
    .O(sdram_master_p0_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux81153 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux81151),
    .I4(mux81152),
    .I5(sdram_wrdata_storage_14_1149),
    .O(sdram_master_p0_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux81163 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux81161),
    .I4(mux81162),
    .I5(sdram_wrdata_storage_15_1148),
    .O(sdram_master_p0_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux81173 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux81171),
    .I4(mux81172),
    .I5(sdram_wrdata_storage[1]),
    .O(sdram_master_p0_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux81183 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux81181),
    .I4(mux81182),
    .I5(sdram_wrdata_storage[2]),
    .O(sdram_master_p0_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hDD5DD55588088000 ))
  mux81193 (
    .I0(sdram_storage[0]),
    .I1(new_master_wdata_ready_471),
    .I2(cache_3069),
    .I3(mux81191),
    .I4(mux81192),
    .I5(sdram_wrdata_storage[3]),
    .O(sdram_master_p0_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_phy_rx_bitcount_xor<3>11  (
    .I0(uart_phy_rx_bitcount[3]),
    .I1(uart_phy_rx_bitcount[0]),
    .I2(uart_phy_rx_bitcount[1]),
    .I3(uart_phy_rx_bitcount[2]),
    .O(Result[3])
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_tx_fifo_produce_xor<3>11  (
    .I0(uart_tx_fifo_produce[3]),
    .I1(uart_tx_fifo_produce[0]),
    .I2(uart_tx_fifo_produce[1]),
    .I3(uart_tx_fifo_produce[2]),
    .O(\Result<3>1 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_tx_fifo_consume_xor<3>11  (
    .I0(uart_tx_fifo_consume[3]),
    .I1(uart_tx_fifo_consume[0]),
    .I2(uart_tx_fifo_consume[1]),
    .I3(uart_tx_fifo_consume[2]),
    .O(\Result<3>2 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_rx_fifo_produce_xor<3>11  (
    .I0(uart_rx_fifo_produce[3]),
    .I1(uart_rx_fifo_produce[0]),
    .I2(uart_rx_fifo_produce[1]),
    .I3(uart_rx_fifo_produce[2]),
    .O(\Result<3>3 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_rx_fifo_consume_xor<3>11  (
    .I0(uart_rx_fifo_consume[3]),
    .I1(uart_rx_fifo_consume[0]),
    .I2(uart_rx_fifo_consume[1]),
    .I3(uart_rx_fifo_consume[2]),
    .O(\Result<3>6 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_phy_tx_bitcount_xor<3>11  (
    .I0(uart_phy_tx_bitcount[3]),
    .I1(uart_phy_tx_bitcount[0]),
    .I2(uart_phy_tx_bitcount[1]),
    .I3(uart_phy_tx_bitcount[2]),
    .O(\Result<3>13 )
  );
  LUT3 #(
    .INIT ( 8'hBA ))
  Mmux_array_muxed2131 (
    .I0(refresher_state_FSM_FFd2_1_7176),
    .I1(sdram_sequencer_done1_455),
    .I2(refresher_state_FSM_FFd1_562),
    .O(Mmux_array_muxed213)
  );
  LUT4 #(
    .INIT ( 16'h3200 ))
  sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o51 (
    .I0(sdram_bankmachine0_twtpcon_ready_1035),
    .I1(bankmachine0_state_FSM_FFd1_563),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(bankmachine0_state_FSM_FFd3_566),
    .O(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o5)
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o21 (
    .I0(bankmachine1_state_FSM_FFd3_570),
    .I1(bankmachine1_state_FSM_FFd1_567),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(sdram_bankmachine1_twtpcon_ready_1038),
    .O(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o2_3199)
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  Mmux_array_muxed311511 (
    .I0(bankmachine2_state_FSM_FFd3_574),
    .I1(bankmachine2_state_FSM_FFd1_571),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_twtpcon_ready_1041),
    .O(Mmux_array_muxed31151)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I1(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(basesoc_csrbankarray_csrbank0_leds_out0_re4),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux1711 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_0_1227),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<0>_FRB_1316 ),
    .I4(timer0_load_storage_0_1195),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux1811 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_10_1217),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<10>_FRB_1306 ),
    .I4(timer0_load_storage_10_1185),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux21111 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_13_1214),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<13>_FRB_1303 ),
    .I4(timer0_load_storage_13_1182),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux1911 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_11_1216),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<11>_FRB_1305 ),
    .I4(timer0_load_storage_11_1184),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2011 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_12_1215),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<12>_FRB_1304 ),
    .I4(timer0_load_storage_12_1183),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2211 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_14_1213),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<14>_FRB_1302 ),
    .I4(timer0_load_storage_14_1181),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2311 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_15_1212),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<15>_FRB_1301 ),
    .I4(timer0_load_storage_15_1180),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2411 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_16_1211),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<16>_FRB_1300 ),
    .I4(timer0_load_storage_16_1179),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2511 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_17_1210),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<17>_FRB_1299 ),
    .I4(timer0_load_storage_17_1178),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2611 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_18_1209),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<18>_FRB_1298 ),
    .I4(timer0_load_storage_18_1177),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2711 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_19_1208),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<19>_FRB_1297 ),
    .I4(timer0_load_storage_19_1176),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3011 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_21_1206),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<21>_FRB_1295 ),
    .I4(timer0_load_storage_21_1174),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2811 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_1_1226),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<1>_FRB_1315 ),
    .I4(timer0_load_storage_1_1194),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux2911 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_20_1207),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<20>_FRB_1296 ),
    .I4(timer0_load_storage_20_1175),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux31111 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_22_1205),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<22>_FRB_1294 ),
    .I4(timer0_load_storage_22_1173),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3211 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_23_1204),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<23>_FRB_1293 ),
    .I4(timer0_load_storage_23_1172),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3311 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_24_1203),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<24>_FRB_1292 ),
    .I4(timer0_load_storage_24_1171),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3411 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_25_1202),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<25>_FRB_1291 ),
    .I4(timer0_load_storage_25_1170),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3511 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_26_1201),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<26>_FRB_1290 ),
    .I4(timer0_load_storage_26_1169),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3611 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_27_1200),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<27>_FRB_1289 ),
    .I4(timer0_load_storage_27_1168),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3911 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_2_1225),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<2>_FRB_1314 ),
    .I4(timer0_load_storage_2_1193),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3711 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_28_1199),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<28>_FRB_1288 ),
    .I4(timer0_load_storage_28_1167),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux3811 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_29_1198),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<29>_FRB_1287 ),
    .I4(timer0_load_storage_29_1166),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4011 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_30_1197),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<30>_FRB_1286 ),
    .I4(timer0_load_storage_30_1165),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux41111 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_31_1196),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<31>_FRB_1285 ),
    .I4(timer0_load_storage_31_1164),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4211 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_3_1224),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<3>_FRB_1313 ),
    .I4(timer0_load_storage_3_1192),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4311 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_4_1223),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<4>_FRB_1312 ),
    .I4(timer0_load_storage_4_1191),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4411 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_5_1222),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<5>_FRB_1311 ),
    .I4(timer0_load_storage_5_1190),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4511 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_6_1221),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<6>_FRB_1310 ),
    .I4(timer0_load_storage_6_1189),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4611 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_7_1220),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<7>_FRB_1309 ),
    .I4(timer0_load_storage_7_1188),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4711 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_8_1219),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<8>_FRB_1308 ),
    .I4(timer0_load_storage_8_1187),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux4811 (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_9_1218),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<9>_FRB_1307 ),
    .I4(timer0_load_storage_9_1186),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_phy_rx_bitcount_xor<2>11  (
    .I0(uart_phy_rx_bitcount[2]),
    .I1(uart_phy_rx_bitcount[0]),
    .I2(uart_phy_rx_bitcount[1]),
    .O(Result[2])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_tx_fifo_produce_xor<2>11  (
    .I0(uart_tx_fifo_produce[2]),
    .I1(uart_tx_fifo_produce[0]),
    .I2(uart_tx_fifo_produce[1]),
    .O(\Result<2>1 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_tx_fifo_consume_xor<2>11  (
    .I0(uart_tx_fifo_consume[2]),
    .I1(uart_tx_fifo_consume[0]),
    .I2(uart_tx_fifo_consume[1]),
    .O(\Result<2>2 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_rx_fifo_produce_xor<2>11  (
    .I0(uart_rx_fifo_produce[2]),
    .I1(uart_rx_fifo_produce[0]),
    .I2(uart_rx_fifo_produce[1]),
    .O(\Result<2>3 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<2>11  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>4 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_rx_fifo_consume_xor<2>11  (
    .I0(uart_rx_fifo_consume[2]),
    .I1(uart_rx_fifo_consume[0]),
    .I2(uart_rx_fifo_consume[1]),
    .O(\Result<2>6 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>10 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_phy_tx_bitcount_xor<2>11  (
    .I0(uart_phy_tx_bitcount[2]),
    .I1(uart_phy_tx_bitcount[0]),
    .I2(uart_phy_tx_bitcount[1]),
    .O(\Result<2>21 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Mcount_sdram_time1_xor<2>11  (
    .I0(sdram_time1[2]),
    .I1(sdram_time1[0]),
    .I2(sdram_time1[1]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_sequencer_counter_xor<2>11  (
    .I0(sdram_sequencer_counter[2]),
    .I1(sdram_sequencer_counter[0]),
    .I2(sdram_sequencer_counter[1]),
    .O(Mcount_sdram_sequencer_counter2)
  );
  LUT5 #(
    .INIT ( 32'h557F7F7F ))
  Mmux_cache_data_port_dat_w11011 (
    .I0(cache_state_FSM_FFd1_584),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(new_master_rdata_valid4_473),
    .I3(litedramwishbone2native_state_FSM_FFd2_585),
    .I4(new_master_wdata_ready_471),
    .O(Mmux_cache_data_port_dat_w1101)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111011 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N613),
    .I3(N741),
    .I4(N677),
    .I5(N549),
    .O(mux811101)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111021 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N597),
    .I3(N725),
    .I4(N661),
    .I5(N533),
    .O(mux811102)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux81111111 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N614),
    .I3(N742),
    .I4(N678),
    .I5(N550),
    .O(mux8111111)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux81111121 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N598),
    .I3(N726),
    .I4(N662),
    .I5(N534),
    .O(mux8111112)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111121 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N619),
    .I3(N747),
    .I4(N683),
    .I5(N555),
    .O(mux811112)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111131 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N603),
    .I3(N731),
    .I4(N667),
    .I5(N539),
    .O(mux811113)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111211 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N615),
    .I3(N743),
    .I4(N679),
    .I5(N551),
    .O(mux811121)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111221 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N599),
    .I3(N727),
    .I4(N663),
    .I5(N535),
    .O(mux811122)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111311 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N616),
    .I3(N744),
    .I4(N680),
    .I5(N552),
    .O(mux811131)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111321 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N600),
    .I3(N728),
    .I4(N664),
    .I5(N536),
    .O(mux811132)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111411 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N617),
    .I3(N745),
    .I4(N681),
    .I5(N553),
    .O(mux811141)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111421 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N601),
    .I3(N729),
    .I4(N665),
    .I5(N537),
    .O(mux811142)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111511 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N618),
    .I3(N746),
    .I4(N682),
    .I5(N554),
    .O(mux811151)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux8111521 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N602),
    .I3(N730),
    .I4(N666),
    .I5(N538),
    .O(mux811152)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811161 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N609),
    .I3(N737),
    .I4(N673),
    .I5(N545),
    .O(mux81116)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811171 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N593),
    .I3(N721),
    .I4(N657),
    .I5(N529),
    .O(mux81117)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811211 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N620),
    .I3(N748),
    .I4(N684),
    .I5(N556),
    .O(mux81121)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811221 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N604),
    .I3(N732),
    .I4(N668),
    .I5(N540),
    .O(mux81122)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811311 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N621),
    .I3(N749),
    .I4(N685),
    .I5(N557),
    .O(mux81131)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811321 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N605),
    .I3(N733),
    .I4(N669),
    .I5(N541),
    .O(mux81132)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811411 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N622),
    .I3(N750),
    .I4(N686),
    .I5(N558),
    .O(mux81141)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811421 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N606),
    .I3(N734),
    .I4(N670),
    .I5(N542),
    .O(mux81142)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811511 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N623),
    .I3(N751),
    .I4(N687),
    .I5(N559),
    .O(mux81151)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811521 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N607),
    .I3(N735),
    .I4(N671),
    .I5(N543),
    .O(mux81152)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811611 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N624),
    .I3(N752),
    .I4(N688),
    .I5(N560),
    .O(mux81161)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811621 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N608),
    .I3(N736),
    .I4(N672),
    .I5(N544),
    .O(mux81162)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811711 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N610),
    .I3(N738),
    .I4(N674),
    .I5(N546),
    .O(mux81171)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811721 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N594),
    .I3(N722),
    .I4(N658),
    .I5(N530),
    .O(mux81172)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811811 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N611),
    .I3(N739),
    .I4(N675),
    .I5(N547),
    .O(mux81181)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811821 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N595),
    .I3(N723),
    .I4(N659),
    .I5(N531),
    .O(mux81182)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811911 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N612),
    .I3(N740),
    .I4(N676),
    .I5(N548),
    .O(mux81191)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux811921 (
    .I0(inst_LPM_FF_2_2427),
    .I1(inst_LPM_FF_1_2428),
    .I2(N596),
    .I3(N724),
    .I4(N660),
    .I5(N532),
    .O(mux81192)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_583),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(multiplexer_state_FSM_FFd1_581),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(sdram_twtrcon_ready_1052),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h1111111111111101 ))
  port_cmd_ready51 (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_790),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I5(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(port_cmd_ready5_3228)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_3194),
    .I2(port_cmd_ready5_3228),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hFFFF044404440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o113  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1024_o ),
    .I1(spiflash_sr[8]),
    .I2(spiflash_i1[0]),
    .I3(spiflash_clk_710),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1112_3145 ),
    .I5(spiflash_sr[6]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_424_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFF044404440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o11  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1024_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_i1[0]),
    .I3(spiflash_clk_710),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1112_3145 ),
    .I5(spiflash_sr[7]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_423_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT81  (
    .I0(spiflash_sr[7]),
    .I1(spiflash_i1[0]),
    .I2(spiflash_clk_710),
    .I3(spiflash_sr[5]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT71  (
    .I0(spiflash_sr[6]),
    .I1(spiflash_i1[0]),
    .I2(spiflash_clk_710),
    .I3(spiflash_sr[4]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT61  (
    .I0(spiflash_sr[5]),
    .I1(spiflash_i1[0]),
    .I2(spiflash_clk_710),
    .I3(spiflash_sr[3]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT51  (
    .I0(spiflash_sr[4]),
    .I1(spiflash_i1[0]),
    .I2(spiflash_clk_710),
    .I3(spiflash_sr[2]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT41  (
    .I0(spiflash_sr[3]),
    .I1(spiflash_i1[0]),
    .I2(spiflash_clk_710),
    .I3(spiflash_sr[1]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT31  (
    .I0(spiflash_sr[2]),
    .I1(spiflash_i1[0]),
    .I2(spiflash_clk_710),
    .I3(spiflash_sr[0]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT21  (
    .I0(spiflash_sr[1]),
    .I1(spiflash_i1[0]),
    .I2(spiflash_clk_710),
    .I3(spiflash_dqi[1]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT11  (
    .I0(spiflash_sr[0]),
    .I1(spiflash_i1[0]),
    .I2(spiflash_clk_710),
    .I3(spiflash_dqi[0]),
    .O(\spiflash_sr[31]_spiflash_sr[29]_mux_1020_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Mcount_sdram_time0_xor<2>11  (
    .I0(sdram_time0[2]),
    .I1(sdram_time0[0]),
    .I2(sdram_time0[1]),
    .O(\Result<2>22 )
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  Mmux_array_muxed2121 (
    .I0(bankmachine3_state_FSM_FFd1_575),
    .I1(bankmachine3_state_FSM_FFd3_578),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .O(Mmux_array_muxed212)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n3686<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_563),
    .I1(bankmachine0_state_FSM_FFd2_564),
    .I2(bankmachine0_state_FSM_FFd3_566),
    .O(_n3686)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n3701<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_567),
    .I1(bankmachine1_state_FSM_FFd2_568),
    .I2(bankmachine1_state_FSM_FFd3_570),
    .O(_n3701)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00040000 ))
  \basesoc_slave_sel<2><28>1  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o11),
    .I5(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o2),
    .O(basesoc_slave_sel[2])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  sdram_bankmachine3_cmd_buffer_lookahead_wrport_we1 (
    .I0(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I1(port_cmd_ready2_3119),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we1_3195),
    .I3(port_cmd_ready7_3183),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1_3095),
    .I5(port_cmd_ready52),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFF ))
  uart_tx_fifo_wrport_we11 (
    .I0(uart_tx_fifo_level0[3]),
    .I1(uart_tx_fifo_level0[1]),
    .I2(uart_tx_fifo_level0[2]),
    .I3(uart_tx_fifo_level0[4]),
    .I4(uart_tx_fifo_level0[0]),
    .O(uart_tx_fifo_wrport_we1)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT5 #(
    .INIT ( 32'hF0233020 ))
  Mmux_sdram_bankmachine3_cmd_valid11 (
    .I0(sdram_bankmachine3_twtpcon_ready_1044),
    .I1(bankmachine3_state_FSM_FFd1_575),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(bankmachine3_state_FSM_FFd2_576),
    .I4(Mmux_sdram_bankmachine3_cmd_valid12),
    .O(sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h4040FF4040404040 ))
  \basesoc_slave_sel<1><28>1  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I2(sram_bus_cyc_sram_bus_we_AND_2_o1),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I5(sram_bus_cyc_sram_bus_we_AND_2_o2),
    .O(basesoc_slave_sel[1])
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  sram_bus_cyc_sram_bus_we_AND_2_o41 (
    .I0(sram_bus_cyc_sram_bus_we_AND_2_o1),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(sram_bus_cyc_sram_bus_we_AND_2_o4)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n4796111 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .I5(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o11),
    .O(_n479611)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n4796121 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I5(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o21_3201),
    .O(_n479612)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n479621 (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[6]),
    .I3(spiflash_counter[3]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(_n47962)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \basesoc_slave_sel<4><28>1  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o11),
    .I4(Mmux_cache_data_port_dat_w11041),
    .O(basesoc_slave_sel[4])
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  Mmux_cache_data_port_dat_w110321 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o11),
    .O(Mmux_cache_data_port_dat_w11032)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_356_o121 (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_bankmachine1_cmd_buffer_valid_n_790),
    .I2(sdram_choose_req_grant_FSM_FFd2_580),
    .I3(sdram_bankmachine1_row_opened_1036),
    .I4(sdram_bankmachine1_row_hit),
    .I5(_n3701),
    .O(roundrobin0_grant_roundrobin3_grant_OR_356_o12)
  );
  LUT6 #(
    .INIT ( 64'h6466666666666666 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT21  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[1]),
    .I2(_n4918_inv2_3222),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[5]),
    .I5(spiflash_counter[7]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h64666666AAAAAAAA ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT31  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(_n4918_inv2_3222),
    .I3(spiflash_counter[5]),
    .I4(spiflash_counter[7]),
    .I5(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  _n4875_inv1 (
    .I0(uart_phy_rx_busy_38),
    .I1(xilinxmultiregimpl0_regs1_12),
    .I2(uart_phy_rx_bitcount[0]),
    .I3(uart_phy_rx_bitcount[3]),
    .I4(_n5185_inv21),
    .O(_n4875_inv)
  );
  LUT6 #(
    .INIT ( 64'h7F7F7F7F7F7F7FFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1011_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1011_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_1459_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_1459_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  Mmux_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_we_750),
    .I1(sdram_bankmachine0_row_opened_1033),
    .I2(\bankmachine0_state_FSM_FFd2-In2_3158 ),
    .I3(_n3686),
    .I4(sdram_bankmachine0_row_hit),
    .O(sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_356_o131 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(sdram_bankmachine0_cmd_buffer_valid_n_749),
    .I3(_n3686),
    .I4(sdram_bankmachine0_row_opened_1033),
    .I5(sdram_bankmachine0_row_hit),
    .O(roundrobin0_grant_roundrobin3_grant_OR_356_o13)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  _n480411 (
    .I0(sdram_bankmachine3_cmd_valid),
    .I1(\bankmachine3_state_FSM_FFd2-In11 ),
    .I2(Mmux_array_muxed212),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .I4(Mmux_sdram_bankmachine3_cmd_valid12),
    .O(sdram_bankmachine3_twtpcon_valid)
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  basesoc_csrbankarray_csrbank1_scratch0_re121 (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(basesoc_grant_1053),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(basesoc_csrbankarray_csrbank1_scratch0_re12)
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  basesoc_csrbankarray_csrbank1_scratch3_re121 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .I1(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I4(basesoc_grant_1053),
    .O(basesoc_csrbankarray_csrbank1_scratch3_re12)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_max_time1_inv1 (
    .I0(sdram_time1[2]),
    .I1(sdram_time1[0]),
    .I2(sdram_time1[1]),
    .I3(sdram_time1[3]),
    .O(sdram_max_time1_inv)
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_sdram_time1_xor<3>11  (
    .I0(sdram_time1[3]),
    .I1(sdram_time1[0]),
    .I2(sdram_time1[1]),
    .I3(sdram_time1[2]),
    .O(\Result<3>15 )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_uart_phy_tx_reg[0]_PWR_1_o_MUX_274_o11  (
    .I0(uart_phy_tx_reg[0]),
    .I1(uart_phy_tx_bitcount[3]),
    .I2(uart_phy_tx_bitcount[1]),
    .I3(uart_phy_tx_bitcount[2]),
    .O(\uart_phy_tx_reg[0]_PWR_1_o_MUX_274_o )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \GND_1_o_uart_phy_tx_bitcount[3]_MUX_279_o1  (
    .I0(uart_phy_tx_bitcount[1]),
    .I1(uart_phy_tx_bitcount[2]),
    .I2(uart_phy_tx_busy_1022),
    .I3(uart_phy_tx_bitcount[3]),
    .I4(uart_phy_tx_bitcount[0]),
    .I5(uart_phy_phase_accumulator_tx_31_1106),
    .O(\GND_1_o_uart_phy_tx_bitcount[3]_MUX_279_o )
  );
  LUT6 #(
    .INIT ( 64'h88808888FFFFFFFF ))
  _n4863_inv1 (
    .I0(uart_phy_tx_busy_1022),
    .I1(uart_phy_phase_accumulator_tx_31_1106),
    .I2(uart_phy_tx_bitcount[2]),
    .I3(uart_phy_tx_bitcount[1]),
    .I4(uart_phy_tx_bitcount[3]),
    .I5(\Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT11_3100 ),
    .O(_n4863_inv)
  );
  LUT6 #(
    .INIT ( 64'h0400FFFF04000400 ))
  inst_LPM_DECODE21 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I3(basesoc_grant_1053),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(inst_LPM_DECODE22),
    .O(N4)
  );
  LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  inst_LPM_DECODE61 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(inst_LPM_DECODE22),
    .O(N8)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \bankmachine3_state_FSM_FFd2-In111  (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(_n3631),
    .I3(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o),
    .I4(sdram_bankmachine3_cmd_valid),
    .O(\bankmachine3_state_FSM_FFd2-In11 )
  );
  LUT4 #(
    .INIT ( 16'h0081 ))
  Mmux_sdram_bankmachine2_cmd_payload_is_write11 (
    .I0(bankmachine2_state_FSM_FFd1_571),
    .I1(bankmachine2_state_FSM_FFd2_572),
    .I2(bankmachine2_state_FSM_FFd3_574),
    .I3(sdram_cmd_valid_mmx_out6),
    .O(sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h4000000400000000 ))
  Mmux_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_832),
    .I1(sdram_bankmachine2_cmd_buffer_valid_n_831),
    .I2(bankmachine2_state_FSM_FFd1_571),
    .I3(bankmachine2_state_FSM_FFd2_572),
    .I4(bankmachine2_state_FSM_FFd3_574),
    .I5(sdram_bankmachine2_cmd_buffer_pipe_ce1),
    .O(sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0004FFFF00040004 ))
  inst_LPM_DECODE01 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>2 ),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'hFFFF000800080008 ))
  inst_LPM_DECODE41 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>2 ),
    .O(N6)
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \Mcount_dna_cnt_xor<6>11  (
    .I0(dna_cnt[6]),
    .I1(\Mcount_dna_cnt_xor<3>11_3189 ),
    .I2(dna_cnt[4]),
    .I3(dna_cnt[5]),
    .I4(dna_cnt[3]),
    .O(Result[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  sdram_max_time0_inv1 (
    .I0(sdram_time0[4]),
    .I1(sdram_time0[0]),
    .I2(sdram_time0[1]),
    .I3(sdram_time0[2]),
    .I4(sdram_time0[3]),
    .O(sdram_max_time0_inv)
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_sdram_time0_xor<3>11  (
    .I0(sdram_time0[3]),
    .I1(sdram_time0[0]),
    .I2(sdram_time0[1]),
    .I3(sdram_time0[2]),
    .O(\Result<3>14 )
  );
  LUT6 #(
    .INIT ( 64'h0400FFFF04000400 ))
  inst_LPM_DECODE112 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I3(basesoc_grant_1053),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT712 ),
    .O(N3)
  );
  LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  inst_LPM_DECODE51 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT712 ),
    .O(N7)
  );
  LUT6 #(
    .INIT ( 64'h0400FFFF04000400 ))
  inst_LPM_DECODE31 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(uart_tx_fifo_wrport_we22),
    .O(N5)
  );
  LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  inst_LPM_DECODE71 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(basesoc_grant_1053),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(uart_tx_fifo_wrport_we22),
    .O(N9)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank5_load1_re1 (
    .I0(basesoc_csrbankarray_csrbank5_en0_re2),
    .I1(interface_adr0[1]),
    .I2(interface_adr0[2]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(basesoc_csrbankarray_csrbank5_load1_re)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  basesoc_csrbankarray_csrbank5_reload1_re1 (
    .I0(basesoc_csrbankarray_csrbank5_en0_re2),
    .I1(interface_adr0[1]),
    .I2(interface_adr0[2]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(basesoc_csrbankarray_csrbank5_reload1_re)
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT91  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [17]),
    .I4(\lm32_cpu/operand_m [17]),
    .I5(\lm32_cpu/instruction_unit/pc_m [17]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT81  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [16]),
    .I4(\lm32_cpu/operand_m [16]),
    .I5(\lm32_cpu/instruction_unit/pc_m [16]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT71  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [15]),
    .I4(\lm32_cpu/operand_m [15]),
    .I5(\lm32_cpu/instruction_unit/pc_m [15]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT61  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [14]),
    .I4(\lm32_cpu/operand_m [14]),
    .I5(\lm32_cpu/instruction_unit/pc_m [14]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT51  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [13]),
    .I4(\lm32_cpu/operand_m [13]),
    .I5(\lm32_cpu/instruction_unit/pc_m [13]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT41  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [12]),
    .I4(\lm32_cpu/operand_m [12]),
    .I5(\lm32_cpu/instruction_unit/pc_m [12]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT321  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [9]),
    .I4(\lm32_cpu/operand_m [9]),
    .I5(\lm32_cpu/instruction_unit/pc_m [9]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT311  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [8]),
    .I4(\lm32_cpu/operand_m [8]),
    .I5(\lm32_cpu/instruction_unit/pc_m [8]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT31  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [11]),
    .I4(\lm32_cpu/operand_m [11]),
    .I5(\lm32_cpu/instruction_unit/pc_m [11]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT301  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [7]),
    .I4(\lm32_cpu/operand_m [7]),
    .I5(\lm32_cpu/instruction_unit/pc_m [7]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT291  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [6]),
    .I4(\lm32_cpu/operand_m [6]),
    .I5(\lm32_cpu/instruction_unit/pc_m [6]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT281  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [5]),
    .I4(\lm32_cpu/operand_m [5]),
    .I5(\lm32_cpu/instruction_unit/pc_m [5]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT271  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [4]),
    .I4(\lm32_cpu/operand_m [4]),
    .I5(\lm32_cpu/instruction_unit/pc_m [4]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT251  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [31]),
    .I4(\lm32_cpu/operand_m [31]),
    .I5(\lm32_cpu/instruction_unit/pc_m [31]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT241  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [30]),
    .I4(\lm32_cpu/operand_m [30]),
    .I5(\lm32_cpu/instruction_unit/pc_m [30]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT261  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [3]),
    .I4(\lm32_cpu/operand_m [3]),
    .I5(\lm32_cpu/instruction_unit/pc_m [3]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT221  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [29]),
    .I4(\lm32_cpu/operand_m [29]),
    .I5(\lm32_cpu/instruction_unit/pc_m [29]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT211  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [28]),
    .I4(\lm32_cpu/operand_m [28]),
    .I5(\lm32_cpu/instruction_unit/pc_m [28]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT201  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [27]),
    .I4(\lm32_cpu/operand_m [27]),
    .I5(\lm32_cpu/instruction_unit/pc_m [27]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT21  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [10]),
    .I4(\lm32_cpu/operand_m [10]),
    .I5(\lm32_cpu/instruction_unit/pc_m [10]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT191  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [26]),
    .I4(\lm32_cpu/operand_m [26]),
    .I5(\lm32_cpu/instruction_unit/pc_m [26]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT181  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [25]),
    .I4(\lm32_cpu/operand_m [25]),
    .I5(\lm32_cpu/instruction_unit/pc_m [25]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT171  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [24]),
    .I4(\lm32_cpu/operand_m [24]),
    .I5(\lm32_cpu/instruction_unit/pc_m [24]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT161  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [23]),
    .I4(\lm32_cpu/operand_m [23]),
    .I5(\lm32_cpu/instruction_unit/pc_m [23]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT151  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [22]),
    .I4(\lm32_cpu/operand_m [22]),
    .I5(\lm32_cpu/instruction_unit/pc_m [22]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT141  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [21]),
    .I4(\lm32_cpu/operand_m [21]),
    .I5(\lm32_cpu/instruction_unit/pc_m [21]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT131  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [20]),
    .I4(\lm32_cpu/operand_m [20]),
    .I5(\lm32_cpu/instruction_unit/pc_m [20]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT231  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [2]),
    .I4(\lm32_cpu/operand_m [2]),
    .I5(\lm32_cpu/instruction_unit/pc_m [2]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT111  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [19]),
    .I4(\lm32_cpu/operand_m [19]),
    .I5(\lm32_cpu/instruction_unit/pc_m [19]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT121  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/operand_m [1]),
    .I4(\lm32_cpu/shifter_result_m [1]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT101  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/shifter_result_m [18]),
    .I4(\lm32_cpu/operand_m [18]),
    .I5(\lm32_cpu/instruction_unit/pc_m [18]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \lm32_cpu/Mmux_x_result2621  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(\lm32_cpu/csr_x [0]),
    .O(\lm32_cpu/Mmux_x_result262 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/Mmux_x_result1131  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .O(\lm32_cpu/Mmux_x_result113 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \lm32_cpu/store_q_m1  (
    .I0(\lm32_cpu/store_m_4045 ),
    .I1(\lm32_cpu/valid_m_4275 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .O(\lm32_cpu/store_q_m )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \lm32_cpu/load_q_m1  (
    .I0(\lm32_cpu/load_m_4046 ),
    .I1(\lm32_cpu/valid_m_4275 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .O(\lm32_cpu/load_q_m )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT241  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_4353 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/branch_target_x [5]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF040404 ))
  \lm32_cpu/exception_x1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/interrupt_exception ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/valid_x_4276 ),
    .I4(\lm32_cpu/scall_x_4120 ),
    .I5(\lm32_cpu/mc_arithmetic/divide_by_zero_x_4353 ),
    .O(\lm32_cpu/exception_x )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT251  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_4353 ),
    .I2(\lm32_cpu/branch_target_x [6]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \lm32_cpu/write_enable_q_x1  (
    .I0(\lm32_cpu/valid_x_4276 ),
    .I1(\lm32_cpu/write_enable_x_4139 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/stall_m4_7131 ),
    .O(\lm32_cpu/write_enable_q_x )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT261  (
    .I0(\lm32_cpu/branch_target_x [7]),
    .I1(\lm32_cpu/exception_x ),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT110  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [2]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT24  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [12]),
    .I2(\lm32_cpu/eba [12]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [13]),
    .I2(\lm32_cpu/eba [13]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [14]),
    .I2(\lm32_cpu/eba [14]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [15]),
    .I2(\lm32_cpu/eba [15]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT61  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [16]),
    .I2(\lm32_cpu/eba [16]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT71  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [17]),
    .I2(\lm32_cpu/eba [17]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT81  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [18]),
    .I2(\lm32_cpu/eba [18]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT91  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [19]),
    .I2(\lm32_cpu/eba [19]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT101  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [20]),
    .I2(\lm32_cpu/eba [20]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT111  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [21]),
    .I2(\lm32_cpu/eba [21]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT121  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [3]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT131  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [22]),
    .I2(\lm32_cpu/eba [22]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT141  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [23]),
    .I2(\lm32_cpu/eba [23]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT151  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [24]),
    .I2(\lm32_cpu/eba [24]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT161  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [25]),
    .I2(\lm32_cpu/eba [25]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT171  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [26]),
    .I2(\lm32_cpu/eba [26]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT181  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [27]),
    .I2(\lm32_cpu/eba [27]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT191  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [28]),
    .I2(\lm32_cpu/eba [28]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT201  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [29]),
    .I2(\lm32_cpu/eba [29]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT211  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [30]),
    .I2(\lm32_cpu/eba [30]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT221  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [31]),
    .I2(\lm32_cpu/eba [31]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT231  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [4]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT271  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [8]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT281  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [9]),
    .I2(\lm32_cpu/eba [9]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT291  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [10]),
    .I2(\lm32_cpu/eba [10]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT301  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [11]),
    .I2(\lm32_cpu/eba [11]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \lm32_cpu/Mmux_branch_predict_taken_d11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I1(\lm32_cpu/bi_conditional ),
    .I2(\lm32_cpu/bi_unconditional ),
    .O(\lm32_cpu/branch_predict_taken_d )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result11  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [0]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [0]),
    .O(\lm32_cpu/adder_result_x[0] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result21  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [10]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [10]),
    .O(\lm32_cpu/adder_result_x[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result33  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [11]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [11]),
    .O(\lm32_cpu/adder_result_x[11] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result121  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .O(\lm32_cpu/adder_result_x[1] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result231  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [2]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [2]),
    .O(\lm32_cpu/adder_result_x[2] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result251  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/adder_result_x[31] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result261  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [3]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [3]),
    .O(\lm32_cpu/adder_result_x[3] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result271  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [4]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [4]),
    .O(\lm32_cpu/adder_result_x[4] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result281  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [5]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [5]),
    .O(\lm32_cpu/adder_result_x[5] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result291  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [6]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [6]),
    .O(\lm32_cpu/adder_result_x[6] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result301  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [7]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [7]),
    .O(\lm32_cpu/adder_result_x[7] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result311  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .O(\lm32_cpu/adder_result_x[8] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result321  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [9]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [9]),
    .O(\lm32_cpu/adder_result_x[9] )
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1110  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1210  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [10]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_133  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [11]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [12]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [13]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [14]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [16]),
    .O(\lm32_cpu/d_result_1 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [17]),
    .O(\lm32_cpu/d_result_1 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1101  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [18]),
    .O(\lm32_cpu/d_result_1 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1111  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [19]),
    .O(\lm32_cpu/d_result_1 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1121  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1131  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [20]),
    .O(\lm32_cpu/d_result_1 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [21]),
    .O(\lm32_cpu/d_result_1 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [22]),
    .O(\lm32_cpu/d_result_1 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [23]),
    .O(\lm32_cpu/d_result_1 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [24]),
    .O(\lm32_cpu/d_result_1 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [25]),
    .O(\lm32_cpu/d_result_1 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [26]),
    .O(\lm32_cpu/d_result_1 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1201  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [27]),
    .O(\lm32_cpu/d_result_1 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1211  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [28]),
    .O(\lm32_cpu/d_result_1 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1221  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [29]),
    .O(\lm32_cpu/d_result_1 [29])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1231  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [2]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1241  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [30]),
    .O(\lm32_cpu/d_result_1 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1251  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_6096 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [31]),
    .O(\lm32_cpu/d_result_1 [31])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1261  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1271  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [4]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1281  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [5]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1291  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [6]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1301  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [7]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1311  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [8]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1321  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [9]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [9])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/Mmux_GND_27_o_valid_m_MUX_1455_o11  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I2(\lm32_cpu/valid_m_4275 ),
    .O(\lm32_cpu/GND_27_o_valid_m_MUX_1455_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_17_o_mux_243_OUT11  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [0]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_17_o_mux_243_OUT21  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [1]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_17_o_mux_243_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [2]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_17_o_mux_243_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [3]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_17_o_mux_243_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_17_o_mux_243_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_load_x_GND_27_o_MUX_1486_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_7060 ),
    .I1(\lm32_cpu/w_result_sel_load_m_BRB1_7062 ),
    .O(\lm32_cpu/w_result_sel_load_m )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_mul_x_GND_27_o_MUX_1487_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_7060 ),
    .I1(\lm32_cpu/w_result_sel_mul_m_BRB1_7061 ),
    .O(\lm32_cpu/w_result_sel_mul_m )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o1  (
    .I0(\lm32_cpu/stall_x ),
    .I1(\lm32_cpu/csr_write_enable_k_q_x ),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/csr_x [0]),
    .O(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1905_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/csr_x[2]_PWR_17_o_equal_186_o<2>1  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/csr_x[2]_PWR_17_o_equal_186_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/branch_predict_d1  (
    .I0(\lm32_cpu/branch_predict_x_BRB0_7063 ),
    .I1(\lm32_cpu/branch_predict_x_BRB1_7064 ),
    .O(\lm32_cpu/branch_predict_x )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/branch_mispredict_taken_m1  (
    .I0(\lm32_cpu/condition_met_m_4039 ),
    .I1(\lm32_cpu/branch_predict_taken_m_4048 ),
    .I2(\lm32_cpu/branch_predict_m_4049 ),
    .O(\lm32_cpu/branch_mispredict_taken_m )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/reg_write_enable_q_w1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/valid_w_4319 ),
    .I2(\lm32_cpu/write_enable_w_4279 ),
    .O(\lm32_cpu/reg_write_enable_q_w )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/exception_q_w1  (
    .I0(\lm32_cpu/exception_w_4278 ),
    .I1(\lm32_cpu/valid_w_4319 ),
    .O(\lm32_cpu/exception_q_w )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \lm32_cpu/kill_x1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I2(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/kill_x )
  );
  LUT5 #(
    .INIT ( 32'h00000105 ))
  \lm32_cpu/instruction_unit/mux101111  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_4455 ),
    .I1(\lm32_cpu/valid_d_4277 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux10111 )
  );
  LUT5 #(
    .INIT ( 32'hF0F0F2FA ))
  \lm32_cpu/instruction_unit/mux10151  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_4455 ),
    .I1(\lm32_cpu/valid_d_4277 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux1015_4598 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux59111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/pc_w [11]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux57111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/pc_w [9]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux56111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/pc_w [8]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux58111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/pc_w [10]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux54111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/pc_w [6]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux53111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/pc_w [5]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux55111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/pc_w [7]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux51111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/pc_w [31]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux50111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/pc_w [30]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux52111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/pc_w [4]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux48111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/pc_w [28]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux47111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/pc_w [27]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux49111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/pc_w [29]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux45111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/pc_w [25]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux44111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/pc_w [24]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux46111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/pc_w [26]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux43111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/pc_w [23]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux42111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/pc_w [22]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux41111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [3]),
    .I2(\lm32_cpu/instruction_unit/pc_w [3]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux40111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/pc_w [21]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux38111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/pc_w [19]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux37111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/pc_w [18]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux39111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/pc_w [20]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux35111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/pc_w [16]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux34111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/pc_w [15]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux36111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/pc_w [17]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/pc_w [13]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/pc_w [12]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux33111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/pc_w [14]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux30111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [2]),
    .I2(\lm32_cpu/instruction_unit/pc_w [2]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT23  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT33  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT41  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT51  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT61  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT71  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT81  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT91  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT101  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT111  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT131  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT141  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT151  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT161  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT171  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT181  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT191  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT201  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT211  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT221  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT241  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT251  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT271  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT281  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT291  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT301  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT311  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT321  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \lm32_cpu/instruction_unit/icache_read_enable_f1  (
    .I0(\lm32_cpu/valid_f_4014 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/kill_f ),
    .O(\lm32_cpu/instruction_unit/icache_read_enable_f )
  );
  LUT6 #(
    .INIT ( 64'h8AFF8AAA8AAA8AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o1  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_4455 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I5(\lm32_cpu/instruction_unit/icache_refill_ready_4817 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o )
  );
  LUT6 #(
    .INIT ( 64'h12AA12AA12AA9AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0>1  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I2(\lm32_cpu/instruction_unit/icache_refill_ready_4817 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2211  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 )
  );
  LUT4 #(
    .INIT ( 16'h74FC ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_29_o_equal_20_o ),
    .I3(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00001300 ))
  \lm32_cpu/instruction_unit/icache/miss1  (
    .I0(\lm32_cpu/valid_d_4277 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/instruction_unit/icache/miss )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst110  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [0]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst210  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [10]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst33  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [11]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst41  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [12]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst51  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [13]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst61  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [14]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst71  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [15]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst81  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [16]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst91  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [17]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst101  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [18]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst111  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [19]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst121  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [1]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst131  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [20]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst141  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [21]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst151  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [22]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst161  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [23]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst171  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [24]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst181  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [25]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst191  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [26]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst201  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [27]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst211  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [28]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst221  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [29]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst231  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [2]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst241  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [30]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst251  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [31]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst261  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [3]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst271  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [4]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst281  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [5]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst291  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [6]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst301  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [7]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst311  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [8]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst321  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [9]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/instruction_unit/icache/refill_request1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .O(\lm32_cpu/icache_refill_request )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_360_o1  (
    .I0(\lm32_cpu/instruction_unit/icache_refill_ready_4817 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .O(\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_360_o )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [11]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [10]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [9]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [8]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [7]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [6]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [5]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [4]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [3]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [2]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \lm32_cpu/load_store_unit/_n0361_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_807_o ),
    .I2(\lm32_cpu/stall_m ),
    .I3(\lm32_cpu/store_q_m ),
    .I4(\lm32_cpu/exception_m_4047 ),
    .I5(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .O(\lm32_cpu/load_store_unit/_n0361_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000002000000000 ))
  \lm32_cpu/load_store_unit/_n0408<0>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [23]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_5205 ),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/size_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/_n0408 [0])
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \lm32_cpu/load_store_unit/_n0404<0>1  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_5205 ),
    .I3(\lm32_cpu/load_store_unit/data_w [7]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/_n0404 [0])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/load_store_unit/_n0414<0>1  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_5205 ),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(\lm32_cpu/load_store_unit/_n0414 [0])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x81  (
    .I0(\lm32_cpu/store_operand_x [0]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [16]),
    .O(\lm32_cpu/load_store_unit/store_data_x [16])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x91  (
    .I0(\lm32_cpu/store_operand_x [1]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [17]),
    .O(\lm32_cpu/load_store_unit/store_data_x [17])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x101  (
    .I0(\lm32_cpu/store_operand_x [2]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [18]),
    .O(\lm32_cpu/load_store_unit/store_data_x [18])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x111  (
    .I0(\lm32_cpu/store_operand_x [3]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [19]),
    .O(\lm32_cpu/load_store_unit/store_data_x [19])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x131  (
    .I0(\lm32_cpu/store_operand_x [4]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [20]),
    .O(\lm32_cpu/load_store_unit/store_data_x [20])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x141  (
    .I0(\lm32_cpu/store_operand_x [5]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [21]),
    .O(\lm32_cpu/load_store_unit/store_data_x [21])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x151  (
    .I0(\lm32_cpu/store_operand_x [6]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [22]),
    .O(\lm32_cpu/load_store_unit/store_data_x [22])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x161  (
    .I0(\lm32_cpu/store_operand_x [7]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [23]),
    .O(\lm32_cpu/load_store_unit/store_data_x [23])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_804_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refilling_4450 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_804_o )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [10]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321210  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32132  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [12]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [13]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [13]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [14]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [14]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [15]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [16]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [16]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [17]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [17]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [18]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321101  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [19]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [19]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321121  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [20]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [20]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321131  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [21]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [22]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [22]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [23]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [23]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [24]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [25]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [25]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [26]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [26]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [27]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321201  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [28]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321211  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [29]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [29]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321231  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [30]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321241  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [31]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [31]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321261  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [4]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321271  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [5]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321281  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [6]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321291  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [7]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321301  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [8]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321311  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/operand_m [9]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x171  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [8]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [24]),
    .I4(\lm32_cpu/store_operand_x [0]),
    .O(\lm32_cpu/load_store_unit/store_data_x [24])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x181  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [9]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [25]),
    .I4(\lm32_cpu/store_operand_x [1]),
    .O(\lm32_cpu/load_store_unit/store_data_x [25])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x191  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [10]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [26]),
    .I4(\lm32_cpu/store_operand_x [2]),
    .O(\lm32_cpu/load_store_unit/store_data_x [26])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x201  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [11]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [27]),
    .I4(\lm32_cpu/store_operand_x [3]),
    .O(\lm32_cpu/load_store_unit/store_data_x [27])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x211  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [12]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [28]),
    .I4(\lm32_cpu/store_operand_x [4]),
    .O(\lm32_cpu/load_store_unit/store_data_x [28])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x221  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [13]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [29]),
    .I4(\lm32_cpu/store_operand_x [5]),
    .O(\lm32_cpu/load_store_unit/store_data_x [29])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x241  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [14]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [30]),
    .I4(\lm32_cpu/store_operand_x [6]),
    .O(\lm32_cpu/load_store_unit/store_data_x [30])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x251  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [15]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [31]),
    .I4(\lm32_cpu/store_operand_x [7]),
    .O(\lm32_cpu/load_store_unit/store_data_x [31])
  );
  LUT6 #(
    .INIT ( 64'h28887DDD28882888 ))
  \lm32_cpu/load_store_unit/mux321221  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_804_o ),
    .I3(interface1_soc_bus_ack),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/load_store_unit/load_data_w<25>311  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<25>31 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/data_m [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/data_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/data_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/data_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/data_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/data_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/data_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/data_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/data_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/data_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux21111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/data_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/data_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/data_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/data_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/data_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/data_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/data_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/data_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/data_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/data_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux11111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/data_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/data_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/data_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/data_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/data_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/data_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/data_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/data_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/data_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/data_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/data_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1101  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/data_m [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x21  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [2]),
    .I2(\lm32_cpu/store_operand_x [10]),
    .O(\lm32_cpu/load_store_unit/store_data_x [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x33  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [3]),
    .I2(\lm32_cpu/store_operand_x [11]),
    .O(\lm32_cpu/load_store_unit/store_data_x [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x41  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [4]),
    .I2(\lm32_cpu/store_operand_x [12]),
    .O(\lm32_cpu/load_store_unit/store_data_x [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x51  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [5]),
    .I2(\lm32_cpu/store_operand_x [13]),
    .O(\lm32_cpu/load_store_unit/store_data_x [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x61  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [6]),
    .I2(\lm32_cpu/store_operand_x [14]),
    .O(\lm32_cpu/load_store_unit/store_data_x [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x71  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [7]),
    .I2(\lm32_cpu/store_operand_x [15]),
    .O(\lm32_cpu/load_store_unit/store_data_x [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x311  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [0]),
    .I2(\lm32_cpu/store_operand_x [8]),
    .O(\lm32_cpu/load_store_unit/store_data_x [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x321  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [1]),
    .I2(\lm32_cpu/store_operand_x [9]),
    .O(\lm32_cpu/load_store_unit/store_data_x [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I1(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_785_o ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache_refill_ready_5240 ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o )
  );
  LUT4 #(
    .INIT ( 16'h6A48 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I2(\lm32_cpu/load_store_unit/dcache_refill_ready_5240 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \lm32_cpu/load_store_unit/dcache/tmem_write_data<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I2(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_785_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_data [0])
  );
  LUT5 #(
    .INIT ( 32'h2AAA7FFF ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refill_ready_5240 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h6AAA4888 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>2  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_refill_ready_5240 ),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>11  (
    .I0(\lm32_cpu/load_q_m ),
    .I1(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I2(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [8]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [9]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [10]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/operand_m [11]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [9])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \lm32_cpu/load_store_unit/dcache/way_tmem_we1  (
    .I0(\lm32_cpu/load_store_unit/dcache_refill_ready_5240 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .O(\lm32_cpu/load_store_unit/dcache/way_tmem_we )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh881  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh28 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh88 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh871  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .O(\lm32_cpu/shifter/Sh87 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh861  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .O(\lm32_cpu/shifter/Sh86 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh851  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .O(\lm32_cpu/shifter/Sh85 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh841  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .O(\lm32_cpu/shifter/Sh84 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2811  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [2]),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/operand_0_x [29]),
    .O(\lm32_cpu/shifter/Sh281_5544 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2101  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_0_x [26]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_0_x [3]),
    .O(\lm32_cpu/shifter/Sh210 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1101  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [30]),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/operand_0_x [3]),
    .I5(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1111  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [29]),
    .I3(\lm32_cpu/operand_0_x [27]),
    .I4(\lm32_cpu/operand_0_x [4]),
    .I5(\lm32_cpu/operand_0_x [2]),
    .O(\lm32_cpu/shifter/Sh111 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1591  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh159 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1581  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh30_5598 ),
    .O(\lm32_cpu/shifter/Sh158 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh411  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [26]),
    .I3(\lm32_cpu/operand_0_x [24]),
    .I4(\lm32_cpu/operand_0_x [7]),
    .I5(\lm32_cpu/operand_0_x [5]),
    .O(\lm32_cpu/shifter/Sh41 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh611  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [24]),
    .I3(\lm32_cpu/operand_0_x [22]),
    .I4(\lm32_cpu/operand_0_x [9]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/shifter/Sh61 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh321  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [27]),
    .I3(\lm32_cpu/operand_0_x [25]),
    .I4(\lm32_cpu/operand_0_x [6]),
    .I5(\lm32_cpu/operand_0_x [4]),
    .O(\lm32_cpu/shifter/Sh32 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh511  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_0_x [23]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_0_x [6]),
    .O(\lm32_cpu/shifter/Sh51 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1571  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh157 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1561  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh156 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1551  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh155 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1541  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh30_5598 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh154 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6911  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh102 ),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh161 ),
    .I5(\lm32_cpu/shifter/Sh810 ),
    .O(\lm32_cpu/shifter/Sh691 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1531  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh153 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6811  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh810 ),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh1510 ),
    .I5(\lm32_cpu/shifter/Sh710 ),
    .O(\lm32_cpu/shifter/Sh681 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1510 ),
    .I3(\lm32_cpu/shifter/Sh231 ),
    .I4(\lm32_cpu/shifter/Sh221 ),
    .I5(\lm32_cpu/shifter/Sh1410 ),
    .O(\lm32_cpu/shifter/Sh751 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6711  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh710 ),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh1410 ),
    .I5(\lm32_cpu/shifter/Sh61 ),
    .O(\lm32_cpu/shifter/Sh671 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1410 ),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh211 ),
    .I5(\lm32_cpu/shifter/Sh1310 ),
    .O(\lm32_cpu/shifter/Sh741 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6611  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh61 ),
    .I3(\lm32_cpu/shifter/Sh1410 ),
    .I4(\lm32_cpu/shifter/Sh1310 ),
    .I5(\lm32_cpu/shifter/Sh51 ),
    .O(\lm32_cpu/shifter/Sh661 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1310 ),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh201 ),
    .I5(\lm32_cpu/shifter/Sh121 ),
    .O(\lm32_cpu/shifter/Sh731 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh51 ),
    .I3(\lm32_cpu/shifter/Sh1310 ),
    .I4(\lm32_cpu/shifter/Sh121 ),
    .I5(\lm32_cpu/shifter/Sh41 ),
    .O(\lm32_cpu/shifter/Sh651 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7211  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh121 ),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh191 ),
    .I5(\lm32_cpu/shifter/Sh112 ),
    .O(\lm32_cpu/shifter/Sh721 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh41 ),
    .I3(\lm32_cpu/shifter/Sh121 ),
    .I4(\lm32_cpu/shifter/Sh112 ),
    .I5(\lm32_cpu/shifter/Sh32 ),
    .O(\lm32_cpu/shifter/Sh641 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7111  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh112 ),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh181 ),
    .I5(\lm32_cpu/shifter/Sh101 ),
    .O(\lm32_cpu/shifter/Sh711 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7011  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh101 ),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh171 ),
    .I5(\lm32_cpu/shifter/Sh102 ),
    .O(\lm32_cpu/shifter/Sh701 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1211  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [18]),
    .I3(\lm32_cpu/operand_0_x [16]),
    .I4(\lm32_cpu/operand_0_x [15]),
    .I5(\lm32_cpu/operand_0_x [13]),
    .O(\lm32_cpu/shifter/Sh121 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh14101  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_0_x [14]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_0_x [15]),
    .O(\lm32_cpu/shifter/Sh1410 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1121  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_0_x [17]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_0_x [12]),
    .O(\lm32_cpu/shifter/Sh112 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh13101  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [17]),
    .I3(\lm32_cpu/operand_0_x [15]),
    .I4(\lm32_cpu/operand_0_x [16]),
    .I5(\lm32_cpu/operand_0_x [14]),
    .O(\lm32_cpu/shifter/Sh1310 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1011  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [20]),
    .I3(\lm32_cpu/operand_0_x [18]),
    .I4(\lm32_cpu/operand_0_x [13]),
    .I5(\lm32_cpu/operand_0_x [11]),
    .O(\lm32_cpu/shifter/Sh101 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1021  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [21]),
    .I3(\lm32_cpu/operand_0_x [19]),
    .I4(\lm32_cpu/operand_0_x [12]),
    .I5(\lm32_cpu/operand_0_x [10]),
    .O(\lm32_cpu/shifter/Sh102 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh8101  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_0_x [20]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_0_x [9]),
    .O(\lm32_cpu/shifter/Sh810 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7101  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [23]),
    .I3(\lm32_cpu/operand_0_x [21]),
    .I4(\lm32_cpu/operand_0_x [10]),
    .I5(\lm32_cpu/operand_0_x [8]),
    .O(\lm32_cpu/shifter/Sh710 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1471  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh831 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh791 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh147 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1461  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh821 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh781 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh146 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1451  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh811 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh771 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh145 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1441  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh801 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh761 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh144 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8311  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh231 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh831 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8211  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh221 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh30_5598 ),
    .O(\lm32_cpu/shifter/Sh821 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8111  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh211 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh811 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8011  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh201 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh801 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7911  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh191 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh791 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7811  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh181 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh781 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7711  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh171 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh771 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7611  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh161 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh761 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1611  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [14]),
    .I3(\lm32_cpu/operand_0_x [12]),
    .I4(\lm32_cpu/operand_0_x [19]),
    .I5(\lm32_cpu/operand_0_x [17]),
    .O(\lm32_cpu/shifter/Sh161 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh15101  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/operand_0_x [13]),
    .I4(\lm32_cpu/operand_0_x [18]),
    .I5(\lm32_cpu/operand_0_x [16]),
    .O(\lm32_cpu/shifter/Sh1510 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2611  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_0_x [2]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_0_x [27]),
    .O(\lm32_cpu/shifter/Sh261_5545 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2511  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [5]),
    .I3(\lm32_cpu/operand_0_x [3]),
    .I4(\lm32_cpu/operand_0_x [28]),
    .I5(\lm32_cpu/operand_0_x [26]),
    .O(\lm32_cpu/shifter/Sh251_5522 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh2711  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/operand_0_x [3]),
    .I2(\lm32_cpu/direction_x_4127 ),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(\lm32_cpu/shifter/Sh271_5521 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2411  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [6]),
    .I3(\lm32_cpu/operand_0_x [4]),
    .I4(\lm32_cpu/operand_0_x [27]),
    .I5(\lm32_cpu/operand_0_x [25]),
    .O(\lm32_cpu/shifter/Sh241_5546 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2311  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_0_x [5]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_0_x [24]),
    .O(\lm32_cpu/shifter/Sh231 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2211  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [8]),
    .I3(\lm32_cpu/operand_0_x [6]),
    .I4(\lm32_cpu/operand_0_x [25]),
    .I5(\lm32_cpu/operand_0_x [23]),
    .O(\lm32_cpu/shifter/Sh221 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2111  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [9]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .I4(\lm32_cpu/operand_0_x [24]),
    .I5(\lm32_cpu/operand_0_x [22]),
    .O(\lm32_cpu/shifter/Sh211 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2011  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_0_x [8]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_0_x [21]),
    .O(\lm32_cpu/shifter/Sh201 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1911  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [11]),
    .I3(\lm32_cpu/operand_0_x [9]),
    .I4(\lm32_cpu/operand_0_x [22]),
    .I5(\lm32_cpu/operand_0_x [20]),
    .O(\lm32_cpu/shifter/Sh191 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1811  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [12]),
    .I3(\lm32_cpu/operand_0_x [10]),
    .I4(\lm32_cpu/operand_0_x [21]),
    .I5(\lm32_cpu/operand_0_x [19]),
    .O(\lm32_cpu/shifter/Sh181 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1711  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_0_x [11]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_0_x [18]),
    .O(\lm32_cpu/shifter/Sh171 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh291  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh281_5544 ),
    .O(\lm32_cpu/shifter/Sh29 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1361  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh721 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh681 ),
    .I4(\lm32_cpu/shifter/Sh88 ),
    .O(\lm32_cpu/shifter/Sh136 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1351  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh711 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh671 ),
    .I4(\lm32_cpu/shifter/Sh87 ),
    .O(\lm32_cpu/shifter/Sh135 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1341  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh701 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh661 ),
    .I4(\lm32_cpu/shifter/Sh86 ),
    .O(\lm32_cpu/shifter/Sh134 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1331  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh691 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh651 ),
    .I4(\lm32_cpu/shifter/Sh85 ),
    .O(\lm32_cpu/shifter/Sh133 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1321  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh681 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh641 ),
    .I4(\lm32_cpu/shifter/Sh84 ),
    .O(\lm32_cpu/shifter/Sh132 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh281  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh271_5521 ),
    .I2(\lm32_cpu/shifter/Sh281_5544 ),
    .O(\lm32_cpu/shifter/Sh28 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh271  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh261_5545 ),
    .I2(\lm32_cpu/shifter/Sh271_5521 ),
    .O(\lm32_cpu/shifter/Sh27 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh261  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh251_5522 ),
    .I2(\lm32_cpu/shifter/Sh261_5545 ),
    .O(\lm32_cpu/shifter/Sh26 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh251  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh241_5546 ),
    .I2(\lm32_cpu/shifter/Sh251_5522 ),
    .O(\lm32_cpu/shifter/Sh25 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh241  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh231 ),
    .I2(\lm32_cpu/shifter/Sh241_5546 ),
    .O(\lm32_cpu/shifter/Sh24 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/shifter/Mmux_fill_value11  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/condition_x [2]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .O(\lm32_cpu/shifter/Sh100 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_right_shift_operand241  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_0_x [30]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/right_shift_operand [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m210  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [10]),
    .I2(\lm32_cpu/shifter/right_shift_result [21]),
    .O(\lm32_cpu/shifter_result_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m33  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [11]),
    .I2(\lm32_cpu/shifter/right_shift_result [20]),
    .O(\lm32_cpu/shifter_result_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m41  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [12]),
    .I2(\lm32_cpu/shifter/right_shift_result [19]),
    .O(\lm32_cpu/shifter_result_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m51  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [13]),
    .I2(\lm32_cpu/shifter/right_shift_result [18]),
    .O(\lm32_cpu/shifter_result_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m61  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [14]),
    .I2(\lm32_cpu/shifter/right_shift_result [17]),
    .O(\lm32_cpu/shifter_result_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m71  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [15]),
    .I2(\lm32_cpu/shifter/right_shift_result [16]),
    .O(\lm32_cpu/shifter_result_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m81  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [16]),
    .I2(\lm32_cpu/shifter/right_shift_result [15]),
    .O(\lm32_cpu/shifter_result_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m91  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [17]),
    .I2(\lm32_cpu/shifter/right_shift_result [14]),
    .O(\lm32_cpu/shifter_result_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m101  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [18]),
    .I2(\lm32_cpu/shifter/right_shift_result [13]),
    .O(\lm32_cpu/shifter_result_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m111  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [19]),
    .I2(\lm32_cpu/shifter/right_shift_result [12]),
    .O(\lm32_cpu/shifter_result_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m121  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [1]),
    .I2(\lm32_cpu/shifter/right_shift_result [30]),
    .O(\lm32_cpu/shifter_result_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m131  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [20]),
    .I2(\lm32_cpu/shifter/right_shift_result [11]),
    .O(\lm32_cpu/shifter_result_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m141  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [21]),
    .I2(\lm32_cpu/shifter/right_shift_result [10]),
    .O(\lm32_cpu/shifter_result_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m151  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [22]),
    .I2(\lm32_cpu/shifter/right_shift_result [9]),
    .O(\lm32_cpu/shifter_result_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m161  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [23]),
    .I2(\lm32_cpu/shifter/right_shift_result [8]),
    .O(\lm32_cpu/shifter_result_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m171  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [24]),
    .I2(\lm32_cpu/shifter/right_shift_result [7]),
    .O(\lm32_cpu/shifter_result_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m181  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [25]),
    .I2(\lm32_cpu/shifter/right_shift_result [6]),
    .O(\lm32_cpu/shifter_result_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m191  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [26]),
    .I2(\lm32_cpu/shifter/right_shift_result [5]),
    .O(\lm32_cpu/shifter_result_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m201  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [27]),
    .I2(\lm32_cpu/shifter/right_shift_result [4]),
    .O(\lm32_cpu/shifter_result_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m211  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [28]),
    .I2(\lm32_cpu/shifter/right_shift_result [3]),
    .O(\lm32_cpu/shifter_result_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m221  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [29]),
    .I2(\lm32_cpu/shifter/right_shift_result [2]),
    .O(\lm32_cpu/shifter_result_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m231  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [2]),
    .I2(\lm32_cpu/shifter/right_shift_result [29]),
    .O(\lm32_cpu/shifter_result_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m241  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [30]),
    .I2(\lm32_cpu/shifter/right_shift_result [1]),
    .O(\lm32_cpu/shifter_result_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m251  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [31]),
    .I2(\lm32_cpu/shifter/right_shift_result [0]),
    .O(\lm32_cpu/shifter_result_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m261  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [3]),
    .I2(\lm32_cpu/shifter/right_shift_result [28]),
    .O(\lm32_cpu/shifter_result_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m271  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [4]),
    .I2(\lm32_cpu/shifter/right_shift_result [27]),
    .O(\lm32_cpu/shifter_result_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m281  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [5]),
    .I2(\lm32_cpu/shifter/right_shift_result [26]),
    .O(\lm32_cpu/shifter_result_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m291  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [6]),
    .I2(\lm32_cpu/shifter/right_shift_result [25]),
    .O(\lm32_cpu/shifter_result_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m301  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [7]),
    .I2(\lm32_cpu/shifter/right_shift_result [24]),
    .O(\lm32_cpu/shifter_result_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m311  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [8]),
    .I2(\lm32_cpu/shifter/right_shift_result [23]),
    .O(\lm32_cpu/shifter_result_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m321  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [9]),
    .I2(\lm32_cpu/shifter/right_shift_result [22]),
    .O(\lm32_cpu/shifter_result_m [9])
  );
  LUT6 #(
    .INIT ( 64'h8888888888888882 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<4>11  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [3]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [5]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux31111  (
    .I0(\lm32_cpu/mc_arithmetic/a [8]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [9])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3011  (
    .I0(\lm32_cpu/mc_arithmetic/a [7]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [8])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2911  (
    .I0(\lm32_cpu/mc_arithmetic/a [6]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [7])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2811  (
    .I0(\lm32_cpu/mc_arithmetic/a [5]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [6])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2711  (
    .I0(\lm32_cpu/mc_arithmetic/a [4]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [5])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2611  (
    .I0(\lm32_cpu/mc_arithmetic/a [3]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [4])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2511  (
    .I0(\lm32_cpu/mc_arithmetic/a [2]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [3])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2411  (
    .I0(\lm32_cpu/mc_arithmetic/a [30]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [31])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2211  (
    .I0(\lm32_cpu/mc_arithmetic/a [1]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [2])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2311  (
    .I0(\lm32_cpu/mc_arithmetic/a [29]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [30])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux21111  (
    .I0(\lm32_cpu/mc_arithmetic/a [28]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [29])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2011  (
    .I0(\lm32_cpu/mc_arithmetic/a [27]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [28])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1911  (
    .I0(\lm32_cpu/mc_arithmetic/a [26]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [27])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1811  (
    .I0(\lm32_cpu/mc_arithmetic/a [25]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [26])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1711  (
    .I0(\lm32_cpu/mc_arithmetic/a [24]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [25])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1611  (
    .I0(\lm32_cpu/mc_arithmetic/a [23]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [24])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1411  (
    .I0(\lm32_cpu/mc_arithmetic/a [21]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1511  (
    .I0(\lm32_cpu/mc_arithmetic/a [22]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [23])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1311  (
    .I0(\lm32_cpu/mc_arithmetic/a [20]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1211  (
    .I0(\lm32_cpu/mc_arithmetic/a [19]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux11111  (
    .I0(\lm32_cpu/mc_arithmetic/a [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [1])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1011  (
    .I0(\lm32_cpu/mc_arithmetic/a [18]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux911  (
    .I0(\lm32_cpu/mc_arithmetic/a [17]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux811  (
    .I0(\lm32_cpu/mc_arithmetic/a [16]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux711  (
    .I0(\lm32_cpu/mc_arithmetic/a [15]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux5112  (
    .I0(\lm32_cpu/mc_arithmetic/a [13]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [14])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux6112  (
    .I0(\lm32_cpu/mc_arithmetic/a [14]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [15])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux4112  (
    .I0(\lm32_cpu/mc_arithmetic/a [12]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [13])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3111  (
    .I0(\lm32_cpu/mc_arithmetic/a [11]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [12])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2111  (
    .I0(\lm32_cpu/mc_arithmetic/a [10]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [11])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1111  (
    .I0(\lm32_cpu/mc_arithmetic/a [9]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/d_result_0 [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [10])
  );
  LUT4 #(
    .INIT ( 16'h5754 ))
  \lm32_cpu/mc_arithmetic/mux1101  (
    .I0(\lm32_cpu/mc_arithmetic/t [32]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I3(\lm32_cpu/d_result_0 [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0115 [0])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In21  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_5785 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \lm32_cpu/mc_arithmetic/_n0155_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/_n0155_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/mc_arithmetic/_n01561  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .O(\lm32_cpu/mc_stall_request_x )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [9]),
    .I2(\lm32_cpu/mc_arithmetic/a [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [8]),
    .I2(\lm32_cpu/mc_arithmetic/a [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux61111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [7]),
    .I2(\lm32_cpu/mc_arithmetic/a [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [6]),
    .I2(\lm32_cpu/mc_arithmetic/a [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [5]),
    .I2(\lm32_cpu/mc_arithmetic/a [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [4]),
    .I2(\lm32_cpu/mc_arithmetic/a [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [3]),
    .I2(\lm32_cpu/mc_arithmetic/a [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [31]),
    .I2(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [30]),
    .I2(\lm32_cpu/mc_arithmetic/a [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [2]),
    .I2(\lm32_cpu/mc_arithmetic/a [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [29]),
    .I2(\lm32_cpu/mc_arithmetic/a [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [28]),
    .I2(\lm32_cpu/mc_arithmetic/a [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux51111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [27]),
    .I2(\lm32_cpu/mc_arithmetic/a [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [26]),
    .I2(\lm32_cpu/mc_arithmetic/a [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [24]),
    .I2(\lm32_cpu/mc_arithmetic/a [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [23]),
    .I2(\lm32_cpu/mc_arithmetic/a [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [25]),
    .I2(\lm32_cpu/mc_arithmetic/a [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [22]),
    .I2(\lm32_cpu/mc_arithmetic/a [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [21]),
    .I2(\lm32_cpu/mc_arithmetic/a [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [20]),
    .I2(\lm32_cpu/mc_arithmetic/a [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [1]),
    .I2(\lm32_cpu/mc_arithmetic/a [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [19]),
    .I2(\lm32_cpu/mc_arithmetic/a [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux41111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [18]),
    .I2(\lm32_cpu/mc_arithmetic/a [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [17]),
    .I2(\lm32_cpu/mc_arithmetic/a [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [16]),
    .I2(\lm32_cpu/mc_arithmetic/a [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [15]),
    .I2(\lm32_cpu/mc_arithmetic/a [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [14]),
    .I2(\lm32_cpu/mc_arithmetic/a [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [13]),
    .I2(\lm32_cpu/mc_arithmetic/a [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [12]),
    .I2(\lm32_cpu/mc_arithmetic/a [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [11]),
    .I2(\lm32_cpu/mc_arithmetic/a [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [10]),
    .I2(\lm32_cpu/mc_arithmetic/a [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I1(\lm32_cpu/mc_arithmetic/p [0]),
    .I2(\lm32_cpu/mc_arithmetic/a [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000055140000 ))
  \lm32_cpu/decoder/bi_conditional1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/bi_conditional )
  );
  LUT6 #(
    .INIT ( 64'hFFBEFFFFFFFFFFFF ))
  \lm32_cpu/decoder/Mmux_immediate1011  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/decoder/Mmux_immediate101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7DFFFFFFFFFF ))
  \lm32_cpu/decoder/read_enable_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/read_enable_0_d )
  );
  LUT5 #(
    .INIT ( 32'h88880880 ))
  \lm32_cpu/decoder/cmp1  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/m_result_sel_compare_x_BRB1_7072 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB3_7070 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB2_7069 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB1_7068 ),
    .O(\lm32_cpu/m_result_sel_compare_x )
  );
  LUT6 #(
    .INIT ( 64'h0288020202020288 ))
  \lm32_cpu/decoder/branch1  (
    .I0(\lm32_cpu/branch_x_BRB0_7073 ),
    .I1(\lm32_cpu/branch_x_BRB1_7074 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB4_7071 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB1_7068 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB2_7069 ),
    .I5(\lm32_cpu/m_result_sel_shift_x_BRB3_7070 ),
    .O(\lm32_cpu/branch_x )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/branch_reg1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/branch_reg_d )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/Mmux_immediate1031  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/decoder/Mmux_immediate103 )
  );
  LUT6 #(
    .INIT ( 64'h5555555510015555 ))
  \lm32_cpu/decoder/Mmux_d_result_sel_121  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \lm32_cpu/decoder/op_rcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/x_result_sel_csr_d )
  );
  LUT6 #(
    .INIT ( 64'h0000002000000000 ))
  \lm32_cpu/decoder/op_wcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/csr_write_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000800000080000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_sext11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/x_result_sel_sext_d )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \lm32_cpu/decoder/scall1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/decoder/load1_6094 ),
    .O(\lm32_cpu/scall_d )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \lm32_cpu/decoder/op_bi<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/bi_unconditional )
  );
  LUT6 #(
    .INIT ( 64'hF6BBFFB9947B0039 ))
  \lm32_cpu/decoder/m_bypass_enable1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB2_7069 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB3_7070 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB1_7068 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB0_7067 ),
    .I4(\lm32_cpu/m_bypass_enable_x_BRB4_7075 ),
    .I5(\lm32_cpu/direction_x_4127 ),
    .O(\lm32_cpu/m_bypass_enable_x )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7DFFFF9FFEDB ))
  \lm32_cpu/decoder/read_enable_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/read_enable_1_d )
  );
  LUT6 #(
    .INIT ( 64'hFEFE78FEAE3CAFBF ))
  \lm32_cpu/decoder/Mmux_x_result_sel_add11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_result_sel_add_d )
  );
  LUT6 #(
    .INIT ( 64'h0935003104BA9098 ))
  \lm32_cpu/decoder/x_bypass_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_bypass_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000110014400 ))
  \lm32_cpu/decoder/load1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/load_d )
  );
  LUT5 #(
    .INIT ( 32'h40000041 ))
  \lm32_cpu/decoder/shift1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB0_7067 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB1_7068 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB2_7069 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB3_7070 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB4_7071 ),
    .O(\lm32_cpu/m_result_sel_shift_x )
  );
  LUT6 #(
    .INIT ( 64'hAAAA2A2800AA2228 ))
  \lm32_cpu/decoder/adder_op1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d )
  );
  LUT6 #(
    .INIT ( 64'h8AAAAAAACFFEAAAA ))
  \lm32_cpu/decoder/Mmux_d_result_sel_111  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/load311  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/decoder/load1_6094 )
  );
  LUT6 #(
    .INIT ( 64'hEFFDFFFBFFF54557 ))
  \lm32_cpu/decoder/write_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/write_enable_d )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/write_idx_d [0])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx31  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/write_idx_d [2])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx41  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/write_idx_d [3])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx51  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/write_idx_d [4])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/op_mul<30>1  (
    .I0(\lm32_cpu/w_result_sel_mul_x_BRB0_7076 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB4_7071 ),
    .I2(\lm32_cpu/w_result_sel_mul_x_BRB2_7077 ),
    .O(\lm32_cpu/w_result_sel_mul_x )
  );
  LUT4 #(
    .INIT ( 16'hD580 ))
  \lm32_cpu/decoder/Mmux_write_idx22  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/write_idx_d [1])
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \lm32_cpu/decoder/Mmux_write_idx211  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/decoder/Mmux_write_idx21 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_302_o<31>1  (
    .I0(timer0_value[13]),
    .I1(timer0_value[12]),
    .I2(timer0_value[14]),
    .I3(timer0_value[15]),
    .I4(timer0_value[16]),
    .I5(timer0_value[17]),
    .O(timer0_zero_trigger_INV_302_o_8[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_302_o<31>2  (
    .I0(timer0_value[19]),
    .I1(timer0_value[18]),
    .I2(timer0_value[20]),
    .I3(timer0_value[21]),
    .I4(timer0_value[22]),
    .I5(timer0_value[23]),
    .O(\timer0_zero_trigger_INV_302_o<31>1_6100 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_302_o<31>3  (
    .I0(timer0_value[1]),
    .I1(timer0_value[0]),
    .I2(timer0_value[2]),
    .I3(timer0_value[3]),
    .I4(timer0_value[4]),
    .I5(timer0_value[5]),
    .O(\timer0_zero_trigger_INV_302_o<31>2_6101 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_302_o<31>4  (
    .I0(timer0_value[7]),
    .I1(timer0_value[6]),
    .I2(timer0_value[8]),
    .I3(timer0_value[9]),
    .I4(timer0_value[10]),
    .I5(timer0_value[11]),
    .O(\timer0_zero_trigger_INV_302_o<31>3_6102 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_302_o<31>5  (
    .I0(timer0_value[25]),
    .I1(timer0_value[24]),
    .I2(timer0_value[26]),
    .I3(timer0_value[27]),
    .I4(timer0_value[28]),
    .I5(timer0_value[29]),
    .O(\timer0_zero_trigger_INV_302_o<31>4_6103 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \timer0_zero_trigger_INV_302_o<31>6  (
    .I0(timer0_value[31]),
    .I1(timer0_value[30]),
    .O(\timer0_zero_trigger_INV_302_o<31>5_6104 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \timer0_zero_trigger_INV_302_o<31>7  (
    .I0(timer0_zero_trigger_INV_302_o_8[31]),
    .I1(\timer0_zero_trigger_INV_302_o<31>1_6100 ),
    .I2(\timer0_zero_trigger_INV_302_o<31>2_6101 ),
    .I3(\timer0_zero_trigger_INV_302_o<31>3_6102 ),
    .I4(\timer0_zero_trigger_INV_302_o<31>4_6103 ),
    .I5(\timer0_zero_trigger_INV_302_o<31>5_6104 ),
    .O(timer0_zero_trigger_INV_302_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \sdram_timer_done1<9>_SW0  (
    .I0(sdram_timer_count1[3]),
    .I1(sdram_timer_count1[8]),
    .I2(sdram_timer_count1[4]),
    .I3(sdram_timer_count1[9]),
    .I4(sdram_timer_count1[5]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sdram_timer_done1<9>  (
    .I0(sdram_timer_count1[1]),
    .I1(sdram_timer_count1[0]),
    .I2(sdram_timer_count1[2]),
    .I3(sdram_timer_count1[7]),
    .I4(sdram_timer_count1[6]),
    .I5(N0),
    .O(sdram_timer_done1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_9[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_6107 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_6108 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_done_9[19]),
    .I1(basesoc_count[19]),
    .I2(\basesoc_done<19>2_6108 ),
    .I3(basesoc_count[18]),
    .I4(\basesoc_done<19>1_6107 ),
    .O(basesoc_done)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_wait_inv_SW0 (
    .I0(sram_bus_ack_348),
    .I1(spiflash_bus_ack_1032),
    .I2(rom_bus_ack_347),
    .I3(basesoc_done),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEFFFFFFFFFFF ))
  basesoc_wait_inv (
    .I0(N234),
    .I1(wb2csr_state_1029),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I3(basesoc_grant_1053),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I5(basesoc_wait1),
    .O(basesoc_wait_inv_2063)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \multiplexer_state_FSM_FFd1-In11  (
    .I0(bankmachine2_state_FSM_FFd2_572),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(bankmachine0_state_FSM_FFd3_566),
    .I4(bankmachine3_state_FSM_FFd2_576),
    .I5(bankmachine3_state_FSM_FFd3_578),
    .O(\multiplexer_state_FSM_FFd1-In11_6110 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In12  (
    .I0(bankmachine1_state_FSM_FFd1_567),
    .I1(bankmachine1_state_FSM_FFd2_568),
    .I2(bankmachine2_state_FSM_FFd1_571),
    .I3(bankmachine1_state_FSM_FFd3_570),
    .I4(sdram_bankmachine2_twtpcon_ready_1041),
    .I5(sdram_bankmachine1_twtpcon_ready_1038),
    .O(\multiplexer_state_FSM_FFd1-In12_6111 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In13  (
    .I0(sdram_bankmachine0_twtpcon_ready_1035),
    .I1(\multiplexer_state_FSM_FFd1-In11_6110 ),
    .I2(bankmachine0_state_FSM_FFd1_563),
    .I3(\multiplexer_state_FSM_FFd1-In12_6111 ),
    .I4(bankmachine3_state_FSM_FFd1_575),
    .I5(sdram_bankmachine3_twtpcon_ready_1044),
    .O(\multiplexer_state_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r25_SW0 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(spiflash_sr[31]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[31]),
    .O(N42)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r25 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81161),
    .I2(basesoc_done),
    .I3(N42),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[31]),
    .O(basesoc_shared_dat_r[31])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r21_SW0 (
    .I0(spiflash_sr[28]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[28]),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r21 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81131),
    .I2(basesoc_done),
    .I3(N61),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[28]),
    .O(basesoc_shared_dat_r[28])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r24_SW0 (
    .I0(spiflash_sr[30]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[30]),
    .O(N810)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r24 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81151),
    .I2(basesoc_done),
    .I3(N810),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[30]),
    .O(basesoc_shared_dat_r[30])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r22_SW0 (
    .I0(spiflash_sr[29]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[29]),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r22 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81141),
    .I2(basesoc_done),
    .I3(N106),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[29]),
    .O(basesoc_shared_dat_r[29])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r20_SW0 (
    .I0(spiflash_sr[27]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[27]),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r20 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81121),
    .I2(basesoc_done),
    .I3(N121),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[27]),
    .O(basesoc_shared_dat_r[27])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r19_SW0 (
    .I0(spiflash_sr[26]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[26]),
    .O(N1410)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r19 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux811112),
    .I2(basesoc_done),
    .I3(N1410),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[26]),
    .O(basesoc_shared_dat_r[26])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r16_SW0 (
    .I0(spiflash_sr[23]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[23]),
    .O(N1610)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r16 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux811131),
    .I2(basesoc_done),
    .I3(N1610),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[23]),
    .O(basesoc_shared_dat_r[23])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r18_SW0 (
    .I0(spiflash_sr[25]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[25]),
    .O(N181)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r18 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux811151),
    .I2(basesoc_done),
    .I3(N181),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[25]),
    .O(basesoc_shared_dat_r[25])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r17_SW0 (
    .I0(spiflash_sr[24]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[24]),
    .O(N201)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r17 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux811141),
    .I2(basesoc_done),
    .I3(N201),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[24]),
    .O(basesoc_shared_dat_r[24])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r15_SW0 (
    .I0(spiflash_sr[22]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[22]),
    .O(N2210)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r15 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux811121),
    .I2(basesoc_done),
    .I3(N2210),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[22]),
    .O(basesoc_shared_dat_r[22])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r11_SW0 (
    .I0(spiflash_sr[19]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[19]),
    .O(N241)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r11 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81191),
    .I2(basesoc_done),
    .I3(N241),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[19]),
    .O(basesoc_shared_dat_r[19])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r14_SW0 (
    .I0(spiflash_sr[21]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[21]),
    .O(N261)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r14 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux8111111),
    .I2(basesoc_done),
    .I3(N261),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[21]),
    .O(basesoc_shared_dat_r[21])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r13_SW0 (
    .I0(spiflash_sr[20]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[20]),
    .O(N2810)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r13 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux811101),
    .I2(basesoc_done),
    .I3(N2810),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[20]),
    .O(basesoc_shared_dat_r[20])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r10_SW0 (
    .I0(spiflash_sr[18]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[18]),
    .O(N301)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r10 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81181),
    .I2(basesoc_done),
    .I3(N301),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[18]),
    .O(basesoc_shared_dat_r[18])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r9_SW0 (
    .I0(spiflash_sr[17]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[17]),
    .O(N321)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r9 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81171),
    .I2(basesoc_done),
    .I3(N321),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[17]),
    .O(basesoc_shared_dat_r[17])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r8_SW0 (
    .I0(spiflash_sr[16]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[16]),
    .O(N3410)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r8 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81116),
    .I2(basesoc_done),
    .I3(N3410),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[16]),
    .O(basesoc_shared_dat_r[16])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r7_SW0 (
    .I0(spiflash_sr[15]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[15]),
    .O(N362)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r7 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81162),
    .I2(basesoc_done),
    .I3(N362),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[15]),
    .O(basesoc_shared_dat_r[15])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r4_SW0 (
    .I0(spiflash_sr[12]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[12]),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r4 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81132),
    .I2(basesoc_done),
    .I3(N381),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[12]),
    .O(basesoc_shared_dat_r[12])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r6_SW0 (
    .I0(spiflash_sr[14]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[14]),
    .O(N4010)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r6 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81152),
    .I2(basesoc_done),
    .I3(N4010),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[14]),
    .O(basesoc_shared_dat_r[14])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r5_SW0 (
    .I0(spiflash_sr[13]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[13]),
    .O(N426)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r5 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81142),
    .I2(basesoc_done),
    .I3(N426),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[13]),
    .O(basesoc_shared_dat_r[13])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r3_SW0 (
    .I0(spiflash_sr[11]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[11]),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r3 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux81122),
    .I2(basesoc_done),
    .I3(N44),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[11]),
    .O(basesoc_shared_dat_r[11])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r2_SW0 (
    .I0(spiflash_sr[10]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[10]),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r2 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux811113),
    .I2(basesoc_done),
    .I3(N46),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[10]),
    .O(basesoc_shared_dat_r[10])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r32_SW0 (
    .I0(spiflash_sr[9]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[9]),
    .O(N48)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r32 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux811152),
    .I2(basesoc_done),
    .I3(N48),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[9]),
    .O(basesoc_shared_dat_r[9])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r31_SW0 (
    .I0(spiflash_sr[8]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[8]),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r31 (
    .I0(basesoc_slave_sel_r[4]),
    .I1(mux811142),
    .I2(basesoc_done),
    .I3(N50),
    .I4(basesoc_slave_sel_r[1]),
    .I5(sram_bus_dat_r[8]),
    .O(basesoc_shared_dat_r[8])
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  \basesoc_csrbankarray_csrbank3_sel<13>_SW0  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(basesoc_csrbankarray_csrbank0_leds_out0_re2),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'h00000008FFFFFFFF ))
  \basesoc_csrbankarray_csrbank3_sel<13>  (
    .I0(basesoc_csrbankarray_csrbank0_leds_out0_re1_3149),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(N52),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  port_cmd_ready7_SW0 (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  port_cmd_ready7 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_749),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I4(litedramwishbone2native_state_FSM_FFd1_586),
    .I5(N54),
    .O(port_cmd_ready7_3183)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5138_inv1 (
    .I0(ctrl_bus_errors[15]),
    .I1(ctrl_bus_errors[16]),
    .I2(ctrl_bus_errors[14]),
    .I3(ctrl_bus_errors[13]),
    .I4(ctrl_bus_errors[12]),
    .I5(ctrl_bus_errors[11]),
    .O(_n5138_inv1_6138)
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  _n5138_inv2 (
    .I0(_n5138_inv1_6138),
    .I1(ctrl_bus_errors[0]),
    .I2(ctrl_bus_errors[10]),
    .O(_n5138_inv2_6139)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5138_inv3 (
    .I0(ctrl_bus_errors[26]),
    .I1(ctrl_bus_errors[27]),
    .I2(ctrl_bus_errors[25]),
    .I3(ctrl_bus_errors[24]),
    .I4(ctrl_bus_errors[23]),
    .I5(ctrl_bus_errors[22]),
    .O(_n5138_inv3_6140)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5138_inv4 (
    .I0(ctrl_bus_errors[20]),
    .I1(ctrl_bus_errors[21]),
    .I2(ctrl_bus_errors[1]),
    .I3(ctrl_bus_errors[19]),
    .I4(ctrl_bus_errors[18]),
    .I5(ctrl_bus_errors[17]),
    .O(_n5138_inv4_6141)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5138_inv5 (
    .I0(ctrl_bus_errors[8]),
    .I1(ctrl_bus_errors[9]),
    .I2(ctrl_bus_errors[7]),
    .I3(ctrl_bus_errors[6]),
    .I4(ctrl_bus_errors[5]),
    .I5(ctrl_bus_errors[4]),
    .O(_n5138_inv5_6142)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5138_inv6 (
    .I0(ctrl_bus_errors[31]),
    .I1(ctrl_bus_errors[3]),
    .I2(ctrl_bus_errors[30]),
    .I3(ctrl_bus_errors[2]),
    .I4(ctrl_bus_errors[29]),
    .I5(ctrl_bus_errors[28]),
    .O(_n5138_inv6_6143)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n5138_inv7 (
    .I0(basesoc_done),
    .I1(_n5138_inv3_6140),
    .I2(_n5138_inv4_6141),
    .I3(_n5138_inv5_6142),
    .I4(_n5138_inv6_6143),
    .I5(_n5138_inv2_6139),
    .O(_n5138_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_basesoc_shared_dat_r121 (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(Mmux_basesoc_shared_dat_r12_6144)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  Mmux_basesoc_shared_dat_r122 (
    .I0(basesoc_csrbankarray_sel_r_495),
    .I1(memadr_1[0]),
    .I2(memadr_1[2]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(Mmux_basesoc_shared_dat_r121_6145)
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  Mmux_basesoc_shared_dat_r123 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(Mmux_basesoc_shared_dat_r12_6144),
    .I2(Mmux_basesoc_shared_dat_r121_6145),
    .I3(basesoc_slave_sel_r[3]),
    .I4(spiflash_sr[1]),
    .O(Mmux_basesoc_shared_dat_r122_6146)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r124 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r122_6146),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[1]),
    .O(Mmux_basesoc_shared_dat_r123_6147)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r125 (
    .I0(Mmux_basesoc_shared_dat_r123_6147),
    .I1(basesoc_slave_sel_r[4]),
    .I2(mux81172),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[1]),
    .O(basesoc_shared_dat_r[1])
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  Mmux_basesoc_shared_dat_r291 (
    .I0(basesoc_csrbankarray_sel_r_495),
    .I1(memadr_1[1]),
    .I2(memadr_1[2]),
    .I3(memadr_1[0]),
    .O(Mmux_basesoc_shared_dat_r29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_basesoc_shared_dat_r292 (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .O(Mmux_basesoc_shared_dat_r291_6149)
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  Mmux_basesoc_shared_dat_r293 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I3(Mmux_basesoc_shared_dat_r291_6149),
    .I4(Mmux_basesoc_shared_dat_r29),
    .O(Mmux_basesoc_shared_dat_r292_6150)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r294 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(spiflash_sr[6]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r292_6150),
    .I4(basesoc_slave_sel_r[0]),
    .I5(memdat[6]),
    .O(Mmux_basesoc_shared_dat_r293_6151)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r295 (
    .I0(Mmux_basesoc_shared_dat_r293_6151),
    .I1(basesoc_slave_sel_r[4]),
    .I2(mux811122),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[6]),
    .O(basesoc_shared_dat_r[6])
  );
  LUT4 #(
    .INIT ( 16'h2A08 ))
  Mmux_basesoc_shared_dat_r281 (
    .I0(basesoc_csrbankarray_sel_r_495),
    .I1(memadr_1[1]),
    .I2(memadr_1[2]),
    .I3(memadr_1[0]),
    .O(Mmux_basesoc_shared_dat_r28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_basesoc_shared_dat_r282 (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .O(Mmux_basesoc_shared_dat_r281_6153)
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  Mmux_basesoc_shared_dat_r283 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I3(Mmux_basesoc_shared_dat_r281_6153),
    .I4(Mmux_basesoc_shared_dat_r28),
    .O(Mmux_basesoc_shared_dat_r282_6154)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r284 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(spiflash_sr[5]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r282_6154),
    .I4(basesoc_slave_sel_r[0]),
    .I5(memdat[5]),
    .O(Mmux_basesoc_shared_dat_r283_6155)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r285 (
    .I0(Mmux_basesoc_shared_dat_r283_6155),
    .I1(basesoc_slave_sel_r[4]),
    .I2(mux8111112),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[5]),
    .O(basesoc_shared_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_basesoc_shared_dat_r261 (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[3]),
    .O(Mmux_basesoc_shared_dat_r26)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  Mmux_basesoc_shared_dat_r262 (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .I2(memadr_1[1]),
    .I3(memadr_1[0]),
    .I4(memadr_1[2]),
    .I5(basesoc_csrbankarray_sel_r_495),
    .O(Mmux_basesoc_shared_dat_r261_6157)
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  Mmux_basesoc_shared_dat_r263 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(Mmux_basesoc_shared_dat_r26),
    .I2(Mmux_basesoc_shared_dat_r261_6157),
    .I3(basesoc_slave_sel_r[3]),
    .I4(spiflash_sr[3]),
    .O(Mmux_basesoc_shared_dat_r262_6158)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r264 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r262_6158),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[3]),
    .O(Mmux_basesoc_shared_dat_r263_6159)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r265 (
    .I0(Mmux_basesoc_shared_dat_r263_6159),
    .I1(basesoc_slave_sel_r[4]),
    .I2(mux81192),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[3]),
    .O(basesoc_shared_dat_r[3])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed1122 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(Mmux_array_muxed112_6160),
    .O(array_muxed1[8])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed192 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(Mmux_array_muxed19),
    .O(array_muxed1[5])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed1112 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(Mmux_array_muxed111_6162),
    .O(array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed1101 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(\rhs_array_muxed8<1>_72_3052 ),
    .I3(\rhs_array_muxed8<1>_81_3050 ),
    .I4(\rhs_array_muxed8<1>_73_3051 ),
    .I5(\rhs_array_muxed8<1>_61_3053 ),
    .O(Mmux_array_muxed110)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed1102 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(Mmux_array_muxed110),
    .O(array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed181 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(\rhs_array_muxed8<1>_78_3040 ),
    .I3(\rhs_array_muxed8<1>_84_3038 ),
    .I4(\rhs_array_muxed8<1>_79_3039 ),
    .I5(\rhs_array_muxed8<1>_64_3041 ),
    .O(Mmux_array_muxed18)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed182 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(Mmux_array_muxed18),
    .O(array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed171 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(\rhs_array_muxed8<1>_76_3044 ),
    .I3(\rhs_array_muxed8<1>_83_3042 ),
    .I4(\rhs_array_muxed8<1>_77_3043 ),
    .I5(\rhs_array_muxed8<1>_63_3045 ),
    .O(Mmux_array_muxed17)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed172 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(Mmux_array_muxed17),
    .O(array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed161 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(\rhs_array_muxed8<1>_74_3048 ),
    .I3(\rhs_array_muxed8<1>_82_3046 ),
    .I4(\rhs_array_muxed8<1>_75_3047 ),
    .I5(\rhs_array_muxed8<1>_62_3049 ),
    .O(Mmux_array_muxed16)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed162 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(Mmux_array_muxed16),
    .O(array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed151 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(\rhs_array_muxed8<1>_716_3028 ),
    .I3(\rhs_array_muxed8<1>_88_3026 ),
    .I4(\rhs_array_muxed8<1>_717_3027 ),
    .I5(\rhs_array_muxed8<1>_68_3029 ),
    .O(Mmux_array_muxed15)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed152 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(Mmux_array_muxed15),
    .O(array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed111 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(\rhs_array_muxed8<1>_712_3034 ),
    .I3(\rhs_array_muxed8<1>_86_3032 ),
    .I4(\rhs_array_muxed8<1>_713_3033 ),
    .I5(\rhs_array_muxed8<1>_66_3035 ),
    .O(Mmux_array_muxed11)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_array_muxed112 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(Mmux_array_muxed11),
    .O(array_muxed1[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_basesoc_shared_dat_r301 (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .O(Mmux_basesoc_shared_dat_r30)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  Mmux_basesoc_shared_dat_r302 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I3(Mmux_basesoc_shared_dat_r30),
    .I4(spiflash_sr[7]),
    .I5(basesoc_slave_sel_r[3]),
    .O(Mmux_basesoc_shared_dat_r301_6170)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r303 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r301_6170),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[7]),
    .O(Mmux_basesoc_shared_dat_r302_6171)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r304 (
    .I0(Mmux_basesoc_shared_dat_r302_6171),
    .I1(basesoc_slave_sel_r[4]),
    .I2(mux811132),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[7]),
    .O(basesoc_shared_dat_r[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT13  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT11 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \litedramwishbone2native_state_FSM_FFd1-In_SW0  (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(cache_state_FSM_FFd1_584),
    .O(N58)
  );
  LUT6 #(
    .INIT ( 64'h02020002CECECCCE ))
  \litedramwishbone2native_state_FSM_FFd1-In  (
    .I0(port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(N58),
    .I3(cache_state_FSM_FFd2_2436),
    .I4(cache_state_FSM_FFd3_2435),
    .I5(new_master_rdata_valid4_473),
    .O(\litedramwishbone2native_state_FSM_FFd1-In_2438 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT1_SW0  (
    .I0(N238),
    .I1(spiflash_bitbang_storage[1]),
    .O(N60)
  );
  LUT6 #(
    .INIT ( 64'h2A020A0228000800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT1  (
    .I0(basesoc_csrbankarray_csrbank4_sel),
    .I1(interface_adr0[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I3(spiflash_bitbang_en_storage_947),
    .I4(N60),
    .I5(spiflash_bitbang_storage[0]),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hCC00F0AA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT8_SW0  (
    .I0(sdram_address_storage[7]),
    .I1(sdram_wrdata_storage[7]),
    .I2(sdram_wrdata_storage_15_1148),
    .I3(interface_adr0[1]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT8  (
    .I0(sdram_status[15]),
    .I1(sdram_status[7]),
    .I2(N62),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT62_3177 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT73 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT72 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hCC00F0AA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT7_SW0  (
    .I0(sdram_address_storage[6]),
    .I1(sdram_wrdata_storage[6]),
    .I2(sdram_wrdata_storage_14_1149),
    .I3(interface_adr0[1]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT7  (
    .I0(sdram_status[14]),
    .I1(sdram_status[6]),
    .I2(N64),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT62_3177 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT73 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT72 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h5545154455551554 ))
  array_muxed4_INV_336_o1 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(bankmachine0_state_FSM_FFd2_564),
    .I2(bankmachine0_state_FSM_FFd3_566),
    .I3(bankmachine0_state_FSM_FFd1_563),
    .I4(sdram_cmd_valid_mmx_out4),
    .I5(sdram_bankmachine0_twtpcon_ready_1035),
    .O(array_muxed4_INV_336_o1_6177)
  );
  LUT6 #(
    .INIT ( 64'h4455440444554454 ))
  array_muxed4_INV_336_o2 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(Mmux_array_muxed213),
    .I2(bankmachine1_state_FSM_FFd3_570),
    .I3(bankmachine1_state_FSM_FFd1_567),
    .I4(bankmachine1_state_FSM_FFd2_568),
    .I5(sdram_bankmachine1_twtpcon_ready_1038),
    .O(array_muxed4_INV_336_o2_6178)
  );
  LUT6 #(
    .INIT ( 64'h0BBBBBBBBBBBBBBB ))
  array_muxed4_INV_336_o3 (
    .I0(bankmachine1_state_FSM_FFd1_567),
    .I1(bankmachine1_state_FSM_FFd3_570),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_790),
    .I3(sdram_bankmachine1_row_opened_1036),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_we_791),
    .I5(sdram_bankmachine1_row_hit),
    .O(array_muxed4_INV_336_o3_6179)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  array_muxed4_INV_336_o4 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(Mmux_array_muxed213),
    .I2(array_muxed4_INV_336_o3_6179),
    .I3(Mmux_array_muxed1223),
    .I4(bankmachine1_state_FSM_FFd1_567),
    .I5(array_muxed4_INV_336_o2_6178),
    .O(array_muxed4_INV_336_o4_6180)
  );
  LUT6 #(
    .INIT ( 64'hFFAF7FABFFFF7FFB ))
  array_muxed4_INV_336_o8 (
    .I0(bankmachine3_state_FSM_FFd1_575),
    .I1(sdram_bankmachine3_row_hit),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(bankmachine3_state_FSM_FFd2_576),
    .I4(array_muxed4_INV_336_o7_6182),
    .I5(sdram_bankmachine3_twtpcon_ready_1044),
    .O(array_muxed4_INV_336_o8_6183)
  );
  LUT5 #(
    .INIT ( 32'hFB7AFF7E ))
  array_muxed4_INV_336_o9 (
    .I0(bankmachine2_state_FSM_FFd1_571),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_cmd_valid_mmx_out6),
    .I4(sdram_bankmachine2_twtpcon_ready_1041),
    .O(array_muxed4_INV_336_o9_6184)
  );
  LUT6 #(
    .INIT ( 64'hA808AAAAAAAAAAAA ))
  array_muxed4_INV_336_o10 (
    .I0(array_muxed4_INV_336_o6_6181),
    .I1(array_muxed4_INV_336_o9_6184),
    .I2(sdram_choose_req_grant_FSM_FFd2_580),
    .I3(array_muxed4_INV_336_o8_6183),
    .I4(sdram_choose_req_grant_FSM_FFd1_579),
    .I5(Mmux_array_muxed412),
    .O(array_muxed4_INV_336_o)
  );
  LUT4 #(
    .INIT ( 16'hABFF ))
  array_muxed3_INV_335_o1 (
    .I0(bankmachine3_state_FSM_FFd1_575),
    .I1(bankmachine3_state_FSM_FFd2_576),
    .I2(sdram_bankmachine3_twtpcon_ready_1044),
    .I3(bankmachine3_state_FSM_FFd3_578),
    .O(array_muxed3_INV_335_o1_6185)
  );
  LUT6 #(
    .INIT ( 64'h8A02CE469B13DF57 ))
  array_muxed3_INV_335_o2 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o2_3199),
    .I3(array_muxed3_INV_335_o1_6185),
    .I4(Mmux_array_muxed31151),
    .I5(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o5),
    .O(array_muxed3_INV_335_o2_6186)
  );
  LUT5 #(
    .INIT ( 32'hBF00BFBF ))
  array_muxed3_INV_335_o3 (
    .I0(Mmux_array_muxed216),
    .I1(sdram_cmd_payload_ras_548),
    .I2(Mmux_array_muxed213),
    .I3(array_muxed3_INV_335_o2_6186),
    .I4(Mmux_array_muxed412),
    .O(array_muxed3_INV_335_o)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \bankmachine0_state_FSM_FFd1-In_SW0  (
    .I0(bankmachine0_state_FSM_FFd1_563),
    .I1(sdram_bankmachine0_twtpcon_ready_1035),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'h083B333B083B0008 ))
  \bankmachine0_state_FSM_FFd1-In  (
    .I0(Mmux_array_muxed411),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(sdram_choose_req_grant_FSM_FFd2_580),
    .I3(N68),
    .I4(bankmachine0_state_FSM_FFd2_564),
    .I5(Mmux_array_muxed213),
    .O(\bankmachine0_state_FSM_FFd1-In_2596 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \bankmachine1_state_FSM_FFd1-In_SW0  (
    .I0(bankmachine1_state_FSM_FFd1_567),
    .I1(sdram_bankmachine1_twtpcon_ready_1038),
    .O(N70)
  );
  LUT6 #(
    .INIT ( 64'h80B333B380B30080 ))
  \bankmachine1_state_FSM_FFd1-In  (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(bankmachine1_state_FSM_FFd3_570),
    .I2(Mmux_array_muxed411),
    .I3(N70),
    .I4(bankmachine1_state_FSM_FFd2_568),
    .I5(Mmux_array_muxed213),
    .O(\bankmachine1_state_FSM_FFd1-In_2585 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A2A2A3A2A2A2 ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(multiplexer_state_FSM_FFd3_583),
    .I3(sdram_write_available),
    .I4(\multiplexer_state_FSM_FFd1-In1 ),
    .I5(N72),
    .O(\multiplexer_state_FSM_FFd1-In_1900 )
  );
  LUT6 #(
    .INIT ( 64'h00F0AAAA00CC0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT32  (
    .I0(dna_status[26]),
    .I1(dna_status[42]),
    .I2(dna_status[10]),
    .I3(interface_adr0[3]),
    .I4(interface_adr0[1]),
    .I5(interface_adr0[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT31 )
  );
  LUT5 #(
    .INIT ( 32'h00F0FCFA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT33  (
    .I0(dna_status[50]),
    .I1(dna_status[34]),
    .I2(interface_adr0[3]),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT32_6191 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF7FFFFFFFF ))
  \bankmachine0_state_FSM_FFd3-In1  (
    .I0(bankmachine0_state_FSM_FFd2_564),
    .I1(_n3631),
    .I2(sdram_choose_req_grant_FSM_FFd1_579),
    .I3(bankmachine0_state_FSM_FFd1_563),
    .I4(sdram_choose_req_grant_FSM_FFd2_580),
    .I5(sdram_bankmachine0_cmd_valid),
    .O(\bankmachine0_state_FSM_FFd3-In1_6193 )
  );
  LUT6 #(
    .INIT ( 64'h0222CEEE02220222 ))
  \bankmachine0_state_FSM_FFd3-In2  (
    .I0(\bankmachine0_state_FSM_FFd2-In2_3158 ),
    .I1(bankmachine0_state_FSM_FFd2_564),
    .I2(sdram_bankmachine0_row_opened_1033),
    .I3(sdram_bankmachine0_row_hit),
    .I4(bankmachine0_state_FSM_FFd3_566),
    .I5(sdram_bankmachine0_twtpcon_ready_1035),
    .O(\bankmachine0_state_FSM_FFd3-In2_6194 )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \bankmachine1_state_FSM_FFd3-In1  (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(bankmachine1_state_FSM_FFd2_568),
    .I2(bankmachine1_state_FSM_FFd1_567),
    .I3(sdram_choose_req_grant_FSM_FFd1_579),
    .I4(_n3631),
    .O(\bankmachine1_state_FSM_FFd3-In1_6195 )
  );
  LUT6 #(
    .INIT ( 64'h0222CEEE02220222 ))
  \bankmachine1_state_FSM_FFd3-In2  (
    .I0(\bankmachine1_state_FSM_FFd2-In21 ),
    .I1(bankmachine1_state_FSM_FFd2_568),
    .I2(sdram_bankmachine1_row_opened_1036),
    .I3(sdram_bankmachine1_row_hit),
    .I4(bankmachine1_state_FSM_FFd3_570),
    .I5(sdram_bankmachine1_twtpcon_ready_1038),
    .O(\bankmachine1_state_FSM_FFd3-In2_6196 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFFFFFFFFFFF ))
  \bankmachine2_state_FSM_FFd3-In1  (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(bankmachine2_state_FSM_FFd1_571),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_choose_req_grant_FSM_FFd2_580),
    .I4(_n3631),
    .I5(sdram_bankmachine2_cmd_valid),
    .O(\bankmachine2_state_FSM_FFd3-In1_6197 )
  );
  LUT6 #(
    .INIT ( 64'h0222CEEE02220222 ))
  \bankmachine2_state_FSM_FFd3-In2  (
    .I0(\bankmachine2_state_FSM_FFd2-In4 ),
    .I1(bankmachine2_state_FSM_FFd2_572),
    .I2(sdram_bankmachine2_row_opened_1039),
    .I3(sdram_bankmachine2_row_hit),
    .I4(bankmachine2_state_FSM_FFd3_574),
    .I5(sdram_bankmachine2_twtpcon_ready_1041),
    .O(\bankmachine2_state_FSM_FFd3-In2_6198 )
  );
  LUT5 #(
    .INIT ( 32'hA2A2FFA2 ))
  \bankmachine2_state_FSM_FFd3-In3  (
    .I0(bankmachine2_state_FSM_FFd3_574),
    .I1(sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o_1520),
    .I2(\bankmachine2_state_FSM_FFd3-In1_6197 ),
    .I3(\bankmachine2_state_FSM_FFd3-In2_6198 ),
    .I4(bankmachine2_state_FSM_FFd1_571),
    .O(\bankmachine2_state_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  \cache_state_FSM_FFd1-In  (
    .I0(cache_state_FSM_FFd1_584),
    .I1(cache_3069),
    .I2(Mmux_cache_data_port_dat_w1102_3118),
    .I3(cache_state_FSM_FFd3_2435),
    .I4(cache_state_FSM_FFd2_2436),
    .O(\cache_state_FSM_FFd1-In_2434 )
  );
  LUT6 #(
    .INIT ( 64'hFF8CFFAE00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT23  (
    .I0(timer0_reload_storage_9_1218),
    .I1(timer0_load_storage_25_1170),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT222 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211_3224 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT23_6200 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB000FFFF0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT26  (
    .I0(timer0_load_storage_1_1194),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT25_6202 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT24_6201 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT21 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT23_6200 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFF8CFFAE00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT33  (
    .I0(timer0_reload_storage_10_1217),
    .I1(timer0_load_storage_26_1169),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT222 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211_3224 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT32_6204 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB000FFFF0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT36  (
    .I0(timer0_load_storage_2_1193),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT34_6206 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT33_6205 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT31 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT32_6204 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF8CFFAE00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT43  (
    .I0(timer0_reload_storage_11_1216),
    .I1(timer0_load_storage_27_1168),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT222 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211_3224 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT42_6208 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB000FFFF0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT46  (
    .I0(timer0_load_storage_3_1192),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT44_6210 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT43_6209 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT41 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT42_6208 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFF8CFFAE00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT53  (
    .I0(timer0_reload_storage_12_1215),
    .I1(timer0_load_storage_28_1167),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT222 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211_3224 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT52_6212 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB000FFFF0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT56  (
    .I0(timer0_load_storage_4_1191),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT54_6214 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT53_6213 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT51 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT52_6212 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFF8CFFAE00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT63  (
    .I0(timer0_reload_storage_13_1214),
    .I1(timer0_load_storage_29_1166),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT222 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211_3224 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT62_6216 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB000FFFF0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT66  (
    .I0(timer0_load_storage_5_1190),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT64_6218 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT63_6217 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT61 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT62_6216 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFF8CFFAE00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT73  (
    .I0(timer0_reload_storage_14_1213),
    .I1(timer0_load_storage_30_1165),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT222 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211_3224 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT72_6220 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB000FFFF0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT76  (
    .I0(timer0_load_storage_6_1189),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT74_6222 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT73_6221 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT71 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT72_6220 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFF8CFFAE00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT83  (
    .I0(timer0_reload_storage_15_1212),
    .I1(timer0_load_storage_31_1164),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT222 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211_3224 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT82_6224 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB000FFFF0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT86  (
    .I0(timer0_load_storage_7_1188),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT84_6226 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT83_6225 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT81 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT82_6224 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT19  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT13_6229 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT12_6228 ),
    .I4(basesoc_csrbankarray_csrbank5_sel),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT18_6230 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT8  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(interface_adr0[1]),
    .I2(uart_phy_storage[7]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(uart_phy_storage_15_956),
    .I5(N761),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT7  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(interface_adr0[1]),
    .I2(uart_phy_storage[6]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(uart_phy_storage_14_1014),
    .I5(N781),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT4  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(interface_adr0[1]),
    .I2(uart_phy_storage[3]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(uart_phy_storage_11_1016),
    .I5(N801),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT6  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(interface_adr0[1]),
    .I2(uart_phy_storage[5]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(uart_phy_storage_13_957),
    .I5(N821),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT5  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(interface_adr0[1]),
    .I2(uart_phy_storage[4]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(uart_phy_storage_12_1015),
    .I5(N841),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT3  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(interface_adr0[1]),
    .I2(uart_phy_storage[2]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(uart_phy_storage_10_1017),
    .I5(N861),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT2  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(interface_adr0[1]),
    .I2(uart_phy_storage[1]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(uart_phy_storage_9_1018),
    .I5(N881),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT1  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(interface_adr0[1]),
    .I2(uart_phy_storage[0]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(uart_phy_storage_8_1019),
    .I5(N901),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h08008008 ))
  Mmux_array_muxed122 (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I1(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .I3(bankmachine3_state_FSM_FFd1_575),
    .I4(bankmachine3_state_FSM_FFd3_578),
    .O(Mmux_array_muxed121_6240)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  Mmux_array_muxed123 (
    .I0(Mmux_array_muxed121_6240),
    .I1(\sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o ),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(bankmachine3_state_FSM_FFd2_576),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O(Mmux_array_muxed122_6241)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  Mmux_array_muxed124 (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_bankmachine1_auto_precharge),
    .I2(bankmachine1_state_FSM_FFd3_570),
    .I3(bankmachine1_state_FSM_FFd2_568),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I5(Mmux_array_muxed122_6241),
    .O(Mmux_array_muxed123_6242)
  );
  LUT5 #(
    .INIT ( 32'h08008008 ))
  Mmux_array_muxed125 (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I1(sdram_bankmachine0_cmd_buffer_valid_n_749),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(bankmachine0_state_FSM_FFd1_563),
    .I4(bankmachine0_state_FSM_FFd3_566),
    .O(Mmux_array_muxed124_6243)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  Mmux_array_muxed126 (
    .I0(Mmux_array_muxed124_6243),
    .I1(\sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o ),
    .I2(bankmachine0_state_FSM_FFd3_566),
    .I3(bankmachine0_state_FSM_FFd2_564),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(Mmux_array_muxed125_6244)
  );
  LUT6 #(
    .INIT ( 64'h0080000080000080 ))
  Mmux_array_muxed127 (
    .I0(\sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o ),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I2(sdram_bankmachine2_cmd_buffer_valid_n_831),
    .I3(bankmachine2_state_FSM_FFd2_572),
    .I4(bankmachine2_state_FSM_FFd1_571),
    .I5(bankmachine2_state_FSM_FFd3_574),
    .O(Mmux_array_muxed126_6245)
  );
  LUT6 #(
    .INIT ( 64'hFDDDDDDDA8888888 ))
  Mmux_array_muxed128 (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(Mmux_array_muxed126_6245),
    .I2(bankmachine2_state_FSM_FFd3_574),
    .I3(bankmachine2_state_FSM_FFd2_572),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I5(Mmux_array_muxed125_6244),
    .O(Mmux_array_muxed127_6246)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11011000 ))
  Mmux_array_muxed129 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(sdram_choose_req_grant_FSM_FFd2_580),
    .I3(Mmux_array_muxed123_6242),
    .I4(Mmux_array_muxed127_6246),
    .I5(Mmux_array_muxed12),
    .O(array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12  (
    .I0(ctrl_storage_16_917),
    .I1(ctrl_storage_8_921),
    .I2(ctrl_bus_errors[8]),
    .I3(ctrl_bus_errors[16]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT11_6248 )
  );
  LUT5 #(
    .INIT ( 32'hF0AACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT13  (
    .I0(ctrl_storage_24_912),
    .I1(ctrl_storage_0_925),
    .I2(ctrl_bus_errors[24]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT13_6249 )
  );
  LUT6 #(
    .INIT ( 64'hFAEABAAAF0C03000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT14  (
    .I0(ctrl_bus_errors[0]),
    .I1(interface_adr0[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT13_6249 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT11_6248 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT82  (
    .I0(ctrl_storage_23_913),
    .I1(ctrl_storage_15_918),
    .I2(ctrl_bus_errors[15]),
    .I3(ctrl_bus_errors[23]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT81 )
  );
  LUT5 #(
    .INIT ( 32'hF0AACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT83  (
    .I0(ctrl_storage_31_907),
    .I1(ctrl_storage_7_922),
    .I2(ctrl_bus_errors[31]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT82_6251 )
  );
  LUT6 #(
    .INIT ( 64'hFAEABAAAF0C03000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT84  (
    .I0(ctrl_bus_errors[7]),
    .I1(interface_adr0[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT82_6251 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT81 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT72  (
    .I0(ctrl_storage_22_914),
    .I1(ctrl_storage_14_1001),
    .I2(ctrl_bus_errors[14]),
    .I3(ctrl_bus_errors[22]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT71 )
  );
  LUT5 #(
    .INIT ( 32'hF0AACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT73  (
    .I0(ctrl_storage_30_908),
    .I1(ctrl_storage_6_1005),
    .I2(ctrl_bus_errors[30]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT72_6253 )
  );
  LUT6 #(
    .INIT ( 64'hFAEABAAAF0C03000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT74  (
    .I0(ctrl_bus_errors[6]),
    .I1(interface_adr0[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT72_6253 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT71 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT62  (
    .I0(ctrl_storage_21_998),
    .I1(ctrl_storage_13_919),
    .I2(ctrl_bus_errors[13]),
    .I3(ctrl_bus_errors[21]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT61 )
  );
  LUT5 #(
    .INIT ( 32'hF0AACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT63  (
    .I0(ctrl_storage_29_909),
    .I1(ctrl_storage_5_1006),
    .I2(ctrl_bus_errors[29]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT62_6255 )
  );
  LUT6 #(
    .INIT ( 64'hFAEABAAAF0C03000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT64  (
    .I0(ctrl_bus_errors[5]),
    .I1(interface_adr0[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT62_6255 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT61 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT52  (
    .I0(ctrl_storage_20_999),
    .I1(ctrl_storage_12_1002),
    .I2(ctrl_bus_errors[12]),
    .I3(ctrl_bus_errors[20]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT51 )
  );
  LUT5 #(
    .INIT ( 32'hF0AACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT53  (
    .I0(ctrl_storage_28_996),
    .I1(ctrl_storage_4_1007),
    .I2(ctrl_bus_errors[28]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT52_6257 )
  );
  LUT6 #(
    .INIT ( 64'hFAEABAAAF0C03000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT54  (
    .I0(ctrl_bus_errors[4]),
    .I1(interface_adr0[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT52_6257 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT51 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT42  (
    .I0(ctrl_storage_19_915),
    .I1(ctrl_storage_11_920),
    .I2(ctrl_bus_errors[11]),
    .I3(ctrl_bus_errors[19]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT41 )
  );
  LUT5 #(
    .INIT ( 32'hF0AACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT43  (
    .I0(ctrl_storage_27_910),
    .I1(ctrl_storage_3_1008),
    .I2(ctrl_bus_errors[27]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT42_6259 )
  );
  LUT6 #(
    .INIT ( 64'hFAEABAAAF0C03000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT44  (
    .I0(ctrl_bus_errors[3]),
    .I1(interface_adr0[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT42_6259 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT41 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT32  (
    .I0(ctrl_storage_18_1000),
    .I1(ctrl_storage_10_1003),
    .I2(ctrl_bus_errors[10]),
    .I3(ctrl_bus_errors[18]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT31 )
  );
  LUT5 #(
    .INIT ( 32'hF0AACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT33  (
    .I0(ctrl_storage_26_911),
    .I1(ctrl_storage_2_923),
    .I2(ctrl_bus_errors[26]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT32_6261 )
  );
  LUT6 #(
    .INIT ( 64'hFAEABAAAF0C03000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT34  (
    .I0(ctrl_bus_errors[2]),
    .I1(interface_adr0[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT32_6261 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT31 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT22  (
    .I0(ctrl_storage_17_916),
    .I1(ctrl_storage_9_1004),
    .I2(ctrl_bus_errors[9]),
    .I3(ctrl_bus_errors[17]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT21 )
  );
  LUT5 #(
    .INIT ( 32'hF0AACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT23  (
    .I0(ctrl_storage_25_997),
    .I1(ctrl_storage_1_924),
    .I2(ctrl_bus_errors[25]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT22_6263 )
  );
  LUT6 #(
    .INIT ( 64'hFAEABAAAF0C03000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT24  (
    .I0(ctrl_bus_errors[1]),
    .I1(interface_adr0[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT22_6263 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT21 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT21  (
    .I0(sdram_storage[1]),
    .I1(sdram_command_storage[1]),
    .I2(sdram_baddress_storage[1]),
    .I3(sdram_address_storage[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'hCCAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT22  (
    .I0(sdram_address_storage_9_939),
    .I1(sdram_wrdata_storage[1]),
    .I2(sdram_wrdata_storage_9_1154),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT21_6265 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT11  (
    .I0(sdram_command_storage[0]),
    .I1(sdram_baddress_storage[0]),
    .I2(sdram_address_storage[0]),
    .I3(sdram_storage[0]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'hCCAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT12  (
    .I0(sdram_address_storage_8_940),
    .I1(sdram_wrdata_storage[0]),
    .I2(sdram_wrdata_storage_8_1155),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT11_6267 )
  );
  LUT5 #(
    .INIT ( 32'hCCAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT41  (
    .I0(sdram_address_storage_11_937),
    .I1(sdram_wrdata_storage[3]),
    .I2(sdram_wrdata_storage_11_1152),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h00F0CCAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT42  (
    .I0(sdram_storage[3]),
    .I1(sdram_address_storage[3]),
    .I2(sdram_command_storage[3]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT41_6269 )
  );
  LUT5 #(
    .INIT ( 32'hCCAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT31  (
    .I0(sdram_address_storage_10_938),
    .I1(sdram_wrdata_storage[2]),
    .I2(sdram_wrdata_storage_10_1153),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h00F0CCAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT32  (
    .I0(sdram_storage[2]),
    .I1(sdram_address_storage[2]),
    .I2(sdram_command_storage[2]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT31_6271 )
  );
  LUT5 #(
    .INIT ( 32'hCC00F0AA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT21  (
    .I0(memdat_4[1]),
    .I1(uart_eventmanager_storage[1]),
    .I2(uart_rx_pending_1025),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h22222A2200000800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT22  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(interface_adr0[1]),
    .I2(uart_rx_fifo_readable_1027),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hC1 ))
  Mmux_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(bankmachine0_state_FSM_FFd1_563),
    .I1(bankmachine0_state_FSM_FFd2_564),
    .I2(bankmachine0_state_FSM_FFd3_566),
    .O(N921)
  );
  LUT5 #(
    .INIT ( 32'hFF80FF00 ))
  Mmux_sdram_bankmachine0_cmd_valid1 (
    .I0(sdram_bankmachine0_row_opened_1033),
    .I1(\bankmachine0_state_FSM_FFd2-In2_3158 ),
    .I2(N921),
    .I3(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o5),
    .I4(sdram_bankmachine0_row_hit),
    .O(sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000BF00BF00BF00 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1112  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[5]),
    .I2(_n47962),
    .I3(spiflash_sr[28]),
    .I4(spiflash_i1[0]),
    .I5(spiflash_clk_710),
    .O(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1113_6276 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1113  (
    .I0(_n47963_3192),
    .I1(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1113_6276 ),
    .I2(spiflash_sr[26]),
    .I3(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1112_3145 ),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o111 ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_404_o )
  );
  LUT6 #(
    .INIT ( 64'h0000BF00BF00BF00 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o132  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[5]),
    .I2(_n47962),
    .I3(spiflash_sr[20]),
    .I4(spiflash_i1[0]),
    .I5(spiflash_clk_710),
    .O(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o131_6278 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o133  (
    .I0(_n47963_3192),
    .I1(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o131_6278 ),
    .I2(spiflash_sr[18]),
    .I3(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1112_3145 ),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o13 ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_412_o )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF02FF01FFFC ))
  sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o (
    .I0(multiplexer_state_FSM_FFd3_583),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(multiplexer_state_FSM_FFd2_582),
    .I3(N941),
    .I4(sdram_bankmachine2_cmd_payload_is_read),
    .I5(sdram_bankmachine2_cmd_payload_is_write),
    .O(sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o_1520)
  );
  LUT5 #(
    .INIT ( 32'h00090000 ))
  sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o2 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_we_791),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(multiplexer_state_FSM_FFd1_581),
    .I3(multiplexer_state_FSM_FFd2_582),
    .I4(_n3701),
    .O(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o3_6281)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0FEFEFEFEFE ))
  sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o3 (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o1_6280),
    .I3(_n3701),
    .I4(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o3_6281),
    .I5(Mmux_sdram_bankmachine1_cmd_valid12),
    .O(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o)
  );
  LUT6 #(
    .INIT ( 64'h2F0F200000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT64  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT63_6283 ),
    .I1(interface_adr0[3]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT61 ),
    .I5(basesoc_csrbankarray_csrbank3_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h02025702 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(cache_state_FSM_FFd3_2435),
    .I1(\cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o ),
    .I2(_n3459[19]),
    .I3(\cache_state_FSM_FFd3-In1_6284 ),
    .I4(cache_state_FSM_FFd1_584),
    .O(\cache_state_FSM_FFd3-In2_6285 )
  );
  LUT6 #(
    .INIT ( 64'h8F8F0F8F88880080 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(Mmux_cache_data_port_dat_w1102_3118),
    .I1(cache_3069),
    .I2(cache_state_FSM_FFd2_2436),
    .I3(cache_state_FSM_FFd3_2435),
    .I4(cache_state_FSM_FFd1_584),
    .I5(\cache_state_FSM_FFd3-In2_6285 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h55555555D5555555 ))
  \bankmachine0_state_FSM_FFd2-In1  (
    .I0(sdram_bankmachine0_row_opened_1033),
    .I1(\sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine0_cmd_buffer_source_payload_addr[21]_not_equal_103_o ),
    .I2(sdram_bankmachine0_row_hit),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I4(Mmux_array_muxed411),
    .I5(sdram_choose_req_grant_FSM_FFd2_580),
    .O(\bankmachine0_state_FSM_FFd2-In1_6287 )
  );
  LUT6 #(
    .INIT ( 64'hA9B9A8B8A8B8A8B8 ))
  \bankmachine0_state_FSM_FFd2-In2  (
    .I0(bankmachine0_state_FSM_FFd3_566),
    .I1(bankmachine0_state_FSM_FFd1_563),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_twtpcon_ready_1035),
    .I4(\bankmachine0_state_FSM_FFd2-In1_6287 ),
    .I5(\bankmachine0_state_FSM_FFd2-In2_3158 ),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hD5555555 ))
  \bankmachine2_state_FSM_FFd2-In1  (
    .I0(sdram_bankmachine2_row_opened_1039),
    .I1(\sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine2_cmd_buffer_source_payload_addr[21]_not_equal_187_o ),
    .I2(sdram_bankmachine2_row_hit),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I4(\bankmachine2_state_FSM_FFd1-In2 ),
    .O(\bankmachine2_state_FSM_FFd2-In1_6288 )
  );
  LUT6 #(
    .INIT ( 64'hA9B9A8B8A8B8A8B8 ))
  \bankmachine2_state_FSM_FFd2-In2  (
    .I0(bankmachine2_state_FSM_FFd3_574),
    .I1(bankmachine2_state_FSM_FFd1_571),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_twtpcon_ready_1041),
    .I4(\bankmachine2_state_FSM_FFd2-In1_6288 ),
    .I5(\bankmachine2_state_FSM_FFd2-In4 ),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFFCCFFF0000000AA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT11  (
    .I0(dna_status[48]),
    .I1(dna_status[0]),
    .I2(dna_status[16]),
    .I3(interface_adr0[5]),
    .I4(interface_adr0[1]),
    .I5(interface_adr0[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFFF00000FFCCFFAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT12  (
    .I0(dna_status[56]),
    .I1(dna_status[40]),
    .I2(dna_status[8]),
    .I3(interface_adr0[5]),
    .I4(interface_adr0[1]),
    .I5(interface_adr0[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT11_6290 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT13  (
    .I0(interface_adr0[3]),
    .I1(interface_adr0[4]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT11_6290 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT1 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT12_6291 )
  );
  LUT6 #(
    .INIT ( 64'hC0C0C0000CCEC00C ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT14  (
    .I0(dna_status[24]),
    .I1(interface_adr0[4]),
    .I2(interface_adr0[3]),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT13_6292 )
  );
  LUT6 #(
    .INIT ( 64'hF000F20000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT15  (
    .I0(dna_status[32]),
    .I1(interface_adr0[4]),
    .I2(interface_adr0[3]),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT14_6293 )
  );
  LUT5 #(
    .INIT ( 32'hD5555555 ))
  \bankmachine1_state_FSM_FFd2-In1  (
    .I0(sdram_bankmachine1_row_opened_1036),
    .I1(sdram_bankmachine1_auto_precharge),
    .I2(sdram_bankmachine1_row_hit),
    .I3(sdram_choose_req_grant_FSM_FFd2_580),
    .I4(Mmux_array_muxed411),
    .O(\bankmachine1_state_FSM_FFd2-In1_6294 )
  );
  LUT6 #(
    .INIT ( 64'hA9B9A8B8A8B8A8B8 ))
  \bankmachine1_state_FSM_FFd2-In2  (
    .I0(bankmachine1_state_FSM_FFd3_570),
    .I1(bankmachine1_state_FSM_FFd1_567),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(sdram_bankmachine1_twtpcon_ready_1038),
    .I4(\bankmachine1_state_FSM_FFd2-In1_6294 ),
    .I5(\bankmachine1_state_FSM_FFd2-In21 ),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT71  (
    .I0(dna_status[46]),
    .I1(dna_status[38]),
    .I2(dna_status[6]),
    .I3(dna_status[14]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hCCAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT72  (
    .I0(dna_status[54]),
    .I1(dna_status[22]),
    .I2(dna_status[30]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT71_6296 )
  );
  LUT6 #(
    .INIT ( 64'h0010500044001010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT21  (
    .I0(interface_adr0[5]),
    .I1(interface_adr0[4]),
    .I2(interface_adr0[3]),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h0FFC0F000F0A0F00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22  (
    .I0(dna_status[41]),
    .I1(dna_status[33]),
    .I2(interface_adr0[5]),
    .I3(interface_adr0[4]),
    .I4(interface_adr0[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT21_6298 )
  );
  LUT6 #(
    .INIT ( 64'h00000000FCFA00F0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT23  (
    .I0(dna_status[25]),
    .I1(dna_status[9]),
    .I2(interface_adr0[5]),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22_6299 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFF0FF00FFCC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT24  (
    .I0(dna_status[1]),
    .I1(dna_status[49]),
    .I2(dna_status[17]),
    .I3(interface_adr0[4]),
    .I4(interface_adr0[1]),
    .I5(interface_adr0[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT23_6300 )
  );
  LUT6 #(
    .INIT ( 64'hBFBB3F33AFAA0F00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT26  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT24_6301 ),
    .I1(interface_adr0[4]),
    .I2(interface_adr0[2]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT21_6298 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT23_6300 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22_6299 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT25_6302 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(sdram_bankmachine2_twtpcon_ready_1041),
    .I1(sdram_bankmachine3_twtpcon_ready_1044),
    .I2(sdram_bankmachine0_twtpcon_ready_1035),
    .I3(sdram_bankmachine1_twtpcon_ready_1038),
    .I4(bankmachine2_state_FSM_FFd1_571),
    .I5(bankmachine3_state_FSM_FFd1_575),
    .O(\multiplexer_state_FSM_FFd2-In1_6303 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(bankmachine3_state_FSM_FFd2_576),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(bankmachine1_state_FSM_FFd2_568),
    .I4(bankmachine2_state_FSM_FFd3_574),
    .I5(bankmachine3_state_FSM_FFd3_578),
    .O(\multiplexer_state_FSM_FFd2-In2_6304 )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(bankmachine1_state_FSM_FFd3_570),
    .I1(bankmachine1_state_FSM_FFd1_567),
    .I2(\multiplexer_state_FSM_FFd2-In1_6303 ),
    .I3(\multiplexer_state_FSM_FFd2-In2_6304 ),
    .I4(\multiplexer_state_FSM_FFd2-In31 ),
    .O(\multiplexer_state_FSM_FFd2-In3_6305 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_SW0 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(N961)
  );
  LUT6 #(
    .INIT ( 64'hCCEC00A0CCCC0000 ))
  bus_wishbone_cyc_bus_wishbone_stb_AND_25_o (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I3(N961),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o2),
    .I5(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o11),
    .O(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  uart_tx_fifo_do_read_SW0 (
    .I0(uart_phy_sink_ready_559),
    .I1(uart_tx_fifo_readable_1026),
    .O(N981)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  uart_tx_fifo_do_read (
    .I0(N981),
    .I1(uart_tx_fifo_level0[3]),
    .I2(uart_tx_fifo_level0[1]),
    .I3(uart_tx_fifo_level0[2]),
    .I4(uart_tx_fifo_level0[4]),
    .I5(uart_tx_fifo_level0[0]),
    .O(uart_tx_fifo_do_read_1689)
  );
  LUT5 #(
    .INIT ( 32'h0100FFFF ))
  sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_SW0 (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I4(port_cmd_ready7_3183),
    .O(N1001)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  sdram_bankmachine2_cmd_buffer_lookahead_wrport_we (
    .I0(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I1(port_cmd_ready52),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I3(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I4(N1001),
    .I5(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1_3095),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698)
  );
  LUT4 #(
    .INIT ( 16'h302C ))
  sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o1 (
    .I0(sdram_bankmachine3_twtpcon_ready_1044),
    .I1(bankmachine3_state_FSM_FFd1_575),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(bankmachine3_state_FSM_FFd2_576),
    .O(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o1_6309)
  );
  LUT5 #(
    .INIT ( 32'h00090000 ))
  sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o2 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(multiplexer_state_FSM_FFd1_581),
    .I3(multiplexer_state_FSM_FFd2_582),
    .I4(Mmux_array_muxed212),
    .O(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o2_6310)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0FEFEFEFEFE ))
  sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o3 (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o1_6309),
    .I3(Mmux_array_muxed212),
    .I4(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o2_6310),
    .I5(Mmux_sdram_bankmachine3_cmd_valid12),
    .O(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o)
  );
  LUT6 #(
    .INIT ( 64'hFFF0FFCC00AA0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT81  (
    .I0(dna_status[15]),
    .I1(dna_status[39]),
    .I2(dna_status[7]),
    .I3(interface_adr0[4]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'h000AFCF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT82  (
    .I0(dna_status[55]),
    .I1(dna_status[31]),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT81_6312 )
  );
  LUT6 #(
    .INIT ( 64'h00FC000000F0FAF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT83  (
    .I0(dna_status[47]),
    .I1(dna_status[23]),
    .I2(interface_adr0[3]),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT82_6313 )
  );
  LUT6 #(
    .INIT ( 64'h7757755533033000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT84  (
    .I0(interface_adr0[4]),
    .I1(interface_adr0[3]),
    .I2(interface_adr0[1]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT8 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT81_6312 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT82_6313 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT83_6314 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT61  (
    .I0(dna_status[45]),
    .I1(dna_status[37]),
    .I2(dna_status[5]),
    .I3(dna_status[13]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'hCCAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT62  (
    .I0(dna_status[53]),
    .I1(dna_status[21]),
    .I2(dna_status[29]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT61_6316 )
  );
  LUT6 #(
    .INIT ( 64'h1111111010111010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT63  (
    .I0(interface_adr0[3]),
    .I1(interface_adr0[4]),
    .I2(interface_adr0[5]),
    .I3(interface_adr0[1]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT61_6316 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT62_6317 )
  );
  LUT6 #(
    .INIT ( 64'h4440041444541440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT64  (
    .I0(interface_adr0[5]),
    .I1(interface_adr0[4]),
    .I2(interface_adr0[3]),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT63_6318 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  rom_bus_cyc_rom_bus_ack_AND_703_o_SW0 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .O(N1021)
  );
  LUT6 #(
    .INIT ( 64'h0040004055550040 ))
  rom_bus_cyc_rom_bus_ack_AND_703_o (
    .I0(rom_bus_ack_347),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I2(sram_bus_cyc_sram_bus_we_AND_2_o2),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I4(sram_bus_cyc_sram_bus_we_AND_2_o1),
    .I5(N1021),
    .O(rom_bus_cyc_rom_bus_ack_AND_703_o_1506)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  sram_bus_cyc_sram_bus_we_AND_2_o11 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(sram_bus_cyc_sram_bus_we_AND_2_o11_6320)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  sram_bus_cyc_sram_bus_we_AND_2_o12 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(sram_bus_cyc_sram_bus_we_AND_2_o12_6321)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  sram_bus_cyc_sram_bus_we_AND_2_o13 (
    .I0(sram_bus_cyc_sram_bus_we_AND_2_o12_6321),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o11),
    .I2(sram_bus_cyc_sram_bus_we_AND_2_o11_6320),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(sram_bus_cyc_sram_bus_we_AND_2_o1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  sram_bus_cyc_sram_bus_we_AND_2_o21 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .O(sram_bus_cyc_sram_bus_we_AND_2_o21_6322)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  sram_bus_cyc_sram_bus_we_AND_2_o22 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .O(sram_bus_cyc_sram_bus_we_AND_2_o22_6323)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  sram_bus_cyc_sram_bus_we_AND_2_o23 (
    .I0(sram_bus_cyc_sram_bus_we_AND_2_o22_6323),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o21_3201),
    .I2(sram_bus_cyc_sram_bus_we_AND_2_o21_6322),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .O(sram_bus_cyc_sram_bus_we_AND_2_o2)
  );
  LUT6 #(
    .INIT ( 64'hF0FC0000FF0A0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT41  (
    .I0(dna_status[11]),
    .I1(dna_status[3]),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h0000000A000000FC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT42  (
    .I0(dna_status[35]),
    .I1(dna_status[43]),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT41_6325 )
  );
  LUT6 #(
    .INIT ( 64'hFF0C0C0CF00AF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT44  (
    .I0(dna_status[27]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT42_6326 ),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT43_6327 )
  );
  LUT6 #(
    .INIT ( 64'h2222220220202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT45  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT74 ),
    .I1(interface_adr0[5]),
    .I2(interface_adr0[1]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT41_6325 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT4 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT43_6327 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hDDDCDCDC51105010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT53  (
    .I0(interface_adr0[2]),
    .I1(interface_adr0[1]),
    .I2(interface_adr0[5]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(dna_status[52]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT51 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT52_6329 )
  );
  LUT5 #(
    .INIT ( 32'h0A0A00FC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT54  (
    .I0(dna_status[20]),
    .I1(dna_status[28]),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT53_6330 )
  );
  LUT6 #(
    .INIT ( 64'h0F2F8888002A8888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT55  (
    .I0(interface_adr0[3]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[4]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT53_6330 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT54_6331 )
  );
  LUT6 #(
    .INIT ( 64'h222A2222000A0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT56  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT74 ),
    .I1(interface_adr0[5]),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT52_6329 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT54_6331 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  sdram_read_available_SW0 (
    .I0(_n3701),
    .I1(Mmux_sdram_bankmachine1_cmd_valid12),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_we_791),
    .I3(sdram_bankmachine1_cmd_valid),
    .I4(sdram_bankmachine0_cmd_payload_is_read),
    .I5(sdram_bankmachine0_cmd_valid),
    .O(N1041)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  sdram_read_available (
    .I0(N1041),
    .I1(sdram_bankmachine2_cmd_payload_is_read),
    .I2(sdram_bankmachine2_cmd_valid),
    .I3(sdram_bankmachine3_cmd_valid),
    .I4(sdram_bankmachine3_cmd_payload_is_read),
    .O(sdram_read_available_1695)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \spiflash_counter[7]_GND_1_o_equal_1025_o<7>_SW0  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[2]),
    .I2(spiflash_counter[5]),
    .O(N110)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \spiflash_counter[7]_GND_1_o_equal_1025_o<7>  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[6]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[1]),
    .I4(N110),
    .I5(spiflash_counter[4]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1025_o )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \spiflash_counter[7]_PWR_1_o_equal_1027_o<7>_SW0  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .O(N112)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \spiflash_counter[7]_PWR_1_o_equal_1027_o<7>  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[6]),
    .I3(spiflash_counter[3]),
    .I4(spiflash_counter[1]),
    .I5(N112),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1027_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n4898_inv_SW0 (
    .I0(uart_rx_fifo_level0[4]),
    .I1(uart_rx_fifo_level0[0]),
    .O(N116)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n4898_inv (
    .I0(uart_rx_fifo_level0[3]),
    .I1(uart_rx_fifo_level0[2]),
    .I2(uart_rx_fifo_level0[1]),
    .I3(N116),
    .I4(uart_rx_fifo_wrport_we),
    .I5(uart_rx_fifo_do_read_1844),
    .O(_n4898_inv_1966)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  uart_rx_fifo_do_read_SW0 (
    .I0(uart_rx_fifo_level0[1]),
    .I1(uart_rx_fifo_level0[2]),
    .I2(uart_rx_fifo_level0[4]),
    .I3(uart_rx_fifo_level0[0]),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'hB0BB303330333033 ))
  uart_rx_fifo_do_read (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I1(uart_rx_fifo_readable_1027),
    .I2(uart_rx_fifo_level0[3]),
    .I3(N118),
    .I4(basesoc_csrbankarray_csrbank1_scratch0_re12),
    .I5(uart_rx_fifo_do_read12),
    .O(uart_rx_fifo_do_read_1844)
  );
  LUT6 #(
    .INIT ( 64'h0000000800080008 ))
  \bankmachine3_state_FSM_FFd3-In1  (
    .I0(Mmux_array_muxed211),
    .I1(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .I3(refresher_state_FSM_FFd2_561),
    .I4(sdram_bankmachine3_row_hit),
    .I5(sdram_bankmachine3_row_opened_1042),
    .O(\bankmachine3_state_FSM_FFd3-In1_6337 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7AFFFFFFFFFF ))
  \bankmachine3_state_FSM_FFd3-In2  (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(multiplexer_state_FSM_FFd2_582),
    .I3(sdram_choose_req_grant_FSM_FFd1_579),
    .I4(bankmachine3_state_FSM_FFd1_575),
    .I5(sdram_choose_req_grant_FSM_FFd2_580),
    .O(\bankmachine3_state_FSM_FFd3-In2_6338 )
  );
  LUT6 #(
    .INIT ( 64'hF5F4F4F445444444 ))
  \bankmachine3_state_FSM_FFd3-In4  (
    .I0(bankmachine3_state_FSM_FFd1_575),
    .I1(\bankmachine3_state_FSM_FFd3-In1_6337 ),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(sdram_bankmachine3_twtpcon_ready_1044),
    .I4(bankmachine3_state_FSM_FFd2_576),
    .I5(\bankmachine3_state_FSM_FFd3-In3_6339 ),
    .O(\bankmachine3_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \bankmachine3_state_FSM_FFd2-In2  (
    .I0(\bankmachine3_state_FSM_FFd2-In1_6340 ),
    .I1(sdram_bankmachine3_row_opened_1042),
    .I2(\sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine3_cmd_buffer_source_payload_addr[21]_not_equal_229_o ),
    .I3(sdram_bankmachine3_row_hit),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I5(\bankmachine3_state_FSM_FFd2-In11 ),
    .O(\bankmachine3_state_FSM_FFd2-In2_6341 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(bankmachine3_state_FSM_FFd3_578),
    .I1(bankmachine3_state_FSM_FFd1_575),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .I3(sdram_bankmachine3_twtpcon_ready_1044),
    .I4(\bankmachine3_state_FSM_FFd2-In2_6341 ),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h1111111111111101 ))
  port_cmd_ready1 (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I5(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(port_cmd_ready1_6342)
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  port_cmd_ready3 (
    .I0(port_cmd_ready7_3183),
    .I1(port_cmd_ready52),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I3(port_cmd_ready1_6342),
    .I4(port_cmd_ready4_6343),
    .O(port_cmd_ready6_6344)
  );
  LUT6 #(
    .INIT ( 64'hA8FFA8FFA8A8A8AA ))
  port_cmd_ready5 (
    .I0(port_cmd_ready5_3228),
    .I1(litedramwishbone2native_state_FSM_FFd2_585),
    .I2(litedramwishbone2native_state_FSM_FFd1_586),
    .I3(\interface_adr1[29]_GND_1_o_add_423_OUT<10> ),
    .I4(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I5(port_cmd_ready8),
    .O(port_cmd_ready9)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  port_cmd_ready6 (
    .I0(port_cmd_ready9),
    .I1(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we1_3195),
    .I4(port_cmd_ready6_6344),
    .O(port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEEEEEFE ))
  sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o1 (
    .I0(\multiplexer_state_FSM_FFd2-In31 ),
    .I1(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o5),
    .I2(_n3686),
    .I3(sdram_choose_req_want_writes_inv),
    .I4(sdram_bankmachine0_cmd_payload_is_read),
    .I5(sdram_cmd_valid_mmx_out4),
    .O(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o1_6347)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o3 (
    .I0(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o1_6347),
    .I1(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o2_6348),
    .O(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o_1520),
    .I1(sdram_bankmachine2_cmd_valid),
    .I2(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o),
    .I3(sdram_bankmachine3_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd1-In2_6350 )
  );
  LUT6 #(
    .INIT ( 64'hFB59AA08AA08AA08 ))
  \sdram_choose_req_grant_FSM_FFd1-In4  (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(rhs_array_muxed6),
    .I2(_n3631),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In1_6349 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In2_6350 ),
    .I5(\sdram_choose_req_grant_FSM_FFd1-In4_6351 ),
    .O(\sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  sdram_write_available3 (
    .I0(sdram_write_available2_6353),
    .I1(sdram_bankmachine1_cmd_payload_is_write),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(sdram_bankmachine2_cmd_payload_is_write),
    .I4(sdram_bankmachine2_cmd_valid),
    .O(sdram_write_available)
  );
  LUT6 #(
    .INIT ( 64'h8808AA2AFFFFFFFF ))
  \Mcount_sdram_twtrcon_count_xor<1>112  (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(Mmux_sdram_bankmachine3_cmd_valid12),
    .I3(\Mcount_sdram_twtrcon_count_xor<1>111_6354 ),
    .I4(sdram_bankmachine1_cmd_payload_is_write),
    .I5(_n3631),
    .O(\Mcount_sdram_twtrcon_count_xor<1>112_6355 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10115455 ))
  \Mcount_sdram_twtrcon_count_xor<1>113  (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(sdram_cmd_valid_mmx_out4),
    .I3(_n3686),
    .I4(sdram_bankmachine2_cmd_payload_is_write),
    .I5(\Mcount_sdram_twtrcon_count_xor<1>112_6355 ),
    .O(\Mcount_sdram_twtrcon_count_xor<1>113_6356 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  basesoc_csrbankarray_csrbank5_update_value0_re_SW0 (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(N126)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  roundrobin0_grant_roundrobin3_grant_OR_356_o1 (
    .I0(roundrobin0_grant_roundrobin3_grant_OR_356_o13),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_we_750),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_356_o14_3185),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_we_832),
    .O(roundrobin0_grant_roundrobin3_grant_OR_356_o1_6358)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  roundrobin0_grant_roundrobin3_grant_OR_356_o2 (
    .I0(roundrobin0_grant_roundrobin3_grant_OR_356_o1_6358),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_356_o11),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .I3(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I4(roundrobin0_grant_roundrobin3_grant_OR_356_o12),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_we_791),
    .O(roundrobin0_grant_roundrobin3_grant_OR_356_o2_6359)
  );
  LUT4 #(
    .INIT ( 16'h4F44 ))
  roundrobin0_grant_roundrobin3_grant_OR_359_o1 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_832),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_356_o14_3185),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_we_750),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_356_o13),
    .O(roundrobin0_grant_roundrobin3_grant_OR_359_o1_6360)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAEAFFFFAAEA ))
  roundrobin0_grant_roundrobin3_grant_OR_359_o2 (
    .I0(roundrobin0_grant_roundrobin3_grant_OR_359_o1_6360),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_356_o11),
    .I2(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .I4(roundrobin0_grant_roundrobin3_grant_OR_356_o12),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_we_791),
    .O(roundrobin0_grant_roundrobin3_grant_OR_359_o2_6361)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  sdram_bankmachine3_cmd_buffer_pipe_ce_SW0 (
    .I0(refresher_state_FSM_FFd2_561),
    .I1(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'h55555555D5555555 ))
  sdram_bankmachine3_cmd_buffer_pipe_ce (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_356_o11),
    .I2(_n3631),
    .I3(Mmux_array_muxed211),
    .I4(sdram_bankmachine3_cmd_valid),
    .I5(N128),
    .O(sdram_bankmachine3_cmd_buffer_pipe_ce_1548)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  Mmux_array_muxed131 (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd1_581),
    .O(Mmux_array_muxed113)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_array_muxed132 (
    .I0(bankmachine0_state_FSM_FFd3_566),
    .I1(bankmachine0_state_FSM_FFd2_564),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(Mmux_array_muxed131_6363)
  );
  LUT6 #(
    .INIT ( 64'h9810101010101010 ))
  Mmux_array_muxed133 (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_choose_req_grant_FSM_FFd2_580),
    .I2(Mmux_array_muxed131_6363),
    .I3(bankmachine3_state_FSM_FFd3_578),
    .I4(bankmachine3_state_FSM_FFd2_576),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O(Mmux_array_muxed132_6364)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  Mmux_array_muxed134 (
    .I0(Mmux_array_muxed113),
    .I1(Mmux_array_muxed132_6364),
    .I2(Mmux_array_muxed1226),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I4(Mmux_array_muxed1225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(array_muxed1[11])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_array_muxed1132 (
    .I0(bankmachine0_state_FSM_FFd3_566),
    .I1(bankmachine0_state_FSM_FFd2_564),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mmux_array_muxed1131)
  );
  LUT6 #(
    .INIT ( 64'h9810101010101010 ))
  Mmux_array_muxed1133 (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_choose_req_grant_FSM_FFd2_580),
    .I2(Mmux_array_muxed1131),
    .I3(bankmachine3_state_FSM_FFd3_578),
    .I4(bankmachine3_state_FSM_FFd2_576),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mmux_array_muxed1132_6367)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  Mmux_array_muxed1134 (
    .I0(Mmux_array_muxed113),
    .I1(Mmux_array_muxed1132_6367),
    .I2(Mmux_array_muxed1226),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I4(Mmux_array_muxed1225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(array_muxed1[9])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_array_muxed142 (
    .I0(bankmachine0_state_FSM_FFd3_566),
    .I1(bankmachine0_state_FSM_FFd2_564),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_addr[21]),
    .O(Mmux_array_muxed141)
  );
  LUT6 #(
    .INIT ( 64'h9810101010101010 ))
  Mmux_array_muxed143 (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_choose_req_grant_FSM_FFd2_580),
    .I2(Mmux_array_muxed141),
    .I3(bankmachine3_state_FSM_FFd3_578),
    .I4(bankmachine3_state_FSM_FFd2_576),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[21]),
    .O(Mmux_array_muxed142_6369)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  Mmux_array_muxed144 (
    .I0(Mmux_array_muxed113),
    .I1(Mmux_array_muxed142_6369),
    .I2(Mmux_array_muxed1226),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[21]),
    .I4(Mmux_array_muxed1225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[21]),
    .O(array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_basesoc_shared_dat_r12 (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(Mmux_basesoc_shared_dat_r1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  Mmux_basesoc_shared_dat_r110 (
    .I0(basesoc_csrbankarray_sel_r_495),
    .I1(memadr_1[2]),
    .I2(memadr_1[0]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(Mmux_basesoc_shared_dat_r11_6371)
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  Mmux_basesoc_shared_dat_r111 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(Mmux_basesoc_shared_dat_r1),
    .I2(Mmux_basesoc_shared_dat_r11_6371),
    .I3(basesoc_slave_sel_r[3]),
    .I4(spiflash_sr[0]),
    .O(Mmux_basesoc_shared_dat_r13_6372)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r112 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r13_6372),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[0]),
    .O(Mmux_basesoc_shared_dat_r14_6373)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r113 (
    .I0(Mmux_basesoc_shared_dat_r14_6373),
    .I1(basesoc_slave_sel_r[4]),
    .I2(mux81117),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[0]),
    .O(basesoc_shared_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_basesoc_shared_dat_r231 (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[2]),
    .O(Mmux_basesoc_shared_dat_r23)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  Mmux_basesoc_shared_dat_r232 (
    .I0(basesoc_csrbankarray_sel_r_495),
    .I1(memadr_1[0]),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .O(Mmux_basesoc_shared_dat_r231_6375)
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  Mmux_basesoc_shared_dat_r233 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(Mmux_basesoc_shared_dat_r23),
    .I2(Mmux_basesoc_shared_dat_r231_6375),
    .I3(basesoc_slave_sel_r[3]),
    .I4(spiflash_sr[2]),
    .O(Mmux_basesoc_shared_dat_r232_6376)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r234 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r232_6376),
    .I2(basesoc_slave_sel_r[0]),
    .I3(memdat[2]),
    .O(Mmux_basesoc_shared_dat_r233_6377)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r235 (
    .I0(Mmux_basesoc_shared_dat_r233_6377),
    .I1(basesoc_slave_sel_r[4]),
    .I2(mux81182),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[2]),
    .O(basesoc_shared_dat_r[2])
  );
  LUT4 #(
    .INIT ( 16'h0440 ))
  Mmux_basesoc_shared_dat_r271 (
    .I0(memadr_1[0]),
    .I1(basesoc_csrbankarray_sel_r_495),
    .I2(memadr_1[2]),
    .I3(memadr_1[1]),
    .O(Mmux_basesoc_shared_dat_r27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_basesoc_shared_dat_r272 (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .O(Mmux_basesoc_shared_dat_r271_6379)
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  Mmux_basesoc_shared_dat_r273 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I3(Mmux_basesoc_shared_dat_r271_6379),
    .I4(Mmux_basesoc_shared_dat_r27),
    .O(Mmux_basesoc_shared_dat_r272_6380)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r274 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(spiflash_sr[4]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r272_6380),
    .I4(basesoc_slave_sel_r[0]),
    .I5(memdat[4]),
    .O(Mmux_basesoc_shared_dat_r273_6381)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r275 (
    .I0(Mmux_basesoc_shared_dat_r273_6381),
    .I1(basesoc_slave_sel_r[4]),
    .I2(mux811102),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[4]),
    .O(basesoc_shared_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'h5444100010001000 ))
  \sdram_choose_req_grant_FSM_FFd2-In1  (
    .I0(_n3631),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o),
    .I3(sdram_bankmachine1_cmd_valid),
    .I4(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o),
    .I5(sdram_bankmachine3_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd2-In2_6382 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0888 ))
  \sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(\sdram_choose_req_grant_FSM_FFd2-In1_3223 ),
    .I2(sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o_1520),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(\sdram_choose_req_grant_FSM_FFd2-In2_6382 ),
    .O(\sdram_choose_req_grant_FSM_FFd2-In3_6383 )
  );
  LUT6 #(
    .INIT ( 64'h5444100010001000 ))
  \sdram_choose_req_grant_FSM_FFd2-In3  (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o),
    .I3(sdram_bankmachine1_cmd_valid),
    .I4(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o),
    .I5(sdram_bankmachine3_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd2-In4_6384 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \sdram_choose_req_grant_FSM_FFd2-In4  (
    .I0(\sdram_choose_req_grant_FSM_FFd2-In1_3223 ),
    .I1(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(sdram_choose_req_grant_FSM_FFd1_579),
    .I4(\sdram_choose_req_grant_FSM_FFd2-In4_6384 ),
    .O(\sdram_choose_req_grant_FSM_FFd2-In5_6385 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080808 ))
  \sdram_choose_req_grant_FSM_FFd2-In5  (
    .I0(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o),
    .I1(sdram_bankmachine3_cmd_valid),
    .I2(sdram_choose_req_grant_FSM_FFd1_579),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o_1520),
    .I5(\sdram_choose_req_grant_FSM_FFd2-In5_6385 ),
    .O(\sdram_choose_req_grant_FSM_FFd2-In6_6386 )
  );
  LUT5 #(
    .INIT ( 32'hFF7EFFFF ))
  sdram_bankmachine2_cmd_buffer_pipe_ce_SW0 (
    .I0(bankmachine2_state_FSM_FFd3_574),
    .I1(bankmachine2_state_FSM_FFd2_572),
    .I2(bankmachine2_state_FSM_FFd1_571),
    .I3(sdram_choose_req_grant_FSM_FFd2_580),
    .I4(sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o_1520),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'h55555555D5555555 ))
  sdram_bankmachine2_cmd_buffer_pipe_ce (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_831),
    .I1(sdram_bankmachine2_cmd_buffer_pipe_ce1),
    .I2(_n3631),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(sdram_choose_req_grant_FSM_FFd1_579),
    .I5(N132),
    .O(sdram_bankmachine2_cmd_buffer_pipe_ce_1547)
  );
  LUT3 #(
    .INIT ( 8'h7E ))
  roundrobin0_grant_roundrobin3_grant_OR_356_o14_SW0 (
    .I0(bankmachine2_state_FSM_FFd3_574),
    .I1(bankmachine2_state_FSM_FFd2_572),
    .I2(bankmachine2_state_FSM_FFd1_571),
    .O(N134)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_356_o14 (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(N134),
    .I2(sdram_bankmachine2_row_opened_1039),
    .I3(sdram_choose_req_grant_FSM_FFd1_579),
    .I4(sdram_bankmachine2_row_hit),
    .I5(sdram_bankmachine2_cmd_buffer_valid_n_831),
    .O(roundrobin0_grant_roundrobin3_grant_OR_356_o14_3185)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  _n4918_inv1 (
    .I0(_n4918_inv2_3222),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(_n4918_inv1_6389)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n4918_inv2 (
    .I0(spiflash_i1[0]),
    .I1(spiflash_clk_710),
    .O(_n4918_inv3_6390)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  _n4918_inv3 (
    .I0(_n4918_inv3_6390),
    .I1(_n479612),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I3(_n479611),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I5(_n4918_inv1_6389),
    .O(_n4918_inv)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  _n47963_SW0 (
    .I0(spiflash_i1[0]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(spiflash_clk_710),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'h2222200020002000 ))
  _n47963 (
    .I0(_n47962),
    .I1(N136),
    .I2(_n479612),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I5(_n479611),
    .O(_n47963_3192)
  );
  LUT5 #(
    .INIT ( 32'h0100FFFF ))
  \basesoc_csrbankarray_csrbank1_sel<13>_SW0  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I3(\basesoc_csrbankarray_csrbank1_sel<13>2 ),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(N1381)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF1F0F0F0 ))
  \basesoc_csrbankarray_csrbank1_sel<13>  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I2(wb2csr_state_1029),
    .I3(\basesoc_csrbankarray_csrbank1_sel<13>4 ),
    .I4(basesoc_grant_1053),
    .I5(N1381),
    .O(basesoc_csrbankarray_csrbank1_sel)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT743  (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_6393 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT74 )
  );
  LUT6 #(
    .INIT ( 64'h0000400000000000 ))
  uart_tx_fifo_wrport_we (
    .I0(wb2csr_state_1029),
    .I1(uart_tx_fifo_wrport_we1),
    .I2(\basesoc_csrbankarray_csrbank1_sel<13>4 ),
    .I3(uart_tx_fifo_wrport_we22),
    .I4(N126),
    .I5(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .O(uart_tx_fifo_wrport_we_1797)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_x_result272_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_add_x_4145 ),
    .O(N1441)
  );
  LUT6 #(
    .INIT ( 64'h2020202220202000 ))
  \lm32_cpu/Mmux_x_result272  (
    .I0(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I1(N1441),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/condition_x [1]),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result272_3229 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result932  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result931 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result933  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result932_6396 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result934  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [8]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result931 ),
    .I5(\lm32_cpu/Mmux_x_result932_6396 ),
    .O(\lm32_cpu/Mmux_x_result933_6397 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result961  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result96 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result962  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result961_6399 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result963  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [9]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result96 ),
    .I5(\lm32_cpu/Mmux_x_result961_6399 ),
    .O(\lm32_cpu/Mmux_x_result962_6400 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result964  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [9]),
    .I5(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mmux_x_result963_6401 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result965  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result963_6401 ),
    .I2(\lm32_cpu/eba [9]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result962_6400 ),
    .I5(\lm32_cpu/adder_result_x[9] ),
    .O(\lm32_cpu/x_result [9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result91  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result9 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result92  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result91_6403 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result93  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [11]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result9 ),
    .I5(\lm32_cpu/Mmux_x_result91_6403 ),
    .O(\lm32_cpu/Mmux_x_result92_6404 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result94  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [11]),
    .I5(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mmux_x_result94_6405 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result95  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result94_6405 ),
    .I2(\lm32_cpu/eba [11]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result92_6404 ),
    .I5(\lm32_cpu/adder_result_x[11] ),
    .O(\lm32_cpu/x_result [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result61  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result6 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result62  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result61_6407 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result64  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [10]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result6 ),
    .I5(\lm32_cpu/Mmux_x_result61_6407 ),
    .O(\lm32_cpu/Mmux_x_result62_6408 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result65  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [10]),
    .I5(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mmux_x_result63 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result67  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result63 ),
    .I2(\lm32_cpu/eba [10]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result62_6408 ),
    .I5(\lm32_cpu/adder_result_x[10] ),
    .O(\lm32_cpu/x_result [10])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result181  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [14]),
    .I5(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mmux_x_result18 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result183  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result182_6412 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result184  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result183_6413 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result185  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [14]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result182_6412 ),
    .I5(\lm32_cpu/Mmux_x_result183_6413 ),
    .O(\lm32_cpu/Mmux_x_result184_6414 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result186  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [14]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [14]),
    .I4(\lm32_cpu/Mmux_x_result181_6411 ),
    .I5(\lm32_cpu/Mmux_x_result184_6414 ),
    .O(\lm32_cpu/x_result [14])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result151  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [13]),
    .I5(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mmux_x_result15 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result153  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result152_6417 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result154  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result153_6418 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result155  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [13]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result152_6417 ),
    .I5(\lm32_cpu/Mmux_x_result153_6418 ),
    .O(\lm32_cpu/Mmux_x_result154_6419 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result156  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [13]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [13]),
    .I4(\lm32_cpu/Mmux_x_result151_6416 ),
    .I5(\lm32_cpu/Mmux_x_result154_6419 ),
    .O(\lm32_cpu/x_result [13])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result121  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [12]),
    .I5(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mmux_x_result12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result123  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result122_6422 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result124  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result123_6423 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result125  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [12]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result122_6422 ),
    .I5(\lm32_cpu/Mmux_x_result123_6423 ),
    .O(\lm32_cpu/Mmux_x_result124_6424 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result126  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [12]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [12]),
    .I4(\lm32_cpu/Mmux_x_result121_6421 ),
    .I5(\lm32_cpu/Mmux_x_result124_6424 ),
    .O(\lm32_cpu/x_result [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_193  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_191_6426 ),
    .I2(\lm32_cpu/x_result [17]),
    .O(\lm32_cpu/bypass_data_1 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_183  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_181_6429 ),
    .I2(\lm32_cpu/x_result [16]),
    .O(\lm32_cpu/bypass_data_1 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_173  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_171_6432 ),
    .I2(\lm32_cpu/x_result [15]),
    .O(\lm32_cpu/bypass_data_1 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_163  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_161_6435 ),
    .I2(\lm32_cpu/x_result [14]),
    .O(\lm32_cpu/bypass_data_1 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_153  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_151_6438 ),
    .I2(\lm32_cpu/x_result [13]),
    .O(\lm32_cpu/bypass_data_1 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_143  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_141_6441 ),
    .I2(\lm32_cpu/x_result [12]),
    .O(\lm32_cpu/bypass_data_1 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1323  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1321_6444 ),
    .I2(\lm32_cpu/x_result [9]),
    .O(\lm32_cpu/bypass_data_1 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1313  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1311_6447 ),
    .I2(\lm32_cpu/x_result [8]),
    .O(\lm32_cpu/bypass_data_1 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_133  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_133_6450 ),
    .I2(\lm32_cpu/x_result [11]),
    .O(\lm32_cpu/bypass_data_1 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1303  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1301_6453 ),
    .I2(\lm32_cpu/x_result [7]),
    .O(\lm32_cpu/bypass_data_1 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1293  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1291_6456 ),
    .I2(\lm32_cpu/x_result [6]),
    .O(\lm32_cpu/bypass_data_1 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1283  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1281_6459 ),
    .I2(\lm32_cpu/x_result [5]),
    .O(\lm32_cpu/bypass_data_1 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1273  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1271_6462 ),
    .I2(\lm32_cpu/x_result [4]),
    .O(\lm32_cpu/bypass_data_1 [4])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1253  (
    .I0(\lm32_cpu/x_result [31]),
    .I1(\lm32_cpu/raw_x_1_3610 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1251_6465 ),
    .O(\lm32_cpu/bypass_data_1 [31])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1243  (
    .I0(\lm32_cpu/x_result [30]),
    .I1(\lm32_cpu/raw_x_1_3610 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1241_6468 ),
    .O(\lm32_cpu/bypass_data_1 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1263  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1261_6471 ),
    .I2(\lm32_cpu/x_result [3]),
    .O(\lm32_cpu/bypass_data_1 [3])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1223  (
    .I0(\lm32_cpu/x_result [29]),
    .I1(\lm32_cpu/raw_x_1_3610 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1221_6474 ),
    .O(\lm32_cpu/bypass_data_1 [29])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1213  (
    .I0(\lm32_cpu/x_result [28]),
    .I1(\lm32_cpu/raw_x_1_3610 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1211_6477 ),
    .O(\lm32_cpu/bypass_data_1 [28])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1203  (
    .I0(\lm32_cpu/x_result [27]),
    .I1(\lm32_cpu/raw_x_1_3610 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1201_6480 ),
    .O(\lm32_cpu/bypass_data_1 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_124  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_123 ),
    .I2(\lm32_cpu/x_result [10]),
    .O(\lm32_cpu/bypass_data_1 [10])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1193  (
    .I0(\lm32_cpu/x_result [26]),
    .I1(\lm32_cpu/raw_x_1_3610 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1191_6486 ),
    .O(\lm32_cpu/bypass_data_1 [26])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1183  (
    .I0(\lm32_cpu/x_result [25]),
    .I1(\lm32_cpu/raw_x_1_3610 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1181_6489 ),
    .O(\lm32_cpu/bypass_data_1 [25])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1173  (
    .I0(\lm32_cpu/x_result [24]),
    .I1(\lm32_cpu/raw_x_1_3610 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1171_6492 ),
    .O(\lm32_cpu/bypass_data_1 [24])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1163  (
    .I0(\lm32_cpu/x_result [23]),
    .I1(\lm32_cpu/raw_x_1_3610 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1161_6495 ),
    .O(\lm32_cpu/bypass_data_1 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1153  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1151_6498 ),
    .I2(\lm32_cpu/x_result [22]),
    .O(\lm32_cpu/bypass_data_1 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1143  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1141_6501 ),
    .I2(\lm32_cpu/x_result [21]),
    .O(\lm32_cpu/bypass_data_1 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1133  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1131_6504 ),
    .I2(\lm32_cpu/x_result [20]),
    .O(\lm32_cpu/bypass_data_1 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1233  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1232_6507 ),
    .I2(\lm32_cpu/x_result [2]),
    .O(\lm32_cpu/bypass_data_1 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1113  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1111_6510 ),
    .I2(\lm32_cpu/x_result [19]),
    .O(\lm32_cpu/bypass_data_1 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1123  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1121 ),
    .I2(\lm32_cpu/x_result [1]),
    .O(\lm32_cpu/bypass_data_1 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1103  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1101_6516 ),
    .I2(\lm32_cpu/x_result [18]),
    .O(\lm32_cpu/bypass_data_1 [18])
  );
  LUT6 #(
    .INIT ( 64'h7FBFDFEFF7FBFDFE ))
  \lm32_cpu/raw_x_1_SW0  (
    .I0(\lm32_cpu/write_idx_x [2]),
    .I1(\lm32_cpu/write_idx_x [1]),
    .I2(\lm32_cpu/write_idx_x [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(N1481)
  );
  LUT6 #(
    .INIT ( 64'h0000842100000000 ))
  \lm32_cpu/raw_x_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I4(N1481),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_1_3610 )
  );
  LUT6 #(
    .INIT ( 64'h7FBFDFEFF7FBFDFE ))
  \lm32_cpu/raw_x_0_SW0  (
    .I0(\lm32_cpu/write_idx_x [2]),
    .I1(\lm32_cpu/write_idx_x [1]),
    .I2(\lm32_cpu/write_idx_x [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [21]),
    .O(N1501)
  );
  LUT6 #(
    .INIT ( 64'h2002000000002002 ))
  \lm32_cpu/raw_x_0  (
    .I0(\lm32_cpu/write_enable_q_x ),
    .I1(N1501),
    .I2(\lm32_cpu/write_idx_x [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/raw_x_0_3611 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result751  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result75 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result752  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result75 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [31]),
    .O(\lm32_cpu/Mmux_x_result751_6521 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result753  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [31]),
    .I5(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mmux_x_result752_6522 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result721  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result72 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result722  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result72 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [30]),
    .O(\lm32_cpu/Mmux_x_result721_6524 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result723  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [30]),
    .I5(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mmux_x_result722_6525 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result724  (
    .I0(\lm32_cpu/Mmux_x_result722_6525 ),
    .I1(\lm32_cpu/Mmux_x_result721_6524 ),
    .I2(\lm32_cpu/eba [30]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result723_6526 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result725  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [30]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [30]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result723_6526 ),
    .O(\lm32_cpu/x_result [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result661  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result66 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result662  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result66 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [29]),
    .O(\lm32_cpu/Mmux_x_result661_6528 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result663  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [29]),
    .I5(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mmux_x_result662_6529 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result664  (
    .I0(\lm32_cpu/Mmux_x_result662_6529 ),
    .I1(\lm32_cpu/Mmux_x_result661_6528 ),
    .I2(\lm32_cpu/eba [29]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result663_6530 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result665  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [29]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [29]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result663_6530 ),
    .O(\lm32_cpu/x_result [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result631  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result631_6531 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result632  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result631_6531 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [28]),
    .O(\lm32_cpu/Mmux_x_result632_6532 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result633  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [28]),
    .I5(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mmux_x_result633_6533 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result634  (
    .I0(\lm32_cpu/Mmux_x_result633_6533 ),
    .I1(\lm32_cpu/Mmux_x_result632_6532 ),
    .I2(\lm32_cpu/eba [28]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result634_6534 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result635  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [28]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [28]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result634_6534 ),
    .O(\lm32_cpu/x_result [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result571  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result57 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result572  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result57 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [26]),
    .O(\lm32_cpu/Mmux_x_result571_6536 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result573  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [26]),
    .I5(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mmux_x_result572_6537 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result574  (
    .I0(\lm32_cpu/Mmux_x_result572_6537 ),
    .I1(\lm32_cpu/Mmux_x_result571_6536 ),
    .I2(\lm32_cpu/eba [26]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result573_6538 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result575  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [26]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [26]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result573_6538 ),
    .O(\lm32_cpu/x_result [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result541  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result54 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result542  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result54 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [25]),
    .O(\lm32_cpu/Mmux_x_result541_6540 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result543  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [25]),
    .I5(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mmux_x_result542_6541 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result544  (
    .I0(\lm32_cpu/Mmux_x_result542_6541 ),
    .I1(\lm32_cpu/Mmux_x_result541_6540 ),
    .I2(\lm32_cpu/eba [25]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result543_6542 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result545  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [25]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [25]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result543_6542 ),
    .O(\lm32_cpu/x_result [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result511  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result51 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result512  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result51 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [24]),
    .O(\lm32_cpu/Mmux_x_result511_6544 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result513  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [24]),
    .I5(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mmux_x_result512_6545 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result514  (
    .I0(\lm32_cpu/Mmux_x_result512_6545 ),
    .I1(\lm32_cpu/Mmux_x_result511_6544 ),
    .I2(\lm32_cpu/eba [24]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result513_6546 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result515  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [24]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [24]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result513_6546 ),
    .O(\lm32_cpu/x_result [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result481  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result48 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result482  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result48 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [23]),
    .O(\lm32_cpu/Mmux_x_result481_6548 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result483  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [23]),
    .I5(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mmux_x_result482_6549 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result484  (
    .I0(\lm32_cpu/Mmux_x_result482_6549 ),
    .I1(\lm32_cpu/Mmux_x_result481_6548 ),
    .I2(\lm32_cpu/eba [23]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result483_6550 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result485  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [23]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [23]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result483_6550 ),
    .O(\lm32_cpu/x_result [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result451  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result45 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result452  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result45 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [22]),
    .O(\lm32_cpu/Mmux_x_result451_6552 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result453  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [22]),
    .I5(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mmux_x_result452_6553 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result454  (
    .I0(\lm32_cpu/Mmux_x_result452_6553 ),
    .I1(\lm32_cpu/Mmux_x_result451_6552 ),
    .I2(\lm32_cpu/eba [22]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result453_6554 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result455  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [22]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [22]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result453_6554 ),
    .O(\lm32_cpu/x_result [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result421  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result42 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result422  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result42 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [21]),
    .O(\lm32_cpu/Mmux_x_result421_6556 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result423  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [21]),
    .I5(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mmux_x_result422_6557 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result424  (
    .I0(\lm32_cpu/Mmux_x_result422_6557 ),
    .I1(\lm32_cpu/Mmux_x_result421_6556 ),
    .I2(\lm32_cpu/eba [21]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result423_6558 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result425  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [21]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [21]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result423_6558 ),
    .O(\lm32_cpu/x_result [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result391  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result39 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result392  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result39 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [20]),
    .O(\lm32_cpu/Mmux_x_result391_6560 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result393  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [20]),
    .I5(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mmux_x_result392_6561 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result394  (
    .I0(\lm32_cpu/Mmux_x_result392_6561 ),
    .I1(\lm32_cpu/Mmux_x_result391_6560 ),
    .I2(\lm32_cpu/eba [20]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result393_6562 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result395  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [20]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [20]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result393_6562 ),
    .O(\lm32_cpu/x_result [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result331  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result33_6563 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result332  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result33_6563 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [19]),
    .O(\lm32_cpu/Mmux_x_result331_6564 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result333  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [19]),
    .I5(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mmux_x_result332_6565 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result334  (
    .I0(\lm32_cpu/Mmux_x_result332_6565 ),
    .I1(\lm32_cpu/Mmux_x_result331_6564 ),
    .I2(\lm32_cpu/eba [19]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result333_6566 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result335  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [19]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [19]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result333_6566 ),
    .O(\lm32_cpu/x_result [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result301  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result30 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result302  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result30 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [18]),
    .O(\lm32_cpu/Mmux_x_result301_6568 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result303  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [18]),
    .I5(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mmux_x_result302_6569 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result304  (
    .I0(\lm32_cpu/Mmux_x_result302_6569 ),
    .I1(\lm32_cpu/Mmux_x_result301_6568 ),
    .I2(\lm32_cpu/eba [18]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result303_6570 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result305  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [18]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [18]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result303_6570 ),
    .O(\lm32_cpu/x_result [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result241  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result24 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result242  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result24 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [16]),
    .O(\lm32_cpu/Mmux_x_result241_6572 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result243  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [16]),
    .I5(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mmux_x_result242_6573 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result244  (
    .I0(\lm32_cpu/Mmux_x_result242_6573 ),
    .I1(\lm32_cpu/Mmux_x_result241_6572 ),
    .I2(\lm32_cpu/eba [16]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result243_6574 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result245  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [16]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [16]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result243_6574 ),
    .O(\lm32_cpu/x_result [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result211  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result21 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result212  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/Mmux_x_result21 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [15]),
    .O(\lm32_cpu/Mmux_x_result211_6576 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result213  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [15]),
    .I5(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mmux_x_result212_6577 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result214  (
    .I0(\lm32_cpu/Mmux_x_result212_6577 ),
    .I1(\lm32_cpu/Mmux_x_result211_6576 ),
    .I2(\lm32_cpu/eba [15]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result213_6578 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result215  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [15]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [15]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result213_6578 ),
    .O(\lm32_cpu/x_result [15])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_11_6579 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_12  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_4319 ),
    .I5(\lm32_cpu/write_enable_w_4279 ),
    .O(\lm32_cpu/raw_w_12_6580 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_13  (
    .I0(\lm32_cpu/raw_w_11_6579 ),
    .I1(\lm32_cpu/raw_w_12_6580 ),
    .O(\lm32_cpu/raw_w_1 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_01_6581 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_02  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_4319 ),
    .I5(\lm32_cpu/write_enable_w_4279 ),
    .O(\lm32_cpu/raw_w_02_6582 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_03  (
    .I0(\lm32_cpu/raw_w_01_6581 ),
    .I1(\lm32_cpu/raw_w_02_6582 ),
    .O(\lm32_cpu/raw_w_0 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \lm32_cpu/raw_m_11  (
    .I0(\lm32_cpu/write_idx_m [2]),
    .I1(\lm32_cpu/write_idx_m [0]),
    .I2(\lm32_cpu/write_idx_m [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/raw_m_11_6583 )
  );
  LUT6 #(
    .INIT ( 64'h8000400020001000 ))
  \lm32_cpu/raw_m_12  (
    .I0(\lm32_cpu/write_idx_m [3]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/write_enable_m_4013 ),
    .I3(\lm32_cpu/valid_m_4275 ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/raw_m_12_6584 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \lm32_cpu/raw_m_01  (
    .I0(\lm32_cpu/write_idx_m [2]),
    .I1(\lm32_cpu/write_idx_m [0]),
    .I2(\lm32_cpu/write_idx_m [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/raw_m_01_6585 )
  );
  LUT6 #(
    .INIT ( 64'h8000400020001000 ))
  \lm32_cpu/raw_m_02  (
    .I0(\lm32_cpu/write_idx_m [3]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/write_enable_m_4013 ),
    .I3(\lm32_cpu/valid_m_4275 ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/raw_m_02_6586 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_m_03  (
    .I0(\lm32_cpu/raw_m_02_6586 ),
    .I1(\lm32_cpu/raw_m_01_6585 ),
    .O(\lm32_cpu/raw_m_0 )
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result601  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [27]),
    .I3(\lm32_cpu/eba [27]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [27]),
    .O(\lm32_cpu/Mmux_x_result60 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result602  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result601_6588 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result603  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I1(\lm32_cpu/Mmux_x_result601_6588 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [27]),
    .O(\lm32_cpu/Mmux_x_result602_6589 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result604  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I2(\lm32_cpu/Mmux_x_result60 ),
    .I3(\lm32_cpu/Mmux_x_result602_6589 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .O(\lm32_cpu/Mmux_x_result603_6590 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result605  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [27]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [27]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result603_6590 ),
    .O(\lm32_cpu/x_result [27])
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result271  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [17]),
    .I3(\lm32_cpu/eba [17]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [17]),
    .O(\lm32_cpu/Mmux_x_result27 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result273  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_4127 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result271_6592 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result274  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I1(\lm32_cpu/Mmux_x_result271_6592 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [17]),
    .O(\lm32_cpu/Mmux_x_result273_6593 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result275  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I2(\lm32_cpu/Mmux_x_result27 ),
    .I3(\lm32_cpu/Mmux_x_result273_6593 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .O(\lm32_cpu/Mmux_x_result274_6594 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result276  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [17]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [17]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(\lm32_cpu/Mmux_x_result274_6594 ),
    .O(\lm32_cpu/x_result [17])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \lm32_cpu/stall_m1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_1_7164 ),
    .I1(\lm32_cpu/branch_m_4050 ),
    .I2(\lm32_cpu/exception_m_1_7133 ),
    .O(\lm32_cpu/stall_m1_6595 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFBFFFFFF ))
  \lm32_cpu/stall_m2  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_7168 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_7167 ),
    .I2(\lm32_cpu/load_store_unit/stall_wb_load_4449 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_1_7174 ),
    .I5(\lm32_cpu/stall_m1_6595 ),
    .O(\lm32_cpu/stall_m2_6596 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/stall_m3  (
    .I0(\lm32_cpu/load_m_4046 ),
    .I1(\lm32_cpu/load_x_4130 ),
    .I2(\lm32_cpu/store_m_4045 ),
    .O(\lm32_cpu/stall_m3_6597 )
  );
  LUT5 #(
    .INIT ( 32'hFFC8FFC0 ))
  \lm32_cpu/stall_m4  (
    .I0(\lm32_cpu/store_x_4129 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I2(\lm32_cpu/stall_m3_6597 ),
    .I3(\lm32_cpu/stall_m2_6596 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m )
  );
  LUT6 #(
    .INIT ( 64'h5444545510001011 ))
  \lm32_cpu/Mmux_d_result_02  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .I3(\lm32_cpu/raw_m_0 ),
    .I4(N1521),
    .I5(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/d_result_0 [0])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \lm32_cpu/branch_taken_m_SW0  (
    .I0(\lm32_cpu/branch_m_4050 ),
    .I1(\lm32_cpu/valid_m_4275 ),
    .O(N1541)
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result814  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [4]),
    .I4(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mmux_x_result813_6601 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_x_result815  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result813_6601 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I3(\lm32_cpu/Mmux_x_result812 ),
    .I4(\lm32_cpu/adder_result_x[4] ),
    .O(\lm32_cpu/x_result [4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result901  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/operand_1_x [7]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result90 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result902  (
    .I0(\lm32_cpu/operand_1_x [7]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4127 ),
    .O(\lm32_cpu/Mmux_x_result901_6603 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result903  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result901_6603 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result90 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [7]),
    .O(\lm32_cpu/Mmux_x_result902_6604 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result904  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [7]),
    .I4(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mmux_x_result903_6605 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result905  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result902_6604 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result903_6605 ),
    .I5(\lm32_cpu/adder_result_x[7] ),
    .O(\lm32_cpu/x_result [7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result871  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/operand_1_x [6]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result87 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result872  (
    .I0(\lm32_cpu/operand_1_x [6]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4127 ),
    .O(\lm32_cpu/Mmux_x_result871_6607 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result873  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result871_6607 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result87 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [6]),
    .O(\lm32_cpu/Mmux_x_result872_6608 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result874  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [6]),
    .I4(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mmux_x_result873_6609 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result875  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result872_6608 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result873_6609 ),
    .I5(\lm32_cpu/adder_result_x[6] ),
    .O(\lm32_cpu/x_result [6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result841  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/operand_1_x [5]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result84 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result842  (
    .I0(\lm32_cpu/operand_1_x [5]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4127 ),
    .O(\lm32_cpu/Mmux_x_result841_6611 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result843  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result841_6611 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result84 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [5]),
    .O(\lm32_cpu/Mmux_x_result842_6612 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result844  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [5]),
    .I4(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mmux_x_result843_6613 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result845  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result842_6612 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result843_6613 ),
    .I5(\lm32_cpu/adder_result_x[5] ),
    .O(\lm32_cpu/x_result [5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result781  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result78 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result782  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4127 ),
    .O(\lm32_cpu/Mmux_x_result781_6615 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result783  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result781_6615 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result78 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [3]),
    .O(\lm32_cpu/Mmux_x_result782_6616 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result784  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [3]),
    .I4(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mmux_x_result783_6617 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result785  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result782_6616 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result783_6617 ),
    .I5(\lm32_cpu/adder_result_x[3] ),
    .O(\lm32_cpu/x_result [3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result691  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result69 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result692  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4127 ),
    .O(\lm32_cpu/Mmux_x_result691_6619 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result693  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result691_6619 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result69 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [2]),
    .O(\lm32_cpu/Mmux_x_result692_6620 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result694  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [2]),
    .I4(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mmux_x_result693_6621 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result695  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result692_6620 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result693_6621 ),
    .I5(\lm32_cpu/adder_result_x[2] ),
    .O(\lm32_cpu/x_result [2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result361  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result36_6622 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result362  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4127 ),
    .O(\lm32_cpu/Mmux_x_result361_6623 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result363  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result361_6623 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result36_6622 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [1]),
    .O(\lm32_cpu/Mmux_x_result362_6624 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result366  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result362_6624 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result364 ),
    .I5(\lm32_cpu/adder_result_x[1] ),
    .O(\lm32_cpu/x_result [1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result31  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result32  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_4127 ),
    .O(\lm32_cpu/Mmux_x_result31_6627 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result33  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I2(\lm32_cpu/Mmux_x_result31_6627 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I4(\lm32_cpu/Mmux_x_result3 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [0]),
    .O(\lm32_cpu/Mmux_x_result32_6628 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result34  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/interrupt_unit/ie_4562 ),
    .I2(\lm32_cpu/interrupt_unit/im [0]),
    .O(\lm32_cpu/Mmux_x_result34_6629 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \lm32_cpu/Mmux_x_result35  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/Mmux_x_result34_6629 ),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(uart_irq),
    .I4(\lm32_cpu/cc [0]),
    .O(\lm32_cpu/Mmux_x_result35_6630 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result36  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/Mmux_x_result32_6628 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result35_6630 ),
    .I5(\lm32_cpu/adder_result_x[0] ),
    .O(\lm32_cpu/x_result [0])
  );
  LUT6 #(
    .INIT ( 64'hFF54FF44FF50FF00 ))
  \lm32_cpu/stall_a2  (
    .I0(\lm32_cpu/x_bypass_enable_x_4141 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/read_enable_0_d ),
    .I3(\lm32_cpu/stall_a1_6631 ),
    .I4(\lm32_cpu/raw_x_01 ),
    .I5(\lm32_cpu/raw_x_11 ),
    .O(\lm32_cpu/stall_a2_6632 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/stall_a3  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_q_m ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_q_x ),
    .O(\lm32_cpu/stall_a3_6633 )
  );
  LUT6 #(
    .INIT ( 64'hFFF0FFF000008880 ))
  \lm32_cpu/stall_a4  (
    .I0(\lm32_cpu/store_x_4129 ),
    .I1(\lm32_cpu/valid_x_4276 ),
    .I2(\lm32_cpu/scall_d ),
    .I3(\lm32_cpu/eret_d ),
    .I4(\lm32_cpu/kill_x ),
    .I5(\lm32_cpu/stall_a3_6633 ),
    .O(\lm32_cpu/stall_a4_6634 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF8FFF8FFF8F8 ))
  \lm32_cpu/stall_a5  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a2_6632 ),
    .I5(\lm32_cpu/stall_a4_6634 ),
    .O(\lm32_cpu/stall_a )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/m_result_sel_compare_m1_SW0  (
    .I0(\lm32_cpu/shifter/direction_m_5637 ),
    .I1(\lm32_cpu/shifter/right_shift_result [0]),
    .I2(\lm32_cpu/shifter/right_shift_result [31]),
    .O(N1561)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/m_result_sel_compare_m1  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(N1561),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(\lm32_cpu/condition_met_m_4039 ),
    .O(\lm32_cpu/m_result_sel_compare_m_mmx_out )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result110  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [24]),
    .I2(\lm32_cpu/load_store_unit/data_w [8]),
    .O(\lm32_cpu/Mmux_w_result1 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result111  (
    .I0(\lm32_cpu/load_store_unit/data_w [0]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result1 ),
    .I5(\lm32_cpu/load_store_unit/data_w [16]),
    .O(\lm32_cpu/Mmux_w_result11 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result112  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [16]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [0]),
    .I5(\lm32_cpu/Mmux_w_result11 ),
    .O(\lm32_cpu/Mmux_w_result12 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result113  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/multiplier/result [0]),
    .I2(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/Mmux_w_result12 ),
    .O(\lm32_cpu/w_result [0])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result2_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [10]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [26]),
    .O(N1581)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result2  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 ),
    .I2(N1581),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [10]),
    .I5(\lm32_cpu/operand_w [10]),
    .O(\lm32_cpu/w_result [10])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result3_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [11]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [27]),
    .O(N1601)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result3  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 ),
    .I2(N1601),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [11]),
    .I5(\lm32_cpu/operand_w [11]),
    .O(\lm32_cpu/w_result [11])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result4_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [12]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [28]),
    .O(N1621)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result4  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 ),
    .I2(N1621),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [12]),
    .I5(\lm32_cpu/operand_w [12]),
    .O(\lm32_cpu/w_result [12])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result5_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [13]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [29]),
    .O(N1641)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result5  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 ),
    .I2(N1641),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [13]),
    .I5(\lm32_cpu/operand_w [13]),
    .O(\lm32_cpu/w_result [13])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result6_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [14]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [30]),
    .O(N1661)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result6  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 ),
    .I2(N1661),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [14]),
    .I5(\lm32_cpu/operand_w [14]),
    .O(\lm32_cpu/w_result [14])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result7_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [15]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(N1681)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result7  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 ),
    .I2(N1681),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [15]),
    .I5(\lm32_cpu/operand_w [15]),
    .O(\lm32_cpu/w_result [15])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result81  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [16]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result8 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/Mmux_w_result82  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_5205 ),
    .O(\lm32_cpu/Mmux_w_result101_6648 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result84  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result8 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [16]),
    .I5(\lm32_cpu/operand_w [16]),
    .O(\lm32_cpu/w_result [16])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result91  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [17]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result9 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result94  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result9 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [17]),
    .I5(\lm32_cpu/operand_w [17]),
    .O(\lm32_cpu/w_result [17])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result101  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [18]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result10 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result104  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result10 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [18]),
    .I5(\lm32_cpu/operand_w [18]),
    .O(\lm32_cpu/w_result [18])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result114  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [19]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result111_6650 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result117  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result111_6650 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [19]),
    .I5(\lm32_cpu/operand_w [19]),
    .O(\lm32_cpu/w_result [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result121  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [25]),
    .I2(\lm32_cpu/load_store_unit/data_w [9]),
    .O(\lm32_cpu/Mmux_w_result121_6651 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result122  (
    .I0(\lm32_cpu/load_store_unit/data_w [1]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result121_6651 ),
    .I5(\lm32_cpu/load_store_unit/data_w [17]),
    .O(\lm32_cpu/Mmux_w_result122_6652 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result123  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [17]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [1]),
    .I5(\lm32_cpu/Mmux_w_result122_6652 ),
    .O(\lm32_cpu/Mmux_w_result123_6653 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result124  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/multiplier/result [1]),
    .I2(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/Mmux_w_result123_6653 ),
    .O(\lm32_cpu/w_result [1])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result131  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [20]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result13 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result134  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result13 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [20]),
    .I5(\lm32_cpu/operand_w [20]),
    .O(\lm32_cpu/w_result [20])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result141  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [21]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result14 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result144  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result14 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [21]),
    .I5(\lm32_cpu/operand_w [21]),
    .O(\lm32_cpu/w_result [21])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result151  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [22]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result15 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result154  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result15 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [22]),
    .I5(\lm32_cpu/operand_w [22]),
    .O(\lm32_cpu/w_result [22])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result16_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I1(\lm32_cpu/operand_w [23]),
    .I2(\lm32_cpu/multiplier/result [23]),
    .O(N170)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result16  (
    .I0(\lm32_cpu/load_store_unit/data_w [23]),
    .I1(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N170),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 ),
    .O(\lm32_cpu/w_result [23])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result17_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I1(\lm32_cpu/operand_w [24]),
    .I2(\lm32_cpu/multiplier/result [24]),
    .O(N172)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result17  (
    .I0(\lm32_cpu/load_store_unit/data_w [24]),
    .I1(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N172),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 ),
    .O(\lm32_cpu/w_result [24])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result18_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I1(\lm32_cpu/operand_w [25]),
    .I2(\lm32_cpu/multiplier/result [25]),
    .O(N174)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result18  (
    .I0(\lm32_cpu/load_store_unit/data_w [25]),
    .I1(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N174),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 ),
    .O(\lm32_cpu/w_result [25])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result19_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I1(\lm32_cpu/operand_w [26]),
    .I2(\lm32_cpu/multiplier/result [26]),
    .O(N176)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result19  (
    .I0(\lm32_cpu/load_store_unit/data_w [26]),
    .I1(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N176),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 ),
    .O(\lm32_cpu/w_result [26])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result20_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I1(\lm32_cpu/operand_w [27]),
    .I2(\lm32_cpu/multiplier/result [27]),
    .O(N178)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result20  (
    .I0(\lm32_cpu/load_store_unit/data_w [27]),
    .I1(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N178),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 ),
    .O(\lm32_cpu/w_result [27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result21_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I1(\lm32_cpu/operand_w [28]),
    .I2(\lm32_cpu/multiplier/result [28]),
    .O(N180)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result21  (
    .I0(\lm32_cpu/load_store_unit/data_w [28]),
    .I1(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N180),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 ),
    .O(\lm32_cpu/w_result [28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result22_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I1(\lm32_cpu/operand_w [29]),
    .I2(\lm32_cpu/multiplier/result [29]),
    .O(N182)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result22  (
    .I0(\lm32_cpu/load_store_unit/data_w [29]),
    .I1(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N182),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 ),
    .O(\lm32_cpu/w_result [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result231  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [26]),
    .I2(\lm32_cpu/load_store_unit/data_w [10]),
    .O(\lm32_cpu/Mmux_w_result23 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result232  (
    .I0(\lm32_cpu/load_store_unit/data_w [2]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result23 ),
    .I5(\lm32_cpu/load_store_unit/data_w [18]),
    .O(\lm32_cpu/Mmux_w_result231_6665 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result233  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [18]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [2]),
    .I5(\lm32_cpu/Mmux_w_result231_6665 ),
    .O(\lm32_cpu/Mmux_w_result232_6666 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result234  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/multiplier/result [2]),
    .I2(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I3(\lm32_cpu/operand_w [2]),
    .I4(\lm32_cpu/Mmux_w_result232_6666 ),
    .O(\lm32_cpu/w_result [2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result24_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I1(\lm32_cpu/operand_w [30]),
    .I2(\lm32_cpu/multiplier/result [30]),
    .O(N184)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result24  (
    .I0(\lm32_cpu/load_store_unit/data_w [30]),
    .I1(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N184),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 ),
    .O(\lm32_cpu/w_result [30])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result25_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I1(\lm32_cpu/operand_w [31]),
    .I2(\lm32_cpu/multiplier/result [31]),
    .O(N186)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result25  (
    .I0(\lm32_cpu/load_store_unit/data_w [31]),
    .I1(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N186),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 ),
    .O(\lm32_cpu/w_result [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result261  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [27]),
    .I2(\lm32_cpu/load_store_unit/data_w [11]),
    .O(\lm32_cpu/Mmux_w_result26 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result262  (
    .I0(\lm32_cpu/load_store_unit/data_w [3]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result26 ),
    .I5(\lm32_cpu/load_store_unit/data_w [19]),
    .O(\lm32_cpu/Mmux_w_result261_6670 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result263  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [19]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [3]),
    .I5(\lm32_cpu/Mmux_w_result261_6670 ),
    .O(\lm32_cpu/Mmux_w_result262_6671 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result264  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/multiplier/result [3]),
    .I2(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I3(\lm32_cpu/operand_w [3]),
    .I4(\lm32_cpu/Mmux_w_result262_6671 ),
    .O(\lm32_cpu/w_result [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result271  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [28]),
    .I2(\lm32_cpu/load_store_unit/data_w [12]),
    .O(\lm32_cpu/Mmux_w_result27 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result272  (
    .I0(\lm32_cpu/load_store_unit/data_w [4]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result27 ),
    .I5(\lm32_cpu/load_store_unit/data_w [20]),
    .O(\lm32_cpu/Mmux_w_result271_6673 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result273  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [20]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [4]),
    .I5(\lm32_cpu/Mmux_w_result271_6673 ),
    .O(\lm32_cpu/Mmux_w_result272_6674 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result274  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/multiplier/result [4]),
    .I2(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I3(\lm32_cpu/operand_w [4]),
    .I4(\lm32_cpu/Mmux_w_result272_6674 ),
    .O(\lm32_cpu/w_result [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result281  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [29]),
    .I2(\lm32_cpu/load_store_unit/data_w [13]),
    .O(\lm32_cpu/Mmux_w_result28 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result282  (
    .I0(\lm32_cpu/load_store_unit/data_w [5]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result28 ),
    .I5(\lm32_cpu/load_store_unit/data_w [21]),
    .O(\lm32_cpu/Mmux_w_result281_6676 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result283  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [21]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [5]),
    .I5(\lm32_cpu/Mmux_w_result281_6676 ),
    .O(\lm32_cpu/Mmux_w_result282_6677 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result284  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/multiplier/result [5]),
    .I2(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I3(\lm32_cpu/operand_w [5]),
    .I4(\lm32_cpu/Mmux_w_result282_6677 ),
    .O(\lm32_cpu/w_result [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result291  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [30]),
    .I2(\lm32_cpu/load_store_unit/data_w [14]),
    .O(\lm32_cpu/Mmux_w_result29 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result292  (
    .I0(\lm32_cpu/load_store_unit/data_w [6]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result29 ),
    .I5(\lm32_cpu/load_store_unit/data_w [22]),
    .O(\lm32_cpu/Mmux_w_result291_6679 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result293  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [22]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [6]),
    .I5(\lm32_cpu/Mmux_w_result291_6679 ),
    .O(\lm32_cpu/Mmux_w_result292_6680 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result294  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/multiplier/result [6]),
    .I2(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I3(\lm32_cpu/operand_w [6]),
    .I4(\lm32_cpu/Mmux_w_result292_6680 ),
    .O(\lm32_cpu/w_result [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result301  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [31]),
    .I2(\lm32_cpu/load_store_unit/data_w [15]),
    .O(\lm32_cpu/Mmux_w_result30 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result302  (
    .I0(\lm32_cpu/load_store_unit/data_w [7]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result30 ),
    .I5(\lm32_cpu/load_store_unit/data_w [23]),
    .O(\lm32_cpu/Mmux_w_result301_6682 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result303  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [23]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [7]),
    .I5(\lm32_cpu/Mmux_w_result301_6682 ),
    .O(\lm32_cpu/Mmux_w_result302_6683 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result304  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/multiplier/result [7]),
    .I2(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I3(\lm32_cpu/operand_w [7]),
    .I4(\lm32_cpu/Mmux_w_result302_6683 ),
    .O(\lm32_cpu/w_result [7])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result31_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [8]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [24]),
    .O(N188)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result31  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 ),
    .I2(N188),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [8]),
    .I5(\lm32_cpu/operand_w [8]),
    .O(\lm32_cpu/w_result [8])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result32_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [9]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [25]),
    .O(N190)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result32  (
    .I0(\lm32_cpu/w_result_sel_load_w_4286 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 ),
    .I2(N190),
    .I3(\lm32_cpu/w_result_sel_mul_w_4285 ),
    .I4(\lm32_cpu/multiplier/result [9]),
    .I5(\lm32_cpu/operand_w [9]),
    .O(\lm32_cpu/w_result [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_112  (
    .I0(\lm32_cpu/raw_x_1_3610 ),
    .I1(\lm32_cpu/Mmux_bypass_data_11 ),
    .I2(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/bypass_data_1 [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/iflush_SW0  (
    .I0(\lm32_cpu/valid_d_4277 ),
    .I1(\lm32_cpu/stall_a5_7132 ),
    .O(N192)
  );
  LUT6 #(
    .INIT ( 64'h0000000000004000 ))
  \lm32_cpu/iflush  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I3(\lm32_cpu/csr_write_enable_d ),
    .I4(\lm32_cpu/kill_d ),
    .I5(N192),
    .O(\lm32_cpu/iflush_3864 )
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux1011  (
    .I0(\lm32_cpu/branch_target_m [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f [2]),
    .I2(\lm32_cpu/branch_target_d [2]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux1015  (
    .I0(\lm32_cpu/instruction_unit/restart_address [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<0> ),
    .I2(\lm32_cpu/instruction_unit/mux1011_6689 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux101 ),
    .O(\lm32_cpu/instruction_unit/pc_a [2])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101101  (
    .I0(\lm32_cpu/branch_target_m [5]),
    .I1(\lm32_cpu/instruction_unit/pc_f [5]),
    .I2(\lm32_cpu/branch_target_d [5]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux101103  (
    .I0(\lm32_cpu/instruction_unit/restart_address [5]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<3> ),
    .I2(\lm32_cpu/instruction_unit/mux101101_6691 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux10110 ),
    .O(\lm32_cpu/instruction_unit/pc_a [5])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101121  (
    .I0(\lm32_cpu/branch_target_m [6]),
    .I1(\lm32_cpu/instruction_unit/pc_f [6]),
    .I2(\lm32_cpu/branch_target_d [6]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10112 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux101123  (
    .I0(\lm32_cpu/instruction_unit/restart_address [6]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<4> ),
    .I2(\lm32_cpu/instruction_unit/mux101121_6693 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux10112 ),
    .O(\lm32_cpu/instruction_unit/pc_a [6])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101141  (
    .I0(\lm32_cpu/branch_target_m [7]),
    .I1(\lm32_cpu/instruction_unit/pc_f [7]),
    .I2(\lm32_cpu/branch_target_d [7]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10114 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux101143  (
    .I0(\lm32_cpu/instruction_unit/restart_address [7]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<5> ),
    .I2(\lm32_cpu/instruction_unit/mux101141_6695 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux10114 ),
    .O(\lm32_cpu/instruction_unit/pc_a [7])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101161  (
    .I0(\lm32_cpu/branch_target_m [8]),
    .I1(\lm32_cpu/instruction_unit/pc_f [8]),
    .I2(\lm32_cpu/branch_target_d [8]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10116 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux101163  (
    .I0(\lm32_cpu/instruction_unit/restart_address [8]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<6> ),
    .I2(\lm32_cpu/instruction_unit/mux101161_6697 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux10116 ),
    .O(\lm32_cpu/instruction_unit/pc_a [8])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101181  (
    .I0(\lm32_cpu/branch_target_m [9]),
    .I1(\lm32_cpu/instruction_unit/pc_f [9]),
    .I2(\lm32_cpu/branch_target_d [9]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10118 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux101183  (
    .I0(\lm32_cpu/instruction_unit/restart_address [9]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<7> ),
    .I2(\lm32_cpu/instruction_unit/mux101181_6699 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux10118 ),
    .O(\lm32_cpu/instruction_unit/pc_a [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10121  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [30]),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [30]),
    .O(\lm32_cpu/instruction_unit/mux1012 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux10123  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<28> ),
    .I2(\lm32_cpu/instruction_unit/mux10121_6701 ),
    .I3(\lm32_cpu/instruction_unit/mux1012 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [30]),
    .O(\lm32_cpu/instruction_unit/pc_a [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10141  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [31]),
    .I3(\lm32_cpu/instruction_unit/pc_f [31]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [31]),
    .O(\lm32_cpu/instruction_unit/mux1014 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux10143  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<29> ),
    .I2(\lm32_cpu/instruction_unit/mux10141_6703 ),
    .I3(\lm32_cpu/instruction_unit/mux1014 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [31]),
    .O(\lm32_cpu/instruction_unit/pc_a [31])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux10161  (
    .I0(\lm32_cpu/branch_target_m [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f [3]),
    .I2(\lm32_cpu/branch_target_d [3]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux1016 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux10163  (
    .I0(\lm32_cpu/instruction_unit/restart_address [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<1> ),
    .I2(\lm32_cpu/instruction_unit/mux10161_6705 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux1016 ),
    .O(\lm32_cpu/instruction_unit/pc_a [3])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux10181  (
    .I0(\lm32_cpu/branch_target_m [4]),
    .I1(\lm32_cpu/instruction_unit/pc_f [4]),
    .I2(\lm32_cpu/branch_target_d [4]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux1018 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux10183  (
    .I0(\lm32_cpu/instruction_unit/restart_address [4]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<2> ),
    .I2(\lm32_cpu/instruction_unit/mux10181_6707 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux1018 ),
    .O(\lm32_cpu/instruction_unit/pc_a [4])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux3111  (
    .I0(\lm32_cpu/branch_target_m [10]),
    .I1(\lm32_cpu/instruction_unit/pc_f [10]),
    .I2(\lm32_cpu/branch_target_d [10]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux3113  (
    .I0(\lm32_cpu/instruction_unit/restart_address [10]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<8> ),
    .I2(\lm32_cpu/instruction_unit/mux3111_6709 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux311 ),
    .O(\lm32_cpu/instruction_unit/pc_a [10])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux3311  (
    .I0(\lm32_cpu/branch_target_m [11]),
    .I1(\lm32_cpu/instruction_unit/pc_f [11]),
    .I2(\lm32_cpu/branch_target_d [11]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux331 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFCFAF0 ))
  \lm32_cpu/instruction_unit/mux3313  (
    .I0(\lm32_cpu/instruction_unit/restart_address [11]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<9> ),
    .I2(\lm32_cpu/instruction_unit/mux3311_6711 ),
    .I3(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I4(\lm32_cpu/instruction_unit/mux10111 ),
    .I5(\lm32_cpu/instruction_unit/mux331 ),
    .O(\lm32_cpu/instruction_unit/pc_a [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [12]),
    .I3(\lm32_cpu/instruction_unit/pc_f [12]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [12]),
    .O(\lm32_cpu/instruction_unit/mux351 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux3513  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<10> ),
    .I2(\lm32_cpu/instruction_unit/mux3511_6713 ),
    .I3(\lm32_cpu/instruction_unit/mux351 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [12]),
    .O(\lm32_cpu/instruction_unit/pc_a [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [13]),
    .I3(\lm32_cpu/instruction_unit/pc_f [13]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [13]),
    .O(\lm32_cpu/instruction_unit/mux371 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux3713  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<11> ),
    .I2(\lm32_cpu/instruction_unit/mux3711_6715 ),
    .I3(\lm32_cpu/instruction_unit/mux371 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [13]),
    .O(\lm32_cpu/instruction_unit/pc_a [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [14]),
    .I3(\lm32_cpu/instruction_unit/pc_f [14]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [14]),
    .O(\lm32_cpu/instruction_unit/mux391 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux3913  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<12> ),
    .I2(\lm32_cpu/instruction_unit/mux3911_6717 ),
    .I3(\lm32_cpu/instruction_unit/mux391 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [14]),
    .O(\lm32_cpu/instruction_unit/pc_a [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4111  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [15]),
    .I3(\lm32_cpu/instruction_unit/pc_f [15]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [15]),
    .O(\lm32_cpu/instruction_unit/mux411 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux4113  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<13> ),
    .I2(\lm32_cpu/instruction_unit/mux4111_6719 ),
    .I3(\lm32_cpu/instruction_unit/mux411 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [15]),
    .O(\lm32_cpu/instruction_unit/pc_a [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4311  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [16]),
    .I3(\lm32_cpu/instruction_unit/pc_f [16]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [16]),
    .O(\lm32_cpu/instruction_unit/mux431 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux4313  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<14> ),
    .I2(\lm32_cpu/instruction_unit/mux4311_6721 ),
    .I3(\lm32_cpu/instruction_unit/mux431 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [16]),
    .O(\lm32_cpu/instruction_unit/pc_a [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [17]),
    .I3(\lm32_cpu/instruction_unit/pc_f [17]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [17]),
    .O(\lm32_cpu/instruction_unit/mux451 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux4513  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<15> ),
    .I2(\lm32_cpu/instruction_unit/mux4511_6723 ),
    .I3(\lm32_cpu/instruction_unit/mux451 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [17]),
    .O(\lm32_cpu/instruction_unit/pc_a [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [18]),
    .I3(\lm32_cpu/instruction_unit/pc_f [18]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [18]),
    .O(\lm32_cpu/instruction_unit/mux471 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux4713  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<16> ),
    .I2(\lm32_cpu/instruction_unit/mux4711_6725 ),
    .I3(\lm32_cpu/instruction_unit/mux471 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [18]),
    .O(\lm32_cpu/instruction_unit/pc_a [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [19]),
    .I3(\lm32_cpu/instruction_unit/pc_f [19]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [19]),
    .O(\lm32_cpu/instruction_unit/mux491 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux4913  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<17> ),
    .I2(\lm32_cpu/instruction_unit/mux4911_6727 ),
    .I3(\lm32_cpu/instruction_unit/mux491 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [19]),
    .O(\lm32_cpu/instruction_unit/pc_a [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5111  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [20]),
    .I3(\lm32_cpu/instruction_unit/pc_f [20]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [20]),
    .O(\lm32_cpu/instruction_unit/mux511 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux5113  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<18> ),
    .I2(\lm32_cpu/instruction_unit/mux5111_6729 ),
    .I3(\lm32_cpu/instruction_unit/mux511 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [20]),
    .O(\lm32_cpu/instruction_unit/pc_a [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5311  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [21]),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [21]),
    .O(\lm32_cpu/instruction_unit/mux531 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux5313  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<19> ),
    .I2(\lm32_cpu/instruction_unit/mux5311_6731 ),
    .I3(\lm32_cpu/instruction_unit/mux531 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [21]),
    .O(\lm32_cpu/instruction_unit/pc_a [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [22]),
    .I3(\lm32_cpu/instruction_unit/pc_f [22]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [22]),
    .O(\lm32_cpu/instruction_unit/mux551 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux5513  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<20> ),
    .I2(\lm32_cpu/instruction_unit/mux5511_6733 ),
    .I3(\lm32_cpu/instruction_unit/mux551 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [22]),
    .O(\lm32_cpu/instruction_unit/pc_a [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [23]),
    .I3(\lm32_cpu/instruction_unit/pc_f [23]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [23]),
    .O(\lm32_cpu/instruction_unit/mux571 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux5713  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<21> ),
    .I2(\lm32_cpu/instruction_unit/mux5711_6735 ),
    .I3(\lm32_cpu/instruction_unit/mux571 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [23]),
    .O(\lm32_cpu/instruction_unit/pc_a [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [24]),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [24]),
    .O(\lm32_cpu/instruction_unit/mux591 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux5913  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<22> ),
    .I2(\lm32_cpu/instruction_unit/mux5911_6737 ),
    .I3(\lm32_cpu/instruction_unit/mux591 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [24]),
    .O(\lm32_cpu/instruction_unit/pc_a [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [25]),
    .I3(\lm32_cpu/instruction_unit/pc_f [25]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [25]),
    .O(\lm32_cpu/instruction_unit/mux91 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux913  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<23> ),
    .I2(\lm32_cpu/instruction_unit/mux911_6739 ),
    .I3(\lm32_cpu/instruction_unit/mux91 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [25]),
    .O(\lm32_cpu/instruction_unit/pc_a [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux931  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [26]),
    .I3(\lm32_cpu/instruction_unit/pc_f [26]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [26]),
    .O(\lm32_cpu/instruction_unit/mux93 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux933  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<24> ),
    .I2(\lm32_cpu/instruction_unit/mux931_6741 ),
    .I3(\lm32_cpu/instruction_unit/mux93 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [26]),
    .O(\lm32_cpu/instruction_unit/pc_a [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux951  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [27]),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [27]),
    .O(\lm32_cpu/instruction_unit/mux95 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux953  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<25> ),
    .I2(\lm32_cpu/instruction_unit/mux951_6743 ),
    .I3(\lm32_cpu/instruction_unit/mux95 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [27]),
    .O(\lm32_cpu/instruction_unit/pc_a [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux971  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [28]),
    .I3(\lm32_cpu/instruction_unit/pc_f [28]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [28]),
    .O(\lm32_cpu/instruction_unit/mux97 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux973  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<26> ),
    .I2(\lm32_cpu/instruction_unit/mux971_6745 ),
    .I3(\lm32_cpu/instruction_unit/mux97 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [28]),
    .O(\lm32_cpu/instruction_unit/pc_a [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux991  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [29]),
    .I3(\lm32_cpu/instruction_unit/pc_f [29]),
    .I4(\lm32_cpu/instruction_unit/mux10113 ),
    .I5(\lm32_cpu/branch_target_m [29]),
    .O(\lm32_cpu/instruction_unit/mux99 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/mux993  (
    .I0(\lm32_cpu/instruction_unit/mux10111 ),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_28_o_add_11_OUT<27> ),
    .I2(\lm32_cpu/instruction_unit/mux991_6747 ),
    .I3(\lm32_cpu/instruction_unit/mux99 ),
    .I4(\lm32_cpu/instruction_unit/mux1015_4598 ),
    .I5(\lm32_cpu/instruction_unit/restart_address [29]),
    .O(\lm32_cpu/instruction_unit/pc_a [29])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache_refill_ready_4817 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .O(N194)
  );
  LUT6 #(
    .INIT ( 64'h2A1A2A1A2A1AAA9A ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I3(N194),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_4986 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_29_o_equal_20_o<7>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(N196)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_29_o_equal_20_o<7>  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I3(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I4(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I5(N196),
    .O(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_29_o_equal_20_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<1>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_5205 ),
    .O(N198)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8000 ))
  \lm32_cpu/load_store_unit/load_data_w<1>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(N198),
    .I4(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I5(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 ),
    .O(\lm32_cpu/load_store_unit/load_data_w<1>1_5083 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<17>2_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_5205 ),
    .O(N200)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF80 ))
  \lm32_cpu/load_store_unit/load_data_w<17>2  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(N200),
    .I2(\lm32_cpu/load_store_unit/load_data_w<25>31 ),
    .I3(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I4(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I5(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<17>2_5084 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_SW0  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(N2041)
  );
  LUT6 #(
    .INIT ( 64'hFF8AAA8AAA8AAA8A ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I4(\lm32_cpu/load_store_unit/dcache_refill_ready_5240 ),
    .I5(N2041),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_5425 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I3(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_6753 )
  );
  LUT6 #(
    .INIT ( 64'hAEAEAEAEAEAEBFAE ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I2(\lm32_cpu/dflush_m_4038 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_6753 ),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_6754 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/shifter/Sh30_SW0  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_0_x [31]),
    .I2(\lm32_cpu/operand_0_x [0]),
    .O(N2061)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/shifter/Sh30  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(N2061),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh30_5598 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1281  (
    .I0(\lm32_cpu/direction_x_4127 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_0_x [29]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_0_x [0]),
    .O(\lm32_cpu/shifter/Sh1281_6756 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1282  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh110 ),
    .I3(\lm32_cpu/shifter/Sh810 ),
    .I4(\lm32_cpu/shifter/Sh710 ),
    .I5(\lm32_cpu/shifter/Sh1281_6756 ),
    .O(\lm32_cpu/shifter/Sh1282_6757 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1283  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh641 ),
    .I3(\lm32_cpu/shifter/Sh801 ),
    .I4(\lm32_cpu/shifter/Sh761 ),
    .I5(\lm32_cpu/shifter/Sh1282_6757 ),
    .O(\lm32_cpu/shifter/Sh128 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh143  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh791 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N2081),
    .I5(\lm32_cpu/shifter/Sh751 ),
    .O(\lm32_cpu/shifter/Sh143_5575 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh142  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh781 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N2101),
    .I5(\lm32_cpu/shifter/Sh741 ),
    .O(\lm32_cpu/shifter/Sh142_5576 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh141  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh771 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N2121),
    .I5(\lm32_cpu/shifter/Sh731 ),
    .O(\lm32_cpu/shifter/Sh141_5577 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh140  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh761 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N2141),
    .I5(\lm32_cpu/shifter/Sh721 ),
    .O(\lm32_cpu/shifter/Sh140_5578 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh139_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh31 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N2161)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh139  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh751 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh711 ),
    .I4(N2161),
    .O(\lm32_cpu/shifter/Sh139_5579 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh138_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh30_5598 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N2181)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh138  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh741 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh701 ),
    .I4(N2181),
    .O(\lm32_cpu/shifter/Sh138_5580 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh129_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh810 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh102 ),
    .I4(\lm32_cpu/shifter/Sh111 ),
    .I5(\lm32_cpu/shifter/Sh110 ),
    .O(N2201)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \lm32_cpu/shifter/Sh129  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh811 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh771 ),
    .I4(\lm32_cpu/shifter/Sh651 ),
    .I5(N2201),
    .O(\lm32_cpu/shifter/Sh129_5589 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh137_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh29 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N2221)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh137  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh731 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh691 ),
    .I4(N2221),
    .O(\lm32_cpu/shifter/Sh137_5581 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh131_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh101 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh112 ),
    .I4(\lm32_cpu/shifter/Sh32 ),
    .I5(\lm32_cpu/shifter/Sh210 ),
    .O(N2241)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \lm32_cpu/shifter/Sh131  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh831 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh791 ),
    .I4(\lm32_cpu/shifter/Sh671 ),
    .I5(N2241),
    .O(\lm32_cpu/shifter/Sh131_5587 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh130_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh102 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh101 ),
    .I4(\lm32_cpu/shifter/Sh210 ),
    .I5(\lm32_cpu/shifter/Sh111 ),
    .O(N2261)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \lm32_cpu/shifter/Sh130  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh821 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh781 ),
    .I4(\lm32_cpu/shifter/Sh661 ),
    .I5(N2261),
    .O(\lm32_cpu/shifter/Sh130_5588 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .O(N2281)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8FFFFFFFFFF ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [5]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I2(N2281),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles5 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010911  (
    .I0(\lm32_cpu/mc_arithmetic/b [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .I2(\lm32_cpu/mc_arithmetic/b [24]),
    .I3(\lm32_cpu/mc_arithmetic/b [23]),
    .I4(\lm32_cpu/mc_arithmetic/b [22]),
    .I5(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n01091 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010912  (
    .I0(\lm32_cpu/mc_arithmetic/b [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .I2(\lm32_cpu/mc_arithmetic/b [19]),
    .I3(\lm32_cpu/mc_arithmetic/b [18]),
    .I4(\lm32_cpu/mc_arithmetic/b [17]),
    .I5(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010911_6770 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010913  (
    .I0(\lm32_cpu/mc_arithmetic/b [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .I2(\lm32_cpu/mc_arithmetic/b [13]),
    .I3(\lm32_cpu/mc_arithmetic/b [12]),
    .I4(\lm32_cpu/mc_arithmetic/b [11]),
    .I5(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010912_6771 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010914  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n01091 ),
    .I1(\lm32_cpu/mc_arithmetic/Mmux__n010911_6770 ),
    .I2(\lm32_cpu/mc_arithmetic/Mmux__n010912_6771 ),
    .I3(\lm32_cpu/mc_arithmetic/b [0]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010913_6772 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010915  (
    .I0(\lm32_cpu/mc_arithmetic/b [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .I2(\lm32_cpu/mc_arithmetic/b [6]),
    .I3(\lm32_cpu/mc_arithmetic/b [5]),
    .I4(\lm32_cpu/mc_arithmetic/b [4]),
    .I5(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010914_6773 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010916  (
    .I0(\lm32_cpu/mc_arithmetic/b [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .I2(\lm32_cpu/mc_arithmetic/b [2]),
    .I3(\lm32_cpu/mc_arithmetic/b [29]),
    .I4(\lm32_cpu/mc_arithmetic/b [28]),
    .I5(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010915_6774 )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/valid_d_4277 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFFFFFFFFFF ))
  \lm32_cpu/decoder/eret_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(N2321)
  );
  LUT6 #(
    .INIT ( 64'h0000000000800000 ))
  \lm32_cpu/decoder/eret  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(N2321),
    .O(\lm32_cpu/eret_d )
  );
  LUT5 #(
    .INIT ( 32'hDED6FEF7 ))
  \lm32_cpu/decoder/Mmux_immediate102_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(N236)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/decoder/Mmux_immediate102  (
    .I0(\lm32_cpu/decoder/Mmux_immediate101 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(N236),
    .O(\lm32_cpu/decoder/Mmux_immediate102_6096 )
  );
  IBUF   serial_rx_IBUF (
    .I(serial_rx),
    .O(serial_rx_IBUF_0)
  );
  IBUF   user_sw0_IBUF (
    .I(user_sw0),
    .O(user_sw0_IBUF_2)
  );
  IBUF   user_sw1_IBUF (
    .I(user_sw1),
    .O(user_sw1_IBUF_3)
  );
  IBUF   user_sw2_IBUF (
    .I(user_sw2),
    .O(user_sw2_IBUF_4)
  );
  IBUF   user_sw3_IBUF (
    .I(user_sw3),
    .O(user_sw3_IBUF_5)
  );
  IOBUF   spiflash2x_dq_1_IOBUF (
    .I(spiflash_o[1]),
    .T(spiflash_oe_inv),
    .O(N238),
    .IO(spiflash2x_dq[1])
  );
  IOBUF   spiflash2x_dq_0_IOBUF (
    .I(spiflash_o[0]),
    .T(spiflash_oe_inv),
    .O(N239),
    .IO(spiflash2x_dq[0])
  );
  OBUF   sdram_a_12_OBUF (
    .I(sdram_a_12_417),
    .O(sdram_a[12])
  );
  OBUF   sdram_a_11_OBUF (
    .I(sdram_a_11_418),
    .O(sdram_a[11])
  );
  OBUF   sdram_a_10_OBUF (
    .I(sdram_a_10_419),
    .O(sdram_a[10])
  );
  OBUF   sdram_a_9_OBUF (
    .I(sdram_a_9_420),
    .O(sdram_a[9])
  );
  OBUF   sdram_a_8_OBUF (
    .I(sdram_a_8_421),
    .O(sdram_a[8])
  );
  OBUF   sdram_a_7_OBUF (
    .I(sdram_a_7_422),
    .O(sdram_a[7])
  );
  OBUF   sdram_a_6_OBUF (
    .I(sdram_a_6_423),
    .O(sdram_a[6])
  );
  OBUF   sdram_a_5_OBUF (
    .I(sdram_a_5_424),
    .O(sdram_a[5])
  );
  OBUF   sdram_a_4_OBUF (
    .I(sdram_a_4_425),
    .O(sdram_a[4])
  );
  OBUF   sdram_a_3_OBUF (
    .I(sdram_a_3_426),
    .O(sdram_a[3])
  );
  OBUF   sdram_a_2_OBUF (
    .I(sdram_a_2_427),
    .O(sdram_a[2])
  );
  OBUF   sdram_a_1_OBUF (
    .I(sdram_a_1_428),
    .O(sdram_a[1])
  );
  OBUF   sdram_a_0_OBUF (
    .I(sdram_a_0_429),
    .O(sdram_a[0])
  );
  OBUF   sdram_ba_1_OBUF (
    .I(sdram_ba_1_430),
    .O(sdram_ba[1])
  );
  OBUF   sdram_ba_0_OBUF (
    .I(sdram_ba_0_431),
    .O(sdram_ba[0])
  );
  OBUF   sdram_dm_1_OBUF (
    .I(Mcount_sdram_postponer_count),
    .O(sdram_dm[1])
  );
  OBUF   sdram_dm_0_OBUF (
    .I(Mcount_sdram_postponer_count),
    .O(sdram_dm[0])
  );
  OBUF   serial_tx_OBUF (
    .I(serial_tx_OBUF_1023),
    .O(serial_tx)
  );
  OBUF   sdram_clock_OBUF (
    .I(sdram_clock_OBUF_48),
    .O(sdram_clock)
  );
  OBUF   user_led0_OBUF (
    .I(leds_storage[0]),
    .O(user_led0)
  );
  OBUF   user_led1_OBUF (
    .I(leds_storage[1]),
    .O(user_led1)
  );
  OBUF   user_led2_OBUF (
    .I(leds_storage[2]),
    .O(user_led2)
  );
  OBUF   user_led3_OBUF (
    .I(leds_storage[3]),
    .O(user_led3)
  );
  OBUF   user_led4_OBUF (
    .I(leds_storage[4]),
    .O(user_led4)
  );
  OBUF   user_led5_OBUF (
    .I(leds_storage[5]),
    .O(user_led5)
  );
  OBUF   user_led6_OBUF (
    .I(leds_storage[6]),
    .O(user_led6)
  );
  OBUF   user_led7_OBUF (
    .I(leds_storage[7]),
    .O(user_led7)
  );
  OBUF   spiflash2x_cs_n_OBUF (
    .I(spiflash2x_cs_n_OBUF_1405),
    .O(spiflash2x_cs_n)
  );
  OBUF   spiflash2x_clk_OBUF (
    .I(spiflash2x_clk_OBUF_1398),
    .O(spiflash2x_clk)
  );
  OBUF   sdram_we_n_OBUF (
    .I(sdram_we_n_OBUF_546),
    .O(sdram_we_n)
  );
  OBUF   sdram_ras_n_OBUF (
    .I(sdram_ras_n_OBUF_545),
    .O(sdram_ras_n)
  );
  OBUF   sdram_cas_n_OBUF (
    .I(sdram_cas_n_OBUF_544),
    .O(sdram_cas_n)
  );
  OBUF   sdram_cs_n_OBUF (
    .I(sdram_cs_n_OBUF_547),
    .O(sdram_cs_n)
  );
  OBUF   sdram_cke_OBUF (
    .I(sdram_cke_OBUF_432),
    .O(sdram_cke)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_rx_busy (
    .C(sys_clk),
    .D(uart_phy_rx_busy_glue_set_6835),
    .R(sys_rst),
    .Q(uart_phy_rx_busy_38)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(sdram_cmd_payload_ras_glue_set_6836),
    .R(sys_rst),
    .Q(sdram_cmd_payload_ras_548)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_tx_busy (
    .C(sys_clk),
    .D(uart_phy_tx_busy_glue_set_6837),
    .R(sys_rst),
    .Q(uart_phy_tx_busy_1022)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_tx_pending (
    .C(sys_clk),
    .D(uart_tx_pending_glue_set_6838),
    .R(sys_rst),
    .Q(uart_tx_pending_1024)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_readable (
    .C(sys_clk),
    .D(uart_rx_fifo_readable_glue_set_6839),
    .R(sys_rst),
    .Q(uart_rx_fifo_readable_1027)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_rx_pending (
    .C(sys_clk),
    .D(uart_rx_pending_glue_set_6840),
    .R(sys_rst),
    .Q(uart_rx_pending_1025)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_zero_pending (
    .C(sys_clk),
    .D(timer0_zero_pending_glue_set_6841),
    .R(sys_rst),
    .Q(timer0_zero_pending_1028)
  );
  FDR #(
    .INIT ( 1'b0 ))
  wb2csr_state (
    .C(sys_clk),
    .D(wb2csr_state_glue_set),
    .R(sys_rst),
    .Q(wb2csr_state_1029)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_6843),
    .R(sys_rst),
    .Q(spiflash_bus_ack_1032)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_dq_oe (
    .C(sys_clk),
    .D(spiflash_dq_oe_glue_set_6844),
    .R(sys_rst),
    .Q(spiflash_dq_oe_1030)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n (
    .C(sys_clk),
    .D(spiflash_cs_n_glue_rst_6845),
    .S(sys_rst),
    .Q(spiflash_cs_n_1031)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine0_row_opened_glue_set_6846),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row_opened_1033)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine0_twtpcon_ready_glue_rst_6847),
    .S(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_ready_1035)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine1_twtpcon_ready_glue_rst_6848),
    .S(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_ready_1038)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine2_twtpcon_ready_glue_rst_6849),
    .S(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_ready_1041)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_6850),
    .R(sys_rst),
    .Q(basesoc_grant_1053)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine3_twtpcon_ready_glue_rst_6851),
    .S(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_ready_1044)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_twtrcon_ready (
    .C(sys_clk),
    .D(sdram_twtrcon_ready_glue_rst_6852),
    .S(sys_rst),
    .Q(sdram_twtrcon_ready_1052)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_readable (
    .C(sys_clk),
    .D(uart_tx_fifo_readable_glue_set_6853),
    .R(sys_rst),
    .Q(uart_tx_fifo_readable_1026)
  );
  FDR   sdram_ras_n_5295 (
    .C(sys_clk),
    .D(sdram_ras_n_glue_set_6854),
    .R(sys_rst),
    .Q(sdram_ras_n_OBUF_545)
  );
  FDR   sdram_cas_n_5296 (
    .C(sys_clk),
    .D(sdram_cas_n_glue_set_6855),
    .R(sys_rst),
    .Q(sdram_cas_n_OBUF_544)
  );
  FDR   sdram_we_n_5297 (
    .C(sys_clk),
    .D(sdram_we_n_glue_set_6856),
    .R(sys_rst),
    .Q(sdram_we_n_OBUF_546)
  );
  FDR   sdram_cs_n_5298 (
    .C(sys_clk),
    .D(sdram_cs_n_glue_set_6857),
    .R(sys_rst),
    .Q(sdram_cs_n_OBUF_547)
  );
  FDS   serial_tx_5299 (
    .C(sys_clk),
    .D(serial_tx_glue_rst_6858),
    .S(sys_rst),
    .Q(serial_tx_OBUF_1023)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine1_row_opened_glue_set_6859),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row_opened_1036)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine2_row_opened_glue_set_6860),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row_opened_1039)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine3_row_opened_glue_set_6861),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row_opened_1042)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine0_twtpcon_count_0_glue_set_6862),
    .R(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine0_twtpcon_count_1_glue_set_6863),
    .R(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine1_twtpcon_count_0_glue_set_6864),
    .R(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine1_twtpcon_count_1_glue_set_6865),
    .R(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine2_twtpcon_count_0_glue_set_6866),
    .R(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine2_twtpcon_count_1_glue_set_6867),
    .R(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine3_twtpcon_count_0_glue_set_6869),
    .R(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine3_twtpcon_count_1_glue_set_6871),
    .R(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_0 (
    .C(sys_clk),
    .D(sdram_time0_0_glue_set_6872),
    .R(sys_rst),
    .Q(sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_1 (
    .C(sys_clk),
    .D(sdram_time0_1_glue_set_6873),
    .R(sys_rst),
    .Q(sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_2 (
    .C(sys_clk),
    .D(sdram_time0_2_glue_set_6874),
    .R(sys_rst),
    .Q(sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_3 (
    .C(sys_clk),
    .D(sdram_time0_3_glue_set_6875),
    .R(sys_rst),
    .Q(sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_4 (
    .C(sys_clk),
    .D(sdram_time0_4_glue_set_6876),
    .R(sys_rst),
    .Q(sdram_time0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_0 (
    .C(sys_clk),
    .D(sdram_time1_0_glue_set_6877),
    .R(sys_rst),
    .Q(sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_1 (
    .C(sys_clk),
    .D(sdram_time1_1_glue_set_6878),
    .R(sys_rst),
    .Q(sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_2 (
    .C(sys_clk),
    .D(sdram_time1_2_glue_set_6879),
    .R(sys_rst),
    .Q(sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_3 (
    .C(sys_clk),
    .D(sdram_time1_3_glue_set_6880),
    .R(sys_rst),
    .Q(sdram_time1[3])
  );
  FDR   \lm32_cpu/write_enable_m  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_glue_set_6881 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/write_enable_m_4013 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_6882 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_146 )
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_6883 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [3])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_6884 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_6885 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [1])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_6886 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/d_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_6888 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_cyc_o_147 )
  );
  FDR   \lm32_cpu/load_store_unit/stall_wb_load  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_6890 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/stall_wb_load_4449 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/_n0361_inv ),
    .I1(\lm32_cpu/load_store_unit/stall_wb_load_4449 ),
    .I2(Mcount_sdram_postponer_count),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_6889 )
  );
  FDR   \lm32_cpu/load_store_unit/d_we_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_we_o_glue_set_6891 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/d_we_o_148 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>_rt  (
    .I0(\timer0_load_storage[31]_timer0_value[31]_mux_1008_OUT<0> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>_rt_6892 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<1>_rt  (
    .I0(ctrl_bus_errors[1]),
    .O(\Mcount_ctrl_bus_errors_cy<1>_rt_6893 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<2>_rt  (
    .I0(ctrl_bus_errors[2]),
    .O(\Mcount_ctrl_bus_errors_cy<2>_rt_6894 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<3>_rt  (
    .I0(ctrl_bus_errors[3]),
    .O(\Mcount_ctrl_bus_errors_cy<3>_rt_6895 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<4>_rt  (
    .I0(ctrl_bus_errors[4]),
    .O(\Mcount_ctrl_bus_errors_cy<4>_rt_6896 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<5>_rt  (
    .I0(ctrl_bus_errors[5]),
    .O(\Mcount_ctrl_bus_errors_cy<5>_rt_6897 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<6>_rt  (
    .I0(ctrl_bus_errors[6]),
    .O(\Mcount_ctrl_bus_errors_cy<6>_rt_6898 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<7>_rt  (
    .I0(ctrl_bus_errors[7]),
    .O(\Mcount_ctrl_bus_errors_cy<7>_rt_6899 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<8>_rt  (
    .I0(ctrl_bus_errors[8]),
    .O(\Mcount_ctrl_bus_errors_cy<8>_rt_6900 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<9>_rt  (
    .I0(ctrl_bus_errors[9]),
    .O(\Mcount_ctrl_bus_errors_cy<9>_rt_6901 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<10>_rt  (
    .I0(ctrl_bus_errors[10]),
    .O(\Mcount_ctrl_bus_errors_cy<10>_rt_6902 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<11>_rt  (
    .I0(ctrl_bus_errors[11]),
    .O(\Mcount_ctrl_bus_errors_cy<11>_rt_6903 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<12>_rt  (
    .I0(ctrl_bus_errors[12]),
    .O(\Mcount_ctrl_bus_errors_cy<12>_rt_6904 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<13>_rt  (
    .I0(ctrl_bus_errors[13]),
    .O(\Mcount_ctrl_bus_errors_cy<13>_rt_6905 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<14>_rt  (
    .I0(ctrl_bus_errors[14]),
    .O(\Mcount_ctrl_bus_errors_cy<14>_rt_6906 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<15>_rt  (
    .I0(ctrl_bus_errors[15]),
    .O(\Mcount_ctrl_bus_errors_cy<15>_rt_6907 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<16>_rt  (
    .I0(ctrl_bus_errors[16]),
    .O(\Mcount_ctrl_bus_errors_cy<16>_rt_6908 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<17>_rt  (
    .I0(ctrl_bus_errors[17]),
    .O(\Mcount_ctrl_bus_errors_cy<17>_rt_6909 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<18>_rt  (
    .I0(ctrl_bus_errors[18]),
    .O(\Mcount_ctrl_bus_errors_cy<18>_rt_6910 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<19>_rt  (
    .I0(ctrl_bus_errors[19]),
    .O(\Mcount_ctrl_bus_errors_cy<19>_rt_6911 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<20>_rt  (
    .I0(ctrl_bus_errors[20]),
    .O(\Mcount_ctrl_bus_errors_cy<20>_rt_6912 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<21>_rt  (
    .I0(ctrl_bus_errors[21]),
    .O(\Mcount_ctrl_bus_errors_cy<21>_rt_6913 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<22>_rt  (
    .I0(ctrl_bus_errors[22]),
    .O(\Mcount_ctrl_bus_errors_cy<22>_rt_6914 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<23>_rt  (
    .I0(ctrl_bus_errors[23]),
    .O(\Mcount_ctrl_bus_errors_cy<23>_rt_6915 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<24>_rt  (
    .I0(ctrl_bus_errors[24]),
    .O(\Mcount_ctrl_bus_errors_cy<24>_rt_6916 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<25>_rt  (
    .I0(ctrl_bus_errors[25]),
    .O(\Mcount_ctrl_bus_errors_cy<25>_rt_6917 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<26>_rt  (
    .I0(ctrl_bus_errors[26]),
    .O(\Mcount_ctrl_bus_errors_cy<26>_rt_6918 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<27>_rt  (
    .I0(ctrl_bus_errors[27]),
    .O(\Mcount_ctrl_bus_errors_cy<27>_rt_6919 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<28>_rt  (
    .I0(ctrl_bus_errors[28]),
    .O(\Mcount_ctrl_bus_errors_cy<28>_rt_6920 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<29>_rt  (
    .I0(ctrl_bus_errors[29]),
    .O(\Mcount_ctrl_bus_errors_cy<29>_rt_6921 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<30>_rt  (
    .I0(ctrl_bus_errors[30]),
    .O(\Mcount_ctrl_bus_errors_cy<30>_rt_6922 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>_rt  (
    .I0(cache_3069),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<0>_rt_6923 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32112 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(Mmux_rhs_array_muxed3211_6924)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed321211 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(Mmux_rhs_array_muxed32121_6925)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed322311 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(Mmux_rhs_array_muxed32231_6926)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed322411 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(Mmux_rhs_array_muxed32241_6927)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed322511 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(Mmux_rhs_array_muxed32251_6928)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed322611 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(Mmux_rhs_array_muxed32261_6929)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed322711 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(Mmux_rhs_array_muxed32271_6930)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed322811 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(Mmux_rhs_array_muxed32281_6931)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed322911 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(Mmux_rhs_array_muxed32291_6932)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed323011 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(Mmux_rhs_array_muxed32301_6933)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32212 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(Mmux_rhs_array_muxed3221_6934)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>_rt  (
    .I0(_n3459[0]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<12>_rt_6935 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>_rt  (
    .I0(_n3459[1]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<13>_rt_6936 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>_rt  (
    .I0(_n3459[2]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<14>_rt_6937 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>_rt  (
    .I0(_n3459[3]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<15>_rt_6938 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>_rt  (
    .I0(_n3459[4]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<16>_rt_6939 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>_rt  (
    .I0(_n3459[5]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<17>_rt_6940 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>_rt  (
    .I0(_n3459[6]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<18>_rt_6941 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>_rt  (
    .I0(_n3459[7]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<19>_rt_6942 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>_rt  (
    .I0(_n3459[8]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<20>_rt_6943 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>_rt  (
    .I0(_n3459[9]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<21>_rt_6944 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<22>_rt  (
    .I0(_n3459[10]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_cy<22>_rt_6945 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<30>_rt  (
    .I0(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mcount_cc_cy<30>_rt_6946 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<29>_rt  (
    .I0(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mcount_cc_cy<29>_rt_6947 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<28>_rt  (
    .I0(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mcount_cc_cy<28>_rt_6948 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<27>_rt  (
    .I0(\lm32_cpu/cc [27]),
    .O(\lm32_cpu/Mcount_cc_cy<27>_rt_6949 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<26>_rt  (
    .I0(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mcount_cc_cy<26>_rt_6950 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<25>_rt  (
    .I0(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mcount_cc_cy<25>_rt_6951 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<24>_rt  (
    .I0(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mcount_cc_cy<24>_rt_6952 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<23>_rt  (
    .I0(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mcount_cc_cy<23>_rt_6953 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<22>_rt  (
    .I0(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mcount_cc_cy<22>_rt_6954 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<21>_rt  (
    .I0(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mcount_cc_cy<21>_rt_6955 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<20>_rt  (
    .I0(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mcount_cc_cy<20>_rt_6956 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<19>_rt  (
    .I0(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mcount_cc_cy<19>_rt_6957 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<18>_rt  (
    .I0(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mcount_cc_cy<18>_rt_6958 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<17>_rt  (
    .I0(\lm32_cpu/cc [17]),
    .O(\lm32_cpu/Mcount_cc_cy<17>_rt_6959 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<16>_rt  (
    .I0(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mcount_cc_cy<16>_rt_6960 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<15>_rt  (
    .I0(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mcount_cc_cy<15>_rt_6961 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<14>_rt  (
    .I0(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mcount_cc_cy<14>_rt_6962 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<13>_rt  (
    .I0(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mcount_cc_cy<13>_rt_6963 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<12>_rt  (
    .I0(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mcount_cc_cy<12>_rt_6964 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<11>_rt  (
    .I0(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mcount_cc_cy<11>_rt_6965 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<10>_rt  (
    .I0(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mcount_cc_cy<10>_rt_6966 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<9>_rt  (
    .I0(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mcount_cc_cy<9>_rt_6967 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<8>_rt  (
    .I0(\lm32_cpu/cc [8]),
    .O(\lm32_cpu/Mcount_cc_cy<8>_rt_6968 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<7>_rt  (
    .I0(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mcount_cc_cy<7>_rt_6969 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<6>_rt  (
    .I0(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mcount_cc_cy<6>_rt_6970 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<5>_rt  (
    .I0(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mcount_cc_cy<5>_rt_6971 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<4>_rt  (
    .I0(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mcount_cc_cy<4>_rt_6972 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<3>_rt  (
    .I0(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mcount_cc_cy<3>_rt_6973 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<2>_rt  (
    .I0(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mcount_cc_cy<2>_rt_6974 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<1>_rt  (
    .I0(\lm32_cpu/cc [1]),
    .O(\lm32_cpu/Mcount_cc_cy<1>_rt_6975 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<28>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<28>_rt_6976 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<27>_rt_6977 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<26>_rt_6978 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<25>_rt_6979 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<24>_rt_6980 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<23>_rt_6981 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<22>_rt_6982 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<21>_rt_6983 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<20>_rt_6984 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<19>_rt_6985 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<18>_rt_6986 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<17>_rt_6987 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<16>_rt_6988 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<15>_rt_6989 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<14>_rt_6990 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<13>_rt_6991 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<12>_rt_6992 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<11>_rt_6993 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<10>_rt_6994 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<9>_rt_6995 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<8>_rt_6996 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<7>_rt_6997 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<6>_rt_6998 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<5>_rt_6999 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<4>_rt_7000 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<3>_rt_7001 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<2>_rt_7002 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_cy<1>_rt_7003 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_7004 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_7005 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_xor<31>_rt  (
    .I0(ctrl_bus_errors[31]),
    .O(\Mcount_ctrl_bus_errors_xor<31>_rt_7006 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<23>_rt  (
    .I0(_n3459[11]),
    .O(\Madd_interface_adr1[29]_GND_1_o_add_423_OUT_Madd_xor<23>_rt_7007 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_xor<31>_rt  (
    .I0(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mcount_cc_xor<31>_rt_7008 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<29>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_xor<29>_rt_7009 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk (
    .C(sys_clk),
    .D(spiflash_clk_rstpot_7010),
    .R(sys_rst),
    .Q(spiflash_clk_710)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_en_storage (
    .C(sys_clk),
    .D(timer0_en_storage_rstpot_7011),
    .R(sys_rst),
    .Q(timer0_en_storage_948)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_rstpot_7012),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_947)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_update_value_storage (
    .C(sys_clk),
    .D(timer0_update_value_storage_rstpot_7013),
    .R(sys_rst),
    .Q(timer0_update_value_storage_949)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_eventmanager_storage (
    .C(sys_clk),
    .D(timer0_eventmanager_storage_rstpot_7014),
    .R(sys_rst),
    .Q(timer0_eventmanager_storage_950)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache (
    .C(sys_clk),
    .D(cache_rstpot_7015),
    .R(sys_rst),
    .Q(cache_3069)
  );
  FDR   \lm32_cpu/valid_m  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_m_rstpot_7016 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/valid_m_4275 )
  );
  FDR   \lm32_cpu/valid_d  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_d_rstpot_7017 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/valid_d_4277 )
  );
  FDR   \lm32_cpu/valid_x  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_x_rstpot_7018 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/valid_x_4276 )
  );
  FDR   \lm32_cpu/interrupt_unit/ie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/ie_rstpot_7019 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/ie_4562 )
  );
  FDR   \lm32_cpu/interrupt_unit/eie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/eie_rstpot_7020 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/interrupt_unit/eie_4563 )
  );
  FDR   \lm32_cpu/load_store_unit/wb_load_complete  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_7021 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/wb_load_complete_5204 )
  );
  FDR   \lm32_cpu/valid_f  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_f_rstpot_7022 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/valid_f_4014 )
  );
  FD #(
    .INIT ( 1'b0 ))
  sram_bus_ack (
    .C(sys_clk),
    .D(sram_bus_ack_rstpot_7023),
    .Q(sram_bus_ack_348)
  );
  FD #(
    .INIT ( 1'b0 ))
  timer0_update_value_re (
    .C(sys_clk),
    .D(timer0_update_value_re_rstpot_7024),
    .Q(timer0_update_value_re_524)
  );
  FD #(
    .INIT ( 1'b0 ))
  uart_phy_sink_ready (
    .C(sys_clk),
    .D(uart_phy_sink_ready_rstpot_7025),
    .Q(uart_phy_sink_ready_559)
  );
  FD   \lm32_cpu/dflush_m  (
    .C(sys_clk),
    .D(\lm32_cpu/dflush_m_rstpot1_7026 ),
    .Q(\lm32_cpu/dflush_m_4038 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<0>_FRB  (
    .C(sys_clk),
    .D(N2741),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<0>_FRB_1316 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<1>_FRB  (
    .C(sys_clk),
    .D(N2751),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<1>_FRB_1315 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<2>_FRB  (
    .C(sys_clk),
    .D(N2761),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<2>_FRB_1314 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<3>_FRB  (
    .C(sys_clk),
    .D(N2771),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<3>_FRB_1313 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<4>_FRB  (
    .C(sys_clk),
    .D(N2781),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<4>_FRB_1312 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<5>_FRB  (
    .C(sys_clk),
    .D(N2791),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<5>_FRB_1311 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<6>_FRB  (
    .C(sys_clk),
    .D(N2801),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<6>_FRB_1310 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<7>_FRB  (
    .C(sys_clk),
    .D(N2811),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<7>_FRB_1309 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<8>_FRB  (
    .C(sys_clk),
    .D(N2821),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<8>_FRB_1308 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<9>_FRB  (
    .C(sys_clk),
    .D(N2831),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<9>_FRB_1307 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<10>_FRB  (
    .C(sys_clk),
    .D(N2841),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<10>_FRB_1306 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<11>_FRB  (
    .C(sys_clk),
    .D(N2851),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<11>_FRB_1305 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<12>_FRB  (
    .C(sys_clk),
    .D(N2861),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<12>_FRB_1304 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<13>_FRB  (
    .C(sys_clk),
    .D(N2871),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<13>_FRB_1303 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<14>_FRB  (
    .C(sys_clk),
    .D(N2881),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<14>_FRB_1302 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<15>_FRB  (
    .C(sys_clk),
    .D(N2891),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<15>_FRB_1301 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<16>_FRB  (
    .C(sys_clk),
    .D(N2901),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<16>_FRB_1300 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<17>_FRB  (
    .C(sys_clk),
    .D(N2911),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<17>_FRB_1299 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<18>_FRB  (
    .C(sys_clk),
    .D(N2921),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<18>_FRB_1298 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<19>_FRB  (
    .C(sys_clk),
    .D(N2931),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<19>_FRB_1297 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<20>_FRB  (
    .C(sys_clk),
    .D(N2941),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<20>_FRB_1296 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<21>_FRB  (
    .C(sys_clk),
    .D(N2951),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<21>_FRB_1295 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<22>_FRB  (
    .C(sys_clk),
    .D(N2961),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<22>_FRB_1294 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<23>_FRB  (
    .C(sys_clk),
    .D(N2971),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<23>_FRB_1293 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<24>_FRB  (
    .C(sys_clk),
    .D(N298),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<24>_FRB_1292 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<25>_FRB  (
    .C(sys_clk),
    .D(N299),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<25>_FRB_1291 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<26>_FRB  (
    .C(sys_clk),
    .D(N300),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<26>_FRB_1290 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<27>_FRB  (
    .C(sys_clk),
    .D(N3011),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<27>_FRB_1289 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<28>_FRB  (
    .C(sys_clk),
    .D(N302),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<28>_FRB_1288 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<29>_FRB  (
    .C(sys_clk),
    .D(N303),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<29>_FRB_1287 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<30>_FRB  (
    .C(sys_clk),
    .D(N304),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<30>_FRB_1286 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \timer0_value[31]_GND_1_o_sub_1007_OUT<31>_FRB  (
    .C(sys_clk),
    .D(N306),
    .S(sys_rst),
    .Q(\timer0_value[31]_GND_1_o_sub_1007_OUT<31>_FRB_1285 )
  );
  FDSE   \lm32_cpu/w_result_sel_mul_m_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x ),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB0_7060 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/w_result_sel_mul_x ),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB1_7061 )
  );
  FDE   \lm32_cpu/w_result_sel_load_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_4130 ),
    .Q(\lm32_cpu/w_result_sel_load_m_BRB1_7062 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_unconditional ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_predict_x_BRB0_7063 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_conditional ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_predict_x_BRB1_7064 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_0_BRB0 (
    .C(sys_clk),
    .D(sdram_storage[0]),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_0_BRB0_7065)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_0_BRB2 (
    .C(sys_clk),
    .D(sdram_command_issue_re),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_0_BRB2_7066)
  );
  FDSE   \lm32_cpu/m_result_sel_shift_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB0_7067 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB1_7068 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB2_7069 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB3_7070 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB4_7071 )
  );
  FDE   \lm32_cpu/m_result_sel_compare_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .Q(\lm32_cpu/m_result_sel_compare_x_BRB1_7072 )
  );
  FDRE   \lm32_cpu/branch_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/branch_x_BRB0_7073 )
  );
  FDE   \lm32_cpu/branch_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .Q(\lm32_cpu/branch_x_BRB1_7074 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/m_bypass_enable_x_BRB4_7075 )
  );
  FDSE   \lm32_cpu/w_result_sel_mul_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .S(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB0_7076 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/decoder/load1_6094 ),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB2_7077 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_1_BRB0 (
    .C(sys_clk),
    .D(ddrphy_rddata_en_0_BRB0_7065),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_1_BRB0_7078)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_1_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_en_0_BRB2_7066),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_1_BRB2_7079)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_2_BRB0 (
    .C(sys_clk),
    .D(ddrphy_rddata_en_1_BRB0_7078),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_2_BRB0_7080)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_en_2_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_en_1_BRB2_7079),
    .R(sys_rst),
    .Q(ddrphy_rddata_en_2_BRB2_7082)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(sys_clk),
    .D(Mcount_sdram_postponer_count),
    .PRE(xilinxasyncresetsynchronizerimpl),
    .Q(xilinxasyncresetsynchronizerimpl_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_7 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl),
    .Q(sys_rst)
  );
  LUT6 #(
    .INIT ( 64'hDD88DDD8FFAAFFFA ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_804_o ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_807_o ),
    .I4(\lm32_cpu/stall_m ),
    .I5(interface1_soc_bus_ack),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_6887 )
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  uart_tx_pending_glue_set (
    .I0(uart_tx_old_trigger_349),
    .I1(uart_tx_fifo_wrport_we1),
    .I2(uart_tx_pending_1024),
    .I3(uart_tx_clear),
    .O(uart_tx_pending_glue_set_6838)
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  uart_rx_pending_glue_set (
    .I0(uart_rx_old_trigger_350),
    .I1(uart_rx_fifo_readable_1027),
    .I2(uart_rx_pending_1025),
    .I3(uart_rx_clear),
    .O(uart_rx_pending_glue_set_6840)
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  timer0_zero_pending_glue_set (
    .I0(timer0_zero_trigger_INV_302_o),
    .I1(timer0_zero_old_trigger_383),
    .I2(timer0_zero_pending_1028),
    .I3(timer0_zero_clear_1673),
    .O(timer0_zero_pending_glue_set_6841)
  );
  LUT6 #(
    .INIT ( 64'h10BA101010101010 ))
  \lm32_cpu/valid_x_rstpot  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/kill_d ),
    .I2(\lm32_cpu/valid_d_4277 ),
    .I3(\lm32_cpu/kill_x ),
    .I4(\lm32_cpu/valid_x_4276 ),
    .I5(\lm32_cpu/stall_x ),
    .O(\lm32_cpu/valid_x_rstpot_7018 )
  );
  LUT6 #(
    .INIT ( 64'h00000000CCC0AAA0 ))
  \lm32_cpu/dflush_m_rstpot1  (
    .I0(\lm32_cpu/dflush_m_4038 ),
    .I1(\lm32_cpu/csr_x[2]_PWR_17_o_equal_186_o ),
    .I2(\lm32_cpu/stall_m ),
    .I3(\lm32_cpu/csr_write_enable_k_q_x ),
    .I4(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I5(sys_rst_cpu_reset_OR_543_o),
    .O(\lm32_cpu/dflush_m_rstpot1_7026 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/write_enable_m_glue_set  (
    .I0(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I1(\lm32_cpu/write_enable_x_4139 ),
    .I2(\lm32_cpu/write_enable_m_4013 ),
    .I3(\lm32_cpu/exception_x ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/write_enable_m_glue_set_6881 )
  );
  LUT5 #(
    .INIT ( 32'h14141444 ))
  cache_rstpot (
    .I0(cache_state_FSM_FFd3_2435),
    .I1(cache_3069),
    .I2(Mmux_cache_data_port_dat_w1102_3118),
    .I3(cache_state_FSM_FFd1_584),
    .I4(cache_state_FSM_FFd2_2436),
    .O(cache_rstpot_7015)
  );
  LUT4 #(
    .INIT ( 16'hA3AF ))
  sdram_ras_n_glue_set (
    .I0(sdram_dfi_p0_ras_n_542),
    .I1(sdram_command_storage[3]),
    .I2(sdram_storage[0]),
    .I3(sdram_command_issue_re),
    .O(sdram_ras_n_glue_set_6854)
  );
  LUT4 #(
    .INIT ( 16'hA3AF ))
  sdram_cas_n_glue_set (
    .I0(sdram_dfi_p0_cas_n_541),
    .I1(sdram_command_storage[2]),
    .I2(sdram_storage[0]),
    .I3(sdram_command_issue_re),
    .O(sdram_cas_n_glue_set_6855)
  );
  LUT4 #(
    .INIT ( 16'hA3AF ))
  sdram_we_n_glue_set (
    .I0(sdram_dfi_p0_we_n_543),
    .I1(sdram_command_storage[1]),
    .I2(sdram_storage[0]),
    .I3(sdram_command_issue_re),
    .O(sdram_we_n_glue_set_6856)
  );
  LUT4 #(
    .INIT ( 16'hA3AF ))
  sdram_cs_n_glue_set (
    .I0(sdram_dfi_p0_cs_n_311),
    .I1(sdram_command_storage[0]),
    .I2(sdram_storage[0]),
    .I3(sdram_command_issue_re),
    .O(sdram_cs_n_glue_set_6857)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \lm32_cpu/valid_d_rstpot_SW0  (
    .I0(\lm32_cpu/kill_f ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I2(\lm32_cpu/valid_f_4014 ),
    .O(N3501)
  );
  LUT6 #(
    .INIT ( 64'h2020202020202075 ))
  \lm32_cpu/valid_d_rstpot  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/kill_d ),
    .I2(\lm32_cpu/valid_d_4277 ),
    .I3(\lm32_cpu/branch_taken_m_3572 ),
    .I4(\lm32_cpu/icache_refill_request ),
    .I5(N3501),
    .O(\lm32_cpu/valid_d_rstpot_7017 )
  );
  LUT6 #(
    .INIT ( 64'hA0CCCCCCCCCCCCCC ))
  timer0_en_storage_rstpot (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I1(timer0_en_storage_948),
    .I2(basesoc_grant_1053),
    .I3(basesoc_csrbankarray_csrbank5_en0_re2),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT22_3160 ),
    .O(timer0_en_storage_rstpot_7011)
  );
  LUT5 #(
    .INIT ( 32'hFFBFFFFF ))
  timer0_update_value_re_rstpot_SW0 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I1(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I2(\basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_equal_795_o<4>12 ),
    .I3(sys_rst),
    .I4(basesoc_csrbankarray_csrbank5_sel),
    .O(N3521)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  timer0_update_value_re_rstpot (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(wb2csr_state_1029),
    .I2(basesoc_grant_1053),
    .I3(N3521),
    .O(timer0_update_value_re_rstpot_7024)
  );
  LUT6 #(
    .INIT ( 64'hC0AAAAAAAAAAAAAA ))
  timer0_eventmanager_storage_rstpot (
    .I0(timer0_eventmanager_storage_950),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I2(basesoc_grant_1053),
    .I3(basesoc_csrbankarray_csrbank5_en0_re2),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT121 ),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(timer0_eventmanager_storage_rstpot_7014)
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_3_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_6883 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_2_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_6884 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_1_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_6885 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_0_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_6886 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  sram_bus_ack_rstpot_SW0 (
    .I0(sram_bus_ack_348),
    .I1(sys_rst),
    .O(N3541)
  );
  LUT6 #(
    .INIT ( 64'h4544444444444444 ))
  sram_bus_ack_rstpot (
    .I0(N3541),
    .I1(sram_bus_cyc_sram_bus_we_AND_2_o4),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I5(sram_bus_cyc_sram_bus_we_AND_2_o2),
    .O(sram_bus_ack_rstpot_7023)
  );
  LUT5 #(
    .INIT ( 32'h8080FF80 ))
  spiflash_bus_ack_glue_set (
    .I0(spiflash_counter[7]),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_bus_ack_1032),
    .I4(\spiflash_counter[7]_PWR_1_o_equal_1027_o ),
    .O(spiflash_bus_ack_glue_set_6843)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  sdram_time0_4_glue_set (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(multiplexer_state_FSM_FFd1_581),
    .I3(sdram_max_time0_inv),
    .I4(sdram_time0[4]),
    .I5(\Result<4>4 ),
    .O(sdram_time0_4_glue_set_6876)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  sdram_time0_2_glue_set (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(multiplexer_state_FSM_FFd1_581),
    .I3(sdram_max_time0_inv),
    .I4(sdram_time0[2]),
    .I5(\Result<2>22 ),
    .O(sdram_time0_2_glue_set_6874)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  sdram_time0_3_glue_set (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(multiplexer_state_FSM_FFd1_581),
    .I3(sdram_max_time0_inv),
    .I4(sdram_time0[3]),
    .I5(\Result<3>14 ),
    .O(sdram_time0_3_glue_set_6875)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  sdram_time1_2_glue_set (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(multiplexer_state_FSM_FFd3_583),
    .I3(sdram_max_time1_inv),
    .I4(sdram_time1[2]),
    .I5(\Result<2>23 ),
    .O(sdram_time1_2_glue_set_6879)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  sdram_time1_3_glue_set (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(multiplexer_state_FSM_FFd3_583),
    .I3(sdram_max_time1_inv),
    .I4(sdram_time1[3]),
    .I5(\Result<3>15 ),
    .O(sdram_time1_3_glue_set_6880)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  sdram_bankmachine3_twtpcon_count_0_glue_ce (
    .I0(sdram_bankmachine3_twtpcon_count[0]),
    .I1(sdram_bankmachine3_twtpcon_ready_1044),
    .O(sdram_bankmachine3_twtpcon_count_0_glue_ce_6868)
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  sdram_bankmachine3_twtpcon_count_1_glue_ce (
    .I0(sdram_bankmachine3_twtpcon_count[1]),
    .I1(sdram_bankmachine3_twtpcon_count[0]),
    .I2(sdram_bankmachine3_twtpcon_ready_1044),
    .O(sdram_bankmachine3_twtpcon_count_1_glue_ce_6870)
  );
  LUT6 #(
    .INIT ( 64'h0000040004000000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_mc_arith1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/x_result_sel_mc_arith_d )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  uart_rx_fifo_readable_glue_set (
    .I0(uart_rx_fifo_readable_1027),
    .I1(uart_rx_clear),
    .I2(uart_rx_fifo_do_read_1844),
    .O(uart_rx_fifo_readable_glue_set_6839)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAA2AAAAA ))
  spiflash_bitbang_en_storage_rstpot (
    .I0(spiflash_bitbang_en_storage_947),
    .I1(basesoc_csrbankarray_csrbank5_en0_re2),
    .I2(basesoc_csrbankarray_csrbank4_sel),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(interface_adr0[1]),
    .I5(rhs_array_muxed33[0]),
    .O(spiflash_bitbang_en_storage_rstpot_7012)
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/interrupt_unit/eie_rstpot  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/eie_4563 ),
    .I2(\lm32_cpu/eret_k_q_x ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I5(\lm32_cpu/interrupt_unit/eie_ie_MUX_1410_o ),
    .O(\lm32_cpu/interrupt_unit/eie_rstpot_7020 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00040000 ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_set  (
    .I0(\lm32_cpu/stall_x ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/adder_result_x[31] ),
    .I5(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_6889 ),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_6890 )
  );
  LUT5 #(
    .INIT ( 32'h96996669 ))
  \Mcount_uart_rx_fifo_level0_xor<4>11  (
    .I0(uart_rx_fifo_level0[4]),
    .I1(uart_rx_fifo_wrport_we),
    .I2(Mcount_uart_rx_fifo_level0_lut[3]),
    .I3(uart_rx_fifo_level0[3]),
    .I4(\Mcount_uart_rx_fifo_level0_xor<4>12 ),
    .O(\Result<4>2 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<16>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [18]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<17>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [19]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<18>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [20]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<19>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [21]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<20>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [22]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<21>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [23]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [21]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<22>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<23>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [25]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<24>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk_rstpot (
    .I0(spiflash_i1[0]),
    .I1(spiflash_clk_710),
    .O(spiflash_clk_rstpot_7010)
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  spiflash_dq_oe_glue_set (
    .I0(spiflash_dq_oe_1030),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1025_o ),
    .I2(_n47963_3192),
    .O(spiflash_dq_oe_glue_set_6844)
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  uart_tx_fifo_readable_glue_set (
    .I0(uart_tx_fifo_readable_1026),
    .I1(uart_phy_sink_ready_559),
    .I2(uart_tx_fifo_do_read_1689),
    .O(uart_tx_fifo_readable_glue_set_6853)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFECFF ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23_SW0  (
    .I0(\lm32_cpu/valid_d_4277 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/iflush1 ),
    .O(N3561)
  );
  LUT6 #(
    .INIT ( 64'hFFDCDCDC77545454 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_29_o_equal_20_o ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I4(\lm32_cpu/instruction_unit/icache_refill_ready_4817 ),
    .I5(N3561),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 )
  );
  LUT6 #(
    .INIT ( 64'h0000A00000CFA000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT18  (
    .I0(timer0_eventmanager_storage_950),
    .I1(timer0_en_storage_948),
    .I2(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I3(interface_adr0[4]),
    .I4(interface_adr0[3]),
    .I5(N3581),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT18_6230 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \lm32_cpu/exception_x_stall_x_AND_1914_o1  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/exception_x ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/valid_x_4276 ),
    .O(\lm32_cpu/exception_x_stall_x_AND_1914_o )
  );
  LUT6 #(
    .INIT ( 64'h9CC6CCC3CCC3CCC3 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I4(port_cmd_ready5_3228),
    .I5(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_3194),
    .O(\Result<2>9 )
  );
  LUT5 #(
    .INIT ( 32'h96C3C3C3 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(port_cmd_ready5_3228),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_3194),
    .O(\Result<1>9 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  _n47981_SW1 (
    .I0(sdram_bankmachine0_cmd_valid),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(sdram_choose_req_grant_FSM_FFd2_580),
    .I3(sdram_cmd_valid_mmx_out4),
    .O(N3621)
  );
  LUT6 #(
    .INIT ( 64'h2000000000000020 ))
  _n47981 (
    .I0(_n3631),
    .I1(N3621),
    .I2(rhs_array_muxed6),
    .I3(bankmachine0_state_FSM_FFd2_564),
    .I4(bankmachine0_state_FSM_FFd3_566),
    .I5(bankmachine0_state_FSM_FFd1_563),
    .O(sdram_bankmachine0_twtpcon_valid)
  );
  LUT6 #(
    .INIT ( 64'h0808888808080800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT37  (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_6393 ),
    .I2(N364),
    .I3(dna_status[2]),
    .I4(interface_adr0[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT34 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF7FFFFFFF ))
  timer0_zero_clear_SW1 (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I1(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I2(rhs_array_muxed32[0]),
    .I3(rhs_array_muxed32[1]),
    .I4(rhs_array_muxed32[2]),
    .I5(interface_adr0[4]),
    .O(N366)
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0181  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0141 ),
    .I3(\lm32_cpu/x_result [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/d_result_0 [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0191  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0151 ),
    .I3(\lm32_cpu/x_result [24]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/d_result_0 [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0201  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0161 ),
    .I3(\lm32_cpu/x_result [25]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/d_result_0 [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0211  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0171 ),
    .I3(\lm32_cpu/x_result [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/d_result_0 [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0221  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0181 ),
    .I3(\lm32_cpu/x_result [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/d_result_0 [27])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0231  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0191 ),
    .I3(\lm32_cpu/x_result [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/d_result_0 [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0241  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0201 ),
    .I3(\lm32_cpu/x_result [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/d_result_0 [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0261  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0212 ),
    .I3(\lm32_cpu/x_result [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/d_result_0 [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0271  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0221 ),
    .I3(\lm32_cpu/x_result [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/d_result_0 [31])
  );
  LUT6 #(
    .INIT ( 64'h01051155030F33FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT22_SW0  (
    .I0(timer0_value_status[9]),
    .I1(timer0_value_status[25]),
    .I2(timer0_value_status[17]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT122 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT721 ),
    .O(N368)
  );
  LUT6 #(
    .INIT ( 64'h08000F0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT22  (
    .I0(timer0_value_status[1]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22111 ),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(N368),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT21 )
  );
  LUT6 #(
    .INIT ( 64'h01051155030F33FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT32_SW0  (
    .I0(timer0_value_status[10]),
    .I1(timer0_value_status[26]),
    .I2(timer0_value_status[18]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT122 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT721 ),
    .O(N370)
  );
  LUT6 #(
    .INIT ( 64'h08000F0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT32  (
    .I0(timer0_value_status[2]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22111 ),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(N370),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT31 )
  );
  LUT6 #(
    .INIT ( 64'h01051155030F33FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT42_SW0  (
    .I0(timer0_value_status[11]),
    .I1(timer0_value_status[27]),
    .I2(timer0_value_status[19]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT122 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT721 ),
    .O(N372)
  );
  LUT6 #(
    .INIT ( 64'h08000F0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT42  (
    .I0(timer0_value_status[3]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22111 ),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(N372),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT41 )
  );
  LUT6 #(
    .INIT ( 64'h01051155030F33FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT52_SW0  (
    .I0(timer0_value_status[12]),
    .I1(timer0_value_status[28]),
    .I2(timer0_value_status[20]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT122 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT721 ),
    .O(N374)
  );
  LUT6 #(
    .INIT ( 64'h08000F0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT52  (
    .I0(timer0_value_status[4]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22111 ),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(N374),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT51 )
  );
  LUT6 #(
    .INIT ( 64'h01051155030F33FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT62_SW0  (
    .I0(timer0_value_status[13]),
    .I1(timer0_value_status[29]),
    .I2(timer0_value_status[21]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT122 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT721 ),
    .O(N376)
  );
  LUT6 #(
    .INIT ( 64'h08000F0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT62  (
    .I0(timer0_value_status[5]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22111 ),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(N376),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT61 )
  );
  LUT6 #(
    .INIT ( 64'h01051155030F33FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT72_SW0  (
    .I0(timer0_value_status[14]),
    .I1(timer0_value_status[30]),
    .I2(timer0_value_status[22]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT122 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT721 ),
    .O(N378)
  );
  LUT6 #(
    .INIT ( 64'h08000F0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT72  (
    .I0(timer0_value_status[6]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22111 ),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(N378),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT71 )
  );
  LUT6 #(
    .INIT ( 64'h01051155030F33FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT82_SW0  (
    .I0(timer0_value_status[15]),
    .I1(timer0_value_status[31]),
    .I2(timer0_value_status[23]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT122 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT721 ),
    .O(N380)
  );
  LUT6 #(
    .INIT ( 64'h08000F0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT82  (
    .I0(timer0_value_status[7]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22111 ),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(N380),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT81 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_uart_tx_fifo_level0_xor<2>11  (
    .I0(uart_tx_fifo_wrport_we_1797),
    .I1(uart_tx_fifo_level0[2]),
    .I2(uart_tx_fifo_level0[0]),
    .I3(uart_tx_fifo_level0[1]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT24_SW0  (
    .I0(\Mmux_basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT11 ),
    .I1(sdram_status[1]),
    .I2(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I3(sdram_status[9]),
    .O(N382)
  );
  LUT6 #(
    .INIT ( 64'hF500B100E400A000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT24  (
    .I0(interface_adr0[3]),
    .I1(interface_adr0[1]),
    .I2(N382),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT21_6265 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT14_SW0  (
    .I0(\Mmux_basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT11 ),
    .I1(sdram_status[0]),
    .I2(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I3(sdram_status[8]),
    .O(N384)
  );
  LUT6 #(
    .INIT ( 64'hF500B100E400A000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT14  (
    .I0(interface_adr0[3]),
    .I1(interface_adr0[1]),
    .I2(N384),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT11_6267 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT44_SW0  (
    .I0(sdram_status[11]),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I2(sdram_status[3]),
    .I3(\Mmux_basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT11 ),
    .O(N386)
  );
  LUT6 #(
    .INIT ( 64'hF500E400B100A000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT44  (
    .I0(interface_adr0[3]),
    .I1(interface_adr0[1]),
    .I2(N386),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT41_6269 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT34_SW0  (
    .I0(sdram_status[10]),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 ),
    .I2(sdram_status[2]),
    .I3(\Mmux_basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT11 ),
    .O(N388)
  );
  LUT6 #(
    .INIT ( 64'hF500E400B100A000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT34  (
    .I0(interface_adr0[3]),
    .I1(interface_adr0[1]),
    .I2(N388),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT31_6271 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT3 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAAA2A2A288808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT54  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(interface_adr0[3]),
    .I2(N390),
    .I3(\Mmux_basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT11 ),
    .I4(sdram_status[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT51 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_uart_tx_fifo_level0_xor<1>11  (
    .I0(uart_tx_fifo_wrport_we_1797),
    .I1(uart_tx_fifo_level0[0]),
    .I2(uart_tx_fifo_level0[1]),
    .O(\Result<1>5 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  timer0_update_value_storage_rstpot_SW0 (
    .I0(timer0_update_value_storage_949),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I2(wb2csr_state_1029),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .O(N392)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEA2AAAAAAAAA ))
  timer0_update_value_storage_rstpot (
    .I0(timer0_update_value_storage_949),
    .I1(basesoc_grant_1053),
    .I2(\basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_equal_795_o<4>12 ),
    .I3(N392),
    .I4(N126),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(timer0_update_value_storage_rstpot_7013)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  Mmux_cache_tag_di_dirty11 (
    .I0(cache_state_FSM_FFd2_2436),
    .I1(basesoc_grant_1053),
    .I2(cache_state_FSM_FFd3_2435),
    .I3(\cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o ),
    .I4(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .O(cache_tag_di_dirty)
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_035  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0281 ),
    .I3(\lm32_cpu/x_result [10]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/d_result_0 [10])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_041  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0291 ),
    .I3(\lm32_cpu/x_result [11]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/d_result_0 [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_051  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_021 ),
    .I3(\lm32_cpu/x_result [12]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/d_result_0 [12])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_061  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_031 ),
    .I3(\lm32_cpu/x_result [13]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/d_result_0 [13])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_071  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_041 ),
    .I3(\lm32_cpu/x_result [14]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/d_result_0 [14])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_081  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_051 ),
    .I3(\lm32_cpu/x_result [15]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/d_result_0 [15])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_091  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_061 ),
    .I3(\lm32_cpu/x_result [16]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/d_result_0 [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0101  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_071 ),
    .I3(\lm32_cpu/x_result [17]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/d_result_0 [17])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0111  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_081 ),
    .I3(\lm32_cpu/x_result [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/d_result_0 [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0121  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_091 ),
    .I3(\lm32_cpu/x_result [19]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/d_result_0 [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0151  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0101 ),
    .I3(\lm32_cpu/x_result [20]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/d_result_0 [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0161  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_01112_6502 ),
    .I3(\lm32_cpu/x_result [21]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/d_result_0 [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0171  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0131 ),
    .I3(\lm32_cpu/x_result [22]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/d_result_0 [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0251  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0110 ),
    .I3(\lm32_cpu/x_result [2]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/d_result_0 [2])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0281  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0111 ),
    .I3(\lm32_cpu/x_result [3]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/d_result_0 [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0291  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0121 ),
    .I3(\lm32_cpu/x_result [4]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/d_result_0 [4])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0301  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0231 ),
    .I3(\lm32_cpu/x_result [5]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/d_result_0 [5])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0311  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0241 ),
    .I3(\lm32_cpu/x_result [6]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/d_result_0 [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0321  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0251 ),
    .I3(\lm32_cpu/x_result [7]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/d_result_0 [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0331  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0261 ),
    .I3(\lm32_cpu/x_result [8]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/d_result_0 [8])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0341  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_3611 ),
    .I2(\lm32_cpu/raw_x_0271 ),
    .I3(\lm32_cpu/x_result [9]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/d_result_0 [9])
  );
  LUT6 #(
    .INIT ( 64'hCCAAFFFFFFF0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT24  (
    .I0(timer0_reload_storage_17_1210),
    .I1(timer0_reload_storage_1_1226),
    .I2(timer0_reload_storage_25_1202),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT24_6201 )
  );
  LUT5 #(
    .INIT ( 32'hFFFCFFAF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT25  (
    .I0(timer0_load_storage_9_1186),
    .I1(timer0_load_storage_17_1178),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT25_6202 )
  );
  LUT6 #(
    .INIT ( 64'hCCAAFFFFFFF0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT34  (
    .I0(timer0_reload_storage_18_1209),
    .I1(timer0_reload_storage_2_1225),
    .I2(timer0_reload_storage_26_1201),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT33_6205 )
  );
  LUT5 #(
    .INIT ( 32'hFFFCFFAF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT35  (
    .I0(timer0_load_storage_10_1185),
    .I1(timer0_load_storage_18_1177),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT34_6206 )
  );
  LUT6 #(
    .INIT ( 64'hCCAAFFFFFFF0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT44  (
    .I0(timer0_reload_storage_19_1208),
    .I1(timer0_reload_storage_3_1224),
    .I2(timer0_reload_storage_27_1200),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT43_6209 )
  );
  LUT5 #(
    .INIT ( 32'hFFFCFFAF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT45  (
    .I0(timer0_load_storage_11_1184),
    .I1(timer0_load_storage_19_1176),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT44_6210 )
  );
  LUT6 #(
    .INIT ( 64'hCCAAFFFFFFF0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT54  (
    .I0(timer0_reload_storage_20_1207),
    .I1(timer0_reload_storage_4_1223),
    .I2(timer0_reload_storage_28_1199),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT53_6213 )
  );
  LUT5 #(
    .INIT ( 32'hFFFCFFAF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT55  (
    .I0(timer0_load_storage_12_1183),
    .I1(timer0_load_storage_20_1175),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT54_6214 )
  );
  LUT6 #(
    .INIT ( 64'hCCAAFFFFFFF0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT64  (
    .I0(timer0_reload_storage_21_1206),
    .I1(timer0_reload_storage_5_1222),
    .I2(timer0_reload_storage_29_1198),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT63_6217 )
  );
  LUT5 #(
    .INIT ( 32'hFFFCFFAF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT65  (
    .I0(timer0_load_storage_13_1182),
    .I1(timer0_load_storage_21_1174),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT64_6218 )
  );
  LUT6 #(
    .INIT ( 64'hCCAAFFFFFFF0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT74  (
    .I0(timer0_reload_storage_22_1205),
    .I1(timer0_reload_storage_6_1221),
    .I2(timer0_reload_storage_30_1197),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT73_6221 )
  );
  LUT5 #(
    .INIT ( 32'hFFFCFFAF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT75  (
    .I0(timer0_load_storage_14_1181),
    .I1(timer0_load_storage_22_1173),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT74_6222 )
  );
  LUT6 #(
    .INIT ( 64'hCCAAFFFFFFF0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT84  (
    .I0(timer0_reload_storage_23_1204),
    .I1(timer0_reload_storage_7_1220),
    .I2(timer0_reload_storage_31_1196),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT83_6225 )
  );
  LUT5 #(
    .INIT ( 32'hFFFCFFAF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT85  (
    .I0(timer0_load_storage_15_1180),
    .I1(timer0_load_storage_23_1172),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT84_6226 )
  );
  LUT6 #(
    .INIT ( 64'hAAFFFFF0FFCCFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11  (
    .I0(timer0_reload_storage_0_1227),
    .I1(timer0_reload_storage_24_1203),
    .I2(timer0_load_storage_16_1179),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFCCFFAAF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT12  (
    .I0(timer0_load_storage_8_1187),
    .I1(timer0_reload_storage_8_1219),
    .I2(timer0_load_storage_24_1171),
    .I3(interface_adr0[1]),
    .I4(interface_adr0[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT12_6228 )
  );
  LUT5 #(
    .INIT ( 32'hFCAFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT13  (
    .I0(timer0_load_storage_0_1195),
    .I1(timer0_reload_storage_16_1211),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT13_6229 )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/modulus_q_d_SW1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/valid_d_4277 ),
    .O(N3941)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \lm32_cpu/modulus_q_d  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/icache_refill_request ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(N3941),
    .O(\lm32_cpu/modulus_q_d_3647 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>16 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>13 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>18 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>18 )
  );
  LUT5 #(
    .INIT ( 32'h20222220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211  (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(wb2csr_state_1029),
    .I2(rhs_array_muxed32[0]),
    .I3(rhs_array_muxed32[1]),
    .I4(rhs_array_muxed32[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT2211_3224 )
  );
  LUT6 #(
    .INIT ( 64'hBABABABABAAA8AAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT43  (
    .I0(dna_status[51]),
    .I1(wb2csr_state_1029),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(rhs_array_muxed32[2]),
    .I4(dna_status[19]),
    .I5(rhs_array_muxed32[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT42_6326 )
  );
  LUT6 #(
    .INIT ( 64'h4444444404440404 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010918  (
    .I0(N3961),
    .I1(\lm32_cpu/mc_arithmetic/Mmux__n010913_6772 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .O(\lm32_cpu/mc_arithmetic/_n0109 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1024_o ),
    .I1(spiflash_sr[15]),
    .I2(spiflash_clk_710),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[13]),
    .I5(rhs_array_muxed32[5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_417_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1024_o ),
    .I1(spiflash_sr[14]),
    .I2(spiflash_clk_710),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[12]),
    .I5(rhs_array_muxed32[4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_418_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1024_o ),
    .I1(spiflash_sr[13]),
    .I2(spiflash_clk_710),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[11]),
    .I5(rhs_array_muxed32[3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_419_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1024_o ),
    .I1(spiflash_sr[12]),
    .I2(spiflash_clk_710),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[10]),
    .I5(rhs_array_muxed32[2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_420_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1024_o ),
    .I1(spiflash_sr[11]),
    .I2(spiflash_clk_710),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[9]),
    .I5(rhs_array_muxed32[1]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_421_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o124  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1024_o ),
    .I1(spiflash_sr[10]),
    .I2(spiflash_clk_710),
    .I3(spiflash_i1[0]),
    .I4(spiflash_sr[8]),
    .I5(rhs_array_muxed32[0]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_422_o )
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/load_q_x1  (
    .I0(\lm32_cpu/load_x_4130 ),
    .I1(\lm32_cpu/valid_x_4276 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I4(\lm32_cpu/stall_m41 ),
    .O(\lm32_cpu/load_q_x )
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  _n480011 (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_choose_req_grant_FSM_FFd2_580),
    .I2(_n3631),
    .I3(rhs_array_muxed6),
    .I4(sdram_bankmachine1_cmd_valid),
    .I5(sdram_bankmachine1_cmd_payload_is_write),
    .O(sdram_bankmachine1_twtpcon_valid)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/instruction_unit/_n0211_inv1  (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I2(interface0_soc_bus_ack1),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/_n0211_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \lm32_cpu/branch_m_exception_m_OR_510_o1  (
    .I0(\lm32_cpu/branch_m_4050 ),
    .I1(\lm32_cpu/valid_m_4275 ),
    .I2(\lm32_cpu/condition_met_m_4039 ),
    .I3(\lm32_cpu/branch_predict_taken_m_4048 ),
    .I4(\lm32_cpu/branch_predict_m_4049 ),
    .I5(\lm32_cpu/exception_m_4047 ),
    .O(\lm32_cpu/branch_m_exception_m_OR_510_o )
  );
  LUT4 #(
    .INIT ( 16'h008A ))
  \bankmachine0_state_FSM_FFd2-In21  (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_749),
    .I1(sdram_sequencer_done1_455),
    .I2(refresher_state_FSM_FFd1_562),
    .I3(refresher_state_FSM_FFd2_561),
    .O(\bankmachine0_state_FSM_FFd2-In2_3158 )
  );
  LUT6 #(
    .INIT ( 64'h2020202020207520 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I3(\lm32_cpu/modulus_q_d_3647 ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re31 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(wb2csr_state_1029),
    .I3(basesoc_grant_1053),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I5(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o1),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re3)
  );
  LUT6 #(
    .INIT ( 64'h0010000000000000 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re41 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(wb2csr_state_1029),
    .I4(basesoc_grant_1053),
    .I5(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o1),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re4)
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \bankmachine1_state_FSM_FFd2-In211  (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_790),
    .I1(refresher_state_FSM_FFd2_561),
    .I2(refresher_state_FSM_FFd1_562),
    .I3(sdram_sequencer_done1_455),
    .O(\bankmachine1_state_FSM_FFd2-In21 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  uart_tx_clear1 (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I1(wb2csr_state_1029),
    .I2(basesoc_csrbankarray_csrbank1_scratch0_re12),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(uart_tx_clear)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  uart_rx_clear1 (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I1(wb2csr_state_1029),
    .I2(basesoc_csrbankarray_csrbank1_scratch0_re12),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(uart_rx_clear)
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  sdram_command_issue_re1 (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(basesoc_csrbankarray_csrbank1_scratch1_re11),
    .I3(wb2csr_state_1029),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .O(sdram_command_issue_re)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  \Mcount_sdram_twtrcon_count_xor<0>11  (
    .I0(sdram_twtrcon_count[0]),
    .I1(rhs_array_muxed6),
    .I2(\Mcount_sdram_twtrcon_count_xor<1>113_6356 ),
    .O(Mcount_sdram_twtrcon_count)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  Mmux_sdram_bankmachine1_cmd_payload_is_write11 (
    .I0(_n3701),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_we_791),
    .I2(sdram_bankmachine1_row_hit),
    .I3(sdram_bankmachine1_row_opened_1036),
    .I4(\bankmachine1_state_FSM_FFd2-In21 ),
    .O(sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT3 #(
    .INIT ( 8'h57 ))
  \sdram_choose_req_grant_FSM_FFd2-In11  (
    .I0(sdram_bankmachine0_cmd_valid),
    .I1(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o2_6348),
    .I2(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o1_6347),
    .O(\sdram_choose_req_grant_FSM_FFd2-In1_3223 )
  );
  LUT4 #(
    .INIT ( 16'hB00B ))
  \Mcount_sdram_twtrcon_count_xor<1>12  (
    .I0(\Mcount_sdram_twtrcon_count_xor<1>113_6356 ),
    .I1(rhs_array_muxed6),
    .I2(sdram_twtrcon_count[0]),
    .I3(sdram_twtrcon_count[1]),
    .O(Mcount_sdram_twtrcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_twtrcon_count_xor<2>12  (
    .I0(sdram_twtrcon_count[2]),
    .I1(sdram_twtrcon_count[0]),
    .I2(sdram_twtrcon_count[1]),
    .I3(rhs_array_muxed6),
    .I4(_n3631),
    .I5(\Mcount_sdram_twtrcon_count_xor<2>112_6352 ),
    .O(Mcount_sdram_twtrcon_count2)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o1  (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I2(interface0_soc_bus_ack1),
    .O(\lm32_cpu/instruction_unit/GND_28_o_i_ack_i_MUX_970_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/load_store_unit/_n0310_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(basesoc_grant_1053),
    .I2(interface0_soc_bus_ack1),
    .O(\lm32_cpu/load_store_unit/_n0310_inv )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAEAAAAAAA ))
  Mmux_cache_data_port_dat_w1131 (
    .I0(Mmux_cache_data_port_dat_w1121_3207),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I2(Mmux_cache_data_port_dat_w11032),
    .I3(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_wait1),
    .O(cache_data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAEAAAAAAA ))
  Mmux_cache_data_port_dat_w1121 (
    .I0(Mmux_cache_data_port_dat_w1121_3207),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I2(Mmux_cache_data_port_dat_w11032),
    .I3(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_wait1),
    .O(cache_data_port_we[2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAEAAAAAAA ))
  Mmux_cache_data_port_dat_w1102 (
    .I0(Mmux_cache_data_port_dat_w1105),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I2(Mmux_cache_data_port_dat_w11032),
    .I3(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_wait1),
    .O(cache_data_port_we[0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAEAAAAAAA ))
  Mmux_cache_data_port_dat_w1111 (
    .I0(Mmux_cache_data_port_dat_w1105),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I2(Mmux_cache_data_port_dat_w11032),
    .I3(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_wait1),
    .O(cache_data_port_we[1])
  );
  LUT4 #(
    .INIT ( 16'h8828 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT231  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(interface0_soc_bus_ack1),
    .I3(basesoc_grant_1053),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h88882888 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT261  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I3(interface0_soc_bus_ack1),
    .I4(basesoc_grant_1053),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/load_store_unit/Mmux_GND_33_o_GND_33_o_MUX_1054_o11  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(basesoc_grant_1053),
    .I2(interface0_soc_bus_ack1),
    .I3(\lm32_cpu/load_store_unit/dcache/refilling_4450 ),
    .O(\lm32_cpu/load_store_unit/GND_33_o_GND_33_o_MUX_1054_o )
  );
  LUT6 #(
    .INIT ( 64'h0700070007000707 ))
  \lm32_cpu/instruction_unit/stall_d_inv1  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a2_6632 ),
    .I5(\lm32_cpu/stall_a4_6634 ),
    .O(\lm32_cpu/instruction_unit/icache/enable )
  );
  LUT4 #(
    .INIT ( 16'h320C ))
  sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o_SW0 (
    .I0(sdram_bankmachine2_twtpcon_ready_1041),
    .I1(bankmachine2_state_FSM_FFd1_571),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(bankmachine2_state_FSM_FFd3_574),
    .O(N941)
  );
  LUT4 #(
    .INIT ( 16'h320C ))
  sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o1 (
    .I0(sdram_bankmachine1_twtpcon_ready_1038),
    .I1(bankmachine1_state_FSM_FFd1_567),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(bankmachine1_state_FSM_FFd3_570),
    .O(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o1_6280)
  );
  LUT6 #(
    .INIT ( 64'h000E000A000C0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT111  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I2(interface_adr0[4]),
    .I3(interface_adr0[3]),
    .I4(\basesoc_csrbankarray_csrbank5_sel<13>2 ),
    .I5(\basesoc_csrbankarray_csrbank5_sel<13>1_3203 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 )
  );
  LUT6 #(
    .INIT ( 64'hF1F0F0F0F0F0F0F0 ))
  sys_rst_cpu_reset_OR_543_o1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(wb2csr_state_1029),
    .I2(sys_rst),
    .I3(basesoc_csrbankarray_csrbank1_scratch3_re12),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I5(basesoc_csrbankarray_csrbank1_sel),
    .O(sys_rst_cpu_reset_OR_543_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \lm32_cpu/load_store_unit/_n0410<0>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [31]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_5205 ),
    .I2(\lm32_cpu/operand_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/load_store_unit/size_w [1]),
    .O(\lm32_cpu/load_store_unit/_n0410 [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(sdram_max_time0_inv),
    .I1(N1041),
    .I2(sdram_bankmachine2_cmd_payload_is_read),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(sdram_bankmachine3_cmd_valid),
    .I5(sdram_bankmachine3_cmd_payload_is_read),
    .O(N72)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux1013  (
    .I0(\lm32_cpu/instruction_unit/pc_x [2]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux1011_6689 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux101102  (
    .I0(\lm32_cpu/instruction_unit/pc_x [5]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux101101_6691 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux101122  (
    .I0(\lm32_cpu/instruction_unit/pc_x [6]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux101121_6693 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux101142  (
    .I0(\lm32_cpu/instruction_unit/pc_x [7]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux101141_6695 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux101162  (
    .I0(\lm32_cpu/instruction_unit/pc_x [8]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux101161_6697 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux101182  (
    .I0(\lm32_cpu/instruction_unit/pc_x [9]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux101181_6699 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux10162  (
    .I0(\lm32_cpu/instruction_unit/pc_x [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux10161_6705 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux10182  (
    .I0(\lm32_cpu/instruction_unit/pc_x [4]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux10181_6707 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux3112  (
    .I0(\lm32_cpu/instruction_unit/pc_x [10]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux3111_6709 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/instruction_unit/mux3312  (
    .I0(\lm32_cpu/instruction_unit/pc_x [11]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/exception_m_4047 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux3311_6711 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re1 (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I2(basesoc_csrbankarray_csrbank1_scratch0_re12),
    .I3(wb2csr_state_1029),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(wb2csr_state_1029),
    .I2(basesoc_csrbankarray_csrbank1_scratch3_re12),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re)
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  basesoc_csrbankarray_csrbank3_dfii_control0_re1 (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(basesoc_csrbankarray_csrbank1_scratch3_re12),
    .I3(wb2csr_state_1029),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .O(basesoc_csrbankarray_csrbank3_dfii_control0_re)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(wb2csr_state_1029),
    .I2(basesoc_csrbankarray_csrbank1_scratch1_re11),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h2000000000000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re1 (
    .I0(basesoc_csrbankarray_csrbank5_en0_re1),
    .I1(interface_adr0[3]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I5(basesoc_csrbankarray_csrbank3_sel),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re1 (
    .I0(basesoc_csrbankarray_csrbank5_en0_re2),
    .I1(interface_adr0[3]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I5(basesoc_csrbankarray_csrbank3_sel),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re1 (
    .I0(basesoc_csrbankarray_csrbank5_en0_re1),
    .I1(interface_adr0[3]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I5(basesoc_csrbankarray_csrbank3_sel),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/csr_write_enable_k_q_x1  (
    .I0(\lm32_cpu/csr_write_enable_x_4118 ),
    .I1(\lm32_cpu/valid_x_4276 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/csr_write_enable_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT141  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [23]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0141 ),
    .I4(\lm32_cpu/branch_target_d [23]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT151  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [24]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0151 ),
    .I4(\lm32_cpu/branch_target_d [24]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT161  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [25]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0161 ),
    .I4(\lm32_cpu/branch_target_d [25]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT171  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [26]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0171 ),
    .I4(\lm32_cpu/branch_target_d [26]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT181  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [27]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0181 ),
    .I4(\lm32_cpu/branch_target_d [27]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT191  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [28]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0191 ),
    .I4(\lm32_cpu/branch_target_d [28]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT201  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [29]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0201 ),
    .I4(\lm32_cpu/branch_target_d [29]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT211  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [30]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0212 ),
    .I4(\lm32_cpu/branch_target_d [30]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT221  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [31]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0221 ),
    .I4(\lm32_cpu/branch_target_d [31]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o),
    .I2(sdram_bankmachine1_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd1-In4_6351 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  sdram_bankmachine3_twtpcon_count_0_glue_set (
    .I0(sdram_bankmachine3_cmd_valid),
    .I1(\bankmachine3_state_FSM_FFd2-In11 ),
    .I2(Mmux_array_muxed212),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .I4(Mmux_sdram_bankmachine3_cmd_valid12),
    .I5(sdram_bankmachine3_twtpcon_count_0_glue_ce_6868),
    .O(sdram_bankmachine3_twtpcon_count_0_glue_set_6869)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  sdram_bankmachine3_twtpcon_count_1_glue_set (
    .I0(sdram_bankmachine3_cmd_valid),
    .I1(\bankmachine3_state_FSM_FFd2-In11 ),
    .I2(Mmux_array_muxed212),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .I4(Mmux_sdram_bankmachine3_cmd_valid12),
    .I5(sdram_bankmachine3_twtpcon_count_1_glue_ce_6870),
    .O(sdram_bankmachine3_twtpcon_count_1_glue_set_6871)
  );
  LUT6 #(
    .INIT ( 64'h0000002000000000 ))
  \lm32_cpu/load_store_unit/dcache/_n0149_inv1  (
    .I0(\lm32_cpu/load_q_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I2(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I3(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .O(\lm32_cpu/load_store_unit/dcache/_n0149_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In13  (
    .I0(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .I2(\lm32_cpu/load_q_m ),
    .I3(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_6754 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  basesoc_csrbankarray_csrbank1_scratch0_re1 (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I2(basesoc_csrbankarray_csrbank1_scratch0_re12),
    .I3(wb2csr_state_1029),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .O(basesoc_csrbankarray_csrbank1_scratch0_re)
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  basesoc_csrbankarray_csrbank1_scratch2_re1 (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(basesoc_csrbankarray_csrbank1_scratch1_re11),
    .I3(wb2csr_state_1029),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .O(basesoc_csrbankarray_csrbank1_scratch2_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank1_scratch3_re1 (
    .I0(wb2csr_state_1029),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(basesoc_csrbankarray_csrbank1_sel),
    .I3(basesoc_csrbankarray_csrbank1_scratch3_re12),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(basesoc_csrbankarray_csrbank1_scratch3_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank1_scratch1_re1 (
    .I0(wb2csr_state_1029),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(basesoc_csrbankarray_csrbank1_sel),
    .I3(basesoc_csrbankarray_csrbank1_scratch1_re11),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(basesoc_csrbankarray_csrbank1_scratch1_re)
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/eret_k_q_x1  (
    .I0(\lm32_cpu/eret_x_4119 ),
    .I1(\lm32_cpu/valid_x_4276 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/eret_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT110  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [2]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0110 ),
    .I4(\lm32_cpu/branch_target_d [2]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT210  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [12]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_021 ),
    .I4(\lm32_cpu/branch_target_d [12]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT31  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [13]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_031 ),
    .I4(\lm32_cpu/branch_target_d [13]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT41  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [14]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_041 ),
    .I4(\lm32_cpu/branch_target_d [14]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT51  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [15]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_051 ),
    .I4(\lm32_cpu/branch_target_d [15]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT61  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [16]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_061 ),
    .I4(\lm32_cpu/branch_target_d [16]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT71  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [17]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_071 ),
    .I4(\lm32_cpu/branch_target_d [17]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT81  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [18]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_081 ),
    .I4(\lm32_cpu/branch_target_d [18]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT91  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [19]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_091 ),
    .I4(\lm32_cpu/branch_target_d [19]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT101  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [20]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0101 ),
    .I4(\lm32_cpu/branch_target_d [20]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT111  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [21]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_01112_6502 ),
    .I4(\lm32_cpu/branch_target_d [21]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT121  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [3]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0111 ),
    .I4(\lm32_cpu/branch_target_d [3]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT131  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [22]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0131 ),
    .I4(\lm32_cpu/branch_target_d [22]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT231  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [4]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0121 ),
    .I4(\lm32_cpu/branch_target_d [4]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT241  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [5]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0231 ),
    .I4(\lm32_cpu/branch_target_d [5]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT251  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [6]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0241 ),
    .I4(\lm32_cpu/branch_target_d [6]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT261  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [7]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0251 ),
    .I4(\lm32_cpu/branch_target_d [7]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT271  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [8]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0261 ),
    .I4(\lm32_cpu/branch_target_d [8]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT281  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [9]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0271 ),
    .I4(\lm32_cpu/branch_target_d [9]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT291  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [10]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0281 ),
    .I4(\lm32_cpu/branch_target_d [10]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT301  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [11]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/raw_x_0291 ),
    .I4(\lm32_cpu/branch_target_d [11]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux10122  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [30]),
    .O(\lm32_cpu/instruction_unit/mux10121_6701 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux10142  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [31]),
    .O(\lm32_cpu/instruction_unit/mux10141_6703 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux3512  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [12]),
    .O(\lm32_cpu/instruction_unit/mux3511_6713 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux3712  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [13]),
    .O(\lm32_cpu/instruction_unit/mux3711_6715 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux3912  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [14]),
    .O(\lm32_cpu/instruction_unit/mux3911_6717 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux4112  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [15]),
    .O(\lm32_cpu/instruction_unit/mux4111_6719 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux4312  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [16]),
    .O(\lm32_cpu/instruction_unit/mux4311_6721 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux4512  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [17]),
    .O(\lm32_cpu/instruction_unit/mux4511_6723 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux4712  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [18]),
    .O(\lm32_cpu/instruction_unit/mux4711_6725 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux4912  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [19]),
    .O(\lm32_cpu/instruction_unit/mux4911_6727 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux5112  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [20]),
    .O(\lm32_cpu/instruction_unit/mux5111_6729 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux5312  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [21]),
    .O(\lm32_cpu/instruction_unit/mux5311_6731 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux5512  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [22]),
    .O(\lm32_cpu/instruction_unit/mux5511_6733 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux5712  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [23]),
    .O(\lm32_cpu/instruction_unit/mux5711_6735 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux5912  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [24]),
    .O(\lm32_cpu/instruction_unit/mux5911_6737 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux912  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [25]),
    .O(\lm32_cpu/instruction_unit/mux911_6739 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux932  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [26]),
    .O(\lm32_cpu/instruction_unit/mux931_6741 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux952  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [27]),
    .O(\lm32_cpu/instruction_unit/mux951_6743 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux972  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [28]),
    .O(\lm32_cpu/instruction_unit/mux971_6745 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/instruction_unit/mux992  (
    .I0(\lm32_cpu/branch_taken_m_3572 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_mispredict_taken_m ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/instruction_unit/pc_x [29]),
    .O(\lm32_cpu/instruction_unit/mux991_6747 )
  );
  LUT5 #(
    .INIT ( 32'hFF5DFFFF ))
  \bankmachine3_state_FSM_FFd3-In3  (
    .I0(bankmachine3_state_FSM_FFd2_576),
    .I1(bankmachine3_state_FSM_FFd1_575),
    .I2(Mmux_sdram_bankmachine3_cmd_valid12),
    .I3(\bankmachine3_state_FSM_FFd3-In2_6338 ),
    .I4(bankmachine3_state_FSM_FFd3_578),
    .O(\bankmachine3_state_FSM_FFd3-In3_6339 )
  );
  LUT6 #(
    .INIT ( 64'h888A888AFFFF888A ))
  \bankmachine0_state_FSM_FFd3-In3  (
    .I0(bankmachine0_state_FSM_FFd3_566),
    .I1(\bankmachine0_state_FSM_FFd3-In1_6193 ),
    .I2(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o1_6347),
    .I3(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o2_6348),
    .I4(\bankmachine0_state_FSM_FFd3-In2_6194 ),
    .I5(bankmachine0_state_FSM_FFd1_563),
    .O(\bankmachine0_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hAA2AAA2AFFFFAA2A ))
  \bankmachine1_state_FSM_FFd3-In3  (
    .I0(bankmachine1_state_FSM_FFd3_570),
    .I1(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(\bankmachine1_state_FSM_FFd3-In1_6195 ),
    .I4(\bankmachine1_state_FSM_FFd3-In2_6196 ),
    .I5(bankmachine1_state_FSM_FFd1_567),
    .O(\bankmachine1_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \sram_we<2>1  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(sram_bus_cyc_sram_bus_we_AND_2_o4),
    .I2(basesoc_grant_1053),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .O(sram_we[2])
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \sram_we<3>1  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(sram_bus_cyc_sram_bus_we_AND_2_o4),
    .I2(basesoc_grant_1053),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .O(sram_we[3])
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \sram_we<0>1  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(sram_bus_cyc_sram_bus_we_AND_2_o4),
    .I2(basesoc_grant_1053),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .O(sram_we[0])
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \sram_we<1>1  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(sram_bus_cyc_sram_bus_we_AND_2_o4),
    .I2(basesoc_grant_1053),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .O(sram_we[1])
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \lm32_cpu/load_store_unit/_n0343_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/stall_m2_6596 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_807_o ),
    .O(\lm32_cpu/load_store_unit/_n0343_inv )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1481  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .I5(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh148 )
  );
  LUT5 #(
    .INIT ( 32'h01115555 ))
  \lm32_cpu/stall_m_inv1  (
    .I0(\lm32_cpu/stall_m2_6596 ),
    .I1(\lm32_cpu/stall_m3_6597 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/store_x_4129 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .O(\lm32_cpu/instruction_unit/stall_m_inv )
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT8_SW0  (
    .I0(uart_phy_storage_31_1228),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(wb2csr_state_1029),
    .I4(uart_phy_storage_23_953),
    .O(N761)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT7_SW0  (
    .I0(uart_phy_storage_30_1229),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(wb2csr_state_1029),
    .I4(uart_phy_storage_22_1009),
    .O(N781)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT4_SW0  (
    .I0(uart_phy_storage_27_1232),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(wb2csr_state_1029),
    .I4(uart_phy_storage_19_1011),
    .O(N801)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT6_SW0  (
    .I0(uart_phy_storage_29_1230),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(wb2csr_state_1029),
    .I4(uart_phy_storage_21_954),
    .O(N821)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT5_SW0  (
    .I0(uart_phy_storage_28_1231),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(wb2csr_state_1029),
    .I4(uart_phy_storage_20_1010),
    .O(N841)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT3_SW0  (
    .I0(uart_phy_storage_26_1233),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(wb2csr_state_1029),
    .I4(uart_phy_storage_18_1012),
    .O(N861)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT2_SW0  (
    .I0(uart_phy_storage_25_1234),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(wb2csr_state_1029),
    .I4(uart_phy_storage_17_1013),
    .O(N881)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1206_OUT1_SW0  (
    .I0(uart_phy_storage_24_1235),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(wb2csr_state_1029),
    .I4(uart_phy_storage_16_955),
    .O(N901)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT63  (
    .I0(sdram_wrdata_storage_13_1150),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(wb2csr_state_1029),
    .I4(sdram_wrdata_storage[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT63_6283 )
  );
  LUT4 #(
    .INIT ( 16'h7EFF ))
  \Mcount_sdram_twtrcon_count_xor<1>111  (
    .I0(bankmachine3_state_FSM_FFd3_578),
    .I1(bankmachine3_state_FSM_FFd2_576),
    .I2(bankmachine3_state_FSM_FFd1_575),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .O(\Mcount_sdram_twtrcon_count_xor<1>111_6354 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [14]),
    .I4(\lm32_cpu/shifter/right_shift_result [17]),
    .I5(\lm32_cpu/operand_m [17]),
    .O(\lm32_cpu/Mmux_bypass_data_19 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [15]),
    .I4(\lm32_cpu/shifter/right_shift_result [16]),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/Mmux_bypass_data_18 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [16]),
    .I4(\lm32_cpu/shifter/right_shift_result [15]),
    .I5(\lm32_cpu/operand_m [15]),
    .O(\lm32_cpu/Mmux_bypass_data_17 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [17]),
    .I4(\lm32_cpu/shifter/right_shift_result [14]),
    .I5(\lm32_cpu/operand_m [14]),
    .O(\lm32_cpu/Mmux_bypass_data_16 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [18]),
    .I4(\lm32_cpu/shifter/right_shift_result [13]),
    .I5(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/Mmux_bypass_data_15 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [19]),
    .I4(\lm32_cpu/shifter/right_shift_result [12]),
    .I5(\lm32_cpu/operand_m [12]),
    .O(\lm32_cpu/Mmux_bypass_data_14 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1321  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [22]),
    .I4(\lm32_cpu/shifter/right_shift_result [9]),
    .I5(\lm32_cpu/operand_m [9]),
    .O(\lm32_cpu/Mmux_bypass_data_132_6443 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1311  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [23]),
    .I4(\lm32_cpu/shifter/right_shift_result [8]),
    .I5(\lm32_cpu/operand_m [8]),
    .O(\lm32_cpu/Mmux_bypass_data_131_6446 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [20]),
    .I4(\lm32_cpu/shifter/right_shift_result [11]),
    .I5(\lm32_cpu/operand_m [11]),
    .O(\lm32_cpu/Mmux_bypass_data_13 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1301  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [24]),
    .I4(\lm32_cpu/shifter/right_shift_result [7]),
    .I5(\lm32_cpu/operand_m [7]),
    .O(\lm32_cpu/Mmux_bypass_data_130 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1291  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [25]),
    .I4(\lm32_cpu/shifter/right_shift_result [6]),
    .I5(\lm32_cpu/operand_m [6]),
    .O(\lm32_cpu/Mmux_bypass_data_129 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1281  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [26]),
    .I4(\lm32_cpu/shifter/right_shift_result [5]),
    .I5(\lm32_cpu/operand_m [5]),
    .O(\lm32_cpu/Mmux_bypass_data_128 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1271  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [27]),
    .I4(\lm32_cpu/shifter/right_shift_result [4]),
    .I5(\lm32_cpu/operand_m [4]),
    .O(\lm32_cpu/Mmux_bypass_data_127 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1251  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [0]),
    .I4(\lm32_cpu/shifter/right_shift_result [31]),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/Mmux_bypass_data_125 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1241  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [1]),
    .I4(\lm32_cpu/shifter/right_shift_result [30]),
    .I5(\lm32_cpu/operand_m [30]),
    .O(\lm32_cpu/Mmux_bypass_data_124_6467 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1261  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [28]),
    .I4(\lm32_cpu/shifter/right_shift_result [3]),
    .I5(\lm32_cpu/operand_m [3]),
    .O(\lm32_cpu/Mmux_bypass_data_126 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1221  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [2]),
    .I4(\lm32_cpu/shifter/right_shift_result [29]),
    .I5(\lm32_cpu/operand_m [29]),
    .O(\lm32_cpu/Mmux_bypass_data_122_6473 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1211  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [3]),
    .I4(\lm32_cpu/shifter/right_shift_result [28]),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/Mmux_bypass_data_121_6476 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1201  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [4]),
    .I4(\lm32_cpu/shifter/right_shift_result [27]),
    .I5(\lm32_cpu/operand_m [27]),
    .O(\lm32_cpu/Mmux_bypass_data_120 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_121  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [21]),
    .I4(\lm32_cpu/shifter/right_shift_result [10]),
    .I5(\lm32_cpu/operand_m [10]),
    .O(\lm32_cpu/Mmux_bypass_data_12 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [5]),
    .I4(\lm32_cpu/shifter/right_shift_result [26]),
    .I5(\lm32_cpu/operand_m [26]),
    .O(\lm32_cpu/Mmux_bypass_data_119 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [6]),
    .I4(\lm32_cpu/shifter/right_shift_result [25]),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/Mmux_bypass_data_118 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [7]),
    .I4(\lm32_cpu/shifter/right_shift_result [24]),
    .I5(\lm32_cpu/operand_m [24]),
    .O(\lm32_cpu/Mmux_bypass_data_117 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [8]),
    .I4(\lm32_cpu/shifter/right_shift_result [23]),
    .I5(\lm32_cpu/operand_m [23]),
    .O(\lm32_cpu/Mmux_bypass_data_116 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [9]),
    .I4(\lm32_cpu/shifter/right_shift_result [22]),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/Mmux_bypass_data_115 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [10]),
    .I4(\lm32_cpu/shifter/right_shift_result [21]),
    .I5(\lm32_cpu/operand_m [21]),
    .O(\lm32_cpu/Mmux_bypass_data_114 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [11]),
    .I4(\lm32_cpu/shifter/right_shift_result [20]),
    .I5(\lm32_cpu/operand_m [20]),
    .O(\lm32_cpu/Mmux_bypass_data_113 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1231  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [29]),
    .I4(\lm32_cpu/shifter/right_shift_result [2]),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/Mmux_bypass_data_1231_6506 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1111  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [12]),
    .I4(\lm32_cpu/shifter/right_shift_result [19]),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/Mmux_bypass_data_111_6509 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1101  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [13]),
    .I4(\lm32_cpu/shifter/right_shift_result [18]),
    .I5(\lm32_cpu/operand_m [18]),
    .O(\lm32_cpu/Mmux_bypass_data_110 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<1>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_1_1226),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<1>_FRB_1315 ),
    .I4(timer0_load_storage_1_1194),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<1>_2598 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<2>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_2_1225),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<2>_FRB_1314 ),
    .I4(timer0_load_storage_2_1193),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<2>_2600 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<3>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_3_1224),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<3>_FRB_1313 ),
    .I4(timer0_load_storage_3_1192),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<3>_2602 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<4>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_4_1223),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<4>_FRB_1312 ),
    .I4(timer0_load_storage_4_1191),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<4>_2604 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<5>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_5_1222),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<5>_FRB_1311 ),
    .I4(timer0_load_storage_5_1190),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<5>_2606 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<6>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_6_1221),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<6>_FRB_1310 ),
    .I4(timer0_load_storage_6_1189),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<6>_2608 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<7>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_7_1220),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<7>_FRB_1309 ),
    .I4(timer0_load_storage_7_1188),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<7>_2610 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<8>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_8_1219),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<8>_FRB_1308 ),
    .I4(timer0_load_storage_8_1187),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<8>_2612 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<9>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_9_1218),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<9>_FRB_1307 ),
    .I4(timer0_load_storage_9_1186),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<9>_2614 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<10>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_10_1217),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<10>_FRB_1306 ),
    .I4(timer0_load_storage_10_1185),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<10>_2616 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<11>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_11_1216),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<11>_FRB_1305 ),
    .I4(timer0_load_storage_11_1184),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<11>_2618 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<12>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_12_1215),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<12>_FRB_1304 ),
    .I4(timer0_load_storage_12_1183),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<12>_2620 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<13>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_13_1214),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<13>_FRB_1303 ),
    .I4(timer0_load_storage_13_1182),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<13>_2622 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<14>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_14_1213),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<14>_FRB_1302 ),
    .I4(timer0_load_storage_14_1181),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<14>_2624 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<15>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_15_1212),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<15>_FRB_1301 ),
    .I4(timer0_load_storage_15_1180),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<15>_2626 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<16>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_16_1211),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<16>_FRB_1300 ),
    .I4(timer0_load_storage_16_1179),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<16>_2628 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_d_result_0141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I2(\lm32_cpu/shifter/direction_m_5637 ),
    .I3(\lm32_cpu/shifter/right_shift_result [30]),
    .I4(\lm32_cpu/shifter/right_shift_result [1]),
    .I5(\lm32_cpu/operand_m [1]),
    .O(\lm32_cpu/Mmux_bypass_data_112_6513 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<17>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_17_1210),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<17>_FRB_1299 ),
    .I4(timer0_load_storage_17_1178),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<17>_2630 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<18>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_18_1209),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<18>_FRB_1298 ),
    .I4(timer0_load_storage_18_1177),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<18>_2632 )
  );
  LUT6 #(
    .INIT ( 64'h1F0F100011011000 ))
  \lm32_cpu/shifter/Sh311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/direction_x_4127 ),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/shifter/Sh31 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1511  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .I5(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh151 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1501  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .I5(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh150 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1491  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .I5(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh149 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT81  (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(wb2csr_state_1029),
    .I2(leds_storage[7]),
    .I3(rhs_array_muxed32[0]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT71  (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(wb2csr_state_1029),
    .I2(leds_storage[6]),
    .I3(rhs_array_muxed32[0]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT61  (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(wb2csr_state_1029),
    .I2(leds_storage[5]),
    .I3(rhs_array_muxed32[0]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT51  (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(wb2csr_state_1029),
    .I2(leds_storage[4]),
    .I3(rhs_array_muxed32[0]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000002000000000 ))
  \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_807_o1  (
    .I0(\lm32_cpu/load_m_4046 ),
    .I1(\lm32_cpu/load_store_unit/wb_load_complete_5204 ),
    .I2(\lm32_cpu/valid_m_4275 ),
    .I3(\lm32_cpu/exception_m_4047 ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I5(\lm32_cpu/load_store_unit/wb_select_m_5165 ),
    .O(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_807_o )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh140_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh281_5544 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh271_5521 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N2141)
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<19>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_19_1208),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<19>_FRB_1297 ),
    .I4(timer0_load_storage_19_1176),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<19>_2634 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<20>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_20_1207),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<20>_FRB_1296 ),
    .I4(timer0_load_storage_20_1175),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<20>_2636 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<21>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_21_1206),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<21>_FRB_1295 ),
    .I4(timer0_load_storage_21_1174),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<21>_2638 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<22>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_22_1205),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<22>_FRB_1294 ),
    .I4(timer0_load_storage_22_1173),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<22>_2640 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<23>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_23_1204),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<23>_FRB_1293 ),
    .I4(timer0_load_storage_23_1172),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<23>_2642 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<24>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_24_1203),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<24>_FRB_1292 ),
    .I4(timer0_load_storage_24_1171),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<24>_2644 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<25>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_25_1202),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<25>_FRB_1291 ),
    .I4(timer0_load_storage_25_1170),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<25>_2646 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<26>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_26_1201),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<26>_FRB_1290 ),
    .I4(timer0_load_storage_26_1169),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<26>_2648 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<27>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_27_1200),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<27>_FRB_1289 ),
    .I4(timer0_load_storage_27_1168),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<27>_2650 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<25>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [25])
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<28>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_28_1199),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<28>_FRB_1288 ),
    .I4(timer0_load_storage_28_1167),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<28>_2652 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<26>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [26])
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<29>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_29_1198),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<29>_FRB_1287 ),
    .I4(timer0_load_storage_29_1166),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<29>_2654 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<27>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/load_store_unit/dcache_select_x1  (
    .I0(\lm32_cpu/adder_op_x_n_4128 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/load_store_unit/dcache_select_x )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<30>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_30_1197),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<30>_FRB_1286 ),
    .I4(timer0_load_storage_30_1165),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<30>_2656 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<28>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [28])
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \lm32_cpu/load_store_unit/_n0299_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/stall_m2_6596 ),
    .I4(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_807_o ),
    .O(\lm32_cpu/load_store_unit/_n0299_inv )
  );
  LUT6 #(
    .INIT ( 64'h8888800080008000 ))
  Mmux_cache_data_port_dat_w11211 (
    .I0(cache_3069),
    .I1(cache_state_FSM_FFd1_584),
    .I2(litedramwishbone2native_state_FSM_FFd2_585),
    .I3(new_master_wdata_ready_471),
    .I4(litedramwishbone2native_state_FSM_FFd1_586),
    .I5(new_master_rdata_valid4_473),
    .O(Mmux_cache_data_port_dat_w1121_3207)
  );
  LUT6 #(
    .INIT ( 64'h2222200020002000 ))
  Mmux_cache_data_port_dat_w11051 (
    .I0(cache_state_FSM_FFd1_584),
    .I1(cache_3069),
    .I2(litedramwishbone2native_state_FSM_FFd2_585),
    .I3(new_master_wdata_ready_471),
    .I4(litedramwishbone2native_state_FSM_FFd1_586),
    .I5(new_master_rdata_valid4_473),
    .O(Mmux_cache_data_port_dat_w1105)
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<31>  (
    .I0(timer0_en_storage_948),
    .I1(timer0_reload_storage_31_1196),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1007_OUT<31>_FRB_1285 ),
    .I4(timer0_load_storage_31_1164),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_lut<31>_2657 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<29>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [29])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Mcount_sdram_time0_xor<4>11  (
    .I0(sdram_time0[4]),
    .I1(sdram_time0[3]),
    .I2(sdram_time0[0]),
    .I3(sdram_time0[1]),
    .I4(sdram_time0[2]),
    .O(\Result<4>4 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAABAA55555555 ))
  \Mcount_uart_rx_fifo_level0_lut<3>1  (
    .I0(uart_rx_fifo_level0[3]),
    .I1(uart_rx_fifo_level0[1]),
    .I2(uart_rx_fifo_level0[2]),
    .I3(uart_rx_fifo_level0[4]),
    .I4(uart_rx_fifo_level0[0]),
    .I5(uart_phy_source_valid_560),
    .O(Mcount_uart_rx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hEFEEFFFE01001110 ))
  \lm32_cpu/shifter/Sh142_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(N2061),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(N2101)
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh141_SW0  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/operand_1_x [3]),
    .I4(\lm32_cpu/shifter/Sh281_5544 ),
    .I5(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(N2121)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_88  (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_578),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(\rhs_array_muxed8<1>_88_3026 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_717  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(\rhs_array_muxed8<1>_717_3027 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_68  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(\rhs_array_muxed8<1>_68_3029 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_715  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(\rhs_array_muxed8<1>_715_3030 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_67  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(\rhs_array_muxed8<1>_67_3031 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_86  (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_578),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O(\rhs_array_muxed8<1>_86_3032 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_713  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\rhs_array_muxed8<1>_713_3033 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_66  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(\rhs_array_muxed8<1>_66_3035 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_711  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(\rhs_array_muxed8<1>_711_3036 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_65  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(\rhs_array_muxed8<1>_65_3037 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_84  (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_578),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(\rhs_array_muxed8<1>_84_3038 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_79  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(\rhs_array_muxed8<1>_79_3039 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_64  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(\rhs_array_muxed8<1>_64_3041 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_83  (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_578),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(\rhs_array_muxed8<1>_83_3042 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_77  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(\rhs_array_muxed8<1>_77_3043 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_63  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(\rhs_array_muxed8<1>_63_3045 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_82  (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_578),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(\rhs_array_muxed8<1>_82_3046 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_75  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(\rhs_array_muxed8<1>_75_3047 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_62  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(\rhs_array_muxed8<1>_62_3049 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_81  (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_578),
    .I2(bankmachine3_state_FSM_FFd2_576),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(\rhs_array_muxed8<1>_81_3050 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_73  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(\rhs_array_muxed8<1>_73_3051 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_61  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(\rhs_array_muxed8<1>_61_3053 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_71  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_574),
    .I2(bankmachine2_state_FSM_FFd2_572),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(\rhs_array_muxed8<1>_71_3054 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_6  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_566),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(\rhs_array_muxed8<1>_6_3055 )
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \bankmachine2_state_FSM_FFd2-In41  (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_831),
    .I1(refresher_state_FSM_FFd2_561),
    .I2(refresher_state_FSM_FFd1_562),
    .I3(sdram_sequencer_done1_455),
    .O(\bankmachine2_state_FSM_FFd2-In4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  array_muxed4_INV_336_o7 (
    .I0(sdram_bankmachine3_row_opened_1042),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .I2(refresher_state_FSM_FFd1_562),
    .I3(sdram_sequencer_done1_455),
    .I4(refresher_state_FSM_FFd2_561),
    .I5(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .O(array_muxed4_INV_336_o7_6182)
  );
  LUT6 #(
    .INIT ( 64'h0100010000000100 ))
  \bankmachine3_state_FSM_FFd2-In1  (
    .I0(bankmachine3_state_FSM_FFd2_576),
    .I1(refresher_state_FSM_FFd2_561),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I4(refresher_state_FSM_FFd1_562),
    .I5(sdram_sequencer_done1_455),
    .O(\bankmachine3_state_FSM_FFd2-In1_6340 )
  );
  LUT6 #(
    .INIT ( 64'h8888800080008000 ))
  Mmux_cache_data_port_dat_w1141 (
    .I0(sdram_storage[0]),
    .I1(cache_state_FSM_FFd1_584),
    .I2(litedramwishbone2native_state_FSM_FFd2_585),
    .I3(new_master_wdata_ready_471),
    .I4(litedramwishbone2native_state_FSM_FFd1_586),
    .I5(new_master_rdata_valid4_473),
    .O(Mmux_cache_data_port_dat_w114_3143)
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_785_o1  (
    .I0(\lm32_cpu/valid_m_4275 ),
    .I1(\lm32_cpu/exception_m_4047 ),
    .I2(\lm32_cpu/store_m_4045 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .O(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_785_o )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  timer0_zero_trigger1 (
    .I0(timer0_zero_trigger_INV_302_o_8[31]),
    .I1(\timer0_zero_trigger_INV_302_o<31>1_6100 ),
    .I2(\timer0_zero_trigger_INV_302_o<31>2_6101 ),
    .I3(\timer0_zero_trigger_INV_302_o<31>3_6102 ),
    .I4(\timer0_zero_trigger_INV_302_o<31>4_6103 ),
    .I5(\timer0_zero_trigger_INV_302_o<31>5_6104 ),
    .O(timer0_zero_trigger)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  Mcount_uart_phy_tx_bitcount_val1 (
    .I0(sys_rst),
    .I1(uart_tx_fifo_readable_1026),
    .I2(uart_phy_tx_busy_1022),
    .I3(uart_phy_sink_ready_559),
    .O(Mcount_uart_phy_tx_bitcount_val)
  );
  LUT6 #(
    .INIT ( 64'h4544555401001110 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT11  (
    .I0(\lm32_cpu/exception_m_4047 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_4055 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_4054 ),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(N1561),
    .I5(\lm32_cpu/condition_met_m_4039 ),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \lm32_cpu/interrupt_unit/Mmux_eie_ie_MUX_1410_o11  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/exception_w_4278 ),
    .I2(\lm32_cpu/valid_w_4319 ),
    .I3(\lm32_cpu/interrupt_unit/ie_4562 ),
    .O(\lm32_cpu/interrupt_unit/eie_ie_MUX_1410_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  Mmux_array_muxed121 (
    .I0(sdram_cmd_payload_a[10]),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(multiplexer_state_FSM_FFd2_582),
    .I3(multiplexer_state_FSM_FFd3_583),
    .O(Mmux_array_muxed12)
  );
  LUT6 #(
    .INIT ( 64'h45444544EFEE4544 ))
  \bankmachine3_state_FSM_FFd1-In2  (
    .I0(bankmachine3_state_FSM_FFd2_576),
    .I1(refresher_state_FSM_FFd2_561),
    .I2(sdram_sequencer_done1_455),
    .I3(refresher_state_FSM_FFd1_562),
    .I4(sdram_bankmachine3_twtpcon_ready_1044),
    .I5(bankmachine3_state_FSM_FFd1_575),
    .O(\bankmachine3_state_FSM_FFd1-In2_6286 )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  Mcount_uart_phy_rx_bitcount_val1 (
    .I0(sys_rst),
    .I1(uart_phy_rx_r_14),
    .I2(uart_phy_rx_busy_38),
    .I3(xilinxmultiregimpl0_regs1_12),
    .O(Mcount_uart_phy_rx_bitcount_val)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \lm32_cpu/instruction_unit/_n0204_inv1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache_refill_ready_4817 ),
    .O(\lm32_cpu/instruction_unit/_n0204_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \lm32_cpu/instruction_unit/_n0201_inv1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refilling_4450 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .O(\lm32_cpu/instruction_unit/_n0201_inv )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT81  (
    .I0(memdat_2[7]),
    .I1(uart_phy_tx_busy_1022),
    .I2(uart_tx_fifo_readable_1026),
    .I3(uart_phy_sink_ready_559),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT61  (
    .I0(uart_phy_tx_reg[6]),
    .I1(uart_phy_tx_busy_1022),
    .I2(uart_phy_sink_ready_559),
    .I3(uart_tx_fifo_readable_1026),
    .I4(memdat_2[5]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT71  (
    .I0(uart_phy_tx_reg[7]),
    .I1(uart_phy_tx_busy_1022),
    .I2(uart_phy_sink_ready_559),
    .I3(uart_tx_fifo_readable_1026),
    .I4(memdat_2[6]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT51  (
    .I0(uart_phy_tx_reg[5]),
    .I1(uart_phy_tx_busy_1022),
    .I2(uart_phy_sink_ready_559),
    .I3(uart_tx_fifo_readable_1026),
    .I4(memdat_2[4]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT31  (
    .I0(uart_phy_tx_reg[3]),
    .I1(uart_phy_tx_busy_1022),
    .I2(uart_phy_sink_ready_559),
    .I3(uart_tx_fifo_readable_1026),
    .I4(memdat_2[2]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT41  (
    .I0(uart_phy_tx_reg[4]),
    .I1(uart_phy_tx_busy_1022),
    .I2(uart_phy_sink_ready_559),
    .I3(uart_tx_fifo_readable_1026),
    .I4(memdat_2[3]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT21  (
    .I0(uart_phy_tx_reg[2]),
    .I1(uart_phy_tx_busy_1022),
    .I2(uart_phy_sink_ready_559),
    .I3(uart_tx_fifo_readable_1026),
    .I4(memdat_2[1]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT11  (
    .I0(uart_phy_tx_reg[1]),
    .I1(uart_phy_tx_busy_1022),
    .I2(uart_phy_sink_ready_559),
    .I3(uart_tx_fifo_readable_1026),
    .I4(memdat_2[0]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AFFDFAA8AAA8A ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_561),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(multiplexer_state_FSM_FFd2_582),
    .I3(multiplexer_state_FSM_FFd1_581),
    .I4(refresher_state_FSM_FFd1_562),
    .I5(sdram_postponer_req_o_452),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \uart_tx_trigger<4>1  (
    .I0(uart_tx_fifo_level0[3]),
    .I1(uart_tx_fifo_level0[1]),
    .I2(uart_tx_fifo_level0[2]),
    .I3(uart_tx_fifo_level0[0]),
    .I4(uart_tx_fifo_level0[4]),
    .O(uart_tx_trigger)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_dna_cnt_xor<3>11  (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .O(\Result<3>4 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT41  (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[2]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0400FFFF04000400 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(multiplexer_state_FSM_FFd3_583),
    .I1(refresher_state_FSM_FFd2_561),
    .I2(multiplexer_state_FSM_FFd1_581),
    .I3(multiplexer_state_FSM_FFd2_582),
    .I4(sdram_sequencer_done1_455),
    .I5(refresher_state_FSM_FFd1_562),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mcount_dna_cnt_xor<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[3]),
    .O(Result[4])
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_291_o11 (
    .I0(uart_phy_rx_bitcount[1]),
    .I1(uart_phy_rx_bitcount[2]),
    .I2(uart_phy_rx_bitcount[3]),
    .I3(xilinxmultiregimpl0_regs1_12),
    .I4(uart_phy_rx_bitcount[0]),
    .I5(uart_phy_phase_accumulator_rx_31_1139),
    .O(GND_1_o_GND_1_o_MUX_291_o)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT51  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[2]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mcount_dna_cnt_xor<5>11  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[4]),
    .I5(dna_cnt[3]),
    .O(Result[5])
  );
  LUT6 #(
    .INIT ( 64'h5555D5D7FF55DDD7 ))
  \lm32_cpu/adder_op_d_INV_446_o1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d_INV_446_o )
  );
  LUT6 #(
    .INIT ( 64'hE0E0E0E0E0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<3>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [2]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles3 )
  );
  LUT5 #(
    .INIT ( 32'hE0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<2>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles2 )
  );
  LUT4 #(
    .INIT ( 16'hE00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<1>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles1 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<0>11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result935_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [8]),
    .I5(\lm32_cpu/cc [8]),
    .O(N3981)
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result935  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .I4(N3981),
    .I5(\lm32_cpu/Mmux_x_result933_6397 ),
    .O(\lm32_cpu/x_result [8])
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result755_SW0  (
    .I0(\lm32_cpu/Mmux_x_result752_6522 ),
    .I1(\lm32_cpu/Mmux_x_result751_6521 ),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/eba [31]),
    .O(N4001)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result755  (
    .I0(\lm32_cpu/x_result_sel_add_x_4145 ),
    .I1(\lm32_cpu/adder_op_x_n_4128 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .I4(\lm32_cpu/Mmux_x_result272_3229 ),
    .I5(N4001),
    .O(\lm32_cpu/x_result [31])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55544044000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<4>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_4128 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [0])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00044044 ))
  \lm32_cpu/load_store_unit/byte_enable_x<2>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_4128 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [2])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55511011000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<3>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_4128 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [1])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00011011 ))
  \lm32_cpu/load_store_unit/byte_enable_x<1>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_4128 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [3])
  );
  LUT6 #(
    .INIT ( 64'hEAAA0000C0000000 ))
  \lm32_cpu/interrupt_unit/interrupt_exception1  (
    .I0(\lm32_cpu/interrupt_unit/im [0]),
    .I1(\lm32_cpu/interrupt_unit/im [1]),
    .I2(timer0_eventmanager_storage_950),
    .I3(timer0_zero_pending_1028),
    .I4(\lm32_cpu/interrupt_unit/ie_4562 ),
    .I5(uart_irq),
    .O(\lm32_cpu/interrupt_exception )
  );
  LUT6 #(
    .INIT ( 64'h0101FCFC000100FC ))
  sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o2 (
    .I0(multiplexer_state_FSM_FFd3_583),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(multiplexer_state_FSM_FFd2_582),
    .I3(_n3686),
    .I4(sdram_bankmachine0_cmd_payload_is_read),
    .I5(sdram_cmd_valid_mmx_out4),
    .O(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o2_6348)
  );
  LUT5 #(
    .INIT ( 32'h008A0000 ))
  sdram_bankmachine2_cmd_buffer_pipe_ce11 (
    .I0(sdram_bankmachine2_row_opened_1039),
    .I1(sdram_sequencer_done1_455),
    .I2(refresher_state_FSM_FFd1_562),
    .I3(refresher_state_FSM_FFd2_561),
    .I4(sdram_bankmachine2_row_hit),
    .O(sdram_bankmachine2_cmd_buffer_pipe_ce1)
  );
  LUT6 #(
    .INIT ( 64'h0000800C00000000 ))
  \bankmachine2_state_FSM_FFd1-In21  (
    .I0(multiplexer_state_FSM_FFd3_583),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(multiplexer_state_FSM_FFd1_581),
    .I3(multiplexer_state_FSM_FFd2_582),
    .I4(sdram_choose_req_grant_FSM_FFd2_580),
    .I5(rhs_array_muxed6),
    .O(\bankmachine2_state_FSM_FFd1-In2 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_6887 ),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_6888 )
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine1_cmd_buffer_pipe_ce1),
    .O(sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine0_cmd_buffer_pipe_ce1),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n4956_inv1 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(sdram_bankmachine1_cmd_buffer_pipe_ce1),
    .O(_n4956_inv)
  );
  LUT5 #(
    .INIT ( 32'hA6AA0C00 ))
  _n4942_inv1 (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I1(port_cmd_ready5_3228),
    .I2(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_3194),
    .I4(sdram_bankmachine0_cmd_buffer_pipe_ce1),
    .O(_n4942_inv)
  );
  LUT6 #(
    .INIT ( 64'hAF0C000A0F0C0000 ))
  Mmux_sdram_bankmachine2_cmd_valid11 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_831),
    .I1(sdram_bankmachine2_twtpcon_ready_1041),
    .I2(bankmachine2_state_FSM_FFd1_571),
    .I3(bankmachine2_state_FSM_FFd2_572),
    .I4(bankmachine2_state_FSM_FFd3_574),
    .I5(sdram_bankmachine2_cmd_buffer_pipe_ce1),
    .O(sdram_bankmachine2_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hF2033200 ))
  Mmux_sdram_bankmachine1_cmd_valid11 (
    .I0(sdram_bankmachine1_twtpcon_ready_1038),
    .I1(bankmachine1_state_FSM_FFd1_567),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(bankmachine1_state_FSM_FFd3_570),
    .I4(Mmux_sdram_bankmachine1_cmd_valid12),
    .O(sdram_bankmachine1_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000808800000000 ))
  Mmux_sdram_bankmachine3_cmd_valid121 (
    .I0(sdram_bankmachine3_row_opened_1042),
    .I1(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I2(sdram_sequencer_done1_455),
    .I3(refresher_state_FSM_FFd1_562),
    .I4(refresher_state_FSM_FFd2_561),
    .I5(sdram_bankmachine3_row_hit),
    .O(Mmux_sdram_bankmachine3_cmd_valid12)
  );
  LUT4 #(
    .INIT ( 16'hA695 ))
  \Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<6>  (
    .I0(_n3459[18]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .O(\Mcompar_cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o_lut<6>_3068 )
  );
  LUT6 #(
    .INIT ( 64'h00000000FFFF0038 ))
  \lm32_cpu/branch_taken_m  (
    .I0(\lm32_cpu/branch_predict_m_4049 ),
    .I1(\lm32_cpu/branch_predict_taken_m_4048 ),
    .I2(\lm32_cpu/condition_met_m_4039 ),
    .I3(N1541),
    .I4(\lm32_cpu/exception_m_4047 ),
    .I5(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/branch_taken_m_3572 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8202AAAA ))
  \sdram_choose_req_grant_FSM_FFd2-In6  (
    .I0(\sdram_choose_req_grant_FSM_FFd2-In6_6386 ),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(multiplexer_state_FSM_FFd2_582),
    .I3(multiplexer_state_FSM_FFd3_583),
    .I4(rhs_array_muxed6),
    .I5(\sdram_choose_req_grant_FSM_FFd2-In3_6383 ),
    .O(\sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h666666666666666C ))
  _n4970_inv1 (
    .I0(sdram_bankmachine2_cmd_buffer_pipe_ce_1547),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I5(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(_n4970_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAFFEAEA ))
  \lm32_cpu/kill_f1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/valid_d_4277 ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I5(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/kill_f )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0222  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [31]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [31]),
    .I5(\lm32_cpu/Mmux_bypass_data_125 ),
    .O(\lm32_cpu/raw_x_0221 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0214  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [30]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [30]),
    .I5(\lm32_cpu/Mmux_bypass_data_124_6467 ),
    .O(\lm32_cpu/raw_x_0212 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0202  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [29]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [29]),
    .I5(\lm32_cpu/Mmux_bypass_data_122_6473 ),
    .O(\lm32_cpu/raw_x_0201 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0192  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [28]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [28]),
    .I5(\lm32_cpu/Mmux_bypass_data_121_6476 ),
    .O(\lm32_cpu/raw_x_0191 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0182  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [27]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [27]),
    .I5(\lm32_cpu/Mmux_bypass_data_120 ),
    .O(\lm32_cpu/raw_x_0181 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0172  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [26]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [26]),
    .I5(\lm32_cpu/Mmux_bypass_data_119 ),
    .O(\lm32_cpu/raw_x_0171 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0162  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [25]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [25]),
    .I5(\lm32_cpu/Mmux_bypass_data_118 ),
    .O(\lm32_cpu/raw_x_0161 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0152  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [24]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [24]),
    .I5(\lm32_cpu/Mmux_bypass_data_117 ),
    .O(\lm32_cpu/raw_x_0151 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0142  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [23]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [23]),
    .I5(\lm32_cpu/Mmux_bypass_data_116 ),
    .O(\lm32_cpu/raw_x_0141 )
  );
  LUT6 #(
    .INIT ( 64'h5450505044000000 ))
  \lm32_cpu/stall_a1  (
    .I0(\lm32_cpu/m_bypass_enable_m_4051 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/read_enable_0_d ),
    .I3(\lm32_cpu/raw_m_12_6584 ),
    .I4(\lm32_cpu/raw_m_11_6583 ),
    .I5(\lm32_cpu/raw_m_0 ),
    .O(\lm32_cpu/stall_a1_6631 )
  );
  LUT6 #(
    .INIT ( 64'h2AFF2A2A2A2A2A2A ))
  \sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(\sdram_choose_req_grant_FSM_FFd2-In1_3223 ),
    .I1(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(sdram_choose_req_grant_FSM_FFd2_580),
    .I4(sdram_bankmachine3_cmd_valid),
    .I5(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o),
    .O(\sdram_choose_req_grant_FSM_FFd1-In1_6349 )
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  roundrobin0_grant_roundrobin3_grant_OR_356_o3 (
    .I0(refresher_state_FSM_FFd2_561),
    .I1(_n3631),
    .I2(rhs_array_muxed6),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_356_o2_6359),
    .I4(refresher_state_FSM_FFd1_562),
    .I5(sdram_sequencer_done1_455),
    .O(roundrobin0_grant_roundrobin3_grant_OR_356_o)
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  roundrobin0_grant_roundrobin3_grant_OR_359_o3 (
    .I0(refresher_state_FSM_FFd2_561),
    .I1(_n3631),
    .I2(rhs_array_muxed6),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_359_o2_6361),
    .I4(refresher_state_FSM_FFd1_562),
    .I5(sdram_sequencer_done1_455),
    .O(roundrobin0_grant_roundrobin3_grant_OR_359_o)
  );
  LUT6 #(
    .INIT ( 64'h000000000A0A0800 ))
  \lm32_cpu/instruction_unit/mux10171  (
    .I0(\lm32_cpu/valid_d_4277 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I3(\lm32_cpu/bi_conditional ),
    .I4(\lm32_cpu/bi_unconditional ),
    .I5(\lm32_cpu/branch_taken_m_3572 ),
    .O(\lm32_cpu/instruction_unit/mux1017 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  basesoc_csrbankarray_csrbank5_load3_re1 (
    .I0(basesoc_csrbankarray_csrbank5_en0_re2),
    .I1(interface_adr0[1]),
    .I2(interface_adr0[2]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(basesoc_csrbankarray_csrbank5_load3_re)
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  basesoc_csrbankarray_csrbank5_reload3_re1 (
    .I0(basesoc_csrbankarray_csrbank5_en0_re2),
    .I1(interface_adr0[1]),
    .I2(interface_adr0[2]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(basesoc_csrbankarray_csrbank5_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  basesoc_csrbankarray_csrbank5_load0_re1 (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(basesoc_grant_1053),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(basesoc_csrbankarray_csrbank5_load0_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank5_reload0_re1 (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(basesoc_grant_1053),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(basesoc_csrbankarray_csrbank5_reload0_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_csrbankarray_csrbank5_load2_re1 (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(basesoc_grant_1053),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(basesoc_csrbankarray_csrbank5_load2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank5_reload2_re1 (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(basesoc_grant_1053),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT11_3165 ),
    .O(basesoc_csrbankarray_csrbank5_reload2_re)
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h666666666666666C ))
  _n4984_inv1 (
    .I0(sdram_bankmachine3_cmd_buffer_pipe_ce_1548),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I5(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(_n4984_inv)
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1252  (
    .I0(\lm32_cpu/reg_data_1 [31]),
    .I1(\lm32_cpu/Mmux_bypass_data_125 ),
    .I2(\lm32_cpu/raw_m_12_6584 ),
    .I3(\lm32_cpu/raw_m_11_6583 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [31]),
    .O(\lm32_cpu/Mmux_bypass_data_1251_6465 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1242  (
    .I0(\lm32_cpu/reg_data_1 [30]),
    .I1(\lm32_cpu/Mmux_bypass_data_124_6467 ),
    .I2(\lm32_cpu/raw_m_12_6584 ),
    .I3(\lm32_cpu/raw_m_11_6583 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [30]),
    .O(\lm32_cpu/Mmux_bypass_data_1241_6468 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1222  (
    .I0(\lm32_cpu/reg_data_1 [29]),
    .I1(\lm32_cpu/Mmux_bypass_data_122_6473 ),
    .I2(\lm32_cpu/raw_m_12_6584 ),
    .I3(\lm32_cpu/raw_m_11_6583 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [29]),
    .O(\lm32_cpu/Mmux_bypass_data_1221_6474 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1212  (
    .I0(\lm32_cpu/reg_data_1 [28]),
    .I1(\lm32_cpu/Mmux_bypass_data_121_6476 ),
    .I2(\lm32_cpu/raw_m_12_6584 ),
    .I3(\lm32_cpu/raw_m_11_6583 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [28]),
    .O(\lm32_cpu/Mmux_bypass_data_1211_6477 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1202  (
    .I0(\lm32_cpu/reg_data_1 [27]),
    .I1(\lm32_cpu/Mmux_bypass_data_120 ),
    .I2(\lm32_cpu/raw_m_12_6584 ),
    .I3(\lm32_cpu/raw_m_11_6583 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [27]),
    .O(\lm32_cpu/Mmux_bypass_data_1201_6480 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1192  (
    .I0(\lm32_cpu/reg_data_1 [26]),
    .I1(\lm32_cpu/Mmux_bypass_data_119 ),
    .I2(\lm32_cpu/raw_m_12_6584 ),
    .I3(\lm32_cpu/raw_m_11_6583 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [26]),
    .O(\lm32_cpu/Mmux_bypass_data_1191_6486 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1182  (
    .I0(\lm32_cpu/reg_data_1 [25]),
    .I1(\lm32_cpu/Mmux_bypass_data_118 ),
    .I2(\lm32_cpu/raw_m_12_6584 ),
    .I3(\lm32_cpu/raw_m_11_6583 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [25]),
    .O(\lm32_cpu/Mmux_bypass_data_1181_6489 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1172  (
    .I0(\lm32_cpu/reg_data_1 [24]),
    .I1(\lm32_cpu/Mmux_bypass_data_117 ),
    .I2(\lm32_cpu/raw_m_12_6584 ),
    .I3(\lm32_cpu/raw_m_11_6583 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [24]),
    .O(\lm32_cpu/Mmux_bypass_data_1171_6492 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1162  (
    .I0(\lm32_cpu/reg_data_1 [23]),
    .I1(\lm32_cpu/Mmux_bypass_data_116 ),
    .I2(\lm32_cpu/raw_m_12_6584 ),
    .I3(\lm32_cpu/raw_m_11_6583 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [23]),
    .O(\lm32_cpu/Mmux_bypass_data_1161_6495 )
  );
  LUT5 #(
    .INIT ( 32'h0C0A0000 ))
  Mmux_interface_adr091 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .I2(wb2csr_state_1029),
    .I3(basesoc_grant_1053),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(interface_adr0[4])
  );
  LUT6 #(
    .INIT ( 64'h0100010000000100 ))
  \lm32_cpu/interrupt_unit/_n0092_inv11  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/stall_m ),
    .I3(\lm32_cpu/csr_write_enable_k_q_x ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/kill_x ),
    .O(\lm32_cpu/interrupt_unit/_n0092_inv1 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_072  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [17]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/raw_x_071 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_062  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [16]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/raw_x_061 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_052  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [15]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/raw_x_051 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_042  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [14]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/raw_x_041 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_032  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [13]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/raw_x_031 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0211  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [12]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/raw_x_021 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0272  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [9]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_6443 ),
    .O(\lm32_cpu/raw_x_0271 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0262  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [8]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_6446 ),
    .O(\lm32_cpu/raw_x_0261 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0292  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [11]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/raw_x_0291 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0252  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [7]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/raw_x_0251 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0242  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [6]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/raw_x_0241 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0232  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [5]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/raw_x_0231 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0122  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [4]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/raw_x_0121 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0113  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [3]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/raw_x_0111 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0282  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [10]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/raw_x_0281 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0132  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [22]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/raw_x_0131 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_01112  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [21]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/raw_x_01112_6502 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0102  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [20]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/raw_x_0101 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_012  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [2]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_6506 ),
    .O(\lm32_cpu/raw_x_0110 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_092  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [19]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_6509 ),
    .O(\lm32_cpu/raw_x_091 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_082  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [18]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/raw_x_081 )
  );
  LUT5 #(
    .INIT ( 32'h65559AAA ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_3194),
    .I3(port_cmd_ready5_3228),
    .I4(\Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>12 ),
    .O(\Result<3>8 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  port_cmd_ready521 (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_790),
    .I1(\interface_adr1[29]_GND_1_o_add_423_OUT<10> ),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I5(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(port_cmd_ready52)
  );
  LUT5 #(
    .INIT ( 32'h40000004 ))
  Mmux_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .I1(Mmux_sdram_bankmachine3_cmd_valid12),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(bankmachine3_state_FSM_FFd2_576),
    .I4(bankmachine3_state_FSM_FFd1_575),
    .O(sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word0_re1 (
    .I0(wb2csr_state_1029),
    .I1(basesoc_csrbankarray_csrbank5_en0_re1),
    .I2(rhs_array_muxed32[1]),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word1_re1 (
    .I0(wb2csr_state_1029),
    .I1(basesoc_csrbankarray_csrbank5_en0_re1),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(interface_adr0[1]),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank6_ev_enable0_re1 (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(basesoc_grant_1053),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(basesoc_csrbankarray_csrbank6_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000400000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word2_re1 (
    .I0(wb2csr_state_1029),
    .I1(basesoc_csrbankarray_csrbank5_en0_re1),
    .I2(rhs_array_muxed32[0]),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(interface_adr0[1]),
    .I5(basesoc_csrbankarray_csrbank7_sel),
    .O(basesoc_csrbankarray_csrbank7_tuning_word2_re)
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  \lm32_cpu/interrupt_unit/_n0082_inv1  (
    .I0(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I1(\lm32_cpu/eret_k_q_x ),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/exception_w_4278 ),
    .I4(\lm32_cpu/valid_w_4319 ),
    .O(\lm32_cpu/interrupt_unit/_n0082_inv )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_192  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [17]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/Mmux_bypass_data_191_6426 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_182  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [16]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/Mmux_bypass_data_181_6429 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_172  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [15]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/Mmux_bypass_data_171_6432 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_162  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [14]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/Mmux_bypass_data_161_6435 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_152  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [13]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/Mmux_bypass_data_151_6438 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_142  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [12]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/Mmux_bypass_data_141_6441 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1322  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [9]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_6443 ),
    .O(\lm32_cpu/Mmux_bypass_data_1321_6444 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1312  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [8]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_6446 ),
    .O(\lm32_cpu/Mmux_bypass_data_1311_6447 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_132  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [11]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/Mmux_bypass_data_133_6450 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1302  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [7]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/Mmux_bypass_data_1301_6453 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1292  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [6]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/Mmux_bypass_data_1291_6456 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1282  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [5]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/Mmux_bypass_data_1281_6459 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1272  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [4]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/Mmux_bypass_data_1271_6462 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1262  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [3]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/Mmux_bypass_data_1261_6471 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_122  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [10]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/Mmux_bypass_data_123 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1152  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [22]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/Mmux_bypass_data_1151_6498 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1142  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [21]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/Mmux_bypass_data_1141_6501 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1132  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [20]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/Mmux_bypass_data_1131_6504 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1232  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [2]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_6506 ),
    .O(\lm32_cpu/Mmux_bypass_data_1232_6507 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1112  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [19]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_6509 ),
    .O(\lm32_cpu/Mmux_bypass_data_1111_6510 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1122  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [1]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_6513 ),
    .O(\lm32_cpu/Mmux_bypass_data_1121 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1102  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [18]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/Mmux_bypass_data_1101_6516 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_111  (
    .I0(\lm32_cpu/raw_m_11_6583 ),
    .I1(\lm32_cpu/raw_m_12_6584 ),
    .I2(\lm32_cpu/w_result [0]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [0]),
    .I5(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .O(\lm32_cpu/Mmux_bypass_data_11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8082 ))
  \lm32_cpu/Mmux_w_result83  (
    .I0(\lm32_cpu/Mmux_w_result101_6648 ),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I5(\lm32_cpu/load_store_unit/_n0408 [0]),
    .O(\lm32_cpu/Mmux_w_result102 )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT81  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I1(memdat_4[7]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT71  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I1(memdat_4[6]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT61  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I1(memdat_4[5]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT51  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I1(memdat_4[4]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT41  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I1(memdat_4[3]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT31  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I1(memdat_4[2]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT121  (
    .I0(interface_adr0[3]),
    .I1(basesoc_csrbankarray_csrbank1_sel),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT12_3168 )
  );
  LUT6 #(
    .INIT ( 64'h8888888808080800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT16  (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_6393 ),
    .I2(interface_adr0[5]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT14_6293 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT13_6292 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT12_6291 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h88088800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT27  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_6393 ),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(interface_adr0[3]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT2 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT25_6302 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT65  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_6393 ),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT63_6318 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT62_6317 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_d_result_0142  (
    .I0(\lm32_cpu/raw_m_01_6585 ),
    .I1(\lm32_cpu/raw_m_02_6586 ),
    .I2(\lm32_cpu/w_result [1]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_6513 ),
    .O(\lm32_cpu/Mmux_d_result_0141_6512 )
  );
  LUT5 #(
    .INIT ( 32'hBB0BB000 ))
  \lm32_cpu/Mmux_d_result_0143  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/raw_x_0_3611 ),
    .I3(\lm32_cpu/x_result [1]),
    .I4(\lm32_cpu/Mmux_d_result_0141_6512 ),
    .O(\lm32_cpu/d_result_0 [1])
  );
  LUT4 #(
    .INIT ( 16'h15D5 ))
  \lm32_cpu/Mmux_d_result_02_SW0  (
    .I0(\lm32_cpu/reg_data_0 [0]),
    .I1(\lm32_cpu/raw_w_02_6582 ),
    .I2(\lm32_cpu/raw_w_01_6581 ),
    .I3(\lm32_cpu/w_result [0]),
    .O(N1521)
  );
  LUT6 #(
    .INIT ( 64'h8080800080000080 ))
  Mmux_sdram_bankmachine1_auto_precharge11 (
    .I0(\sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21]_sdram_bankmachine1_cmd_buffer_source_payload_addr[21]_not_equal_145_o ),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_790),
    .I3(bankmachine1_state_FSM_FFd3_570),
    .I4(bankmachine1_state_FSM_FFd2_568),
    .I5(bankmachine1_state_FSM_FFd1_567),
    .O(sdram_bankmachine1_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  cache_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_2435),
    .I1(cache_state_FSM_FFd2_2436),
    .I2(basesoc_grant_1053),
    .I3(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I4(\cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o ),
    .O(cache_tag_port_we)
  );
  LUT6 #(
    .INIT ( 64'h2222227222222222 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd2_585),
    .I1(new_master_wdata_ready_471),
    .I2(port_cmd_ready),
    .I3(cache_state_FSM_FFd3_2435),
    .I4(litedramwishbone2native_state_FSM_FFd1_586),
    .I5(cache_state_FSM_FFd2_2436),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888888088888888 ))
  port_cmd_ready4 (
    .I0(port_cmd_ready7_3183),
    .I1(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I5(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(port_cmd_ready8)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \lm32_cpu/Mmux_x_result182  (
    .I0(\lm32_cpu/eba [14]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I5(\lm32_cpu/Mmux_x_result18 ),
    .O(\lm32_cpu/Mmux_x_result181_6411 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \lm32_cpu/Mmux_x_result152  (
    .I0(\lm32_cpu/eba [13]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I5(\lm32_cpu/Mmux_x_result15 ),
    .O(\lm32_cpu/Mmux_x_result151_6416 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \lm32_cpu/Mmux_x_result122  (
    .I0(\lm32_cpu/eba [12]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/x_result_sel_csr_x_4148 ),
    .I5(\lm32_cpu/Mmux_x_result12 ),
    .O(\lm32_cpu/Mmux_x_result121_6421 )
  );
  LUT5 #(
    .INIT ( 32'h4E444444 ))
  \lm32_cpu/shifter/Sh1521  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh88 ),
    .I2(\lm32_cpu/direction_x_4127 ),
    .I3(\lm32_cpu/condition_x [2]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .O(\lm32_cpu/shifter/Sh152 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \cache_state_FSM_FFd3-In1  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o21_3201),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I5(Mmux_cache_data_port_dat_w11032),
    .O(\cache_state_FSM_FFd3-In1_6284 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  port_cmd_ready2 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_831),
    .I1(port_cmd_ready2_3119),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I5(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(port_cmd_ready4_6343)
  );
  LUT5 #(
    .INIT ( 32'h4E444444 ))
  \lm32_cpu/shifter/Sh143_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh31 ),
    .I2(\lm32_cpu/direction_x_4127 ),
    .I3(\lm32_cpu/condition_x [2]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .O(N2081)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data110  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [0]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [0])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data210  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [10]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [10])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data33  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [11]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [11])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [12]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [12])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [13]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [13])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [14]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [14])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [15]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [15])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [16]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [16])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [17]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [17])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [18]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [18])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data111  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [19]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data121  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [1]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [1])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data131  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [20]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [20])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data141  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [21]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [21])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data151  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [22]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [22])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data161  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [23]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [23])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data171  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [24]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [24])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data181  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [25]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [25])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data191  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [26]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [26])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data201  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [27]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [27])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data211  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [28]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [28])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data221  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [29]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [29])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data231  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [2]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [2])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data241  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [30]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [30])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data251  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [31]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [31])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data261  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [3]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [3])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data271  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [4]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [4])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data281  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [5]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [5])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data291  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [6]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [6])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data301  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [7]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [7])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data311  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [8]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [8])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data321  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_5456 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_5166 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [9]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [9])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129110  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [0]),
    .I4(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [0])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129210  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [10]),
    .I4(\lm32_cpu/mc_arithmetic/p [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [10])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012933  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [11]),
    .I4(\lm32_cpu/mc_arithmetic/p [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [11])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012941  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [12]),
    .I4(\lm32_cpu/mc_arithmetic/p [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [12])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012951  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [13]),
    .I4(\lm32_cpu/mc_arithmetic/p [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [13])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012961  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [14]),
    .I4(\lm32_cpu/mc_arithmetic/p [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [14])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012971  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [15]),
    .I4(\lm32_cpu/mc_arithmetic/p [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [15])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012981  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [16]),
    .I4(\lm32_cpu/mc_arithmetic/p [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [16])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012991  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [17]),
    .I4(\lm32_cpu/mc_arithmetic/p [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [17])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129101  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [18]),
    .I4(\lm32_cpu/mc_arithmetic/p [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [18])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [19]),
    .I4(\lm32_cpu/mc_arithmetic/p [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [19])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129121  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [1]),
    .I4(\lm32_cpu/mc_arithmetic/p [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [1])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129131  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [20]),
    .I4(\lm32_cpu/mc_arithmetic/p [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [20])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129151  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [22]),
    .I4(\lm32_cpu/mc_arithmetic/p [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [22])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129141  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [21]),
    .I4(\lm32_cpu/mc_arithmetic/p [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [21])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129161  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [23]),
    .I4(\lm32_cpu/mc_arithmetic/p [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [23])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129171  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [24]),
    .I4(\lm32_cpu/mc_arithmetic/p [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [24])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129181  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [25]),
    .I4(\lm32_cpu/mc_arithmetic/p [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [25])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129191  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [26]),
    .I4(\lm32_cpu/mc_arithmetic/p [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [26])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129201  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [27]),
    .I4(\lm32_cpu/mc_arithmetic/p [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [27])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [28]),
    .I4(\lm32_cpu/mc_arithmetic/p [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [28])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129221  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [29]),
    .I4(\lm32_cpu/mc_arithmetic/p [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [29])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129241  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [30]),
    .I4(\lm32_cpu/mc_arithmetic/p [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [30])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129231  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [2]),
    .I4(\lm32_cpu/mc_arithmetic/p [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [2])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129251  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [31]),
    .I4(\lm32_cpu/mc_arithmetic/p [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [31])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129261  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [3]),
    .I4(\lm32_cpu/mc_arithmetic/p [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [3])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129271  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [4]),
    .I4(\lm32_cpu/mc_arithmetic/p [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [4])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129281  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [5]),
    .I4(\lm32_cpu/mc_arithmetic/p [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [5])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129291  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [6]),
    .I4(\lm32_cpu/mc_arithmetic/p [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [6])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129301  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [7]),
    .I4(\lm32_cpu/mc_arithmetic/p [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [7])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [8]),
    .I4(\lm32_cpu/mc_arithmetic/p [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [8])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129321  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [9]),
    .I4(\lm32_cpu/mc_arithmetic/p [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [9])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w321 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[9]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[9])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w311 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[8]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[8])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w301 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[7]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[7])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w291 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[6]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[6])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w281 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[5]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[5])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w271 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[4]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[4])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w261 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[3]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[3])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w251 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[15]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[31])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w241 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[14]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[30])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w231 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[2]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w221 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[13]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[29])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w211 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[12]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[28])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w201 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[11]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[27])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w191 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[10]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[26])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w181 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[9]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[25])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w171 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[8]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[24])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w161 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[7]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[23])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w151 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[6]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[22])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w141 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[5]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[21])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w131 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[4]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[20])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w121 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[1]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w114 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[3]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[19])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w101 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[2]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[18])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w91 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[1]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[17])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_cache_data_port_dat_w81 (
    .I0(basesoc_grant_1053),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I2(Mmux_cache_data_port_dat_w1101),
    .I3(cache_3069),
    .I4(ddrphy_dfi_p0_rddata[0]),
    .I5(Mmux_cache_data_port_dat_w114_3143),
    .O(cache_data_port_dat_w[16])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w71 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[15]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[15])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w61 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[14]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[14])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w51 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[13]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[13])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w41 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[12]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[12])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w31 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[11]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[11])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w21 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[10]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[10])
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  Mmux_cache_data_port_dat_w11 (
    .I0(cache_3069),
    .I1(Mmux_cache_data_port_dat_w114_3143),
    .I2(ddrphy_dfi_p0_rddata[0]),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I4(Mmux_cache_data_port_dat_w1101),
    .I5(basesoc_grant_1053),
    .O(cache_data_port_dat_w[0])
  );
  LUT6 #(
    .INIT ( 64'h0808000808000000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1111  (
    .I0(_n47962),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(basesoc_grant_1053),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .O(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o111 )
  );
  LUT6 #(
    .INIT ( 64'h0808000808000000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o131  (
    .I0(_n47962),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(basesoc_grant_1053),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o13 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_SW1 (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we1_3195),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I2(litedramwishbone2native_state_FSM_FFd2_585),
    .I3(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .O(N4021)
  );
  LUT6 #(
    .INIT ( 64'h0101010100000100 ))
  sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3 (
    .I0(\interface_adr1[29]_GND_1_o_add_423_OUT<10> ),
    .I1(litedramwishbone2native_state_FSM_FFd1_586),
    .I2(N4021),
    .I3(cache_state_FSM_FFd2_2436),
    .I4(cache_state_FSM_FFd3_2435),
    .I5(cache_state_FSM_FFd1_584),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_3194)
  );
  LUT5 #(
    .INIT ( 32'hDFFFFFFF ))
  sdram_bankmachine1_cmd_buffer_pipe_ce_SW1 (
    .I0(sdram_bankmachine1_row_opened_1036),
    .I1(refresher_state_FSM_FFd2_561),
    .I2(sdram_choose_req_grant_FSM_FFd2_580),
    .I3(sdram_bankmachine1_row_hit),
    .I4(Mmux_array_muxed411),
    .O(N4041)
  );
  LUT6 #(
    .INIT ( 64'h55555555D5575555 ))
  sdram_bankmachine1_cmd_buffer_pipe_ce (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_790),
    .I1(bankmachine1_state_FSM_FFd1_567),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(bankmachine1_state_FSM_FFd3_570),
    .I4(Mmux_array_muxed211),
    .I5(N4041),
    .O(sdram_bankmachine1_cmd_buffer_pipe_ce_1545)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  sdram_bankmachine0_cmd_buffer_pipe_ce_SW1 (
    .I0(sdram_bankmachine0_row_opened_1033),
    .I1(refresher_state_FSM_FFd2_561),
    .I2(sdram_choose_req_grant_FSM_FFd2_580),
    .I3(sdram_bankmachine0_row_hit),
    .I4(Mmux_array_muxed411),
    .O(N4061)
  );
  LUT6 #(
    .INIT ( 64'h55555555D5575555 ))
  sdram_bankmachine0_cmd_buffer_pipe_ce (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_749),
    .I1(bankmachine0_state_FSM_FFd1_563),
    .I2(bankmachine0_state_FSM_FFd3_566),
    .I3(bankmachine0_state_FSM_FFd2_564),
    .I4(Mmux_array_muxed211),
    .I5(N4061),
    .O(sdram_bankmachine0_cmd_buffer_pipe_ce_1544)
  );
  LUT6 #(
    .INIT ( 64'h00010101FFFFFFFF ))
  array_muxed2_INV_334_o_SW1 (
    .I0(roundrobin0_grant_roundrobin3_grant_OR_356_o14_3185),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_356_o12),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_356_o13),
    .I3(sdram_bankmachine3_cmd_buffer_valid_n_872),
    .I4(roundrobin0_grant_roundrobin3_grant_OR_356_o11),
    .I5(Mmux_array_muxed412),
    .O(N4081)
  );
  LUT6 #(
    .INIT ( 64'hF0FFFDFFF0FF2022 ))
  array_muxed2_INV_334_o (
    .I0(refresher_state_FSM_FFd1_562),
    .I1(sdram_sequencer_done1_455),
    .I2(Mmux_array_muxed216),
    .I3(sdram_cmd_payload_cas_454),
    .I4(refresher_state_FSM_FFd2_561),
    .I5(N4081),
    .O(array_muxed2_INV_334_o_1525)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20000002 ))
  sdram_write_available2 (
    .I0(sdram_bankmachine0_cmd_valid),
    .I1(sdram_cmd_valid_mmx_out4),
    .I2(bankmachine0_state_FSM_FFd2_564),
    .I3(bankmachine0_state_FSM_FFd3_566),
    .I4(bankmachine0_state_FSM_FFd1_563),
    .I5(N4101),
    .O(sdram_write_available2_6353)
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  sdram_bankmachine0_twtpcon_count_0_glue_set (
    .I0(sdram_bankmachine0_twtpcon_count[0]),
    .I1(sdram_bankmachine0_twtpcon_ready_1035),
    .I2(sdram_bankmachine0_twtpcon_valid),
    .O(sdram_bankmachine0_twtpcon_count_0_glue_set_6862)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  sdram_bankmachine0_twtpcon_count_1_glue_set (
    .I0(sdram_bankmachine0_twtpcon_count[1]),
    .I1(sdram_bankmachine0_twtpcon_count[0]),
    .I2(sdram_bankmachine0_twtpcon_ready_1035),
    .I3(sdram_bankmachine0_twtpcon_valid),
    .O(sdram_bankmachine0_twtpcon_count_1_glue_set_6863)
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  sdram_bankmachine1_twtpcon_count_0_glue_set (
    .I0(sdram_bankmachine1_twtpcon_count[0]),
    .I1(sdram_bankmachine1_twtpcon_ready_1038),
    .I2(sdram_bankmachine1_twtpcon_valid),
    .O(sdram_bankmachine1_twtpcon_count_0_glue_set_6864)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  sdram_bankmachine1_twtpcon_count_1_glue_set (
    .I0(sdram_bankmachine1_twtpcon_count[1]),
    .I1(sdram_bankmachine1_twtpcon_count[0]),
    .I2(sdram_bankmachine1_twtpcon_ready_1038),
    .I3(sdram_bankmachine1_twtpcon_valid),
    .O(sdram_bankmachine1_twtpcon_count_1_glue_set_6865)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA02 ))
  \lm32_cpu/load_store_unit/d_we_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I2(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_807_o ),
    .I3(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I4(\lm32_cpu/load_store_unit/_n0269 ),
    .O(\lm32_cpu/load_store_unit/d_we_o_glue_set_6891 )
  );
  LUT6 #(
    .INIT ( 64'h0000000404100000 ))
  \lm32_cpu/decoder/store  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/store_d )
  );
  LUT3 #(
    .INIT ( 8'hD4 ))
  basesoc_grant_glue_set (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I2(basesoc_grant_1053),
    .O(basesoc_grant_glue_set_6850)
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  uart_phy_rx_busy_glue_set (
    .I0(uart_phy_rx_busy_38),
    .I1(uart_phy_rx_bitcount[3]),
    .I2(uart_phy_rx_bitcount[0]),
    .I3(xilinxmultiregimpl0_regs1_12),
    .I4(_n5185_inv21),
    .I5(uart_phy_rx_r_14),
    .O(uart_phy_rx_busy_glue_set_6835)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  sdram_bankmachine0_row_opened_glue_set (
    .I0(sdram_bankmachine0_row_opened_1033),
    .I1(bankmachine0_state_FSM_FFd1_563),
    .I2(bankmachine0_state_FSM_FFd3_566),
    .I3(bankmachine0_state_FSM_FFd2_564),
    .O(sdram_bankmachine0_row_opened_glue_set_6846)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  sdram_bankmachine2_row_opened_glue_set (
    .I0(sdram_bankmachine2_row_opened_1039),
    .I1(bankmachine2_state_FSM_FFd1_571),
    .I2(bankmachine2_state_FSM_FFd3_574),
    .I3(bankmachine2_state_FSM_FFd2_572),
    .O(sdram_bankmachine2_row_opened_glue_set_6860)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  sdram_bankmachine3_row_opened_glue_set (
    .I0(sdram_bankmachine3_row_opened_1042),
    .I1(bankmachine3_state_FSM_FFd1_575),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(bankmachine3_state_FSM_FFd2_576),
    .O(sdram_bankmachine3_row_opened_glue_set_6861)
  );
  LUT5 #(
    .INIT ( 32'hAA20FF30 ))
  sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(sdram_bankmachine0_twtpcon_count[1]),
    .I2(sdram_bankmachine0_twtpcon_count[0]),
    .I3(sdram_bankmachine0_twtpcon_ready_1035),
    .I4(sdram_bankmachine0_twtpcon_valid),
    .O(sdram_bankmachine0_twtpcon_ready_glue_rst_6847)
  );
  LUT5 #(
    .INIT ( 32'hAA20FF30 ))
  sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(sdram_bankmachine1_twtpcon_count[1]),
    .I2(sdram_bankmachine1_twtpcon_count[0]),
    .I3(sdram_bankmachine1_twtpcon_ready_1038),
    .I4(sdram_bankmachine1_twtpcon_valid),
    .O(sdram_bankmachine1_twtpcon_ready_glue_rst_6848)
  );
  LUT5 #(
    .INIT ( 32'hAA20FF30 ))
  sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(sdram_bankmachine2_twtpcon_count[1]),
    .I2(sdram_bankmachine2_twtpcon_count[0]),
    .I3(sdram_bankmachine2_twtpcon_ready_1041),
    .I4(sdram_bankmachine2_twtpcon_valid),
    .O(sdram_bankmachine2_twtpcon_ready_glue_rst_6849)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0200FFFF0300 ))
  sdram_twtrcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(sdram_twtrcon_count[2]),
    .I2(sdram_twtrcon_count[1]),
    .I3(sdram_twtrcon_count[0]),
    .I4(sdram_twtrcon_ready_1052),
    .I5(\Mcount_sdram_twtrcon_count_xor<2>11 ),
    .O(sdram_twtrcon_ready_glue_rst_6852)
  );
  LUT5 #(
    .INIT ( 32'hAA20FF30 ))
  sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(sdram_bankmachine3_twtpcon_count[1]),
    .I2(sdram_bankmachine3_twtpcon_count[0]),
    .I3(sdram_bankmachine3_twtpcon_ready_1044),
    .I4(sdram_bankmachine3_twtpcon_valid),
    .O(sdram_bankmachine3_twtpcon_ready_glue_rst_6851)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFE ))
  sdram_time0_0_glue_set (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd2_582),
    .I2(sdram_max_time0_inv),
    .I3(sdram_time0[0]),
    .I4(multiplexer_state_FSM_FFd3_583),
    .O(sdram_time0_0_glue_set_6872)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA6 ))
  sdram_time0_1_glue_set (
    .I0(sdram_time0[1]),
    .I1(sdram_max_time0_inv),
    .I2(sdram_time0[0]),
    .I3(multiplexer_state_FSM_FFd2_582),
    .I4(multiplexer_state_FSM_FFd3_583),
    .I5(multiplexer_state_FSM_FFd1_581),
    .O(sdram_time0_1_glue_set_6873)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFB ))
  sdram_time1_0_glue_set (
    .I0(multiplexer_state_FSM_FFd2_582),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(sdram_max_time1_inv),
    .I3(sdram_time1[0]),
    .I4(multiplexer_state_FSM_FFd1_581),
    .O(sdram_time1_0_glue_set_6877)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA6FFFF ))
  sdram_time1_1_glue_set (
    .I0(sdram_time1[1]),
    .I1(sdram_max_time1_inv),
    .I2(sdram_time1[0]),
    .I3(multiplexer_state_FSM_FFd1_581),
    .I4(multiplexer_state_FSM_FFd3_583),
    .I5(multiplexer_state_FSM_FFd2_582),
    .O(sdram_time1_1_glue_set_6878)
  );
  LUT6 #(
    .INIT ( 64'hAAAA8000FFFFC000 ))
  spiflash_cs_n_glue_rst (
    .I0(sys_rst),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(_n47962),
    .I4(spiflash_cs_n_1031),
    .I5(_n47963_3192),
    .O(spiflash_cs_n_glue_rst_6845)
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT37_SW0  (
    .I0(interface_adr0[4]),
    .I1(interface_adr0[3]),
    .I2(interface_adr0[1]),
    .I3(interface_adr0[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(N364)
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \lm32_cpu/valid_f_rstpot_SW1  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I1(\lm32_cpu/instruction_unit/icache/refilling_4453 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refilling_4450 ),
    .I3(\lm32_cpu/instruction_unit/icache/restart_request_4455 ),
    .O(N4121)
  );
  LUT6 #(
    .INIT ( 64'h1010FF1010100010 ))
  \lm32_cpu/valid_f_rstpot  (
    .I0(\lm32_cpu/icache_refill_request ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I2(N4121),
    .I3(\lm32_cpu/stall_a ),
    .I4(\lm32_cpu/kill_f ),
    .I5(\lm32_cpu/valid_f_4014 ),
    .O(\lm32_cpu/valid_f_rstpot_7022 )
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  write_ctrl34 (
    .I0(cache_data_port_we[2]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl34_2441)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  write_ctrl35 (
    .I0(cache_data_port_we[3]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl35_2442)
  );
  LUT6 #(
    .INIT ( 64'h008022A200800080 ))
  write_ctrl38 (
    .I0(cache_data_port_we[2]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl38_2445)
  );
  LUT6 #(
    .INIT ( 64'h008022A200800080 ))
  write_ctrl39 (
    .I0(cache_data_port_we[3]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl39_2446)
  );
  LUT6 #(
    .INIT ( 64'h008022A200800080 ))
  write_ctrl42 (
    .I0(cache_data_port_we[2]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl42_2449)
  );
  LUT6 #(
    .INIT ( 64'h008022A200800080 ))
  write_ctrl43 (
    .I0(cache_data_port_we[3]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl43_2450)
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  write_ctrl46 (
    .I0(cache_data_port_we[2]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl46_2453)
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  write_ctrl47 (
    .I0(cache_data_port_we[3]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl47_2454)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  write_ctrl32 (
    .I0(cache_data_port_we[0]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl32_2439)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  write_ctrl33 (
    .I0(cache_data_port_we[1]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl33_2440)
  );
  LUT6 #(
    .INIT ( 64'h008022A200800080 ))
  write_ctrl36 (
    .I0(cache_data_port_we[0]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl36_2443)
  );
  LUT6 #(
    .INIT ( 64'h008022A200800080 ))
  write_ctrl37 (
    .I0(cache_data_port_we[1]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl37_2444)
  );
  LUT6 #(
    .INIT ( 64'h008022A200800080 ))
  write_ctrl40 (
    .I0(cache_data_port_we[0]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl40_2447)
  );
  LUT6 #(
    .INIT ( 64'h008022A200800080 ))
  write_ctrl41 (
    .I0(cache_data_port_we[1]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl41_2448)
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  write_ctrl44 (
    .I0(cache_data_port_we[0]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl44_2451)
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  write_ctrl45 (
    .I0(cache_data_port_we[1]),
    .I1(basesoc_grant_1053),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl45_2452)
  );
  LUT5 #(
    .INIT ( 32'h20030000 ))
  Mmux_array_muxed4111 (
    .I0(multiplexer_state_FSM_FFd3_583),
    .I1(sdram_choose_req_grant_FSM_FFd1_579),
    .I2(multiplexer_state_FSM_FFd2_582),
    .I3(multiplexer_state_FSM_FFd1_581),
    .I4(rhs_array_muxed6),
    .O(Mmux_array_muxed411)
  );
  LUT5 #(
    .INIT ( 32'h80080008 ))
  \Mcount_sdram_twtrcon_count_xor<2>113  (
    .I0(\Mcount_sdram_twtrcon_count_xor<2>112_6352 ),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd1_581),
    .I3(multiplexer_state_FSM_FFd2_582),
    .I4(multiplexer_state_FSM_FFd3_583),
    .O(\Mcount_sdram_twtrcon_count_xor<2>11 )
  );
  LUT6 #(
    .INIT ( 64'h51FFFFFFFFFFFFFF ))
  \bankmachine3_state_FSM_FFd1-In3_SW0  (
    .I0(bankmachine3_state_FSM_FFd2_576),
    .I1(sdram_bankmachine3_twtpcon_ready_1044),
    .I2(bankmachine3_state_FSM_FFd1_575),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_req_grant_FSM_FFd1_579),
    .I5(sdram_choose_req_grant_FSM_FFd2_580),
    .O(N4141)
  );
  LUT6 #(
    .INIT ( 64'h7557555720020002 ))
  \bankmachine3_state_FSM_FFd1-In3  (
    .I0(bankmachine3_state_FSM_FFd3_578),
    .I1(N4141),
    .I2(multiplexer_state_FSM_FFd2_582),
    .I3(multiplexer_state_FSM_FFd1_581),
    .I4(multiplexer_state_FSM_FFd3_583),
    .I5(\bankmachine3_state_FSM_FFd1-In2_6286 ),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h0081000000000000 ))
  _n480211 (
    .I0(bankmachine2_state_FSM_FFd1_571),
    .I1(bankmachine2_state_FSM_FFd2_572),
    .I2(bankmachine2_state_FSM_FFd3_574),
    .I3(sdram_cmd_valid_mmx_out6),
    .I4(sdram_bankmachine2_cmd_valid),
    .I5(\bankmachine2_state_FSM_FFd1-In2 ),
    .O(sdram_bankmachine2_twtpcon_valid)
  );
  LUT4 #(
    .INIT ( 16'hFFF4 ))
  \lm32_cpu/kill_d1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/branch_taken_m1 ),
    .O(\lm32_cpu/kill_d )
  );
  LUT5 #(
    .INIT ( 32'hAAABFFFF ))
  \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>111  (
    .I0(wb2csr_state_1029),
    .I1(rhs_array_muxed32[2]),
    .I2(rhs_array_muxed32[1]),
    .I3(rhs_array_muxed32[0]),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<7>11 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \lm32_cpu/stall_x1  (
    .I0(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/stall_x )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT111  (
    .I0(wb2csr_state_1029),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[1]),
    .I3(rhs_array_muxed32[2]),
    .I4(rhs_array_muxed32[0]),
    .O(\Mmux_basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT11 )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT111  (
    .I0(wb2csr_state_1029),
    .I1(rhs_array_muxed32[2]),
    .I2(rhs_array_muxed32[1]),
    .I3(rhs_array_muxed32[0]),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT721 )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT1221  (
    .I0(wb2csr_state_1029),
    .I1(rhs_array_muxed32[1]),
    .I2(rhs_array_muxed32[0]),
    .I3(rhs_array_muxed32[2]),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT122 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT221111  (
    .I0(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I1(wb2csr_state_1029),
    .I2(rhs_array_muxed32[0]),
    .I3(rhs_array_muxed32[1]),
    .I4(rhs_array_muxed32[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT22111 )
  );
  LUT6 #(
    .INIT ( 64'h0E0A0C0000000000 ))
  timer0_zero_clear21 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I2(interface_adr0[4]),
    .I3(\basesoc_csrbankarray_csrbank5_sel<13>2 ),
    .I4(\basesoc_csrbankarray_csrbank5_sel<13>1_3203 ),
    .I5(interface_adr0[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT22_3160 )
  );
  LUT5 #(
    .INIT ( 32'h88880888 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o11121  (
    .I0(spiflash_i1[0]),
    .I1(spiflash_clk_710),
    .I2(spiflash_counter[5]),
    .I3(_n47962),
    .I4(spiflash_counter[7]),
    .O(\Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1112_3145 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  sdram_bankmachine1_row_open1 (
    .I0(bankmachine1_state_FSM_FFd3_570),
    .I1(bankmachine1_state_FSM_FFd2_568),
    .O(sdram_bankmachine1_row_open)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/decoder/call1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/d_result_sel_0_d )
  );
  LUT5 #(
    .INIT ( 32'h44404444 ))
  uart_phy_sink_ready_rstpot (
    .I0(sys_rst),
    .I1(\GND_1_o_uart_phy_tx_bitcount[3]_MUX_279_o ),
    .I2(uart_phy_sink_ready_559),
    .I3(uart_phy_tx_busy_1022),
    .I4(uart_tx_fifo_readable_1026),
    .O(uart_phy_sink_ready_rstpot_7025)
  );
  LUT6 #(
    .INIT ( 64'h0000808800000000 ))
  Mmux_sdram_bankmachine1_cmd_valid121 (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_790),
    .I1(sdram_bankmachine1_row_opened_1036),
    .I2(sdram_sequencer_done1_455),
    .I3(refresher_state_FSM_FFd1_562),
    .I4(refresher_state_FSM_FFd2_561),
    .I5(sdram_bankmachine1_row_hit),
    .O(Mmux_sdram_bankmachine1_cmd_valid12)
  );
  LUT5 #(
    .INIT ( 32'h0C0A0000 ))
  Mmux_interface_adr081 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I2(wb2csr_state_1029),
    .I3(basesoc_grant_1053),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(interface_adr0[3])
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT741  (
    .I0(rhs_array_muxed32[2]),
    .I1(interface_adr0[3]),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(wb2csr_state_1029),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT62_3177 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  basesoc_csrbankarray_csrbank5_load3_re11 (
    .I0(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(basesoc_grant_1053),
    .I3(wb2csr_state_1029),
    .O(basesoc_csrbankarray_csrbank5_en0_re2)
  );
  LUT6 #(
    .INIT ( 64'h0000002020002020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT131  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 ),
    .I1(wb2csr_state_1029),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(basesoc_grant_1053),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT13 )
  );
  LUT6 #(
    .INIT ( 64'h1111111100000100 ))
  \lm32_cpu/instruction_unit/mux101131  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_4451 ),
    .I2(\lm32_cpu/branch_predict_taken_m_4048 ),
    .I3(\lm32_cpu/condition_met_m_4039 ),
    .I4(N1541),
    .I5(\lm32_cpu/exception_m_4047 ),
    .O(\lm32_cpu/instruction_unit/mux10113 )
  );
  LUT5 #(
    .INIT ( 32'h80000008 ))
  sdram_write_available2_SW0 (
    .I0(Mmux_sdram_bankmachine3_cmd_valid12),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(bankmachine3_state_FSM_FFd2_576),
    .I4(bankmachine3_state_FSM_FFd1_575),
    .O(N4101)
  );
  LUT6 #(
    .INIT ( 64'h6AA96AB96AA96AA9 ))
  \Mcount_uart_rx_fifo_level0_xor<2>11  (
    .I0(uart_rx_fifo_level0[2]),
    .I1(uart_rx_fifo_level0[1]),
    .I2(uart_phy_source_valid_560),
    .I3(uart_rx_fifo_level0[0]),
    .I4(uart_rx_fifo_level0[3]),
    .I5(uart_rx_fifo_level0[4]),
    .O(\Result<2>7 )
  );
  LUT4 #(
    .INIT ( 16'h1101 ))
  sdram_cmd_payload_ras_glue_set (
    .I0(sdram_sequencer_counter[2]),
    .I1(sdram_sequencer_counter[0]),
    .I2(\Mcount_sdram_sequencer_count_xor<0>11 ),
    .I3(sdram_sequencer_counter[1]),
    .O(sdram_cmd_payload_ras_glue_set_6836)
  );
  LUT6 #(
    .INIT ( 64'h4445444400010000 ))
  \lm32_cpu/valid_m_rstpot  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/stall_m ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/valid_x_4276 ),
    .I5(\lm32_cpu/valid_m_4275 ),
    .O(\lm32_cpu/valid_m_rstpot_7016 )
  );
  LUT6 #(
    .INIT ( 64'h5A5A5A5AA5A7A5A5 ))
  \Mcount_uart_rx_fifo_level0_xor<1>11  (
    .I0(uart_phy_source_valid_560),
    .I1(uart_rx_fifo_level0[3]),
    .I2(uart_rx_fifo_level0[1]),
    .I3(uart_rx_fifo_level0[2]),
    .I4(uart_rx_fifo_level0[4]),
    .I5(uart_rx_fifo_level0[0]),
    .O(\Result<1>7 )
  );
  LUT6 #(
    .INIT ( 64'hABFF000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word3_re1 (
    .I0(wb2csr_state_1029),
    .I1(rhs_array_muxed32[1]),
    .I2(rhs_array_muxed32[0]),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(basesoc_csrbankarray_csrbank5_en0_re2),
    .I5(basesoc_csrbankarray_csrbank7_sel),
    .O(basesoc_csrbankarray_csrbank7_tuning_word3_re)
  );
  LUT6 #(
    .INIT ( 64'hABFF000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang0_re1 (
    .I0(wb2csr_state_1029),
    .I1(rhs_array_muxed32[1]),
    .I2(rhs_array_muxed32[0]),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(basesoc_csrbankarray_csrbank5_en0_re2),
    .I5(basesoc_csrbankarray_csrbank4_sel),
    .O(basesoc_csrbankarray_csrbank4_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h8888888808080888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT41  (
    .I0(spiflash_bitbang_storage[3]),
    .I1(basesoc_csrbankarray_csrbank4_sel),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(rhs_array_muxed32[1]),
    .I4(rhs_array_muxed32[0]),
    .I5(wb2csr_state_1029),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h8888888808080888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT31  (
    .I0(spiflash_bitbang_storage[2]),
    .I1(basesoc_csrbankarray_csrbank4_sel),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(rhs_array_muxed32[1]),
    .I4(rhs_array_muxed32[0]),
    .I5(wb2csr_state_1029),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h8888888808080888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT21  (
    .I0(spiflash_bitbang_storage[1]),
    .I1(basesoc_csrbankarray_csrbank4_sel),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(rhs_array_muxed32[1]),
    .I4(rhs_array_muxed32[0]),
    .I5(wb2csr_state_1029),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  uart_phy_tx_busy_glue_set (
    .I0(uart_phy_tx_busy_1022),
    .I1(\GND_1_o_uart_phy_tx_bitcount[3]_MUX_279_o ),
    .I2(uart_tx_fifo_readable_1026),
    .I3(uart_phy_sink_ready_559),
    .O(uart_phy_tx_busy_glue_set_6837)
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[4] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[5] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<2>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[6] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<3>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[7] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<4>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[8] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<5>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[9] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<6>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[10] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<7>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[11] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[2] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[3] ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \lm32_cpu/load_store_unit/_n02691  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I1(\lm32_cpu/valid_m_4275 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I3(\lm32_cpu/stall_m2_6596 ),
    .I4(\lm32_cpu/exception_m_4047 ),
    .I5(\lm32_cpu/store_m_4045 ),
    .O(\lm32_cpu/load_store_unit/_n0269 )
  );
  LUT5 #(
    .INIT ( 32'h8C000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT85  (
    .I0(wb2csr_state_1029),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_6393 ),
    .I2(rhs_array_muxed32[5]),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT83_6314 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h0100ABAA ))
  \lm32_cpu/instruction_unit/i_cyc_o_glue_set  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I1(\lm32_cpu/instruction_unit/icache_refill_ready_4817 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .I4(\lm32_cpu/instruction_unit/_n0211_inv ),
    .O(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_6882 )
  );
  LUT6 #(
    .INIT ( 64'h08888888A8888888 ))
  \lm32_cpu/load_store_unit/wb_load_complete_rstpot  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/wb_load_complete_5204 ),
    .I2(basesoc_grant_1053),
    .I3(interface0_soc_bus_ack1),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I5(\lm32_cpu/load_store_unit/d_we_o_148 ),
    .O(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_7021 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEE0000EEE0000 ))
  serial_tx_glue_rst (
    .I0(sys_rst),
    .I1(\Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_966_OUT11_3100 ),
    .I2(uart_phy_phase_accumulator_tx_31_1106),
    .I3(uart_phy_tx_busy_1022),
    .I4(serial_tx_OBUF_1023),
    .I5(\uart_phy_tx_reg[0]_PWR_1_o_MUX_274_o ),
    .O(serial_tx_glue_rst_6858)
  );
  LUT6 #(
    .INIT ( 64'h0404040000040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT25  (
    .I0(wb2csr_state_1029),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[5]),
    .I3(basesoc_grant_1053),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT24_6301 )
  );
  LUT5 #(
    .INIT ( 32'hBBBFFFFF ))
  \lm32_cpu/mc_arithmetic/Mmux__n010918_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/b [9]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux__n010914_6773 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux__n010915_6774 ),
    .O(N3961)
  );
  LUT6 #(
    .INIT ( 64'h80080008FFFFFFFF ))
  _n4989_inv1 (
    .I0(\Mcount_sdram_twtrcon_count_xor<2>112_6352 ),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd2_582),
    .I3(multiplexer_state_FSM_FFd1_581),
    .I4(multiplexer_state_FSM_FFd3_583),
    .I5(sdram_twtrcon_ready_1052),
    .O(_n4989_inv)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_716  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_570),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(\rhs_array_muxed8<1>_716_3028 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_712  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_570),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O(\rhs_array_muxed8<1>_712_3034 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_78  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_570),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(\rhs_array_muxed8<1>_78_3040 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_76  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_570),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(\rhs_array_muxed8<1>_76_3044 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_74  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_570),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(\rhs_array_muxed8<1>_74_3048 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed8<1>_72  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_570),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(\rhs_array_muxed8<1>_72_3052 )
  );
  LUT6 #(
    .INIT ( 64'hF3F5FFFF00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT11  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I2(wb2csr_state_1029),
    .I3(basesoc_grant_1053),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I5(basesoc_csrbankarray_csrbank1_sel),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1189_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we_1698),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>10 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>9 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1233_SW0  (
    .I0(spiflash_sr[19]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[17]),
    .O(N4161)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1233  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N4161),
    .I5(rhs_array_muxed32[9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_413_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1223_SW0  (
    .I0(spiflash_sr[18]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[16]),
    .O(N4181)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1223  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N4181),
    .I5(rhs_array_muxed32[8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_414_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1213_SW0  (
    .I0(spiflash_sr[17]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[15]),
    .O(N4201)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1213  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N4201),
    .I5(rhs_array_muxed32[7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_415_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1203_SW0  (
    .I0(spiflash_sr[16]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[14]),
    .O(N4221)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1203  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N4221),
    .I5(rhs_array_muxed32[6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_416_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1153_SW0  (
    .I0(spiflash_sr[31]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[29]),
    .O(N4241)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1153  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N4241),
    .I5(rhs_array_muxed32[21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_401_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1143_SW0  (
    .I0(spiflash_sr[30]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[28]),
    .O(N4261)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1143  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N4261),
    .I5(rhs_array_muxed32[20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_402_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1123_SW0  (
    .I0(spiflash_sr[29]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[27]),
    .O(N428)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1123  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N428),
    .I5(rhs_array_muxed32[19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_403_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1103_SW0  (
    .I0(spiflash_sr[27]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[25]),
    .O(N430)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o1103  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N430),
    .I5(rhs_array_muxed32[17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_405_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o193_SW0  (
    .I0(spiflash_sr[26]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[24]),
    .O(N432)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o193  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N432),
    .I5(rhs_array_muxed32[16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_406_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o183_SW0  (
    .I0(spiflash_sr[25]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[23]),
    .O(N434)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o183  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N434),
    .I5(rhs_array_muxed32[15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_407_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o173_SW0  (
    .I0(spiflash_sr[24]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[22]),
    .O(N436)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o173  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N436),
    .I5(rhs_array_muxed32[14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_408_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o163_SW0  (
    .I0(spiflash_sr[23]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[21]),
    .O(N438)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o163  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N438),
    .I5(rhs_array_muxed32[13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_409_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o153_SW0  (
    .I0(spiflash_sr[22]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[20]),
    .O(N440)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o153  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N440),
    .I5(rhs_array_muxed32[12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_410_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o143_SW0  (
    .I0(spiflash_sr[21]),
    .I1(spiflash_clk_710),
    .I2(spiflash_i1[0]),
    .I3(spiflash_sr[19]),
    .O(N442)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFF3FAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_423_o143  (
    .I0(_n47963_3192),
    .I1(_n47962),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(N442),
    .I5(rhs_array_muxed32[11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_411_o )
  );
  LUT6 #(
    .INIT ( 64'h00404040404040FF ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>122  (
    .I0(\interface_adr1[29]_GND_1_o_add_423_OUT<9> ),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we3_3194),
    .I2(port_cmd_ready5_3228),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I5(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(\Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>12 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>111  (
    .I0(rhs_array_muxed32[1]),
    .I1(wb2csr_state_1029),
    .I2(rhs_array_muxed32[0]),
    .I3(rhs_array_muxed32[2]),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_1190_OUT<3>11 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT2221  (
    .I0(rhs_array_muxed32[1]),
    .I1(wb2csr_state_1029),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(rhs_array_muxed32[0]),
    .I4(rhs_array_muxed32[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT222 )
  );
  LUT5 #(
    .INIT ( 32'h0A0C0000 ))
  Mmux_interface_adr0101 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(wb2csr_state_1029),
    .I3(basesoc_grant_1053),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(interface_adr0[5])
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  timer0_zero_clear (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I1(wb2csr_state_1029),
    .I2(basesoc_grant_1053),
    .I3(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I4(N366),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(timer0_zero_clear_1673)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  sdram_bankmachine1_row_opened_glue_set (
    .I0(sdram_bankmachine1_row_opened_1036),
    .I1(bankmachine1_state_FSM_FFd1_567),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(bankmachine1_state_FSM_FFd3_570),
    .O(sdram_bankmachine1_row_opened_glue_set_6859)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_uart_tx_fifo_level0_xor<3>11  (
    .I0(uart_tx_fifo_level0[3]),
    .I1(uart_tx_fifo_wrport_we_1797),
    .I2(uart_tx_fifo_level0[1]),
    .I3(uart_tx_fifo_level0[0]),
    .I4(uart_tx_fifo_level0[2]),
    .O(\Result<3>5 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAA9 ))
  \Mcount_uart_tx_fifo_level0_xor<4>11  (
    .I0(uart_tx_fifo_level0[4]),
    .I1(uart_tx_fifo_wrport_we_1797),
    .I2(uart_tx_fifo_level0[3]),
    .I3(uart_tx_fifo_level0[1]),
    .I4(uart_tx_fifo_level0[0]),
    .I5(uart_tx_fifo_level0[2]),
    .O(\Result<4>1 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A2A2A2A2A2AA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT54_SW0  (
    .I0(sdram_status[12]),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(wb2csr_state_1029),
    .I3(rhs_array_muxed32[0]),
    .I4(rhs_array_muxed32[1]),
    .I5(rhs_array_muxed32[2]),
    .O(N390)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine2_twtpcon_count_0_glue_set (
    .I0(sdram_bankmachine2_twtpcon_ready_1041),
    .I1(sdram_bankmachine2_twtpcon_count[0]),
    .I2(sdram_bankmachine2_cmd_payload_is_write),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(\bankmachine2_state_FSM_FFd1-In2 ),
    .O(sdram_bankmachine2_twtpcon_count_0_glue_set_6866)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine2_twtpcon_count_1_glue_set (
    .I0(sdram_bankmachine2_twtpcon_count[1]),
    .I1(sdram_bankmachine2_twtpcon_ready_1041),
    .I2(sdram_bankmachine2_twtpcon_count[0]),
    .I3(sdram_bankmachine2_cmd_payload_is_write),
    .I4(sdram_bankmachine2_cmd_valid),
    .I5(\bankmachine2_state_FSM_FFd1-In2 ),
    .O(sdram_bankmachine2_twtpcon_count_1_glue_set_6867)
  );
  LUT5 #(
    .INIT ( 32'h54545455 ))
  \lm32_cpu/stall_x_inv331  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .O(\lm32_cpu/instruction_unit/stall_x_inv )
  );
  LUT5 #(
    .INIT ( 32'h0C0A0000 ))
  Mmux_interface_adr071 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .I2(wb2csr_state_1029),
    .I3(basesoc_grant_1053),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(interface_adr0[2])
  );
  LUT5 #(
    .INIT ( 32'h0C0A0000 ))
  Mmux_interface_adr061 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I2(wb2csr_state_1029),
    .I3(basesoc_grant_1053),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(interface_adr0[1])
  );
  LUT5 #(
    .INIT ( 32'h0C0A0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT1211  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(wb2csr_state_1029),
    .I3(basesoc_grant_1053),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 )
  );
  LUT4 #(
    .INIT ( 16'h2AAB ))
  \Mcount_uart_rx_fifo_level0_xor<4>122  (
    .I0(uart_phy_source_valid_560),
    .I1(uart_rx_fifo_level0[1]),
    .I2(uart_rx_fifo_level0[2]),
    .I3(uart_rx_fifo_level0[0]),
    .O(\Mcount_uart_rx_fifo_level0_xor<4>12 )
  );
  LUT5 #(
    .INIT ( 32'h5999999A ))
  \Mcount_uart_rx_fifo_level0_xor<3>11  (
    .I0(Mcount_uart_rx_fifo_level0_lut[3]),
    .I1(uart_phy_source_valid_560),
    .I2(uart_rx_fifo_level0[1]),
    .I3(uart_rx_fifo_level0[2]),
    .I4(uart_rx_fifo_level0[0]),
    .O(\Result<3>7 )
  );
  LUT6 #(
    .INIT ( 64'h0000824100000000 ))
  \lm32_cpu/raw_x_0_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I4(N1501),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_01 )
  );
  LUT5 #(
    .INIT ( 32'hFFC8FFC0 ))
  \lm32_cpu/stall_m4_1  (
    .I0(\lm32_cpu/store_x_4129 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I2(\lm32_cpu/stall_m3_6597 ),
    .I3(\lm32_cpu/stall_m2_6596 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m4_7131 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF8FFF8FFF8F8 ))
  \lm32_cpu/stall_a5_1  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a2_6632 ),
    .I5(\lm32_cpu/stall_a4_6634 ),
    .O(\lm32_cpu/stall_a5_7132 )
  );
  FDRE   \lm32_cpu/exception_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1914_o ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/exception_m_1_7133 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o_1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_6882 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_1_7164 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_2_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f [2]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_2_dpot_7134 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_3_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f [3]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_3_dpot_7135 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_4_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_4_dpot_7136 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_5_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_5_dpot_7137 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_6_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_6_dpot_7138 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_7_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_7_dpot_7139 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_8_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_8_dpot_7140 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_9_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_9_dpot_7141 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_10_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_10_dpot_7142 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_11_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_11_dpot_7143 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_12_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I1(\lm32_cpu/instruction_unit/pc_f [12]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_12_dpot_7144 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_13_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I1(\lm32_cpu/instruction_unit/pc_f [13]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_13_dpot_7145 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_14_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_14_dpot_7146 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_15_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I1(\lm32_cpu/instruction_unit/pc_f [15]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_15_dpot_7147 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_16_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I1(\lm32_cpu/instruction_unit/pc_f [16]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_16_dpot_7148 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_17_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_17_dpot_7149 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_18_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I1(\lm32_cpu/instruction_unit/pc_f [18]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_18_dpot_7150 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_19_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I1(\lm32_cpu/instruction_unit/pc_f [19]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_19_dpot_7151 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_20_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_20_dpot_7152 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_21_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I1(\lm32_cpu/instruction_unit/pc_f [21]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_21_dpot_7153 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_22_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I1(\lm32_cpu/instruction_unit/pc_f [22]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_22_dpot_7154 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_23_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_23_dpot_7155 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_24_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I1(\lm32_cpu/instruction_unit/pc_f [24]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_24_dpot_7156 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_25_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I1(\lm32_cpu/instruction_unit/pc_f [25]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_25_dpot_7157 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_26_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_26_dpot_7158 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_27_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I1(\lm32_cpu/instruction_unit/pc_f [27]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_27_dpot_7159 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_28_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I1(\lm32_cpu/instruction_unit/pc_f [28]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_28_dpot_7160 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_29_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_29_dpot_7161 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_30_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I1(\lm32_cpu/instruction_unit/pc_f [30]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_30_dpot_7162 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_31_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I1(\lm32_cpu/instruction_unit/pc_f [31]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_4973 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_3864 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_31_dpot_7163 )
  );
  LUT6 #(
    .INIT ( 64'h00000000FFFF0038 ))
  \lm32_cpu/branch_taken_m_1  (
    .I0(\lm32_cpu/branch_predict_m_4049 ),
    .I1(\lm32_cpu/branch_predict_taken_m_4048 ),
    .I2(\lm32_cpu/condition_met_m_4039 ),
    .I3(N1541),
    .I4(\lm32_cpu/exception_m_4047 ),
    .I5(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/branch_taken_m1 )
  );
  LUT6 #(
    .INIT ( 64'h0000842100000000 ))
  \lm32_cpu/raw_x_1_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I4(N1481),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_11 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_7167 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_7168 )
  );
  LUT6 #(
    .INIT ( 64'hCCEC00A0CCCC0000 ))
  bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_146 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I3(N961),
    .I4(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o2),
    .I5(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o11),
    .O(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o1)
  );
  LUT5 #(
    .INIT ( 32'hFFC8FFC0 ))
  \lm32_cpu/stall_m4_2  (
    .I0(\lm32_cpu/store_x_4129 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .I2(\lm32_cpu/stall_m3_6597 ),
    .I3(\lm32_cpu/stall_m2_6596 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m41 )
  );
  LUT6 #(
    .INIT ( 64'h55555555D5575555 ))
  sdram_bankmachine1_cmd_buffer_pipe_ce_1 (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_790),
    .I1(bankmachine1_state_FSM_FFd1_567),
    .I2(bankmachine1_state_FSM_FFd2_568),
    .I3(bankmachine1_state_FSM_FFd3_570),
    .I4(Mmux_array_muxed211),
    .I5(N4041),
    .O(sdram_bankmachine1_cmd_buffer_pipe_ce1)
  );
  LUT6 #(
    .INIT ( 64'h55555555D5575555 ))
  sdram_bankmachine0_cmd_buffer_pipe_ce_1 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_749),
    .I1(bankmachine0_state_FSM_FFd1_563),
    .I2(bankmachine0_state_FSM_FFd3_566),
    .I3(bankmachine0_state_FSM_FFd2_564),
    .I4(Mmux_array_muxed211),
    .I5(N4061),
    .O(sdram_bankmachine0_cmd_buffer_pipe_ce1)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant_1 (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_6850),
    .R(sys_rst),
    .Q(basesoc_grant_1_7173)
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd2_1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ),
    .R(sys_rst_cpu_reset_OR_543_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_1_7174 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000004000 ))
  \lm32_cpu/iflush_1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I3(\lm32_cpu/csr_write_enable_d ),
    .I4(\lm32_cpu/kill_d ),
    .I5(N192),
    .O(\lm32_cpu/iflush1 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1_7176)
  );
  MUXF7   \lm32_cpu/Mmux_condition_met_x13  (
    .I0(N444),
    .I1(N445),
    .S(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/condition_met_x )
  );
  LUT6 #(
    .INIT ( 64'h7B0B7B7B0B0B0B7B ))
  \lm32_cpu/Mmux_condition_met_x13_F  (
    .I0(\lm32_cpu/cmp_zero ),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/adder_op_x_n_4128 ),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [32]),
    .I5(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31]),
    .O(N444)
  );
  LUT6 #(
    .INIT ( 64'h2A2A7B2A7B2A7B7B ))
  \lm32_cpu/Mmux_condition_met_x13_G  (
    .I0(\lm32_cpu/condition_x [2]),
    .I1(\lm32_cpu/cmp_zero ),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/adder_result_x[31] ),
    .O(N445)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT35  (
    .I0(N446),
    .I1(N447),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT34 )
  );
  LUT5 #(
    .INIT ( 32'hBBBB88A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT35_F  (
    .I0(interface_adr0[3]),
    .I1(interface_adr0[4]),
    .I2(interface_adr0[2]),
    .I3(interface_adr0[1]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT31 ),
    .O(N446)
  );
  LUT6 #(
    .INIT ( 64'h4F4F6F6F40406662 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT35_G  (
    .I0(interface_adr0[3]),
    .I1(interface_adr0[2]),
    .I2(interface_adr0[4]),
    .I3(dna_status[18]),
    .I4(interface_adr0[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT32_6191 ),
    .O(N447)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT76  (
    .I0(N448),
    .I1(N449),
    .S(interface_adr0[3]),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h2222222222200200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT76_F  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT74 ),
    .I1(interface_adr0[4]),
    .I2(interface_adr0[1]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT71_6296 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT7 ),
    .I5(interface_adr0[5]),
    .O(N448)
  );
  LUT6 #(
    .INIT ( 64'h4444444404400444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT76_G  (
    .I0(interface_adr0[5]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT74 ),
    .I2(interface_adr0[2]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I4(interface_adr0[1]),
    .I5(interface_adr0[4]),
    .O(N449)
  );
  MUXF7   \lm32_cpu/interrupt_unit/ie_rstpot  (
    .I0(N450),
    .I1(N451),
    .S(\lm32_cpu/eret_k_q_x ),
    .O(\lm32_cpu/interrupt_unit/ie_rstpot_7019 )
  );
  LUT5 #(
    .INIT ( 32'h44544404 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_F  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/ie_4562 ),
    .I2(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/operand_1_x [0]),
    .O(N450)
  );
  LUT6 #(
    .INIT ( 64'h5151555140400040 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_G  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/stall_x ),
    .I2(\lm32_cpu/interrupt_unit/ie_4562 ),
    .I3(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/eie_4563 ),
    .O(N451)
  );
  MUXF7   Mmux_array_muxed1121 (
    .I0(N452),
    .I1(N453),
    .S(sdram_choose_req_grant_FSM_FFd1_579),
    .O(Mmux_array_muxed112_6160)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  Mmux_array_muxed1121_F (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2(sdram_bankmachine1_row_open),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(\rhs_array_muxed8<1>_67_3031 ),
    .O(N452)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  Mmux_array_muxed1121_G (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2(sdram_bankmachine3_row_open),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(\rhs_array_muxed8<1>_715_3030 ),
    .O(N453)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In6  (
    .I0(N454),
    .I1(N455),
    .S(multiplexer_state_FSM_FFd2_582),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA0888 ))
  \multiplexer_state_FSM_FFd2-In6_F  (
    .I0(multiplexer_state_FSM_FFd3_583),
    .I1(sdram_read_available_1695),
    .I2(sdram_write_available),
    .I3(sdram_max_time1_inv),
    .I4(multiplexer_state_FSM_FFd1_581),
    .I5(\multiplexer_state_FSM_FFd2-In3_6305 ),
    .O(N454)
  );
  LUT6 #(
    .INIT ( 64'hDDDD8999DDDDCDDD ))
  \multiplexer_state_FSM_FFd2-In6_G  (
    .I0(multiplexer_state_FSM_FFd1_581),
    .I1(multiplexer_state_FSM_FFd3_583),
    .I2(sdram_sequencer_done1_455),
    .I3(refresher_state_FSM_FFd1_562),
    .I4(\multiplexer_state_FSM_FFd2-In3_6305 ),
    .I5(sdram_twtrcon_ready_1052),
    .O(N455)
  );
  MUXF7   Mmux_rhs_array_muxed10113 (
    .I0(N456),
    .I1(N457),
    .S(sdram_choose_req_grant_FSM_FFd2_580),
    .O(rhs_array_muxed6)
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  Mmux_rhs_array_muxed10113_F (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_bankmachine0_cmd_payload_is_cmd_sdram_bankmachine0_cmd_payload_is_read_OR_123_o),
    .I2(sdram_bankmachine0_cmd_valid),
    .I3(sdram_bankmachine2_cmd_payload_is_cmd_sdram_bankmachine2_cmd_payload_is_read_OR_127_o_1520),
    .I4(sdram_bankmachine2_cmd_valid),
    .O(N456)
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  Mmux_rhs_array_muxed10113_G (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_bankmachine1_cmd_payload_is_cmd_sdram_bankmachine1_cmd_payload_is_read_OR_125_o),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(sdram_bankmachine3_cmd_valid),
    .I4(sdram_bankmachine3_cmd_payload_is_cmd_sdram_bankmachine3_cmd_payload_is_read_OR_129_o),
    .O(N457)
  );
  MUXF7   \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT83  (
    .I0(N4581),
    .I1(N4591),
    .S(spiflash_counter[7]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT83_F  (
    .I0(\Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT41_3190 ),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[5]),
    .I4(spiflash_counter[6]),
    .O(N4581)
  );
  LUT5 #(
    .INIT ( 32'hFFFF2EFF ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT83_G  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[6]),
    .I2(spiflash_counter[1]),
    .I3(spiflash_counter[5]),
    .I4(\Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT811 ),
    .O(N4591)
  );
  MUXF7   \lm32_cpu/Mmux_x_result813  (
    .I0(N4601),
    .I1(N4611),
    .S(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/Mmux_x_result812 )
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_F  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N4601)
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_G  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/direction_x_4127 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_4147 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_4146 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N4611)
  );
  MUXF7   array_muxed4_INV_336_o6 (
    .I0(N4621),
    .I1(N4631),
    .S(multiplexer_state_FSM_FFd2_582),
    .O(array_muxed4_INV_336_o6_6181)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFBFFFF ))
  array_muxed4_INV_336_o6_F (
    .I0(array_muxed4_INV_336_o4_6180),
    .I1(_n3631),
    .I2(sdram_choose_req_grant_FSM_FFd1_579),
    .I3(array_muxed4_INV_336_o1_6177),
    .I4(rhs_array_muxed6),
    .I5(multiplexer_state_FSM_FFd1_581),
    .O(N4621)
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  array_muxed4_INV_336_o6_G (
    .I0(sdram_cmd_payload_a[10]),
    .I1(multiplexer_state_FSM_FFd1_581),
    .I2(multiplexer_state_FSM_FFd3_583),
    .I3(array_muxed4_INV_336_o4_6180),
    .I4(Mmux_array_muxed213),
    .O(N4631)
  );
  MUXF7   \lm32_cpu/load_store_unit/mux32125  (
    .I0(N4641),
    .I1(N4651),
    .S(\lm32_cpu/load_store_unit/d_cyc_o_147 ),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/load_store_unit/mux32125_F  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I1(\lm32_cpu/operand_m [3]),
    .O(N4641)
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \lm32_cpu/load_store_unit/mux32125_G  (
    .I0(basesoc_grant_1053),
    .I1(interface0_soc_bus_ack1),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refilling_4450 ),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(N4651)
  );
  MUXF7   \Mcount_sdram_twtrcon_count_xor<2>112  (
    .I0(N4661),
    .I1(N4671),
    .S(sdram_choose_req_grant_FSM_FFd2_580),
    .O(\Mcount_sdram_twtrcon_count_xor<2>112_6352 )
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAB10000001 ))
  \Mcount_sdram_twtrcon_count_xor<2>112_F  (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_cmd_valid_mmx_out4),
    .I2(bankmachine0_state_FSM_FFd3_566),
    .I3(bankmachine0_state_FSM_FFd2_564),
    .I4(bankmachine0_state_FSM_FFd1_563),
    .I5(sdram_bankmachine2_cmd_payload_is_write),
    .O(N4661)
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \Mcount_sdram_twtrcon_count_xor<2>112_G  (
    .I0(sdram_choose_req_grant_FSM_FFd1_579),
    .I1(sdram_bankmachine1_cmd_payload_is_write),
    .I2(Mmux_array_muxed212),
    .I3(Mmux_sdram_bankmachine3_cmd_valid12),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_we_873),
    .O(N4671)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT12  (
    .I0(N4681),
    .I1(N4691),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT11 )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT12_F  (
    .I0(interface_adr0[2]),
    .I1(memdat_4[0]),
    .I2(interface_adr0[1]),
    .I3(uart_rx_fifo_readable_1027),
    .I4(uart_tx_pending_1024),
    .O(N4681)
  );
  LUT6 #(
    .INIT ( 64'h551555D555155515 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1203_OUT12_G  (
    .I0(uart_tx_fifo_wrport_we1),
    .I1(rhs_array_muxed32[2]),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(wb2csr_state_1029),
    .I4(rhs_array_muxed32[1]),
    .I5(uart_eventmanager_storage[0]),
    .O(N4691)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT52  (
    .I0(N4701),
    .I1(N4711),
    .S(interface_adr0[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT51 )
  );
  LUT6 #(
    .INIT ( 64'h0440040000400000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT52_F  (
    .I0(wb2csr_state_1029),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[2]),
    .I3(rhs_array_muxed32[0]),
    .I4(sdram_address_storage[4]),
    .I5(sdram_command_storage[4]),
    .O(N4701)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT52_G  (
    .I0(interface_adr0[2]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .I2(sdram_wrdata_storage_12_1151),
    .I3(sdram_wrdata_storage[4]),
    .I4(sdram_address_storage_12_936),
    .O(N4711)
  );
  MUXF7   \lm32_cpu/Mmux_x_result365  (
    .I0(N4721),
    .I1(N4731),
    .S(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/Mmux_x_result364 )
  );
  LUT6 #(
    .INIT ( 64'hFEBA541054105410 ))
  \lm32_cpu/Mmux_x_result365_F  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/interrupt_unit/eie_4563 ),
    .I3(\lm32_cpu/interrupt_unit/im [1]),
    .I4(timer0_zero_pending_1028),
    .I5(timer0_eventmanager_storage_950),
    .O(N4721)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_x_result365_G  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/cc [1]),
    .O(N4731)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11  (
    .I0(N4741),
    .I1(N4751),
    .S(basesoc_grant_1053),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_3097 )
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_F  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(N4741)
  );
  LUT5 #(
    .INIT ( 32'h00200000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT11_G  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(N4751)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742  (
    .I0(N4761),
    .I1(N4771),
    .S(basesoc_grant_1053),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_6393 )
  );
  LUT6 #(
    .INIT ( 64'h0000002000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_F  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(wb2csr_state_1029),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(N4761)
  );
  LUT6 #(
    .INIT ( 64'h0000002000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT742_G  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I1(wb2csr_state_1029),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(N4771)
  );
  MUXF7   \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT6  (
    .I0(N4781),
    .I1(N4791),
    .S(spiflash_counter[5]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT6_F  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[1]),
    .I3(spiflash_counter[4]),
    .I4(spiflash_counter[3]),
    .O(N4781)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7745 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT6_G  (
    .I0(spiflash_counter[1]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[7]),
    .I3(spiflash_counter[6]),
    .I4(\Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT811 ),
    .O(N4791)
  );
  MUXF7   Mmux_array_muxed191 (
    .I0(N4801),
    .I1(N4811),
    .S(sdram_choose_req_grant_FSM_FFd1_579),
    .O(Mmux_array_muxed19)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  Mmux_array_muxed191_F (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I2(Mmux_array_muxed1223),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(\rhs_array_muxed8<1>_6_3055 ),
    .O(N4801)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  Mmux_array_muxed191_G (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(bankmachine3_state_FSM_FFd2_576),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I5(\rhs_array_muxed8<1>_71_3054 ),
    .O(N4811)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT18_SW0  (
    .I0(N4821),
    .I1(N4831),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[0]_mux_1186_OUT12_3146 ),
    .O(N3581)
  );
  LUT5 #(
    .INIT ( 32'h80A2C4E6 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT18_SW0_F  (
    .I0(interface_adr0[2]),
    .I1(interface_adr0[1]),
    .I2(timer0_zero_trigger_INV_302_o),
    .I3(timer0_value_status[8]),
    .I4(timer0_value_status[24]),
    .O(N4821)
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1201_OUT18_SW0_G  (
    .I0(interface_adr0[2]),
    .I1(timer0_value_status[0]),
    .I2(interface_adr0[1]),
    .I3(timer0_zero_pending_1028),
    .I4(timer0_value_status[16]),
    .I5(timer0_update_value_storage_949),
    .O(N4831)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT52  (
    .I0(N4841),
    .I1(N4851),
    .S(interface_adr0[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT51 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAE2EAAAAA222A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT52_F  (
    .I0(dna_status[44]),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(rhs_array_muxed32[5]),
    .I4(wb2csr_state_1029),
    .I5(dna_status[36]),
    .O(N4841)
  );
  LUT6 #(
    .INIT ( 64'hAA3AAAEAAA3AAA2A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1191_OUT52_G  (
    .I0(dna_status[12]),
    .I1(rhs_array_muxed32[0]),
    .I2(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I3(wb2csr_state_1029),
    .I4(rhs_array_muxed32[5]),
    .I5(dna_status[4]),
    .O(N4851)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT62  (
    .I0(N4861),
    .I1(N4871),
    .S(interface_adr0[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT61 )
  );
  LUT6 #(
    .INIT ( 64'h0440040000400000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT62_F  (
    .I0(wb2csr_state_1029),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[0]),
    .I3(rhs_array_muxed32[2]),
    .I4(sdram_command_storage[5]),
    .I5(sdram_address_storage[5]),
    .O(N4861)
  );
  LUT6 #(
    .INIT ( 64'hAAAA2E2AAAAA222A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[3]_mux_1193_OUT62_G  (
    .I0(sdram_status[13]),
    .I1(bus_wishbone_cyc_bus_wishbone_stb_AND_25_o_1505),
    .I2(rhs_array_muxed32[2]),
    .I3(rhs_array_muxed32[0]),
    .I4(wb2csr_state_1029),
    .I5(sdram_status[5]),
    .O(N4871)
  );
  MUXF7   Mmux_array_muxed1111 (
    .I0(N4881),
    .I1(N4891),
    .S(sdram_choose_req_grant_FSM_FFd1_579),
    .O(Mmux_array_muxed111_6162)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  Mmux_array_muxed1111_F (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(bankmachine1_state_FSM_FFd3_570),
    .I3(bankmachine1_state_FSM_FFd2_568),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(\rhs_array_muxed8<1>_65_3037 ),
    .O(N4881)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  Mmux_array_muxed1111_G (
    .I0(sdram_choose_req_grant_FSM_FFd2_580),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(bankmachine3_state_FSM_FFd3_578),
    .I3(bankmachine3_state_FSM_FFd2_576),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(\rhs_array_muxed8<1>_711_3036 ),
    .O(N4891)
  );
  MUXF7   \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3  (
    .I0(N490),
    .I1(N491),
    .S(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_5958 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_F  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ),
    .I2(\lm32_cpu/kill_d ),
    .I3(\lm32_cpu/modulus_q_d_3647 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_5959 ),
    .I5(\lm32_cpu/stall_a ),
    .O(N490)
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_G  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_4452 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_510_o ),
    .I3(\lm32_cpu/stall_m ),
    .O(N491)
  );
  INV   \Mcount_ctrl_bus_errors_lut<0>_INV_0  (
    .I(ctrl_bus_errors[0]),
    .O(Mcount_ctrl_bus_errors_lut[0])
  );
  INV   \lm32_cpu/Mcount_cc_lut<0>_INV_0  (
    .I(\lm32_cpu/cc [0]),
    .O(\lm32_cpu/Mcount_cc_lut [0])
  );
  INV   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_lut<0>_INV_0  (
    .I(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_28_o_add_11_OUT_lut<0> )
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1])
  );
  INV   \switches<0>1_INV_0  (
    .I(user_sw0_IBUF_2),
    .O(switches[0])
  );
  INV   \switches<1>1_INV_0  (
    .I(user_sw1_IBUF_3),
    .O(switches[1])
  );
  INV   \switches<2>1_INV_0  (
    .I(user_sw2_IBUF_4),
    .O(switches[2])
  );
  INV   \switches<3>1_INV_0  (
    .I(user_sw3_IBUF_5),
    .O(switches[3])
  );
  INV   xilinxasyncresetsynchronizerimpl1_INV_0 (
    .I(pll_lckd),
    .O(xilinxasyncresetsynchronizerimpl)
  );
  INV   sys_clk_INV_365_o1_INV_0 (
    .I(sys_clk),
    .O(sys_clk_INV_365_o)
  );
  INV   uart_rx_trigger1_INV_0 (
    .I(uart_rx_fifo_readable_1027),
    .O(uart_rx_trigger)
  );
  INV   ddrphy_wrdata_en_inv1_INV_0 (
    .I(ddrphy_wrdata_en_449),
    .O(ddrphy_wrdata_en_inv)
  );
  INV   \Mcount_uart_phy_rx_bitcount_xor<0>11_INV_0  (
    .I(uart_phy_rx_bitcount[0]),
    .O(Result[0])
  );
  INV   \Mcount_uart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(uart_tx_fifo_produce[0]),
    .O(\Result<0>1 )
  );
  INV   \Mcount_uart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(uart_tx_fifo_consume[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_uart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(uart_rx_fifo_produce[0]),
    .O(\Result<0>3 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_uart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(uart_rx_fifo_consume[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>10 )
  );
  INV   \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_uart_phy_tx_bitcount_xor<0>11_INV_0  (
    .I(uart_phy_tx_bitcount[0]),
    .O(\Result<0>25 )
  );
  INV   \Mmux_spiflash_counter[7]_GND_1_o_mux_1034_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1034_OUT<0> )
  );
  INV   \Mcount_sdram_sequencer_counter_xor<0>11_INV_0  (
    .I(sdram_sequencer_counter[0]),
    .O(Mcount_sdram_sequencer_counter)
  );
  INV   \Mcount_spiflash_i1_xor<0>11_INV_0  (
    .I(spiflash_i1[0]),
    .O(Mcount_spiflash_i1)
  );
  INV   \lm32_cpu/instruction_unit/icache/_n01211_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_4972 ),
    .O(\lm32_cpu/instruction_unit/icache/_n0121 )
  );
  INV   \lm32_cpu/load_store_unit/dcache/state_state[2]_GND_34_o_equal_49_o1_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_5410 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_GND_34_o_equal_49_o )
  );
  INV   \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_uart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(uart_tx_fifo_level0[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_sdram_timer_count1_lut<0>_INV_0  (
    .I(sdram_timer_count1[0]),
    .O(Mcount_sdram_timer_count1_lut[0])
  );
  INV   \Mcount_sdram_timer_count1_lut<1>_INV_0  (
    .I(sdram_timer_count1[1]),
    .O(Mcount_sdram_timer_count1_lut[1])
  );
  INV   \Mcount_sdram_timer_count1_lut<2>_INV_0  (
    .I(sdram_timer_count1[2]),
    .O(Mcount_sdram_timer_count1_lut[2])
  );
  INV   \Mcount_uart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(uart_rx_fifo_level0[0]),
    .O(\Result<0>7 )
  );
  IOBUF   sdram_dq_15_IOBUF (
    .I(ddrphy_dq_o[15]),
    .T(ddrphy_wrdata_en_inv),
    .O(N240),
    .IO(sdram_dq[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_15 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[15])
  );
  IOBUF   sdram_dq_14_IOBUF (
    .I(ddrphy_dq_o[14]),
    .T(ddrphy_wrdata_en_inv),
    .O(N2411),
    .IO(sdram_dq[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_14 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[14])
  );
  IOBUF   sdram_dq_13_IOBUF (
    .I(ddrphy_dq_o[13]),
    .T(ddrphy_wrdata_en_inv),
    .O(N242),
    .IO(sdram_dq[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_13 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[13])
  );
  IOBUF   sdram_dq_12_IOBUF (
    .I(ddrphy_dq_o[12]),
    .T(ddrphy_wrdata_en_inv),
    .O(N243),
    .IO(sdram_dq[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_12 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[12])
  );
  IOBUF   sdram_dq_11_IOBUF (
    .I(ddrphy_dq_o[11]),
    .T(ddrphy_wrdata_en_inv),
    .O(N244),
    .IO(sdram_dq[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_11 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[11])
  );
  IOBUF   sdram_dq_10_IOBUF (
    .I(ddrphy_dq_o[10]),
    .T(ddrphy_wrdata_en_inv),
    .O(N245),
    .IO(sdram_dq[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_10 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[10])
  );
  IOBUF   sdram_dq_9_IOBUF (
    .I(ddrphy_dq_o[9]),
    .T(ddrphy_wrdata_en_inv),
    .O(N246),
    .IO(sdram_dq[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_9 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[9])
  );
  IOBUF   sdram_dq_8_IOBUF (
    .I(ddrphy_dq_o[8]),
    .T(ddrphy_wrdata_en_inv),
    .O(N247),
    .IO(sdram_dq[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_8 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[8])
  );
  IOBUF   sdram_dq_7_IOBUF (
    .I(ddrphy_dq_o[7]),
    .T(ddrphy_wrdata_en_inv),
    .O(N248),
    .IO(sdram_dq[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_7 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[7])
  );
  IOBUF   sdram_dq_6_IOBUF (
    .I(ddrphy_dq_o[6]),
    .T(ddrphy_wrdata_en_inv),
    .O(N249),
    .IO(sdram_dq[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_6 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[6])
  );
  IOBUF   sdram_dq_5_IOBUF (
    .I(ddrphy_dq_o[5]),
    .T(ddrphy_wrdata_en_inv),
    .O(N250),
    .IO(sdram_dq[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_5 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[5])
  );
  IOBUF   sdram_dq_4_IOBUF (
    .I(ddrphy_dq_o[4]),
    .T(ddrphy_wrdata_en_inv),
    .O(N251),
    .IO(sdram_dq[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_4 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[4])
  );
  IOBUF   sdram_dq_3_IOBUF (
    .I(ddrphy_dq_o[3]),
    .T(ddrphy_wrdata_en_inv),
    .O(N252),
    .IO(sdram_dq[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_3 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[3])
  );
  IOBUF   sdram_dq_2_IOBUF (
    .I(ddrphy_dq_o[2]),
    .T(ddrphy_wrdata_en_inv),
    .O(N253),
    .IO(sdram_dq[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_2 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[2])
  );
  IOBUF   sdram_dq_1_IOBUF (
    .I(ddrphy_dq_o[1]),
    .T(ddrphy_wrdata_en_inv),
    .O(N254),
    .IO(sdram_dq[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_1 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[1])
  );
  IOBUF   sdram_dq_0_IOBUF (
    .I(ddrphy_dq_o[0]),
    .T(ddrphy_wrdata_en_inv),
    .O(N255),
    .IO(sdram_dq[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_dq_o_0 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_dq_o[0])
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl11_2150, write_ctrl10_2149, write_ctrl9_2148, write_ctrl8_2147}),
    .DOA({N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, N154, N153, N152, N151, N150, N149, N148, N147, 
N146, N145, N144, N143, N142, N141, N140, N139, N138}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl3_2142, write_ctrl2_2141, write_ctrl1_2140, write_ctrl_2139}),
    .DOA({N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, N21, N20, N19, N18, N17, N16, N15, N14, 
N13, N12, N11, N10}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl7_2146, write_ctrl6_2145, write_ctrl5_2144, write_ctrl4_2143}),
    .DOA({N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, N88, N87, N86, N85, N84, N83, N82, N81, N80, N79
, N78, N77, N76, N75, N74}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl23_2162, write_ctrl22_2161, write_ctrl21_2160, write_ctrl20_2159}),
    .DOA({N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, N346, N345, N344, N343, N342, N341, N340, N339, 
N338, N337, N336, N335, N334, N333, N332, N331, N330}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl15_2154, write_ctrl14_2153, write_ctrl13_2152, write_ctrl12_2151}),
    .DOA({N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, N218, N217, N216, N215, N214, N213, N212, N211, 
N210, N209, N208, N207, N206, N205, N204, N203, N202}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl19_2158, write_ctrl18_2157, write_ctrl17_2156, write_ctrl16_2155}),
    .DOA({N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, N282, N281, N280, N279, N278, N277, N276, N275, 
N274, N273, N272, N271, N270, N269, N268, N267, N266}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl27_2166, write_ctrl26_2165, write_ctrl25_2164, write_ctrl24_2163}),
    .DOA({N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, N410, N409, N408, N407, N406, N405, N404, N403, 
N402, N401, N400, N399, N398, N397, N396, N395, N394}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl31_2170, write_ctrl30_2169, write_ctrl29_2168, write_ctrl28_2167}),
    .DOA({N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, N474, N473, N472, N471, N470, N469, N468, N467, 
N466, N465, N464, N463, N462, N461, N460, N459, N458}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem1 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPA<1>_UNCONNECTED , 
rhs_array_muxed32[19]}),
    .WEA({cache_tag_port_we, cache_tag_port_we, cache_tag_port_we, cache_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<8>_UNCONNECTED , _n3459[7], _n3459[6], 
_n3459[5], _n3459[4], _n3459[3], _n3459[2], _n3459[1], _n3459[0]}),
    .ADDRA({rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], 
rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED 
, \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPA<1>_UNCONNECTED , _n3459[8]}),
    .DIPB({\NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<8>_UNCONNECTED , rhs_array_muxed32[18], 
rhs_array_muxed32[17], rhs_array_muxed32[16], rhs_array_muxed32[15], rhs_array_muxed32[14], rhs_array_muxed32[13], rhs_array_muxed32[12], 
rhs_array_muxed32[11]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem2 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_tag_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPA<1>_UNCONNECTED , 
rhs_array_muxed32[28]}),
    .WEA({cache_tag_port_we, cache_tag_port_we, cache_tag_port_we, cache_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<21>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<14>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<13>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOA<8>_UNCONNECTED , _n3459[16], _n3459[15], 
_n3459[14], _n3459[13], _n3459[12], _n3459[11], _n3459[10], _n3459[9]}),
    .ADDRA({rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], 
rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_tag_mem2_ADDRA<2>_UNCONNECTED 
, \NLW_Mram_tag_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPA<1>_UNCONNECTED , _n3459[17]}),
    .DIPB({\NLW_Mram_tag_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_tag_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<25>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<21>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<14>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<13>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIA<8>_UNCONNECTED , rhs_array_muxed32[27], 
rhs_array_muxed32[26], rhs_array_muxed32[25], rhs_array_muxed32[24], rhs_array_muxed32[23], rhs_array_muxed32[22], rhs_array_muxed32[21], 
rhs_array_muxed32[20]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl39_2446, write_ctrl38_2445, write_ctrl37_2444, write_ctrl36_2443}),
    .DOA({N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, N602, 
N601, N600, N599, N598, N597, N596, N595, N594, N593}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({cache_data_port_dat_w[31], cache_data_port_dat_w[30], cache_data_port_dat_w[29], cache_data_port_dat_w[28], cache_data_port_dat_w[27], 
cache_data_port_dat_w[26], cache_data_port_dat_w[25], cache_data_port_dat_w[24], cache_data_port_dat_w[23], cache_data_port_dat_w[22], 
cache_data_port_dat_w[21], cache_data_port_dat_w[20], cache_data_port_dat_w[19], cache_data_port_dat_w[18], cache_data_port_dat_w[17], 
cache_data_port_dat_w[16], cache_data_port_dat_w[15], cache_data_port_dat_w[14], cache_data_port_dat_w[13], cache_data_port_dat_w[12], 
cache_data_port_dat_w[11], cache_data_port_dat_w[10], cache_data_port_dat_w[9], cache_data_port_dat_w[8], cache_data_port_dat_w[7], 
cache_data_port_dat_w[6], cache_data_port_dat_w[5], cache_data_port_dat_w[4], cache_data_port_dat_w[3], cache_data_port_dat_w[2], 
cache_data_port_dat_w[1], cache_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl35_2442, write_ctrl34_2441, write_ctrl33_2440, write_ctrl32_2439}),
    .DOA({N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, N538, 
N537, N536, N535, N534, N533, N532, N531, N530, N529}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({cache_data_port_dat_w[31], cache_data_port_dat_w[30], cache_data_port_dat_w[29], cache_data_port_dat_w[28], cache_data_port_dat_w[27], 
cache_data_port_dat_w[26], cache_data_port_dat_w[25], cache_data_port_dat_w[24], cache_data_port_dat_w[23], cache_data_port_dat_w[22], 
cache_data_port_dat_w[21], cache_data_port_dat_w[20], cache_data_port_dat_w[19], cache_data_port_dat_w[18], cache_data_port_dat_w[17], 
cache_data_port_dat_w[16], cache_data_port_dat_w[15], cache_data_port_dat_w[14], cache_data_port_dat_w[13], cache_data_port_dat_w[12], 
cache_data_port_dat_w[11], cache_data_port_dat_w[10], cache_data_port_dat_w[9], cache_data_port_dat_w[8], cache_data_port_dat_w[7], 
cache_data_port_dat_w[6], cache_data_port_dat_w[5], cache_data_port_dat_w[4], cache_data_port_dat_w[3], cache_data_port_dat_w[2], 
cache_data_port_dat_w[1], cache_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl43_2450, write_ctrl42_2449, write_ctrl41_2448, write_ctrl40_2447}),
    .DOA({N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, N666, 
N665, N664, N663, N662, N661, N660, N659, N658, N657}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({cache_data_port_dat_w[31], cache_data_port_dat_w[30], cache_data_port_dat_w[29], cache_data_port_dat_w[28], cache_data_port_dat_w[27], 
cache_data_port_dat_w[26], cache_data_port_dat_w[25], cache_data_port_dat_w[24], cache_data_port_dat_w[23], cache_data_port_dat_w[22], 
cache_data_port_dat_w[21], cache_data_port_dat_w[20], cache_data_port_dat_w[19], cache_data_port_dat_w[18], cache_data_port_dat_w[17], 
cache_data_port_dat_w[16], cache_data_port_dat_w[15], cache_data_port_dat_w[14], cache_data_port_dat_w[13], cache_data_port_dat_w[12], 
cache_data_port_dat_w[11], cache_data_port_dat_w[10], cache_data_port_dat_w[9], cache_data_port_dat_w[8], cache_data_port_dat_w[7], 
cache_data_port_dat_w[6], cache_data_port_dat_w[5], cache_data_port_dat_w[4], cache_data_port_dat_w[3], cache_data_port_dat_w[2], 
cache_data_port_dat_w[1], cache_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .WEA({write_ctrl47_2454, write_ctrl46_2453, write_ctrl45_2452, write_ctrl44_2451}),
    .DOA({N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, N730, 
N729, N728, N727, N726, N725, N724, N723, N722, N721}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({cache_data_port_dat_w[31], cache_data_port_dat_w[30], cache_data_port_dat_w[29], cache_data_port_dat_w[28], cache_data_port_dat_w[27], 
cache_data_port_dat_w[26], cache_data_port_dat_w[25], cache_data_port_dat_w[24], cache_data_port_dat_w[23], cache_data_port_dat_w[22], 
cache_data_port_dat_w[21], cache_data_port_dat_w[20], cache_data_port_dat_w[19], cache_data_port_dat_w[18], cache_data_port_dat_w[17], 
cache_data_port_dat_w[16], cache_data_port_dat_w[15], cache_data_port_dat_w[14], cache_data_port_dat_w[13], cache_data_port_dat_w[12], 
cache_data_port_dat_w[11], cache_data_port_dat_w[10], cache_data_port_dat_w[9], cache_data_port_dat_w[8], cache_data_port_dat_w[7], 
cache_data_port_dat_w[6], cache_data_port_dat_w[5], cache_data_port_dat_w[4], cache_data_port_dat_w[3], cache_data_port_dat_w[2], 
cache_data_port_dat_w[1], cache_data_port_dat_w[0]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  Mram_tag_mem3 (
    .RSTBRST(NLW_Mram_tag_mem3_RSTBRST_UNCONNECTED),
    .ENBRDEN(NLW_Mram_tag_mem3_ENBRDEN_UNCONNECTED),
    .REGCEA(Mcount_sdram_postponer_count),
    .ENAWREN(sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(NLW_Mram_tag_mem3_CLKBRDCLK_UNCONNECTED),
    .REGCEBREGCE(NLW_Mram_tag_mem3_REGCEBREGCE_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .WEAWEL({cache_tag_port_we, cache_tag_port_we}),
    .DOADO({\NLW_Mram_tag_mem3_DOADO<15>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<14>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOADO<12>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<11>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOADO<9>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<8>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOADO<6>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<5>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<4>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOADO<3>_UNCONNECTED , \NLW_Mram_tag_mem3_DOADO<2>_UNCONNECTED , _n3459[19], _n3459[18]}),
    .DOPADOP({\NLW_Mram_tag_mem3_DOPADOP<1>_UNCONNECTED , \NLW_Mram_tag_mem3_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_Mram_tag_mem3_DOPBDOP<1>_UNCONNECTED , \NLW_Mram_tag_mem3_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\NLW_Mram_tag_mem3_WEBWEU<1>_UNCONNECTED , \NLW_Mram_tag_mem3_WEBWEU<0>_UNCONNECTED }),
    .ADDRAWRADDR({Mcount_sdram_postponer_count, rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_tag_mem3_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_Mram_tag_mem3_DIPBDIP<1>_UNCONNECTED , \NLW_Mram_tag_mem3_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_Mram_tag_mem3_DIBDI<15>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<14>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<12>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<11>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<9>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<8>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<6>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<5>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<4>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<3>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<2>_UNCONNECTED , \NLW_Mram_tag_mem3_DIBDI<1>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIBDI<0>_UNCONNECTED }),
    .DIADI({\NLW_Mram_tag_mem3_DIADI<15>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<14>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIADI<12>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<11>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIADI<9>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<8>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIADI<6>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<5>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<4>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DIADI<3>_UNCONNECTED , \NLW_Mram_tag_mem3_DIADI<2>_UNCONNECTED , cache_tag_di_dirty, rhs_array_muxed32[29]}),
    .ADDRBRDADDR({\NLW_Mram_tag_mem3_ADDRBRDADDR<12>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<11>_UNCONNECTED , 
\NLW_Mram_tag_mem3_ADDRBRDADDR<10>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<9>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<8>_UNCONNECTED , 
\NLW_Mram_tag_mem3_ADDRBRDADDR<7>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<6>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<5>_UNCONNECTED , 
\NLW_Mram_tag_mem3_ADDRBRDADDR<4>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<3>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_Mram_tag_mem3_ADDRBRDADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem3_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_Mram_tag_mem3_DOBDO<15>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<14>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<12>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<11>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<9>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<8>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<6>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<5>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<4>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<3>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<2>_UNCONNECTED , \NLW_Mram_tag_mem3_DOBDO<1>_UNCONNECTED , 
\NLW_Mram_tag_mem3_DOBDO<0>_UNCONNECTED }),
    .DIPADIP({\NLW_Mram_tag_mem3_DIPADIP<1>_UNCONNECTED , \NLW_Mram_tag_mem3_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2  (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(sdram_tccdcon_ready),
    .RSTB(Mcount_sdram_postponer_count),
    .CLKB(sys_clk),
    .REGCEB(Mcount_sdram_postponer_count),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_4817 , \lm32_cpu/instruction_unit/icache_refill_ready_4817 , 
\lm32_cpu/instruction_unit/icache_refill_ready_4817 , \lm32_cpu/instruction_unit/icache_refill_ready_4817 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [31], 
\lm32_cpu/instruction_unit/icache/way_data<0> [30], \lm32_cpu/instruction_unit/icache/way_data<0> [29], 
\lm32_cpu/instruction_unit/icache/way_data<0> [28], \lm32_cpu/instruction_unit/icache/way_data<0> [27], 
\lm32_cpu/instruction_unit/icache/way_data<0> [26], \lm32_cpu/instruction_unit/icache/way_data<0> [25], 
\lm32_cpu/instruction_unit/icache/way_data<0> [24], \lm32_cpu/instruction_unit/icache/way_data<0> [23], 
\lm32_cpu/instruction_unit/icache/way_data<0> [22], \lm32_cpu/instruction_unit/icache/way_data<0> [21], 
\lm32_cpu/instruction_unit/icache/way_data<0> [20], \lm32_cpu/instruction_unit/icache/way_data<0> [19], 
\lm32_cpu/instruction_unit/icache/way_data<0> [18]}),
    .WEB({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, \lm32_cpu/instruction_unit/icache_refill_data [31], \lm32_cpu/instruction_unit/icache_refill_data [30], 
\lm32_cpu/instruction_unit/icache_refill_data [29], \lm32_cpu/instruction_unit/icache_refill_data [28], 
\lm32_cpu/instruction_unit/icache_refill_data [27], \lm32_cpu/instruction_unit/icache_refill_data [26], 
\lm32_cpu/instruction_unit/icache_refill_data [25], \lm32_cpu/instruction_unit/icache_refill_data [24], 
\lm32_cpu/instruction_unit/icache_refill_data [23], \lm32_cpu/instruction_unit/icache_refill_data [22], 
\lm32_cpu/instruction_unit/icache_refill_data [21], \lm32_cpu/instruction_unit/icache_refill_data [20], 
\lm32_cpu/instruction_unit/icache_refill_data [19], \lm32_cpu/instruction_unit/icache_refill_data [18]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1  (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(sdram_tccdcon_ready),
    .RSTB(Mcount_sdram_postponer_count),
    .CLKB(sys_clk),
    .REGCEB(Mcount_sdram_postponer_count),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [17], 
\lm32_cpu/instruction_unit/icache_refill_data [16]}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_4817 , \lm32_cpu/instruction_unit/icache_refill_ready_4817 , 
\lm32_cpu/instruction_unit/icache_refill_ready_4817 , \lm32_cpu/instruction_unit/icache_refill_ready_4817 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [17], 
\lm32_cpu/instruction_unit/icache/way_data<0> [16]}),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [15], 
\lm32_cpu/instruction_unit/icache/way_data<0> [14], \lm32_cpu/instruction_unit/icache/way_data<0> [13], 
\lm32_cpu/instruction_unit/icache/way_data<0> [12], \lm32_cpu/instruction_unit/icache/way_data<0> [11], 
\lm32_cpu/instruction_unit/icache/way_data<0> [10], \lm32_cpu/instruction_unit/icache/way_data<0> [9], 
\lm32_cpu/instruction_unit/icache/way_data<0> [8], \lm32_cpu/instruction_unit/icache/way_data<0> [7], 
\lm32_cpu/instruction_unit/icache/way_data<0> [6], \lm32_cpu/instruction_unit/icache/way_data<0> [5], 
\lm32_cpu/instruction_unit/icache/way_data<0> [4], \lm32_cpu/instruction_unit/icache/way_data<0> [3], 
\lm32_cpu/instruction_unit/icache/way_data<0> [2], \lm32_cpu/instruction_unit/icache/way_data<0> [1], 
\lm32_cpu/instruction_unit/icache/way_data<0> [0]}),
    .WEB({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [15], 
\lm32_cpu/instruction_unit/icache_refill_data [14], \lm32_cpu/instruction_unit/icache_refill_data [13], 
\lm32_cpu/instruction_unit/icache_refill_data [12], \lm32_cpu/instruction_unit/icache_refill_data [11], 
\lm32_cpu/instruction_unit/icache_refill_data [10], \lm32_cpu/instruction_unit/icache_refill_data [9], 
\lm32_cpu/instruction_unit/icache_refill_data [8], \lm32_cpu/instruction_unit/icache_refill_data [7], 
\lm32_cpu/instruction_unit/icache_refill_data [6], \lm32_cpu/instruction_unit/icache_refill_data [5], 
\lm32_cpu/instruction_unit/icache_refill_data [4], \lm32_cpu/instruction_unit/icache_refill_data [3], 
\lm32_cpu/instruction_unit/icache_refill_data [2], \lm32_cpu/instruction_unit/icache_refill_data [1], 
\lm32_cpu/instruction_unit/icache_refill_data [0]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mcount_sdram_postponer_count),
    .ENBRDEN(sdram_tccdcon_ready),
    .REGCEA(sdram_tccdcon_ready),
    .ENAWREN(sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(sdram_tccdcon_ready),
    .RSTA(Mcount_sdram_postponer_count),
    .WEAWEL({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_360_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_360_o }),
    .DOADO({\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> }),
    .DOPADOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_360_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_360_o }),
    .ADDRAWRADDR({\lm32_cpu/instruction_unit/icache/tmem_write_address [7], \lm32_cpu/instruction_unit/icache/tmem_write_address [6], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [5], \lm32_cpu/instruction_unit/icache/tmem_write_address [4], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [3], \lm32_cpu/instruction_unit/icache/tmem_write_address [2], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [1], \lm32_cpu/instruction_unit/icache/tmem_write_address [0], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/refill_address [31]
, \lm32_cpu/instruction_unit/icache/refill_address [30], \lm32_cpu/instruction_unit/icache/refill_address [29], 
\lm32_cpu/instruction_unit/icache/refill_address [28], \lm32_cpu/instruction_unit/icache/refill_address [27]}),
    .DIADI({\lm32_cpu/instruction_unit/icache/refill_address [26], \lm32_cpu/instruction_unit/icache/refill_address [25], 
\lm32_cpu/instruction_unit/icache/refill_address [24], \lm32_cpu/instruction_unit/icache/refill_address [23], 
\lm32_cpu/instruction_unit/icache/refill_address [22], \lm32_cpu/instruction_unit/icache/refill_address [21], 
\lm32_cpu/instruction_unit/icache/refill_address [20], \lm32_cpu/instruction_unit/icache/refill_address [19], 
\lm32_cpu/instruction_unit/icache/refill_address [18], \lm32_cpu/instruction_unit/icache/refill_address [17], 
\lm32_cpu/instruction_unit/icache/refill_address [16], \lm32_cpu/instruction_unit/icache/refill_address [15], 
\lm32_cpu/instruction_unit/icache/refill_address [14], \lm32_cpu/instruction_unit/icache/refill_address [13], 
\lm32_cpu/instruction_unit/icache/refill_address [12], \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 }),
    .ADDRBRDADDR({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mcount_sdram_postponer_count),
    .ENBRDEN(sdram_tccdcon_ready),
    .REGCEA(sdram_tccdcon_ready),
    .ENAWREN(sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(sdram_tccdcon_ready),
    .RSTA(Mcount_sdram_postponer_count),
    .WEAWEL({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .DOADO({\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> 
}),
    .DOPADOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .ADDRAWRADDR({\lm32_cpu/load_store_unit/dcache/tmem_write_address [7], \lm32_cpu/load_store_unit/dcache/tmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [5], \lm32_cpu/load_store_unit/dcache/tmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [3], \lm32_cpu/load_store_unit/dcache/tmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [1], \lm32_cpu/load_store_unit/dcache/tmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/refill_address [31], 
\lm32_cpu/load_store_unit/dcache/refill_address [30], \lm32_cpu/load_store_unit/dcache/refill_address [29], 
\lm32_cpu/load_store_unit/dcache/refill_address [28], \lm32_cpu/load_store_unit/dcache/refill_address [27]}),
    .DIADI({\lm32_cpu/load_store_unit/dcache/refill_address [26], \lm32_cpu/load_store_unit/dcache/refill_address [25], 
\lm32_cpu/load_store_unit/dcache/refill_address [24], \lm32_cpu/load_store_unit/dcache/refill_address [23], 
\lm32_cpu/load_store_unit/dcache/refill_address [22], \lm32_cpu/load_store_unit/dcache/refill_address [21], 
\lm32_cpu/load_store_unit/dcache/refill_address [20], \lm32_cpu/load_store_unit/dcache/refill_address [19], 
\lm32_cpu/load_store_unit/dcache/refill_address [18], \lm32_cpu/load_store_unit/dcache/refill_address [17], 
\lm32_cpu/load_store_unit/dcache/refill_address [16], \lm32_cpu/load_store_unit/dcache/refill_address [15], 
\lm32_cpu/load_store_unit/dcache/refill_address [14], \lm32_cpu/load_store_unit/dcache/refill_address [13], 
\lm32_cpu/load_store_unit/dcache/refill_address [12], \lm32_cpu/load_store_unit/dcache/tmem_write_data [0]}),
    .ADDRBRDADDR({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1  (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(sdram_tccdcon_ready),
    .RSTB(Mcount_sdram_postponer_count),
    .CLKB(sys_clk),
    .REGCEB(Mcount_sdram_postponer_count),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [17], \lm32_cpu/load_store_unit/dcache/dmem_write_data [16]}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [17], \lm32_cpu/load_store_unit/dcache_data_m [16]}),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [15], \lm32_cpu/load_store_unit/dcache_data_m [14], \lm32_cpu/load_store_unit/dcache_data_m [13], 
\lm32_cpu/load_store_unit/dcache_data_m [12], \lm32_cpu/load_store_unit/dcache_data_m [11], \lm32_cpu/load_store_unit/dcache_data_m [10], 
\lm32_cpu/load_store_unit/dcache_data_m [9], \lm32_cpu/load_store_unit/dcache_data_m [8], \lm32_cpu/load_store_unit/dcache_data_m [7], 
\lm32_cpu/load_store_unit/dcache_data_m [6], \lm32_cpu/load_store_unit/dcache_data_m [5], \lm32_cpu/load_store_unit/dcache_data_m [4], 
\lm32_cpu/load_store_unit/dcache_data_m [3], \lm32_cpu/load_store_unit/dcache_data_m [2], \lm32_cpu/load_store_unit/dcache_data_m [1], 
\lm32_cpu/load_store_unit/dcache_data_m [0]}),
    .WEB({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [15], \lm32_cpu/load_store_unit/dcache/dmem_write_data [14], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [13], \lm32_cpu/load_store_unit/dcache/dmem_write_data [12], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [11], \lm32_cpu/load_store_unit/dcache/dmem_write_data [10], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [9], \lm32_cpu/load_store_unit/dcache/dmem_write_data [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [7], \lm32_cpu/load_store_unit/dcache/dmem_write_data [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [5], \lm32_cpu/load_store_unit/dcache/dmem_write_data [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [3], \lm32_cpu/load_store_unit/dcache/dmem_write_data [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [1], \lm32_cpu/load_store_unit/dcache/dmem_write_data [0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2  (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(sdram_tccdcon_ready),
    .RSTB(Mcount_sdram_postponer_count),
    .CLKB(sys_clk),
    .REGCEB(Mcount_sdram_postponer_count),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_756_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [31], \lm32_cpu/load_store_unit/dcache_data_m [30], \lm32_cpu/load_store_unit/dcache_data_m [29], 
\lm32_cpu/load_store_unit/dcache_data_m [28], \lm32_cpu/load_store_unit/dcache_data_m [27], \lm32_cpu/load_store_unit/dcache_data_m [26], 
\lm32_cpu/load_store_unit/dcache_data_m [25], \lm32_cpu/load_store_unit/dcache_data_m [24], \lm32_cpu/load_store_unit/dcache_data_m [23], 
\lm32_cpu/load_store_unit/dcache_data_m [22], \lm32_cpu/load_store_unit/dcache_data_m [21], \lm32_cpu/load_store_unit/dcache_data_m [20], 
\lm32_cpu/load_store_unit/dcache_data_m [19], \lm32_cpu/load_store_unit/dcache_data_m [18]}),
    .WEB({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count, \lm32_cpu/load_store_unit/dcache/dmem_write_data [31], \lm32_cpu/load_store_unit/dcache/dmem_write_data [30], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [29], \lm32_cpu/load_store_unit/dcache/dmem_write_data [28], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [27], \lm32_cpu/load_store_unit/dcache/dmem_write_data [26], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [25], \lm32_cpu/load_store_unit/dcache/dmem_write_data [24], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [23], \lm32_cpu/load_store_unit/dcache/dmem_write_data [22], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [21], \lm32_cpu/load_store_unit/dcache/dmem_write_data [20], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [19], \lm32_cpu/load_store_unit/dcache/dmem_write_data [18]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h444D0F0D12AC000000345555553C5111000300FD000300030003000300030F1E ),
    .INIT_01 ( 256'h0305654C00C178601040134553E0711150503054B0C0C1C4455154C3051130C1 ),
    .INIT_02 ( 256'h01C1E078141000C5551010111114070C15555555554FB1115400C54B09544B0C ),
    .INIT_03 ( 256'h1F4511411107D1445535151401114C54C30C154E8AA00345C000000003071C07 ),
    .INIT_04 ( 256'hC14451D101555554CC16C00C215042040F4604390541894407D6251078054111 ),
    .INIT_05 ( 256'h707070707CC55555555303009B870953000000FF4553155C5155571451504454 ),
    .INIT_06 ( 256'h70707077C1707052F070701C0701C0701C1C1C1C1C1C1C1E05F0047070707070 ),
    .INIT_07 ( 256'h0544B0970210F054B8116CB1E07130807C95F078870871544700300400015401 ),
    .INIT_08 ( 256'h7160C54B811C54B0B152C2C155B2CB1E073BECEEE64E418E67863A1B30500172 ),
    .INIT_09 ( 256'h81CE0114B81151E0512C8C556CB2C781D0683152E04544B0944B23155B2CB1E0 ),
    .INIT_0A ( 256'hC1C1C1C1C1C1781F781F781D1781F781C071E07C87944B814B0B155B2C781C77 ),
    .INIT_0B ( 256'h33C5E07DE07F1E07F1E07EB2C781F1E07DE07DE07F1E07C1C1C1C1C1C1C1C1C1 ),
    .INIT_0C ( 256'hCD00051665DF3C5820800444414055144445545141C1C1555553C0BFF3C1CA15 ),
    .INIT_0D ( 256'h1C154CC1C4DCCE2E4D9033B2CC1CC452433000000CC85F30F5F051C90551230C ),
    .INIT_0E ( 256'h26740526C5B66C4B46C5B0476B406C7152EC51C5CC753752E07E05B48C038144 ),
    .INIT_0F ( 256'h1EBA7A9554CD09B26909C26D30DADC66C4B351E58B17DAC00452E9533D6C5019 ),
    .INIT_10 ( 256'h54C913464207F0F114C04D511198B0404651324605011850521E4712C0009CAB ),
    .INIT_11 ( 256'hBE0670705014CAF819C1DA0630C4C1304CA4014415C9804440D4041021014095 ),
    .INIT_12 ( 256'h341D8101C355425530D2930075561530D5514C01E5307061C002172A42B49C1E ),
    .INIT_13 ( 256'h880A480A090A480A4809880A480A4808798808605A01C881E022077281CF3F05 ),
    .INIT_14 ( 256'h302E28C294CF016533C03165330F405D3C05D3037054C02C4E407A1534141D07 ),
    .INIT_15 ( 256'h1448106D016104110044144D24100C11024404105044D0044D0473C03C355545 ),
    .INIT_16 ( 256'hD444014D411014D0041F24441411111107534F2414113891060007C001743508 ),
    .INIT_17 ( 256'hEC50CD40689553001DD04CD1154C001DE71133491553000115060044C1011554 ),
    .INIT_18 ( 256'h46555003053008104126A95555555553EBA86C0004EBAA71A25553C6C0014D44 ),
    .INIT_19 ( 256'hA4101E93A810C840C410CD104333331705401404444115844A58541B1194502C ),
    .INIT_1A ( 256'h4CE8DA2801307066EB47A864B4293707A4C6A4307000000000C5510A11E80431 ),
    .INIT_1B ( 256'h411550454515515415445155545501555551155445553339C104C48C433930C7 ),
    .INIT_1C ( 256'h15055545040515005400154540501010014000500000440A0000000000011555 ),
    .INIT_1D ( 256'h5515404000540015500150005554015500101040410104141041400140014541 ),
    .INIT_1E ( 256'h5011540554055554555555550151145515454551155555551515444550000545 ),
    .INIT_1F ( 256'h0000000000000000055554551555550145455515150551055545040550145015 ),
    .INIT_20 ( 256'h5541155115545511451455544540014000045500000000000000000000000000 ),
    .INIT_21 ( 256'h0000000080000001000100008000055500555005000155540000000000511414 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h8787878787878787878787878786D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D00000 ),
    .INIT_25 ( 256'h78787878787878787878787878792D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F8787 ),
    .INIT_26 ( 256'h0000000000000000000000000000000100000000000004000000000000007878 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , memdat[31], memdat[30]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h7F71F0EDCA53AAAAAA86555555EB4FFFFFFEFFBDFFFEFFFEFFFEFFFEFFFEF9F5 ),
    .INIT_01 ( 256'hABBD3573AAEF7F3EFEFFBC355EFBFDDD7E7CABC2FF3AEFF7757D173BBDFDCEEF ),
    .INIT_02 ( 256'hEFEFFBFEF7CABAF557FFFFFFFFD3E7FAF4555555557BFDDD5F2BBC2FFC13EFF3 ),
    .INIT_03 ( 256'hFF77FF7CBFFFDDFFD5E5D7DF29FDFBC2FCEEF47BFF5AAB753AAAAAAAABBEFFBF ),
    .INIT_04 ( 256'hFDF77DFFEF555557BEF73ABFBF1F2BFFFF77FFFFBC7CE3FFFFD7CFFFFFBC7CBF ),
    .INIT_05 ( 256'hFBFBFBFBF7755555555EECEADFE7ED5CEAAAAAFF755FD55F5D5557D75D7F7F57 ),
    .INIT_06 ( 256'hFBFBFBF3EF3BFBCFFBFBFEFFBFEFFBFEFEFEFEFEFEFEFEFFBDCAEFFBFBFBFBFB ),
    .INIT_07 ( 256'hBD3EFFC2EFFFBBC2FFCF3FFDFBFDFFEFEFC4BBFEFEFF3C1333FFFFBEABFFFEBF ),
    .INIT_08 ( 256'hED3FBC2FFCCBC2FFEF0BFFAF40FFFFDFBEFEFBFB377F6CFF77F3FFCEEBCEBFFF ),
    .INIT_09 ( 256'hEFBFFCD2FFCC49FF4FBFFBD03FFFF7EF9E3FEF0BFF313EFFD3EFFEF40FFFFDFB ),
    .INIT_0A ( 256'hEFEFEFEFEFEF7EFB7EFB7EF9F7EFB7EFBBFDFBEEFFD3EFFD2FFEF40FFF7EFBF7 ),
    .INIT_0B ( 256'hC9BCFBEDFBEFDFBEFDFBEFFFF7EFBDFBEDFBEDFBEFDFBEEFEFEFEFEFEFEFEFEF ),
    .INIT_0C ( 256'hFFFFBDD37ACEFBDFBEFAFFFFFDFBD7DF77F55F7D2FEFEF55555EFFFF5FEFEFF5 ),
    .INIT_0D ( 256'hBEF57BEFB39FBFFF68CFFFFFFBCBF70F3FCEAAAABF2F4BEFE6BBDCFCF00CFFFF ),
    .INIT_0E ( 256'hF307F1F3B1C3337C7730EF307C7F3B0D0BBB4C34BB04BFFFFBEFBCFFE3ABEF7F ),
    .INIT_0F ( 256'hD3FF3FD557B1FCEF3CF9BF31EF1F0333B7EC4CB0FEC01F3AB70BFD5EC1334FCD ),
    .INIT_10 ( 256'h57BC1C632FBECE3DC7BB211C88CF2F7B231DEF63F1EC8F1F4BFB30DB3AAADFFE ),
    .INIT_11 ( 256'hE3F30F6F1FD7BF8FCC3D93F3CFB7BCAF2BF2FD73D02CFF772F03B79FECAF6BF5 ),
    .INIT_12 ( 256'hC6F1CBEF3B55FF55CEFFDCEB7557D5CED55D73ADF5EF6F3D3AABC0FF7FC3C3DB ),
    .INIT_13 ( 256'h6CE52CE52CE52CE52CE46CE52CE52CE7096CE73BCF313FEF9BBDC00FEF208BBD ),
    .INIT_14 ( 256'hCEBFFFFFD7BCE935EF3AFD35ECED2BDDE6BC48EB3BD73ABF772BFF95C6F6F1BE ),
    .INIT_15 ( 256'hF22EFBD9B939A2BFEEFEF7F9F68BA398AFFFBEFBCAF71FEFF1EFCD3FD3B55575 ),
    .INIT_16 ( 256'h1776CDF16DDCDF1ABEF1D7F69F9F9F9FBE7C69F6F2BD9B48BDBABCEABFC7A4BE ),
    .INIT_17 ( 256'hFF7FFDFF7FD55CEA9DDFFFDFD573AA9DEFDFFF7FD55CEAA995A7BE77FFFFD557 ),
    .INIT_18 ( 256'h23041EFEF4EFFEFBEFE7FC555555555E3FFF73AAA73FFF4CFB555EF33AA9FD77 ),
    .INIT_19 ( 256'hF3CFDBDAFF9F2F7BB6DFB0DE7EEEEED2F43BD3F3772DD1F73FAEA2CFC8C74FBF ),
    .INIT_1A ( 256'h72BEDFFFBDEF6F37BC30FF33C3FCC0F6F6E7F6EF4EAAAAAAAA3449EFCC3FE7CC ),
    .INIT_1B ( 256'hEAA8FAAA0EAA83BE3F8EB3EEF8EB23B3FA93BAC4EFB12EEC69B3A7BA7EEDEFB6 ),
    .INIT_1C ( 256'hAA8AFEEFAEBBA18EC63FEA6AAFBADA9A796A91DAA91A6690000000000008B823 ),
    .INIT_1D ( 256'hE6AA8DB6FF61FE2E8BFEEBF8AAB2FDAEBE2D84AB12B54A9528291BFE3FFAAAA2 ),
    .INIT_1E ( 256'hBAA3EEAAEAAAAA10ABEAEBCE3CAFE8AA2F89FAA3BFBABFBAAA2F8EAAAAAB0F0B ),
    .INIT_1F ( 256'h00000000000000000AA2BCBB2FFEFEAA8AEE8BAB3EABABAEBAEEEEAABAAEBAAB ),
    .INIT_20 ( 256'hAA3EAACBA8A09BABE92EA9B6AA2FE61FE3EAAC00000000000000000000000000 ),
    .INIT_21 ( 256'h00001555800010005000501580200500FCFAAFCC0002AE0C0000000002ABA0EE ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'hE4E5B1B1B1B31B1B1B1A4E4E4E4F1B1B1B1A4E4E4E4CE4E4E4E5B1B1B1B00000 ),
    .INIT_25 ( 256'h4E4F1B1B1B19B1B1B1B0E4E4E4E5B1B1B1B0E4E4E4E64E4E4E4F1B1B1B18E4E4 ),
    .INIT_26 ( 256'h0000000000000000000000000000000200000000000003000000000000024E4E ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , memdat[29], memdat[28]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h9A93506A5001AAAAAA8AAAAAAA419AAA5554552A5554555455545554555450A2 ),
    .INIT_01 ( 256'hAAAB2A91AAAAE916A2A1AA9AA4AAA666A8A80A92A51AAA999AAB291AAA6A46AA ),
    .INIT_02 ( 256'h6AAAAAAAAD681A9AAAA9696AAAB16A52ACAAAAAAAA92A666AA01292A5932AA51 ),
    .INIT_03 ( 256'hAADAAAD5AA9AB6AAAA4A6AAA026AA292946AAC929AA0AA9A1AAAAAAAAAA8A9AA ),
    .INIT_04 ( 256'h96A9AAAAAAAAAAA91AAD1A99AA7549DA5AD9DA6AA9D56AAA5AB96AA9A9A9D5AA ),
    .INIT_05 ( 256'hAAAAAAAAA11AAAAAAAA4606AA6AE6AA46AAAAAEA9AA66AA9A6AAAA69A6A99AA9 ),
    .INIT_06 ( 256'hAAAAAAA6AA6AAA96AAAAAAA9AA6A9AA6AAAAAAAAAAAAAAAAABAAAAAAAAAAAAAA ),
    .INIT_07 ( 256'hAB2AA59029612A92A95A29A7AAA66066899D2AAAA8452554425465AAAAAAAAAA ),
    .INIT_08 ( 256'h865D292A954292A58A4A962AC4A69A7AA868A1A19EDA045AEE916A784AA6AAA6 ),
    .INIT_09 ( 256'hAA195D72A954CAA5CAA992B129A69EAA26574A4AA5532AA5B2AA64AC4A69A7AA ),
    .INIT_0A ( 256'hAAAAAAAAAAAAEAA2EAA2EAA26EAA2EAA1AA7AA8AAAB2AA972A58AC4A69EAA2AE ),
    .INIT_0B ( 256'h4A29AA8BAA8A7AA8A7AA8AA69EAA27AA8BAA8BAA8A7AA8AAAAAAAAAAAAAAAAAA ),
    .INIT_0C ( 256'h8A55AB71E59862BBAEBA5AAAA6AAAAAA99AAAAAB2AAAAAAAAAA495AA06AAAAAA ),
    .INIT_0D ( 256'hAAAA91AA15291A5AC24566A690419D251646AAAA99274244892AB598D1246248 ),
    .INIT_0E ( 256'h624C5362172111D8DC908540E4C521471121C51C114C2AAAAA8AA9AAA1AAAA1A ),
    .INIT_0F ( 256'h49AA6AAAA913144115540513413919111D84C5245850B91A9141AAA44B20D147 ),
    .INIT_10 ( 256'hA914A4C126A886A749114255104585D1413746C153450535CAA250711AAAB9A8 ),
    .INIT_11 ( 256'h895EA404044D16257A900E11551D1505416444D5058B91DD45B51D15452AE2AA ),
    .INIT_12 ( 256'h4AA26AAA1AAAA6AA46AAA4696AAA6A46AAA691A5AA4404141AA97A59D669A901 ),
    .INIT_13 ( 256'hA4CA24CA24CA24CA24C8A4CA24CA24C907A4C91A95B195AA23DE40A5AA0002AA ),
    .INIT_14 ( 256'h46AA1996A9186B2A461A672A446E6ABA4AA9986A6AA91AA9DA6AAA2A4AAAA2A8 ),
    .INIT_15 ( 256'hA66AAA821A1B26AAAAAAA9A21A91A1B126AAAAAA92A9316AA36A841541AAAA9A ),
    .INIT_16 ( 256'h2FA846A2C6AC6A3AAAA089A8AAAAAAAAA8A8E01AA4AB8119A818A8EAAA8D8816 ),
    .INIT_17 ( 256'hA9A99AA529AAA46AAAA5A9A6AA91AAAA8A66A69AAAA46AAB2B0A1E999696AAA9 ),
    .INIT_18 ( 256'h4155265441455AAAAA52A6AAAAAAAAA496A921AAAD96AA25A2AAA4911AAAAA9D ),
    .INIT_19 ( 256'h6D6502B0A9B527511A752B66D48888B441184595552673995A58527A5049C5A9 ),
    .INIT_1A ( 256'h9A2AAA699B440411269A65E9695A6A406E8AAE4406AAAAAAAA81CA6976992166 ),
    .INIT_1B ( 256'h130704C5E154704114A449214814195149891972445C0409CB152D12D44A4600 ),
    .INIT_1C ( 256'h290F65450804200800240E02C0A03FF083CC2AFE02A0CC2000000000000C2ADC ),
    .INIT_1D ( 256'h2F13EEABFFB2FFB7FFFF73FEB0CFFEA73F1AF840E128842290C22FFF0FFD4A49 ),
    .INIT_1E ( 256'h6030140C140DDCECB0672466009CC225948E7758148704901F34A4C4F71084ED ),
    .INIT_1F ( 256'h000000000000000005C1C04411130901CF467130010CB00644410000D0108010 ),
    .INIT_20 ( 256'h15213B1C1850D4310D903CC3863FCBEFF204D500000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000005402AAA84E4904E4904000393580000000003326E38 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h86D386D0792ED3852C792C7AD3852C7AD386D3852C7B86D0792C792F86D00000 ),
    .INIT_25 ( 256'h792C792F86D12C7AD386D3852C7AD3852C792C7AD384792F86D386D0792C792F ),
    .INIT_26 ( 256'h000000000000000000000000000000000000000000000F0000000000000386D0 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , memdat[27], memdat[26]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00FC0FF3C00FFFFFFFFFFFFFFFCC000C00000003000000000000000000000000 ),
    .INIT_01 ( 256'hFC000FFFFF00450C0C0C000FFF103000010070030CFF00C000003FFC0003FF00 ),
    .INIT_02 ( 256'h00001004088DCAC5AA20101222103CC000FFFFFFFFFF70000054C030C440303F ),
    .INIT_03 ( 256'h00000004000000003FF0000000000C030FF000FC0540EBC5FFFFFFFFFC030000 ),
    .INIT_04 ( 256'hC004511100FFFFFFC005FFC00000000000000004010400000000000004010400 ),
    .INIT_05 ( 256'h00000000000FFFFFFFFF13FF545003FFFFFFFF3F4953195C6156571851508854 ),
    .INIT_06 ( 256'h0000000000400010C00000000000000000000000000000010100000000000000 ),
    .INIT_07 ( 256'h00030C4740C4C00307004F3C003FC50C3150C0040343CC013403000000000000 ),
    .INIT_08 ( 256'h3000C0304C1C230C700C32C0123CF3C1038B2E2E6962C08294620E2730100002 ),
    .INIT_09 ( 256'h40D0C50307018F1C00C0BC048F3CF040C018300C1306030C4030E30123CF3C10 ),
    .INIT_0A ( 256'h000000000000040C040C040C0040C040F00C10300040307030C70113CF040C00 ),
    .INIT_0B ( 256'hF0C0103C103FC103FC103D3CF040F0103C103C103FC103000000000000000000 ),
    .INIT_0C ( 256'h3000028200034000410504444140000000000000400000FFFFFCC0400000000F ),
    .INIT_0D ( 256'h000FFC00C5E0D1111C743F40FC1C00C4C3FFFFFFC0083C35340014374CC71CF3 ),
    .INIT_0E ( 256'h00300000C0000C030000300303000C3000CC00C0CC303001103101004FFC4010 ),
    .INIT_0F ( 256'h1534303FFFCC00300000C00C30C0C00000330000030300FFC005C3FF300C0000 ),
    .INIT_10 ( 256'hFFC003000003FF300FC00C01100000000000000000000000000C0300FFFF4D54 ),
    .INIT_11 ( 256'h710000354510C5C40040D00543C0C0300050510554014C00400000100000110F ),
    .INIT_12 ( 256'hF00C0000FCFF0CFFFF003FFD4FFCFFFF3FFFFFF50FF0301CFFFC00005044400D ),
    .INIT_13 ( 256'h010100004001000001004001000100003000000000004000C000030000CF3003 ),
    .INIT_14 ( 256'hFFDC03F03FDFFC4FF7FF304FF3F00003F00007FC003FFFDC4100043FF0000C03 ),
    .INIT_15 ( 256'h0000000C000000000000000C11000FC000400000000FC0000C0030C00FFFFFFF ),
    .INIT_16 ( 256'hC000000C000000C0000C00000000000003030000000000000000030000300000 ),
    .INIT_17 ( 256'hDC50CC00003FFFFFDDD04CD13FFFFFDDD31133413FFFFFFC14040144C1013FFF ),
    .INIT_18 ( 256'h0200330054000800000400FFFFFFFFFF57545FFFF457541000FFFFD1FFFC0D44 ),
    .INIT_19 ( 256'h4040015495400C00DD00D17103777740501D10400033000C00000303C08C00CF ),
    .INIT_1A ( 256'h15D3F51545303011C50054000050100057DD35703FFFFFFFFF560F3040515541 ),
    .INIT_1B ( 256'h9015E401685A532D1264389C24C31B27250830DE0F3733700440D001133331D7 ),
    .INIT_1C ( 256'h0507050C00041F00FC2A1DC5C8103FF0C3CC3B3C03B0CC3A00000000000925D7 ),
    .INIT_1D ( 256'h96154B7D55FF55B5E555115665A55751150B5C00302FC03B8003F555D5558149 ),
    .INIT_1E ( 256'h1010C005C00451C0370B8B110B1A3E4AA24B47AA1272724F0502640556108668 ),
    .INIT_1F ( 256'h0004000000000000029D6C330FFFF50143008437390E60017502C00DC02C3027 ),
    .INIT_20 ( 256'hD6C3169B261CCE30C490BFF249954F35500CF500000000000000000000000000 ),
    .INIT_21 ( 256'h9555400000000AAA0555000000000FFF00FFF0011403CF380000000002515230 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000002AAA ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h4DB1B24F18E718E5B24E4DB0E71A4DB0E71B18E5B24DB24F18E4E71A4DB00000 ),
    .INIT_25 ( 256'h18E4E71A4DB24DB0E71B18E5B24F18E5B24E4DB0E718E71A4DB1B24F18E4E71A ),
    .INIT_26 ( 256'h000000000000000000000000000000010000000000000055555555555555B24F ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , memdat[25], memdat[24]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00A80AA2801EAAAAAAAAAAAAAA8C040800000002000000000000000000000300 ),
    .INIT_01 ( 256'hA8511AAAAA1449180808000AAB1530000150750208AA14C000012AA85002AA14 ),
    .INIT_02 ( 256'h14142509445940CFA40030322120288144AAAAAAAAAFB0000054D0208881202A ),
    .INIT_03 ( 256'h00011006110000442AB0002801114D160AA144ACAA48838FAAAAAAAAA8534050 ),
    .INIT_04 ( 256'hC008A32314AAAAAAC145AA808814554800050808A25810880014422004A10611 ),
    .INIT_05 ( 256'h050A0505000AAAAAAAAB12AA989002AAAAAAAA3FC2B332BCC2BCAF30A3F000AC ),
    .INIT_06 ( 256'h05050A0014450A10C5050280502805028141428141428141A115400A05050A05 ),
    .INIT_07 ( 256'h502208475488C5020A048E380A3A866A31D0C506234688026802005094940088 ),
    .INIT_08 ( 256'h3664E020481D2208B40821E82138E381534F0D0E6691048368D2023735126402 ),
    .INIT_09 ( 256'h40E08A020A028A1804806E044E38E054C66534081206220881209342138E3810 ),
    .INIT_0A ( 256'h281414281414040C068C054C0040C068E508103220812060208B81238E054D00 ),
    .INIT_0B ( 256'hA2D01A3C153F8103F81A3D38E054F0103C1A3C153F8103281414281414281414 ),
    .INIT_0C ( 256'h2000015450034100820F088CC145161844400050401414AAAAA8C0400014104A ),
    .INIT_0D ( 256'h014AAC14C5D0D3233CE83B40EE6C009883AAAAAA80042C3F3405142ED89E28A2 ),
    .INIT_0E ( 256'hA8669654ECB13882A19639A682954C6204DC9688CC6470111532A2004AA85454 ),
    .INIT_0F ( 256'h2D34352AAACAA278D785E8993AA0BE120432EB1A436650AA8046D2AB654AAA5B ),
    .INIT_10 ( 256'hAAD61A569053EA330AEAF958CFE24200AB81020388015E80488E8204AAAA4E78 ),
    .INIT_11 ( 256'h388AB0304008C0E22B80E50912E8C8F2300F008C04BC0868F210C0C0B0C00C0A ),
    .INIT_12 ( 256'hA5490500A8AA49AAAA116AA94AA9AAAA2AAAAAA51AB575C9AAA82B0000102C0C ),
    .INIT_13 ( 256'h6CA8ADA91E549E569C562DA8ADA8ADAAA4A9A80A18A60028F4658A52148A2052 ),
    .INIT_14 ( 256'hAA9D12E06ADEA84AB7AA304AB2A15502B05006A8002AAA9C4645082AA1468953 ),
    .INIT_15 ( 256'h88A0850D07241E531400000D88A0EA94300C5145140A9054480422801ABAAAAA ),
    .INIT_16 ( 256'h985581498950149511480004444444445352E0A7CAA28C3BF064525154280452 ),
    .INIT_17 ( 256'hEC50CC00142AAAAA9EE08CD12AAAAAAED32233822AAAAAA815141344C3012AAA ),
    .INIT_18 ( 256'h5600660054000400000E40AAAAAAAAAB6BE8DAAAA46BE97050AAABE3AAA80D48 ),
    .INIT_19 ( 256'h509401BC2E805145EA10F2A603FFFFC0551914C4446256894106A6339588408E ),
    .INIT_1A ( 256'h66C2ED2E8E3576A9D60A540040982A545EFADAB56AAAAAAAAA550A2982556692 ),
    .INIT_1B ( 256'h5155145544555144114450511451001415515504554133F108C0E402233633D7 ),
    .INIT_1C ( 256'h1545145550451044410015155054555050041105011014100000000000015554 ),
    .INIT_1D ( 256'h5155414400150015500010004554005500115441110544051440500010004550 ),
    .INIT_1E ( 256'h4411550511054544551554110111544511455551514451541511454554000544 ),
    .INIT_1F ( 256'h0000000000000000015544511445515145114055154555411554150514155414 ),
    .INIT_20 ( 256'h5555551155145155551551445540055001554500000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000001400140000000055500555005000054400000000000455410 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h54000157FEABFEA801555402ABFD5402ABFFFEA801540157FEAAABFD54000000 ),
    .INIT_25 ( 256'hFEAAABFD54015402ABFFFEA80157FEA801555402ABFEABFD54000157FEAAABFD ),
    .INIT_26 ( 256'h0000000000000000000000000000000300000000000001000000000000000157 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , memdat[23], memdat[22]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h885A8A516A81540000205000004EA88500000001000000000000000000000280 ),
    .INIT_01 ( 256'h0400841901008A828280A004072A3222A2A2BA28809100C88AA0919402216500 ),
    .INIT_02 ( 256'h28000A0A8042C9CD9B5561435769000002555555001F3222A8A8C28802280809 ),
    .INIT_03 ( 256'h00A820A882002A08107A2A00AA200C000250025E23B2230D9555554004A300A0 ),
    .INIT_04 ( 256'hC680802000555001C00A90402082AA0800A0800000028880000220200802A882 ),
    .INIT_05 ( 256'h00000A00008555554007AA41202829065550013F8483248C9489372520A05535 ),
    .INIT_06 ( 256'h0A00000828800022CA000000A0000A0002800002800002820202A2000A00000A ),
    .INIT_07 ( 256'h028080AB8208CA2880202CB220300A80322FC00883A803EA0854400372200220 ),
    .INIT_08 ( 256'h3898C388832E0C8030A202C08AB2CB22A3CB2F0CAC70A2D2C4BB400B3025C804 ),
    .INIT_09 ( 256'hA8C3003880303020A0208C2AACB2C8A8E88A30E220C8C0802A082308AB2CB22A ),
    .INIT_0A ( 256'h0028000028008A8C880C8A8E08A8C880CA022A30802A088288030A8B2C8A8C08 ),
    .INIT_0B ( 256'h68C2203E2A3F22A3F2203EB2C8A8F22A3E203E2A3F22A3002800002800002800 ),
    .INIT_0C ( 256'h0114E3C10A23802A2AA2508086840820888AA802A80000554004C08020002A84 ),
    .INIT_0D ( 256'h80041C00CAF0E0008E823382CC0C0C222325540040A28C323F002A0003080000 ),
    .INIT_0E ( 256'hAAA802AAEA28888A8A80B0822A282EA0AACEAA82CEAA30022A300088A904A8A8 ),
    .INIT_0F ( 256'h0ABAB09001C88A3A8808E28A308AA88A08BA00088B8AAA904A28C90722282000 ),
    .INIT_10 ( 256'h01C0A2022203E53825EA08280088808AAA2202AA022AA820AA8CAA229001AC88 ),
    .INIT_11 ( 256'h388A0AB0A000C0E2282ACAA2A0E0CAB2A00A000002A280A0222888A022A8AA80 ),
    .INIT_12 ( 256'h6288A2289400000165009646800004650000591A047ABA829002202AA22882AC ),
    .INIT_13 ( 256'hA2AA22AAA0AA22AA22A8A2AA22AA22A82A0A02A0020208A8CAAA2280A8AAA001 ),
    .INIT_14 ( 256'h646C88C211EE46A47B9132A472500A217A02AA448A11906C802002906A8808A3 ),
    .INIT_15 ( 256'h022A800CA0A2A8202A22888EA02A89028200A28A22818A080AA0208029700001 ),
    .INIT_16 ( 256'h82222008208A0088800AA882202020200302020800022880A02A020A20208A08 ),
    .INIT_17 ( 256'hECA0CE80A09006406CC00CE21019004EE322330810064006A88A8888C0021001 ),
    .INIT_18 ( 256'hAABA0000AA05538E38282815555540078B08A900188B0A828A4007E890068E80 ),
    .INIT_19 ( 256'h8002E20082E02A8AE2A0C0828333333CA2A22808880020008AA8000B00A2A02C ),
    .INIT_1A ( 256'h2EC8CA02803130A2E882A8A808220210A0C22AB12555555001EAA08202AAAA00 ),
    .INIT_1B ( 256'hEAAE3AAB8AABE3AB2B8BA2E3B8EA32A8BAB3AAA0EAA833B8BA08F082A330B0EB ),
    .INIT_1C ( 256'hEE0EBEAADABAAA0EE83FAA8ACFF2B55A6EA691A5A91A96900000000000006A38 ),
    .INIT_1D ( 256'hE27BE9F6FFE9FE3AABFE47F8AEBAFFB87E09442AD0A542B1002B5BFE6BF8BB43 ),
    .INIT_1E ( 256'hEAA2EBAEBBAFAB68BA2BA8E23DEABCEA3B8EBEF2BB8EFB9BFA3B89FEF833CB8A ),
    .INIT_1F ( 256'h000000000000000002AB88A2288BBABB8AAA8ABA3BEEBAAA3EAACEAFAEBAAAAA ),
    .INIT_20 ( 256'hFA7FABF2BA28E3BAAA2AB8EEBEAFF69FE3EFEF00000000000000000000000000 ),
    .INIT_21 ( 256'h00001555400010001000101540280540FCFEAFCA0000903C0000000002EBA8FA ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'hA80002A957FD57FC02AAA803FD56A803FD5557FC02A802A957FFFD56A8000000 ),
    .INIT_25 ( 256'h57FFFD56A802A803FD5557FC02A957FC02AAA803FD57FD56A80002A957FFFD56 ),
    .INIT_26 ( 256'h000000000000000000000000000000010000000000000C0000000000000002A9 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , memdat[21], memdat[20]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00F000F3C003FEA55000FA9540CC000F00000003000000000000000000000000 ),
    .INIT_01 ( 256'hEC000FB3FB00C2230003002FEF00300000003000003B00C000003B3C0003CF00 ),
    .INIT_02 ( 256'h0000000000129ACA00027E7D540CC00000EA5500FFBF300020A3C00000000003 ),
    .INIT_03 ( 256'h00000008402000003EF0000500000C0000F000FC1A6453453A95403FEC030000 ),
    .INIT_04 ( 256'hC4003C3FC0D00FFBC0033EC00510011500010500140D54553001115400140840 ),
    .INIT_05 ( 256'h00014000000E95403FEF30FB003003ECD00FFB3F8003200C8008072002BE0004 ),
    .INIT_06 ( 256'h4000014000000140C00000500005000050000050000050001408000140000140 ),
    .INIT_07 ( 256'h001400030200C00000000C30017003817204C0001788017C00540E000C4043C4 ),
    .INIT_08 ( 256'h3304D500010C0400300000C50030C30003030C0FF4000000400000E3B0099104 ),
    .INIT_09 ( 256'h00F002D00018100000000D400C30C000D11530400040540000000300030C3000 ),
    .INIT_0A ( 256'h050000050000000C005C000C0000C005C000003014000000000350030C000C00 ),
    .INIT_0B ( 256'hC0C0017C003F0003F0017C30C000F0003C017C003F0003050000050000050000 ),
    .INIT_0C ( 256'h00C200000003800000000FFFF0A0055550000000200000C03FECC0000000000E ),
    .INIT_0D ( 256'h800FBC00CEC0E0200E8FB300CC0E020C030C03FEC000CC3C30003B030C3CC0C0 ),
    .INIT_0E ( 256'h44004004D01550101001341400104C4040CC1101CC0030000030140033EC0000 ),
    .INIT_0F ( 256'hBC30303FFBD055755550D55171001555053015010304003ECC88C3EF00000510 ),
    .INIT_10 ( 256'hFBC000001043CF315FD51114895501501415400040000111045C14003FFB0F00 ),
    .INIT_11 ( 256'h355003380000F4D5400CD4CF98D0E4390101800280012010390233228020222F ),
    .INIT_12 ( 256'hC00000003C950443CF003CEC09505ECF2545F3B00EF131683FF940516420204D ),
    .INIT_13 ( 256'h865864528109210612082450645064514014504541555015C041441010000003 ),
    .INIT_14 ( 256'hCECC00C03BECEC0EFB3B300EF0F00003F00000EC083B3ECC000000FEC0005003 ),
    .INIT_15 ( 256'h5100500C000000415100000E9240438008A58104000B04100000000003F95403 ),
    .INIT_16 ( 256'h0000440004004000000000000000000003001111515555045404000000004000 ),
    .INIT_17 ( 256'hCC28CC03003FECFECFF3FCC2BFB3FECFC33FF303FFECFFEC300C00CCCFFEBFFB ),
    .INIT_18 ( 256'h0060004C8C06520810C0003A95403FEFFF0383FFB3FF00CC00FFEFF33FEC0C0F ),
    .INIT_19 ( 256'h0C00700C02010000F104FCC333FFFFD48C0031C000001000010444430000040C ),
    .INIT_1A ( 256'h30C2E0423C31F14CC0C0C0005C43001CC0F00331CEA5500FFB0C0002B8300DFC ),
    .INIT_1B ( 256'h155185504C51104430CF50380C1100020D000104034133300000C000237037CF ),
    .INIT_1C ( 256'h07C007891965B00A00183F0D9042FFFCBEFC22CFC2203C2000000000000B2386 ),
    .INIT_1D ( 256'h3984024BFF3EFF1DFFFC8BFCC7A7FCEABF2208832208880E30C02FFCB3FE41B0 ),
    .INIT_1E ( 256'h000015040000C1085D0D7E9128F1000D00C4555100E050FFC010CE7150020E44 ),
    .INIT_1F ( 256'h00000000000000000BFC4451044553004300C01D0D055B4101B004001419D410 ),
    .INIT_20 ( 256'h6429C58A4FB06106433CC00303FFF9AFF2804600000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000005402AAA89399093990400024E940000000003057C9D ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h7B8784792ED12ED384787B86D12D2ED384787B86D12ED12C7B8784792ED00000 ),
    .INIT_25 ( 256'hD12D2ED3847B84792ED2D12C7B8784792ED2D12C7B847B86D12D2ED3847AD12C ),
    .INIT_26 ( 256'h000000000000000000000000000000020000000000000F000000000000007B86 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , memdat[19], memdat[18]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hA54040110600E64E4E45E939390D3F5000000001000000000000000000000150 ),
    .INIT_01 ( 256'h346884C04D1A03B9555455753307F6A8967D77C50B0D1ADAA0149C046A95011A ),
    .INIT_02 ( 256'h9F1A07C1FF9BDFD42141FCA943C614B1A274E4E4E4CF36A8B5F8E850B04690E0 ),
    .INIT_03 ( 256'hD09EBD9F2BF427AF533BCD505EBCAE8A3811A24C1F31475E0D393939347FA27C ),
    .INIT_04 ( 256'hD25200169A4E4E4CD1A003534009BDC590D4B04340E2635048349C1583409F2B ),
    .INIT_05 ( 256'hC68407C6855539393933400D140091300E4E4D7FD447780DE80E337517FFA033 ),
    .INIT_06 ( 256'h07C684001F068414C7C689027C9027C901F1A101F1A101F0411DED4407C68407 ),
    .INIT_07 ( 256'h68410B071B65C7C502CA4D34083540DC3303C68103EF86405890C36A4D393A51 ),
    .INIT_08 ( 256'h7CB3C050389FC10B3A142CD01134D340BFC30F0C08F056F08C3BC033F6870CC8 ),
    .INIT_09 ( 256'h25C3B70502CD050B1A432C044D34D02FCC80FA140E24010B07D08FA1134D3409 ),
    .INIT_0A ( 256'h101F1A101F1A025C020C02FE9025C020E7C409710007D02C50B301134D02FE80 ),
    .INIT_0B ( 256'h04E8083C0BFF4097F4083C34D02FF4097C083C0BFF4097101F1A101F1A101F1A ),
    .INIT_0C ( 256'h134795DB3E03C289A699905AFDF2900005F00528751A1A793930DB00541A10F7 ),
    .INIT_0D ( 256'hD1A4CD1AD7C1F0F01FD3F704DFBF1362DB43939351155C793B069E16696E8411 ),
    .INIT_0E ( 256'h48032CC4D001D1D000ED3214CC0E0D042ECD1C10DD0BB46807F0410500341FAF ),
    .INIT_0F ( 256'hD130301E4CC3823DD001E0803833288C1034210153C0620351EDC13384C0C49C ),
    .INIT_10 ( 256'h4CD5A82A846BC17564D520140254445515554C1537D4F55D1C5C847B0E4D0C00 ),
    .INIT_11 ( 256'h304015B16565F4E9805EC01045D5E47913C31650A0D2151529C251665475351E ),
    .INIT_12 ( 256'h06F1D7E50439A03901281035439C07010E7040D5073FBFD20E4D43D0985D15ED ),
    .INIT_13 ( 256'h7557575D7DF5DDF5DDF7D75F575F575C42C30D2409133B25FFBE38061F104069 ),
    .INIT_14 ( 256'h034C12D81CFC34473F0D744734142BC1316804340D5C034D5026801309F701BF ),
    .INIT_15 ( 256'h0812568D555455FE8DD65A5ED75550C8580A7FF3CE5C318FA27A400000739369 ),
    .INIT_16 ( 256'h01FF30A013F70A1B69A14A554A4A4A4A6B68A358A0002A283CA5E8667B8909A9 ),
    .INIT_17 ( 256'hCD7DDE58C11930134DD50DD7D4C0934ED769775019303934506367D2D6B3DE4C ),
    .INIT_18 ( 256'h3D0F5638DE80E35555C40ADD39393933AB02C0E4D3AB0098047933D509345C55 ),
    .INIT_19 ( 256'h4189300800682FAFD66AE068CFBBBBB8FCE578AAAAE68F3F1D7572834AFABA4D ),
    .INIT_1A ( 256'hDAC0C000C978F96EC9260A0A4260968C03EC01F8C34E4E4E4D8C1553CC835C00 ),
    .INIT_1B ( 256'h858DA1674C05D302228840AA28C0001E2862D500B740373017BADFA18B3172FF ),
    .INIT_1C ( 256'h124E0075C5C10080C2082823512C4C3CD1FC33CFC3303C30000000000009D6F6 ),
    .INIT_1D ( 256'hABF2831D550F5515F554ED54005554E5D5339CC1B30ECC0F10403554D1560401 ),
    .INIT_1E ( 256'h8C31C70F220B46C4412042800AA168C1328362F162A8029E3F128B4CFC00054C ),
    .INIT_1F ( 256'h00000000000000000BEF404020030163452200813C8144000C34B70B1C32D41C ),
    .INIT_20 ( 256'h018012A8AB8450657703E38A7AD55E7550180000000000000000000000000000 ),
    .INIT_21 ( 256'h9555400000000AAA855540000000000054000546000272780000000002C82C01 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000002AAA ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'hB0E5B0E64F18E5B31A4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B00000 ),
    .INIT_25 ( 256'hB0E5B0E64F18E5B31A4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B24F19 ),
    .INIT_26 ( 256'h000000000000000000000000000000020000000000000A000000000000024F19 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , memdat[17], memdat[16]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0933C000C00000000000000000CC000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h000010300000C000009025000F0033302724F000400000CCC02403000024C000 ),
    .INIT_02 ( 256'h000000000C0000C0026424266640000000000000003F3330093FC00400300400 ),
    .INIT_03 ( 256'h50C115C01284304A40FF02493C249C000000003F457003000000000000030000 ),
    .INIT_04 ( 256'hD090242640000003C00D00000030300400C0040000C00131043C04C44000C011 ),
    .INIT_05 ( 256'h0000000000000000000F00000000040C0000003F0003000C0000030000240900 ),
    .INIT_06 ( 256'h0000000000000001C00008000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h10104003C100C10080041C7011300C40333CC000030000C0C000000000000000 ),
    .INIT_08 ( 256'h30C0D000000D0040340200C40071CB0013030C0E62C00C002C00000730001402 ),
    .INIT_09 ( 256'h04C003304000C000C4200D001C72C004C0C034000003104031080340071CB001 ),
    .INIT_0A ( 256'h040404040404004C004C004C2004C004C100013010310003040340071C004D00 ),
    .INIT_0B ( 256'hC0D3013C013F0013F0013C31C004FC013C013C013F0013040404040404040404 ),
    .INIT_0C ( 256'h020010000003010000000888808100000080082004040400000CC00000040440 ),
    .INIT_0D ( 256'h00403C04CCC0C0003C433301CC0C0C003300000000000C303001000400001000 ),
    .INIT_0E ( 256'h000F0300CF000000C000300000F00CC000CCC300CC0034400130100000000433 ),
    .INIT_0F ( 256'h0571344003C3003000C0C0003C0030000030C000033000000F00D40F0000CC03 ),
    .INIT_10 ( 256'h03F000000013C03003F3003C0000000300000000000C0000004CC00000003F00 ),
    .INIT_11 ( 256'h31C0C030000CC4C70300F1C110FCCF33000000000000003003000000CC040140 ),
    .INIT_12 ( 256'hC040004400007000C01C0C03000100C00000300C10F03000000000003C00300C ),
    .INIT_13 ( 256'h0001C0000301C000C0034000C000C0000300000100C00704CC0000000430C010 ),
    .INIT_14 ( 256'hC00C04C003CC0010F3003010F0000100F01330000103000C00010100C0404013 ),
    .INIT_15 ( 256'h4C00410C00030C220410408C000000000088104100833C088305400000300000 ),
    .INIT_16 ( 256'h0C00C090CC00093010400080080404041320C0004020033010001000140C0000 ),
    .INIT_17 ( 256'hCC24CC9014400C000CC09CC24030000CCF027306400C000303003000C2424003 ),
    .INIT_18 ( 256'h000000000000044104E1A4000000000F570010000057011051000FC000009C00 ),
    .INIT_19 ( 256'h40FC0000000000C3C030C700F333333000000000000000003000000300000C1C ),
    .INIT_1A ( 256'h00D4C00000F03000D400040040D00C0000C01030000000000000C005C0100010 ),
    .INIT_1B ( 256'h4555115545055045154551515411005454515554555533FB330CC0300334F0CF ),
    .INIT_1C ( 256'h4041505550515540550001511015014400040054000400050000400100005514 ),
    .INIT_1D ( 256'h5154005000540011400054005544015540105040010104141001400050004010 ),
    .INIT_1E ( 256'h5401110155005514451444111111545415451101554555445015455500014445 ),
    .INIT_1F ( 256'h0000000000000400115544511444451144514545144155411555150544014405 ),
    .INIT_20 ( 256'h5141511055145155551554145540014000155500000001000000000000000000 ),
    .INIT_21 ( 256'h0000000000000001400140000000055540555405415450540015555554551440 ),
    .INIT_22 ( 256'h0055AAFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA55004000 ),
    .INIT_23 ( 256'hAAFF0055AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF ),
    .INIT_24 ( 256'hE81542BFE81542BFE81542BFE81417EABD4017EABD4017EABD4017EABD410055 ),
    .INIT_25 ( 256'h42BFE81542BFE81542BFE81542BEBD4017EABD4017EABD4017EABD4017E942BF ),
    .INIT_26 ( 256'h000000000000000000000000000000010000000000015100000000000003E815 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , memdat[15], memdat[14]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C000C01000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h00302030000CC000C00001000F1333300300F30040000CCCC00003003000C00C ),
    .INIT_02 ( 256'h0C0C1304CC0000C00000000000000000C0000000003F3330003FF00800330400 ),
    .INIT_03 ( 256'h40C014C00280300A00FF00003C000F000000C03D4A500300000000000033C030 ),
    .INIT_04 ( 256'hC00000000C000003C0CD00021C30312000C1200430C000F2003C03C80430C001 ),
    .INIT_05 ( 256'h0303030300000000000F00000000040C0000003F0003000C0000030000000000 ),
    .INIT_06 ( 256'h030303000C030301C30300C0300C0300C0C0C0C0C0C0C0C13010C30303030303 ),
    .INIT_07 ( 256'h00004003CD00C00080001CB010300C43333CC304730000C0C000003003FC003C ),
    .INIT_08 ( 256'h30E0C004000C0080300100C00072C70003030C0E61C00C001C00010B33000002 ),
    .INIT_09 ( 256'h00C003304000C000C0100C002C71C000C0E030010003008030040300072C7000 ),
    .INIT_0A ( 256'h000000000000000C000C000C0000C000C000003040300403080300072C000C00 ),
    .INIT_0B ( 256'hC0C3003C003F0003F0003C71C000FC003C003C003F0003000000000000000000 ),
    .INIT_0C ( 256'h000000011003000000000222202000830020020800000000000CC08000000500 ),
    .INIT_0D ( 256'h20003C00CCC0C0103CC33301CC0C0C023300000000000C303000000C00003000 ),
    .INIT_0E ( 256'h220F0321CF20000CC040B00024F01CC001DCC300CC0030211031004840004033 ),
    .INIT_0F ( 256'h07B23C4003C308B238CCC2203C09300000B0C020873005000F00D80F0010CC07 ),
    .INIT_10 ( 256'h03F400010103C03003F3003C00C0000302000200000C0400020CC00100003F14 ),
    .INIT_11 ( 256'h38C2E030000CC8E30FC0F6C220FCCF3300C000000084403003400000FC000000 ),
    .INIT_12 ( 256'hC00003800000F100C03D8C03000100C00000300C10F03030000002343D00B80F ),
    .INIT_13 ( 256'h4808C8090704C406C4070809C809C8080348081004C08380CC1100118030C000 ),
    .INIT_14 ( 256'hC00C04C183CC0010F3003010F0000000F00330000003000C00000100C0000003 ),
    .INIT_15 ( 256'h0C04002C00030C044000001C200000000111000000133C022300000000300000 ),
    .INIT_16 ( 256'h0C00C010CC00013000000010010000000304C02000040FF003000000000C0000 ),
    .INIT_17 ( 256'hCC04CC102C800C000CC01CC04030000CCF007304400C000303003000C0404003 ),
    .INIT_18 ( 256'h010000000000040000D25C000000000F6B443000006B473062000FC000001C00 ),
    .INIT_19 ( 256'h40FC00406C0004C3C030CB00F333333000000000000000003508000F00400C2C ),
    .INIT_1A ( 256'h04E4C42C00F03022E502941090D42E0090C06030000000000000C009C0940020 ),
    .INIT_1B ( 256'hAAAE2AAF8EBBE3FF3A8EF0A2A8FF32FCE8E2BFE4AEF933F3330CC0700334F0CF ),
    .INIT_1C ( 256'hBA8AEAAAE3BAA80AB03EEB82AFAA1966C7A6B376AB36AAB0FFFF3FFCFFF22A38 ),
    .INIT_1D ( 256'hA3BA03ACFFABFF2AE3FF67FCAAE8FEAA7F0B0C2B70ACC2A308EA73FF57FCBEA3 ),
    .INIT_1E ( 256'hAAA2BBAAEAABAA8C8B28BCA2382FA8A82A86EE83AE8AAA8EF82E8EBE8033CE8E ),
    .INIT_1F ( 256'hFFF3FFFFFFFFC3FFC3EB8CF33CCCCEBB8EAA87AB2AAAEAAA2EAE9EAAAEA2AEAB ),
    .INIT_20 ( 256'hBA0AAAB2AA28E2BFAA3ABA98AA8FFEBFF0BBAAFFFFFFFCFFFFFFFFFFFFFFFFFF ),
    .INIT_21 ( 256'h000015554000100010001415400805403CFEABCA00008C215540000000AEA8EB ),
    .INIT_22 ( 256'h1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E40000 ),
    .INIT_23 ( 256'h4E4E1B1B1B1BE4E4E4E4B1B1B1B14E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B11B1B ),
    .INIT_24 ( 256'h4E4F1B1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B04E4E ),
    .INIT_25 ( 256'h4E4F1B1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B24E4E ),
    .INIT_26 ( 256'h000000000000000000000000000000013FFFFFFFFFFC01000000000000024E4E ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , memdat[13], memdat[12]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C008C28000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h022000300088E820800002000F8233300300F200900088CCC00003022000C088 ),
    .INIT_02 ( 256'h088882208C0000C0000000000000010080000000003FB330003FE00108320900 ),
    .INIT_03 ( 256'h4AC014C00282B00A00FF00003C000E004008803E82A003000000000002238822 ),
    .INIT_04 ( 256'hF000008008000003C88E0008083032000AC0002020C088C102BE23042020C001 ),
    .INIT_05 ( 256'h1313131320000000000F00008981080C000000BF0003000C0000030000000001 ),
    .INIT_06 ( 256'h131313004C131302D31310C4310C4310C4C4C4C4C4C4C4C43040C31313131313 ),
    .INIT_07 ( 256'h00009083CE00D00018002C3020301C8337BCD310B30810C0C100103003FC003C ),
    .INIT_08 ( 256'h30C0C000800C0000B00202C000B0CB02031B6C6CA2C60C862D82180333000012 ),
    .INIT_09 ( 256'h80C603308800C020C0208C000CB2C080C0C8300020030000B00823000B0CB020 ),
    .INIT_0A ( 256'h404040404040080C080C080C0080D080C010203401B00083000B000B0C080C10 ),
    .INIT_0B ( 256'hC0C32038203B0203B0203A32C080EC20382038203B0203404040404040404040 ),
    .INIT_0C ( 256'h440000000047100820800222202000C00020020800404000000CC01501404800 ),
    .INIT_0D ( 256'h00003C00CCC4C6063C033392CC0C4C003300000004080D307000000000002104 ),
    .INIT_0E ( 256'h020F0302CF822000C280300008F02CC000ECC300CC0030020030008000000033 ),
    .INIT_0F ( 256'h0A3A328003C308B228C0C2203C02382200B0C0000B3088000F02E00F0800CC0B ),
    .INIT_10 ( 256'h03F000000203C0B003F3003C0008800302000002000C0800000EC0020000BF88 ),
    .INIT_11 ( 256'hB8C0C030000CC2E30300F8C000FCCF33002000000088803003800000EC000000 ),
    .INIT_12 ( 256'hC00081000000F200C03E0C03000200C00000300C20F030200002000A3EA0300C ),
    .INIT_13 ( 256'h880AC80A0B0AC80AC80B880AC80AC8080B80000202C08308EC2200200430C000 ),
    .INIT_14 ( 256'hC02E28C203CC0020F3003020F0080300F03330000303002C02030A00C0C0C033 ),
    .INIT_15 ( 256'hCC08C30C00230C088C30C02C20000000022230C300233C010300000000300000 ),
    .INIT_16 ( 256'h0C00C000CC00003030C02020020C0C0C3308C000C00803B0300030803C0C0008 ),
    .INIT_17 ( 256'hEC00CC0000800C000CC00CC00030000CEF003308000C000303023000C0000003 ),
    .INIT_18 ( 256'h02000000000008C30CE288000000000F8BA00000008BA000A0000FC200000C00 ),
    .INIT_19 ( 256'hA0FC0200A80008C3C030C300F333333000000000000000803A08000200000C08 ),
    .INIT_1A ( 256'h08E8822800F03020E800880000E00C0080822030000000000080C00AC0A00000 ),
    .INIT_1B ( 256'hC5173145C1E873321104014110CC01141213C070F11C33FBB30CC0300338F0CF ),
    .INIT_1C ( 256'h408F10FFA8E054894210012AF02CAFFC2B0F00FE000C0000A555155455537E9C ),
    .INIT_1D ( 256'h41C4207AFFDCFF314BFFBBFC5A4EFFC3BF0020028000003C20034BFF8BFC0021 ),
    .INIT_1E ( 256'h4C000001110200C4C0300411209C40501D0FCD004104A52410150451000280C7 ),
    .INIT_1F ( 256'hBEE2AAAAAAAA8EAA815DC00010000711C07301C030402481015007024003C004 ),
    .INIT_20 ( 256'h42265003F73C72013F27D006DDEFF14FF25049FFFFFFFCFFFFFFFFFFFFDFFF9A ),
    .INIT_21 ( 256'h0000000000000000000001402AAA8939109391070000B44AAA80000002911080 ),
    .INIT_22 ( 256'hFFFFFFFFFFFFAAAAAAAAAAAAAAAA555555555555555500000000000000004000 ),
    .INIT_23 ( 256'hFFFFFFFFFFFFAAAAAAAAAAAAAAAA55555555555555550000000000000000FFFF ),
    .INIT_24 ( 256'h5403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95402FFFF ),
    .INIT_25 ( 256'h5403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA9 ),
    .INIT_26 ( 256'h00000000000000000000000000000000004415004013C100000000000003FEA9 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , memdat[11], memdat[10]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0833C008C00000000000000000EC051D00000000000000000000000000000000 ),
    .INIT_01 ( 256'h010000300040D000008020000F4033302320F000300040CCC02003010020C040 ),
    .INIT_02 ( 256'h004040100C0000C0022020222200020000000000003F3330083FC00300300300 ),
    .INIT_03 ( 256'h40C094C00A80302A00FF02083C208C008000003C000002000000000000030000 ),
    .INIT_04 ( 256'h6080202200000003C00C00000030300000C0000000C00032003C00C80100C009 ),
    .INIT_05 ( 256'h3333333300000000000B00000000000C00000035000100040000010004200800 ),
    .INIT_06 ( 256'h33333332CC333300F33330CC330CC330CCCCCCCCCCCCCCCC3080C33333333333 ),
    .INIT_07 ( 256'h000000038C40E00000000820C02028073B3CE320330020C0C200203003FC003C ),
    .INIT_08 ( 256'h30C0C003000C00303000C0C00020820C03238C8C00C80C080E00200333000020 ),
    .INIT_09 ( 256'h00CC02303000C0C0C00C0C0004104200C0803000C00300303003030002082080 ),
    .INIT_0A ( 256'h00000000000010081009200822009200C0108024002002030203000104200C22 ),
    .INIT_0B ( 256'hC081401C401C0401C0401C0001007C4018401840190401000000000000000000 ),
    .INIT_0C ( 256'h0200200000030200000008888082014110800820080808000008C00001080080 ),
    .INIT_0D ( 256'h0C803CC8CCC0C4003C033300CC0C0C003304000000000C303032008000000000 ),
    .INIT_0E ( 256'h000F0300CF000000C000300000F00CC000CCC300CC002000C23C202000030833 ),
    .INIT_0F ( 256'h0030300003C3003000C0C0003C0030000030C000033000000F00C00F0000CC03 ),
    .INIT_10 ( 256'h03F000000023C03003F3003C0000000300000000000C0000008CC00000003F00 ),
    .INIT_11 ( 256'h30C0C030000CC0C30300F0C000FCCF33000000000000003003000000CC080200 ),
    .INIT_12 ( 256'hC08002880200F000C0BC0C03200000C0C000300CC0F03000000000003C00300C ),
    .INIT_13 ( 256'h0000C0000300C000C0030000C000C0000300000000C00300CC0000000030C020 ),
    .INIT_14 ( 256'hC40C008402CC0000F3003000F0000000F00330000003000C00000000C0000003 ),
    .INIT_15 ( 256'h0C00000C00030C220000008C000000000088000000833C088300000000300000 ),
    .INIT_16 ( 256'h0C00C080CC00083000000080080000000320C0000020033000000000000C0000 ),
    .INIT_17 ( 256'hCC20CC8101000C000CC08CC20030000CCF023302000C000303003000C2020003 ),
    .INIT_18 ( 256'h000000000000000000C001000000000F030100000103000400000FC000008C00 ),
    .INIT_19 ( 256'h00FC0000000000C3C030C300F333333000000000000000003000000300000C0C ),
    .INIT_1A ( 256'h00C0C00000F03000C000000000C00C0000800030000000000000C000C0000000 ),
    .INIT_1B ( 256'hC041301049E712880DC3A0715CA221809E93EA68FA9A33F3330CC0300330F08B ),
    .INIT_1C ( 256'h104810B148C35B454D048099661FBFFC6E0F10CD010C00100FFFBFFEFAA22184 ),
    .INIT_1D ( 256'h70300056555955200955FD5465065596D5205482D201481500C15955FD546413 ),
    .INIT_1E ( 256'h5C032201D50279200A34A41103B33C541DC79A033DC551E4C019C36C00200040 ),
    .INIT_1F ( 256'hC233FEAAAA954540210448A2188883104CB34ECA3C4291411C69230C88000807 ),
    .INIT_20 ( 256'h41E471223F0811BAFB17C4161FE55295524665FFFFEAA8A555555550003000FF ),
    .INIT_21 ( 256'h9555400000000AAA85554000000005556855568382BCD437EEA555A942293400 ),
    .INIT_22 ( 256'hAAAA55550000FFFFAAAA55550000FFFFAAAA55550000FFFFAAAA555500002AAA ),
    .INIT_23 ( 256'hFFFF00005555AAAAFFFF00005555AAAAFFFF00005555AAAAFFFF00005555FFFF ),
    .INIT_24 ( 256'h141414141414141414141414141541414141414141414141414141414140AAAA ),
    .INIT_25 ( 256'hEBEBEBEBEBEBEBEBEBEBEBEBEBEABEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBC1414 ),
    .INIT_26 ( 256'h000000000000000000000000000000023AA299AAAAAC3100000000000003EBEB ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , memdat[9], memdat[8]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C000C00000000000000000EC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h021000300084E000000000000F8023300300F0001000C0CCC00003030000C0C0 ),
    .INIT_02 ( 256'h040401004E07C000000000000000174440000000016E1330003FD00000310000 ),
    .INIT_03 ( 256'h4AC014C00282B00A00FF00003C000D00400C4038000F43401000000053124C13 ),
    .INIT_04 ( 256'hC000000004000003C04C00000430300005C0001010C00050017C01401010C001 ),
    .INIT_05 ( 256'h2222212110000000001700000201000C0000000F3003000C000003C000000000 ),
    .INIT_06 ( 256'h030103220C010300030100C0300C030484848484448484442280821211121112 ),
    .INIT_07 ( 256'h01020803C480A00202000D3580356C093B3C72302301A8C4E206303003FC003C ),
    .INIT_08 ( 256'h3000C022080402282008E0800014514003134C4C00C43C040D00100331040010 ),
    .INIT_09 ( 256'h04C0822101008604044415000D34D200C0C010084202021810228100004104C0 ),
    .INIT_0A ( 256'hC8C8C8C8C4C430423042004400045004E1180114112023202380400249104131 ),
    .INIT_0B ( 256'hC032422C432F443274432034D208CC823C823C823C48238888888888C8C8C8C8 ),
    .INIT_0C ( 256'h44001000818B210000000000000100000000000004444000000CC02901404000 ),
    .INIT_0D ( 256'h084038849881C00C3C0300140C0858003100000005004D70613100C000000104 ),
    .INIT_0E ( 256'h000F0300CF000000C000300000F00CC00CCCC300CC00F2004134102000010433 ),
    .INIT_0F ( 256'h0020200003C3003000C0C0003C0030000030C000033000000F0CC00F0000CC03 ),
    .INIT_10 ( 256'h02F000000023802003FF003C0400001F00000010007C0000008CC00C00003B00 ),
    .INIT_11 ( 256'h20C0C030000CC0C30300F0C000FCCF33040400000000003003000020CC080600 ),
    .INIT_12 ( 256'hC08020C80300F000C0FC0C03300000C00000300C00F03000100000003C00300C ),
    .INIT_13 ( 256'h0030C0300330C030C0330030C030C0300300300000C00300CC0000000030C320 ),
    .INIT_14 ( 256'hC00C008003C80000F2002000F000000CF00330033003000C000030C0C0000002 ),
    .INIT_15 ( 256'h4C00410C4003CC000410400C00040000C000104100033C000300000000300000 ),
    .INIT_16 ( 256'h0C00C000FC00003020800003000808041300C0004300033010431000140C0040 ),
    .INIT_17 ( 256'h4400480000000C00088C0880003000088EC02300000C000303F0F000C0000003 ),
    .INIT_18 ( 256'h405511020020008208C001400000005B02000000000200000C000F4000000400 ),
    .INIT_19 ( 256'h00FC0002002400CE84208210B22222210304005C111500143053510350040C4D ),
    .INIT_1A ( 256'h0081100000F030008000000000C00C00014400300400000014084510C0000000 ),
    .INIT_1B ( 256'h5051141445041054054151515415115454515454551511D1331D41300521D0CE ),
    .INIT_1C ( 256'h0541555450415540550004515014155444101104011510100E8A05400FE05504 ),
    .INIT_1D ( 256'h5144015000050015100010005554001500015400500540011000100014001151 ),
    .INIT_1E ( 256'h5401550055005514451444110015405415411101554555454005451100100145 ),
    .INIT_1F ( 256'hC13253EA543A413E810444511444455045514545154115411104550054015401 ),
    .INIT_20 ( 256'h5100555051141145540545441440045000055555403FA70FA555400FE95400CF ),
    .INIT_21 ( 256'h0000000000000000400040000000055540555401C3C05416738FA9693C154404 ),
    .INIT_22 ( 256'h50FA50FA50FA05AF05AF05AF05AFAF05AF05AF05AF05FA50FA50FA50FA500000 ),
    .INIT_23 ( 256'hFA50FA50FA50AF05AF05AF05AF0505AF05AF05AF05AF50FA50FA50FA50FA50FA ),
    .INIT_24 ( 256'h222377777775DDDDDDDC8888888888888889DDDDDDDF7777777622222220FA50 ),
    .INIT_25 ( 256'h222377777775DDDDDDDC8888888888888889DDDDDDDF77777776222222222222 ),
    .INIT_26 ( 256'h000000000000000000000000000000032F3FE3FF3FCE8100A02AA02A00022222 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , memdat[7], memdat[6]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C00CC003FAA5500BFA95400C0C0C000000B4000000000000000000000C00 ),
    .INIT_01 ( 256'h000000310440D004C424080019C333300700F30020004C4CC00103022000C0C8 ),
    .INIT_02 ( 256'h080401004C33C0400088028044301140400156ABFC361338003F801040301111 ),
    .INIT_03 ( 256'h45C014C00282B00A00EF40403C041E004000803C000F01001055AAFF03134C23 ),
    .INIT_04 ( 256'hE00004040C0156A9C8CC00080C30300005C0000030C0029403FC0A503020C001 ),
    .INIT_05 ( 256'h000003030000156ABFCF00000301800C8156A824000800040000020008000000 ),
    .INIT_06 ( 256'h0203010244531100212320080340E034C0C0C0C0C48484C41100412133303330 ),
    .INIT_07 ( 256'h110020110C00900030300822003010031B288200230031D0C00C003003F80028 ),
    .INIT_08 ( 256'h30406002000E0030200000480030C3341303080400C438044E00204213041414 ),
    .INIT_09 ( 256'h00C40100200000C080000C000C30CD0CC040180080023030030003C0030C3342 ),
    .INIT_0A ( 256'h404040408C8CF0CF30CD008000081108C220811013300303030340030C804001 ),
    .INIT_0B ( 256'hC041811880210C0320C03420C00C0C431043108329082288C4C8C8C404040404 ),
    .INIT_0C ( 256'hEC00022005382D0000000332202003023000010B00404C0156A4800300CCC0C0 ),
    .INIT_0D ( 256'h10403C04D848CC0038232E00BC0C0C80B0C8156A08002720736101E20A920AAE ),
    .INIT_0E ( 256'h000F0300CF000000C000300000F00CC00CCCC300CC00D210822820040003082E ),
    .INIT_0F ( 256'h0010500056C3003000C1C0003C0030000030C000033000000F0CC00F0000CC03 ),
    .INIT_10 ( 256'h16D000000023C03083CE00340000001E000C404010780023408CC00C10543F00 ),
    .INIT_11 ( 256'h30C0C00080C1E003030070C001746D1B03010CC0031007B92B202302CC4C0200 ),
    .INIT_12 ( 256'hC0C0018C2195F04080BC0C83395050841540200C40E02004101404807C00300C ),
    .INIT_13 ( 256'h0030C0300330C030C0330030C030C0300300300200C10308CC0000000430C330 ),
    .INIT_14 ( 256'h400800C003C80000F3003000F0000300F033300013030008000330C0C0808022 ),
    .INIT_15 ( 256'h8C00410CC001C40004100018000C0010C000000010133C0003000000022A5500 ),
    .INIT_16 ( 256'h0C00D400FC000030000000130100000C33008000C300033130C32000280C00C0 ),
    .INIT_17 ( 256'hC800800000005841080000800071050CCE4020000058415203F0F00040000056 ),
    .INIT_18 ( 256'h004000A200AAE08104C0010055AAFF0E02000105400300000C015A4010500C00 ),
    .INIT_19 ( 256'h00FC00140021005DC0329200FAA2273100008D16E30000203041E00100000E08 ),
    .INIT_1A ( 256'h0040004000E02000C000000000C00C000490001000156ABFC0004000C2000000 ),
    .INIT_1B ( 256'hEBBB3AEACFAAB0AC0A8EF1A3A82B32A8A8A2AAA0ABA833C0332F41140900E089 ),
    .INIT_1C ( 256'hFE82EAEAE3EBE903A40FF2C32EEE1D56869AA2A6AA259AA64B7059394E226B2C ),
    .INIT_1D ( 256'hA2BF02ECFF9EBF2AA3FFEFFCABA8FE7AFF0A082A60A882B638CB63FFE7FCEFB2 ),
    .INIT_1E ( 256'hEEA2EAA8FAA8AA88CA2C8CA20B3BA0BC3A83ABC3AA8EAA89FC0A86EFC0328E8A ),
    .INIT_1F ( 256'h3E91CB74E62CC0B712A8CCF32C8CCBAACAEAC2AA3BEA2BEA2BAE8AA8BAA2BAA3 ),
    .INIT_20 ( 256'hAA8EAA22AB2822AEEE2EEB2CBACFFAEBF0EAAA943A7483888F94350823E7E4F9 ),
    .INIT_21 ( 256'h010015554000040014001415400805403CFEABCB00D4E0D26ED8E784B4ABA8AB ),
    .INIT_22 ( 256'hDDDD222222227777777788888888DDDDDDDD2222222277777777888888888100 ),
    .INIT_23 ( 256'hDDDD222222227777777788888888DDDDDDDD222222227777777788888888DDDD ),
    .INIT_24 ( 256'h386C6D3B92C6C791386C6D3B92C792C46D39386EC79392C46D39386EC792DDDD ),
    .INIT_25 ( 256'h92C6C791386C6D3B92C6C791386D386EC79392C46D39386EC79392C46D3AC791 ),
    .INIT_26 ( 256'h0000000000000000000000000000000325516B5555519055655A956601046D3B ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , memdat[5], memdat[4]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h3073C055D0024E4E4E4E493939BD1008000000A8000000000000000000000800 ),
    .INIT_01 ( 256'hB41206C1B140A004C4140006CF420E19030EC1133C39803CA90D19173001C5C8 ),
    .INIT_02 ( 256'h004C8230809FC0300040094440F00D08046C6C6C6C450F2643BF710203020100 ),
    .INIT_03 ( 256'h4AD014D00283F40A1B495003BC0C221288944868000F80B00B1B1B1B1412C803 ),
    .INIT_04 ( 256'h440304C0CC6C6C6D40883B4C04E030010AC00132019000FB02BC43EC0031D001 ),
    .INIT_05 ( 256'h011023323006C6C6C6C900ED030F01B4EC6C6D25200340050C00008300082100 ),
    .INIT_06 ( 256'h0012231608122110001220CE20048030C084480C80C4888C3040813002132232 ),
    .INIT_07 ( 256'h01331C314883A23333040D378015E40A330DA1300003ED94F39FE830024C0024 ),
    .INIT_08 ( 256'h2040A1320F0D132C384C300040149374301088C80C84F00C08002003621C2430 ),
    .INIT_09 ( 256'h088CD30232200B48C4802C100514940C8040184C83C2232C1130C20401492743 ),
    .INIT_0A ( 256'h0C4884C00C48C042200B00C006088004301E033C2123313333C2440045B00B25 ),
    .INIT_0B ( 256'h80320038821A501085C02C341A0C9D4208C12440055C33C8004480CC004884C0 ),
    .INIT_0C ( 256'h34403220084135120820310320120C23400E400104408C6C6C64401303488046 ),
    .INIT_0D ( 256'h20C6D8C8580E000838375208C014E8E0F40EC6C64A007810221030B38FD30FF3 ),
    .INIT_0E ( 256'h00CF03004A0000008000200000F008C00C84C3088800E2280234113A13B5008C ),
    .INIT_0F ( 256'h0000101B1AC2002003C080003C0010008010C1040230003B4F4C01B600008C03 ),
    .INIT_10 ( 256'hC600801000230521C76C00115400102C0023381002B000088048C00C2B191701 ),
    .INIT_11 ( 256'h30C0C010000C4083030020C002BA4EBB58040064060008B44F140010CC004306 ),
    .INIT_12 ( 256'hC08002840539FC39057C1C27039C060D392F529C06A0200926C400003C003004 ),
    .INIT_13 ( 256'h0230C2308330C230C23202308230823201023000308113000E0020000C30C231 ),
    .INIT_14 ( 256'hCA4403B01A84A50690292A06B0500329C02120A4711A3B4F200030DB40C08011 ),
    .INIT_15 ( 256'h0CC0C200C002CC040010C00C001C0141C002204000073C40034000000144E4BD ),
    .INIT_16 ( 256'h0800D800BC018030308000130004000C2200C0004F05033100C33000240410C0 ),
    .INIT_17 ( 256'h0401D820001B1C2C40850DC09B01B14C0E8437009B1CAC6701F0F00254681B1A ),
    .INIT_18 ( 256'hD03B33200160300308C000DB1B1B1B17020002B1980300030C6C6B001B14281C ),
    .INIT_19 ( 256'h00FC0401024C001F1C22C3707A2B7024020C44210A3F113CB0B36302E40CCFCB ),
    .INIT_1A ( 256'h1042600120F02004000C000C00C00C01028800600EC6C6C6C5084F30C0000100 ),
    .INIT_1B ( 256'h1E8107A0404C12442CCF00304C9021D8CC43D4F0F53C11E3312542301FA3C8CC ),
    .INIT_1C ( 256'h2149047C127590C8432008716B122FFCC8FC33CC333F303813942E9096431904 ),
    .INIT_1D ( 256'h327303B0FF233F1603FF33FC4EACFC9E3F27FC90B24FC92B2402B3FF3BFC4850 ),
    .INIT_1E ( 256'h130112C004C0FE240E30C073241C404014C930C05CC1F4CE3C20CFCCC02049C9 ),
    .INIT_1F ( 256'h46A0946C79BB0238830C4400108004FC493F06FE043316330004C7C0DB005300 ),
    .INIT_20 ( 256'h5B00DBB3311093F178374140CC4FFC73F20F7C761DFC05A95C76094FBD3F9F93 ),
    .INIT_21 ( 256'h0000000000002000000001402AAA89391093910C177C34687B1E18D5E0FC0496 ),
    .INIT_22 ( 256'h0055AAFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA55000000 ),
    .INIT_23 ( 256'hAAFF0055AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF ),
    .INIT_24 ( 256'h852ED07AD0792F852F847AD07AD3852F852ED07AD0792F852F847AD07AD10055 ),
    .INIT_25 ( 256'h852ED07AD0792F852F847AD07AD3852F852ED07AD0792F852F847AD07AD3852F ),
    .INIT_26 ( 256'h000000000000000000000000000000000A6EBCAA2A847366CDB13E5CB8B3852F ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , memdat[3], memdat[2]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h2002C00C34000000000000000034000000000008000000000000000000000C00 ),
    .INIT_01 ( 256'h03020000000091000402008000000C440300D010000000F13000000300400000 ),
    .INIT_02 ( 256'h000000100023C0F0000141400030020C0400000000010C44003F010200100200 ),
    .INIT_03 ( 256'h488014060283600A0000C0003C400C00C0080000100F02300000000003000803 ),
    .INIT_04 ( 256'hC002000000000000180800080055B08008108010038600B5034002D410030601 ),
    .INIT_05 ( 256'h101010103100000000024000020300000000001A000200040400020300013000 ),
    .INIT_06 ( 256'h1010100900101014501010080300001008080808080808080140001010101010 ),
    .INIT_07 ( 256'h020000120001903000300031003010002B23D0100040126C403D580000000000 ),
    .INIT_08 ( 256'h3488C002004000003000C0C04C308118015209040018F008CF10102100380010 ),
    .INIT_09 ( 256'h00500930001400C08004040300308F0044823000C012000030020100C1003000 ),
    .INIT_0A ( 256'h0000000000009001D002D00047009F008000003800300200020200C100100007 ),
    .INIT_0B ( 256'h0081003B00351801F10034308B00BC003B0037003D1801000000000000000000 ),
    .INIT_0C ( 256'hC45C01604DFB7030000060000000010511000002000000000000401E02000000 ),
    .INIT_0D ( 256'h080008005983D040F600333C8870B0C401000000130271E7E2D0167217D40E25 ),
    .INIT_0E ( 256'h40835140110000C05C101580803505C33CCD4704CDC8D30000380320000300CC ),
    .INIT_0F ( 256'h300000000043101001C244020D2031000C1445CC02503000070CC0034300FD41 ),
    .INIT_10 ( 256'h00C084800000C00740DCE0921001028CE0713080883381780004503C00003B03 ),
    .INIT_11 ( 256'h00C804A9743C0083201200D04038CE0F0008434D2012106C070488728B000000 ),
    .INIT_12 ( 256'h000011400100F00000BC0003B00000008000000E80248401000028007C080124 ),
    .INIT_13 ( 256'h00B0C0B002B040B000B300B080B040B00300B100303F3300CC8840800030C300 ),
    .INIT_14 ( 256'h0008000000180100170058000400C0383002000290000009E0C030C000000003 ),
    .INIT_15 ( 256'h0C000008D003C80000000104002D0006C800000038000D000200000000200000 ),
    .INIT_16 ( 256'h0521F0007C870030000043030000000000000C000302023200D30000000400D0 ),
    .INIT_17 ( 256'hCE006C04800000000C4C0E440000000CCC0028100000000243F0F40050200000 ),
    .INIT_18 ( 256'h803344F24970100000CC01000000000101008000040100800C00015000000C0C ),
    .INIT_19 ( 256'h08CD2020003002DDC0A20308382020629B10700164008601F083002120114E00 ),
    .INIT_1A ( 256'h00C0400007E4B400C088008C08C200480C40081480000000000B0040E3010C46 ),
    .INIT_1B ( 256'h9E6027940E40025C2FCBA1F33C9600D4FCF090B4242D23F1308C8E30C100FA0A ),
    .INIT_1C ( 256'h2FC9B660D00406C81B25387025B133FC4C7C11CC311F3010000000000002B400 ),
    .INIT_1D ( 256'hF0680108553D1509215535541E5C54C155256490D245492D2482D1553D546BC1 ),
    .INIT_1E ( 256'hC101D5403140B1140D3CCC622703002C0BC903031FCCE7CBA027C79A000048C1 ),
    .INIT_1F ( 256'h000000000000000002040CA2280C866402B7C9DD24D325D23200F54005017500 ),
    .INIT_20 ( 256'h10009472501C92C96421084CA405551152073B00000000000000000000000000 ),
    .INIT_21 ( 256'hA4554000000002AA8155400000000AAABCAAABCA0000909000000000008F805C ),
    .INIT_22 ( 256'h1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E428AA ),
    .INIT_23 ( 256'h1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B ),
    .INIT_24 ( 256'h7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B76201B1B ),
    .INIT_25 ( 256'h7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B ),
    .INIT_26 ( 256'h000000000000000000000000000000020000000000000000000000000001DC8B ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_sdram_postponer_count),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_sdram_postponer_count),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count, Mcount_sdram_postponer_count}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , memdat[1], memdat[0]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mcount_sdram_postponer_count, 
Mcount_sdram_postponer_count})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_en_2_BRB3 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_sdram_postponer_count),
    .A2(Mcount_sdram_postponer_count),
    .A3(Mcount_sdram_postponer_count),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_command_storage[5]),
    .Q(Mshreg_ddrphy_rddata_en_2_BRB3_7241),
    .Q15(NLW_Mshreg_ddrphy_rddata_en_2_BRB3_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_en_2_BRB3 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_en_2_BRB3_7241),
    .Q(ddrphy_rddata_en_2_BRB3_7083)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid4 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_sdram_postponer_count),
    .A2(Mcount_sdram_postponer_count),
    .A3(Mcount_sdram_postponer_count),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0_472),
    .Q(Mshreg_new_master_rdata_valid4_7242),
    .Q15(NLW_Mshreg_new_master_rdata_valid4_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid41 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid4_7242),
    .Q(new_master_rdata_valid41_7243)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_en_2_BRB1 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_sdram_postponer_count),
    .A2(Mcount_sdram_postponer_count),
    .A3(Mcount_sdram_postponer_count),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0_472),
    .Q(Mshreg_ddrphy_rddata_en_2_BRB1_7244),
    .Q15(NLW_Mshreg_ddrphy_rddata_en_2_BRB1_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_en_2_BRB1 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_en_2_BRB1_7244),
    .Q(ddrphy_rddata_en_2_BRB1_7081)
  );
  FDRE   sys_rst_shift1 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(sys_rst_shift1_7245)
  );
  FDRE   sys_rst_shift2 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(sys_rst_shift1_7245),
    .R(sys_rst),
    .Q(sys_rst_shift2_7246)
  );
  FDRE   sys_rst_shift3 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(sys_rst_shift2_7246),
    .R(sys_rst),
    .Q(sys_rst_shift3_7247)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid411 (
    .I0(new_master_rdata_valid41_7243),
    .I1(sys_rst_shift3_7247),
    .O(new_master_rdata_valid411_7248)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(new_master_rdata_valid411_7248),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_473)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

