$date
	Sun Oct 23 00:27:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#416877
b1111 !
1"
#416878
b1111 &
b1111 %
1$
#416879
0"
#416882
b101110 &
b101110 %
#416886
b10111 &
b10111 %
#416890
b1000110 &
b1000110 %
#416894
b100011 &
b100011 %
#416898
b1101010 &
b1101010 %
#416902
b110101 &
b110101 %
#416906
b10100000 &
b10100000 %
#416910
b1010000 &
b1010000 %
#416914
b101000 &
b101000 %
#416918
b10100 &
b10100 %
#416922
b1010 &
b1010 %
#416926
b101 &
b101 %
#416930
b10000 &
b10000 %
#416934
b1000 &
b1000 %
#416938
b100 &
b100 %
#416942
b10 &
b10 %
#416946
b1 &
b1 %
1#
#416950
b0 &
0#
b0 %
0$
#1408208
b1010 !
1"
#1408210
b1010 &
b1010 %
1$
#1408211
0"
#1408214
b101 &
b101 %
#1408218
b10000 &
b10000 %
#1408222
b1000 &
b1000 %
#1408226
b100 &
b100 %
#1408230
b10 &
b10 %
#1408234
b1 &
b1 %
1#
#1408238
b0 &
0#
b0 %
0$
#2402797
b10 !
1"
#2402798
b10 &
b10 %
1$
#2402799
0"
#2402802
b1 &
b1 %
1#
#2402806
b0 &
0#
b0 %
0$
#4500012
