{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 10:08:34 2018 " "Info: Processing started: Wed Jan 17 10:08:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_video -c projet_video " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projet_video -c projet_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhd_mouvement/module_lissage.vhd " "Warning (12019): Can't analyze file -- file ../vhd_mouvement/module_lissage.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhd_mouvement/module_roberts.vhd " "Warning (12019): Can't analyze file -- file ../vhd_mouvement/module_roberts.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/memoire_ligne.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/memoire_ligne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire_ligne-A " "Info (12022): Found design unit 1: memoire_ligne-A" {  } { { "../vhd_mouvement/memoire_ligne.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/memoire_ligne.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memoire_ligne " "Info (12023): Found entity 1: memoire_ligne" {  } { { "../vhd_mouvement/memoire_ligne.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/memoire_ligne.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_tv " "Info (12023): Found entity 1: de2_tv" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filtre_video-A " "Info (12022): Found design unit 1: filtre_video-A" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 filtre_video " "Info (12023): Found entity 1: filtre_video" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_diff.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_diff-arch " "Info (12022): Found design unit 1: module_diff-arch" {  } { { "../vhd_mouvement/module_diff.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_diff.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 module_diff " "Info (12023): Found entity 1: module_diff" {  } { { "../vhd_mouvement/module_diff.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_diff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_fenetrage.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_fenetrage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_fenetrage-A " "Info (12022): Found design unit 1: module_fenetrage-A" {  } { { "../vhd_mouvement/module_fenetrage.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_fenetrage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 module_fenetrage " "Info (12023): Found entity 1: module_fenetrage" {  } { { "../vhd_mouvement/module_fenetrage.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_fenetrage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_SRAM.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_SRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_SRAM-A " "Info (12022): Found design unit 1: module_SRAM-A" {  } { { "../vhd_mouvement/module_SRAM.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_SRAM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 module_SRAM " "Info (12023): Found entity 1: module_SRAM" {  } { { "../vhd_mouvement/module_SRAM.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_SRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/command.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info (12023): Found entity 1: command" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/control_interface.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info (12023): Found entity 1: control_interface" {  } { { "../verilog/Sdram_Control_4Port/control_interface.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "../verilog/Sdram_Control_4Port/sdr_data_path.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/sdr_data_path.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info (12023): Found entity 1: sdr_data_path" {  } { { "../verilog/Sdram_Control_4Port/sdr_data_path.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info (12023): Found entity 1: Sdram_Control_4Port" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_PLL.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Info (12023): Found entity 1: Sdram_PLL" {  } { { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Info (12023): Found entity 1: Sdram_RD_FIFO" {  } { { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Info (12023): Found entity 1: Sdram_WR_FIFO" {  } { { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/div.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Info (12023): Found entity 1: DIV" {  } { { "../verilog/div.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/div.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_AV_Config.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info (12023): Found entity 1: I2C_AV_Config" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_Controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info (12023): Found entity 1: I2C_Controller" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/ITU_656_Decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/ITU_656_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Info (12023): Found entity 1: ITU_656_Decoder" {  } { { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/mac_3.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Info (12023): Found entity 1: MAC_3" {  } { { "../verilog/mac_3.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/mac_3.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Reset_Delay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info (12023): Found entity 1: Reset_Delay" {  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/TD_Detect.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/TD_Detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Info (12023): Found entity 1: TD_Detect" {  } { { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/VGA_Ctrl.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Info (12023): Found entity 1: VGA_Ctrl" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(123) " "Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(123): truncated literal to match 17 bits" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YCbCr2RGB.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YCbCr2RGB.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YCbCr2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Info (12023): Found entity 1: YCbCr2RGB" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YCbCr2RGB.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YUV422_to_444.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YUV422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Info (12023): Found entity 1: YUV422_to_444" {  } { { "../verilog/YUV422_to_444.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_tv " "Info (12127): Elaborating entity \"de2_tv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Info (12128): Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "../verilog/de2_tv.v" "u1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Info (12128): Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "../verilog/I2C_AV_Config.v" "u0" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TD_Detect TD_Detect:u2 " "Info (12128): Elaborating entity \"TD_Detect\" for hierarchy \"TD_Detect:u2\"" {  } { { "../verilog/de2_tv.v" "u2" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u3 " "Info (12128): Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u3\"" {  } { { "../verilog/de2_tv.v" "u3" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ITU_656_Decoder ITU_656_Decoder:u4 " "Info (12128): Elaborating entity \"ITU_656_Decoder\" for hierarchy \"ITU_656_Decoder:u4\"" {  } { { "../verilog/de2_tv.v" "u4" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 ITU_656_Decoder.v(44) " "Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)" {  } { { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/ITU_656_Decoder.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ITU_656_Decoder.v(124) " "Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)" {  } { { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/ITU_656_Decoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIV:u5 " "Info (12128): Elaborating entity \"DIV\" for hierarchy \"DIV:u5\"" {  } { { "../verilog/de2_tv.v" "u5" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide DIV:u5\|lpm_divide:lpm_divide_component " "Info (12128): Elaborating entity \"lpm_divide\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\"" {  } { { "../verilog/div.v" "lpm_divide_component" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/div.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DIV:u5\|lpm_divide:lpm_divide_component " "Info (12130): Elaborated megafunction instantiation \"DIV:u5\|lpm_divide:lpm_divide_component\"" {  } { { "../verilog/div.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/div.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIV:u5\|lpm_divide:lpm_divide_component " "Info (12133): Instantiated megafunction \"DIV:u5\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Info (12134): Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Info (12134): Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Info (12134): Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info (12134): Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Info (12134): Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 10 " "Info (12134): Parameter \"lpm_widthn\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../verilog/div.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/div.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6t.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6t " "Info (12023): Found entity 1: lpm_divide_d6t" {  } { { "db/lpm_divide_d6t.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/lpm_divide_d6t.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_d6t DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated " "Info (12128): Elaborating entity \"lpm_divide_d6t\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3li.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3li " "Info (12023): Found entity 1: sign_div_unsign_3li" {  } { { "db/sign_div_unsign_3li.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/sign_div_unsign_3li.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_3li DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider " "Info (12128): Elaborating entity \"sign_div_unsign_3li\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\"" {  } { { "db/lpm_divide_d6t.tdf" "divider" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/lpm_divide_d6t.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p1g.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p1g " "Info (12023): Found entity 1: alt_u_div_p1g" {  } { { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/alt_u_div_p1g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_p1g DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider " "Info (12128): Elaborating entity \"alt_u_div_p1g\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\"" {  } { { "db/sign_div_unsign_3li.tdf" "divider" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/sign_div_unsign_3li.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_lkc:add_sub_0 " "Info (12128): Elaborating entity \"add_sub_lkc\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_p1g.tdf" "add_sub_0" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/alt_u_div_p1g.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_mkc:add_sub_1 " "Info (12128): Elaborating entity \"add_sub_mkc\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_p1g.tdf" "add_sub_1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/alt_u_div_p1g.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Info (12128): Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "../verilog/de2_tv.v" "u6" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(372) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(372): truncated value with size 32 to match size of target (10)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(415) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(417) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(418) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(418): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(419) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(419): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(420) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(420): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(421) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(421): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(410) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(410) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(410) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(410) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Info (12128): Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_PLL.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_PLL.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info (12134): Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info (12134): Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info (12134): Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info (12134): Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info (12134): Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info (12134): Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info (12134): Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info (12134): Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info (12134): Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info (12134): Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info (12134): Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info (12134): Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_PLL.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Info (12128): Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/Sdram_Control_4Port/control_interface.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/Sdram_Control_4Port/control_interface.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/Sdram_Control_4Port/control_interface.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Info (12128): Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Info (12128): Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "../verilog/Sdram_Control_4Port/sdr_data_path.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1 " "Info (12128): Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info (12130): Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info (12133): Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info (12134): Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info (12134): Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_21m1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_21m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_21m1 " "Info (12023): Found entity 1: dcfifo_21m1" {  } { { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_21m1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_21m1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info (12023): Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info (12128): Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_21m1.tdf" "rdptr_g_gray2bin" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info (12023): Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_21m1.tdf" "rdptr_g1p" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info (12023): Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_21m1.tdf" "wrptr_g1p" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Info (12023): Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp " "Info (12128): Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_21m1.tdf" "wrptr_gp" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Info (12023): Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram " "Info (12128): Elaborating entity \"altsyncram_1l81\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_21m1.tdf" "fifo_ram" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Info (12023): Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Info (12128): Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info (12023): Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr " "Info (12128): Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_21m1.tdf" "rdaclr" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Info (12023): Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp " "Info (12128): Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_21m1.tdf" "rs_brp" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Info (12023): Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_21m1.tdf" "rs_dgwp" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info (12023): Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Info (12128): Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info (12023): Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp " "Info (12128): Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_21m1.tdf" "ws_brp" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info (12023): Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_21m1.tdf" "ws_dgrp" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info (12023): Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Info (12128): Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Info (12023): Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/cmpr_536.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|cmpr_536:rdempty_eq_comp " "Info (12128): Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_21m1.tdf" "rdempty_eq_comp" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1 " "Info (12128): Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YUV422_to_444 YUV422_to_444:u7 " "Info (12128): Elaborating entity \"YUV422_to_444\" for hierarchy \"YUV422_to_444:u7\"" {  } { { "../verilog/de2_tv.v" "u7" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filtre_video filtre_video:u_10 " "Info (12128): Elaborating entity \"filtre_video\" for hierarchy \"filtre_video:u_10\"" {  } { { "../verilog/de2_tv.v" "u_10" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address_SRAM filtre_video.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at filtre_video.vhd(28): used implicit default value for signal \"address_SRAM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_enable filtre_video.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at filtre_video.vhd(30): used implicit default value for signal \"write_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_enable filtre_video.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at filtre_video.vhd(31): used implicit default value for signal \"read_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chip_enable filtre_video.vhd(32) " "Warning (10541): VHDL Signal Declaration warning at filtre_video.vhd(32): used implicit default value for signal \"chip_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "high_mask filtre_video.vhd(33) " "Warning (10541): VHDL Signal Declaration warning at filtre_video.vhd(33): used implicit default value for signal \"high_mask\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "low_mask filtre_video.vhd(34) " "Warning (10541): VHDL Signal Declaration warning at filtre_video.vhd(34): used implicit default value for signal \"low_mask\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_cpt filtre_video.vhd(116) " "Warning (10036): Verilog HDL or VHDL warning at filtre_video.vhd(116): object \"Y_cpt\" assigned a value but never read" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X_cpt filtre_video.vhd(117) " "Warning (10036): Verilog HDL or VHDL warning at filtre_video.vhd(117): object \"X_cpt\" assigned a value but never read" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "threshold filtre_video.vhd(121) " "Warning (10036): Verilog HDL or VHDL warning at filtre_video.vhd(121): object \"threshold\" assigned a value but never read" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_fenetrage filtre_video:u_10\|module_fenetrage:u_1 " "Info (12128): Elaborating entity \"module_fenetrage\" for hierarchy \"filtre_video:u_10\|module_fenetrage:u_1\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "u_1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoire_ligne filtre_video:u_10\|memoire_ligne:mem1 " "Info (12128): Elaborating entity \"memoire_ligne\" for hierarchy \"filtre_video:u_10\|memoire_ligne:mem1\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "mem1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoire_ligne filtre_video:u_10\|memoire_ligne:mem2 " "Info (12128): Elaborating entity \"memoire_ligne\" for hierarchy \"filtre_video:u_10\|memoire_ligne:mem2\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "mem2" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr2RGB YCbCr2RGB:u8 " "Info (12128): Elaborating entity \"YCbCr2RGB\" for hierarchy \"YCbCr2RGB:u8\"" {  } { { "../verilog/de2_tv.v" "u8" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(111) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(111): truncated value with size 32 to match size of target (20)" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YCbCr2RGB.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(112) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(112): truncated value with size 32 to match size of target (20)" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YCbCr2RGB.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(113) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YCbCr2RGB.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 YCbCr2RGB:u8\|MAC_3:u0 " "Info (12128): Elaborating entity \"MAC_3\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\"" {  } { { "../verilog/YCbCr2RGB.v" "u0" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/YCbCr2RGB.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "../verilog/mac_3.v" "ALTMULT_ADD_component" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/mac_3.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info (12130): Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "../verilog/mac_3.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/mac_3.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info (12133): Instantiated megafunction \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Info (12134): Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info (12134): Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Info (12134): Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Info (12134): Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Info (12134): Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Info (12134): Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Info (12134): Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Info (12134): Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Info (12134): Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info (12134): Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info (12134): Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Info (12134): Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info (12134): Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info (12134): Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Info (12134): Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info (12134): Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info (12134): Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Info (12134): Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info (12134): Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info (12134): Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Info (12134): Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info (12134): Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info (12134): Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info (12134): Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Info (12134): Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Info (12134): Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info (12134): Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info (12134): Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Info (12134): Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Info (12134): Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Info (12134): Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info (12134): Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info (12134): Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info (12134): Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info (12134): Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info (12134): Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info (12134): Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Info (12134): Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Info (12134): Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info (12134): Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info (12134): Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Info (12134): Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 27 " "Info (12134): Parameter \"width_result\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../verilog/mac_3.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/mac_3.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4f74.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4f74 " "Info (12023): Found entity 1: mult_add_4f74" {  } { { "db/mult_add_4f74.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/mult_add_4f74.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4f74 YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated " "Info (12128): Elaborating entity \"mult_add_4f74\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ob91.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ob91 " "Info (12023): Found entity 1: ded_mult_ob91" {  } { { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/ded_mult_ob91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ob91 YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1 " "Info (12128): Elaborating entity \"ded_mult_ob91\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\"" {  } { { "db/mult_add_4f74.tdf" "ded_mult1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/mult_add_4f74.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Info (12023): Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result " "Info (12128): Elaborating entity \"dffpipe_b3c\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_ob91.tdf" "pre_result" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/ded_mult_ob91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u9 " "Info (12128): Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u9\"" {  } { { "../verilog/de2_tv.v" "u9" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Ctrl.v(67) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/VGA_Ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(70) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11)" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/VGA_Ctrl.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(71) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/VGA_Ctrl.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 231 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 262 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 231 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 262 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "80 " "Info (13014): Ignored 80 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "80 " "Info (13019): Ignored 80 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                                              } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {             } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {     } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Info (276014): Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "filtre_video:u_10\|memoire_ligne:mem1\|memoire " "Info (276007): RAM logic \"filtre_video:u_10\|memoire_ligne:mem1\|memoire\" is uninferred due to asynchronous read logic" {  } { { "../vhd_mouvement/memoire_ligne.vhd" "memoire" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/memoire_ligne.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "I2C_AV_Config:u1\|Ram0 " "Info (276007): RAM logic \"I2C_AV_Config:u1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../verilog/I2C_AV_Config.v" "Ram0" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_AV_Config.v" 117 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "filtre_video:u_10\|memoire_ligne:mem2\|memoire " "Info (276007): RAM logic \"filtre_video:u_10\|memoire_ligne:mem2\|memoire\" is uninferred due to asynchronous read logic" {  } { { "../vhd_mouvement/memoire_ligne.vhd" "memoire" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/memoire_ligne.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "filtre_video:u_10\|memoire_ligne:mem3\|memoire " "Info (276007): RAM logic \"filtre_video:u_10\|memoire_ligne:mem3\|memoire\" is uninferred due to asynchronous read logic" {  } { { "../vhd_mouvement/memoire_ligne.vhd" "memoire" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/memoire_ligne.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info (278001): Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "filtre_video:u_10\|Mult1 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filtre_video:u_10\|Mult1\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "Mult1" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 244 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "filtre_video:u_10\|Mult0 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filtre_video:u_10\|Mult0\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "Mult0" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 244 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "filtre_video:u_10\|Mult3 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filtre_video:u_10\|Mult3\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "Mult3" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 249 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "filtre_video:u_10\|Mult2 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filtre_video:u_10\|Mult2\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "Mult2" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 247 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "filtre_video:u_10\|Mult4 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filtre_video:u_10\|Mult4\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "Mult4" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 251 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "filtre_video:u_10\|lpm_mult:Mult1 " "Info (12130): Elaborated megafunction instantiation \"filtre_video:u_10\|lpm_mult:Mult1\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filtre_video:u_10\|lpm_mult:Mult1 " "Info (12133): Instantiated megafunction \"filtre_video:u_10\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pus.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pus.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pus " "Info (12023): Found entity 1: mult_pus" {  } { { "db/mult_pus.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/mult_pus.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "filtre_video:u_10\|lpm_mult:Mult3 " "Info (12130): Elaborated megafunction instantiation \"filtre_video:u_10\|lpm_mult:Mult3\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 249 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filtre_video:u_10\|lpm_mult:Mult3 " "Info (12133): Instantiated megafunction \"filtre_video:u_10\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd" 249 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_svs.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_svs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_svs " "Info (12023): Found entity 1: mult_svs" {  } { { "db/mult_svs.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/mult_svs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning (13039): The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Warning (13040): Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Warning (13040): Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Warning (13040): Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Warning (13040): Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Warning (13040): Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Warning (13040): Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Warning (13040): Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Warning (13040): Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Warning (13040): Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Warning (13040): Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Warning (13040): Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Warning (13040): Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Warning (13040): Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Warning (13040): Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Warning (13040): Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Warning (13040): Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_Controller.v" 72 -1 0 } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/VGA_Ctrl.v" 33 -1 0 } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/VGA_Ctrl.v" 34 -1 0 } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_Controller.v" 63 -1 0 } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/I2C_Controller.v" 68 -1 0 } } { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/alt_u_div_p1g.tdf" 38 16 0 } } { "db/a_graycounter_o96.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/a_graycounter_o96.tdf" 37 2 0 } } { "db/a_graycounter_egc.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/a_graycounter_egc.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 37 " "Info (17049): 37 registers lost all their fanouts during netlist optimizations. The first 37 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[0\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[1\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[2\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[3\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[4\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[5\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[6\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[7\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[0\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[0\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[1\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[1\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[2\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[2\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[3\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[3\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[4\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[4\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[5\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[5\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[6\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[6\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[7\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[7\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[8\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[8\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u1\|mSetup_ST~9 " "Info (17050): Register \"I2C_AV_Config:u1\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u1\|mSetup_ST~10 " "Info (17050): Register \"I2C_AV_Config:u1\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projet_video " "Warning (20013): Ignored assignments for entity \"projet_video\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projet_video -section_id \"Root Region\" " "Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projet_video -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projet_video -section_id \"Root Region\" " "Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projet_video -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll " "Info (16011): Adding node \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Warning (21074): Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[5\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[5\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[6\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[6\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[7\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[7\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[8\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[8\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[9\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[9\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[10\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[10\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[11\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[11\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[12\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[12\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[13\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[13\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[14\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[14\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[15\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[15\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[16\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[16\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[17\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[17\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38545 " "Info (21057): Implemented 38545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Info (21058): Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info (21059): Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Info (21060): Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "38320 " "Info (21061): Implemented 38320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Info (21064): Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "25 " "Info (21062): Implemented 25 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Info: Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 10:10:11 2018 " "Info: Processing ended: Wed Jan 17 10:10:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Info: Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Info: Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
