
display_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000692c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08006abc  08006abc  00016abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006da4  08006da4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006da4  08006da4  00016da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006dac  08006dac  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006dac  08006dac  00016dac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006db0  08006db0  00016db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006db4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002e88  20000078  08006e2c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002f00  08006e2c  00022f00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001873b  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003592  00000000  00000000  000387e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  0003bd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a8  00000000  00000000  0003d288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024f28  00000000  00000000  0003e630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001af12  00000000  00000000  00063558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d570d  00000000  00000000  0007e46a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00153b77  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061f8  00000000  00000000  00153bc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006aa4 	.word	0x08006aa4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08006aa4 	.word	0x08006aa4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <Init_LCD>:
void delay_ms(__IO uint32_t nCount1);
void pwm_backlight_set(unsigned int pwm);
void ili9488_showArray_wo_coordinates(uint16_t *data, uint32_t count);
void ili9488_set_coordinates(uint16_t x1,uint16_t y1, uint16_t x2, uint16_t y2);
void Init_LCD()
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	interrupt_initialize_priorities();		// initialize IRQ
 8000588:	f000 f809 	bl	800059e <interrupt_initialize_priorities>
	//*****************************************************************************
		iopins_ini();							// initialize IO pins
 800058c:	f000 f80e 	bl	80005ac <iopins_ini>

	//*****************************************************************************
		initialize_ili9488();					// initialize LCD
 8000590:	f000 fa14 	bl	80009bc <initialize_ili9488>
		pwm_backlight_set(100);
 8000594:	2064      	movs	r0, #100	; 0x64
 8000596:	f000 fb71 	bl	8000c7c <pwm_backlight_set>
}
 800059a:	bf00      	nop
 800059c:	bd80      	pop	{r7, pc}

0800059e <interrupt_initialize_priorities>:

void interrupt_initialize_priorities()
{
 800059e:	b580      	push	{r7, lr}
 80005a0:	af00      	add	r7, sp, #0
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); //4 bits for preemp priority 0 bit for sub priority
 80005a2:	2003      	movs	r0, #3
 80005a4:	f002 f8a6 	bl	80026f4 <HAL_NVIC_SetPriorityGrouping>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}

080005ac <iopins_ini>:

void iopins_ini()
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b098      	sub	sp, #96	; 0x60
 80005b0:	af00      	add	r7, sp, #0

	 __GPIOC_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80005b6:	4bac      	ldr	r3, [pc, #688]	; (8000868 <iopins_ini+0x2bc>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4aab      	ldr	r2, [pc, #684]	; (8000868 <iopins_ini+0x2bc>)
 80005bc:	f043 0304 	orr.w	r3, r3, #4
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4ba9      	ldr	r3, [pc, #676]	; (8000868 <iopins_ini+0x2bc>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0304 	and.w	r3, r3, #4
 80005ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80005cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	 __GPIOD_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	647b      	str	r3, [r7, #68]	; 0x44
 80005d2:	4ba5      	ldr	r3, [pc, #660]	; (8000868 <iopins_ini+0x2bc>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4aa4      	ldr	r2, [pc, #656]	; (8000868 <iopins_ini+0x2bc>)
 80005d8:	f043 0308 	orr.w	r3, r3, #8
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4ba2      	ldr	r3, [pc, #648]	; (8000868 <iopins_ini+0x2bc>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f003 0308 	and.w	r3, r3, #8
 80005e6:	647b      	str	r3, [r7, #68]	; 0x44
 80005e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	 __GPIOA_CLK_ENABLE();
 80005ea:	2300      	movs	r3, #0
 80005ec:	643b      	str	r3, [r7, #64]	; 0x40
 80005ee:	4b9e      	ldr	r3, [pc, #632]	; (8000868 <iopins_ini+0x2bc>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f2:	4a9d      	ldr	r2, [pc, #628]	; (8000868 <iopins_ini+0x2bc>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6313      	str	r3, [r2, #48]	; 0x30
 80005fa:	4b9b      	ldr	r3, [pc, #620]	; (8000868 <iopins_ini+0x2bc>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	643b      	str	r3, [r7, #64]	; 0x40
 8000604:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	 __GPIOB_CLK_ENABLE();
 8000606:	2300      	movs	r3, #0
 8000608:	63fb      	str	r3, [r7, #60]	; 0x3c
 800060a:	4b97      	ldr	r3, [pc, #604]	; (8000868 <iopins_ini+0x2bc>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	4a96      	ldr	r2, [pc, #600]	; (8000868 <iopins_ini+0x2bc>)
 8000610:	f043 0302 	orr.w	r3, r3, #2
 8000614:	6313      	str	r3, [r2, #48]	; 0x30
 8000616:	4b94      	ldr	r3, [pc, #592]	; (8000868 <iopins_ini+0x2bc>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	f003 0302 	and.w	r3, r3, #2
 800061e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	GPIO_InitTypeDef GPIO_InitStruct;

    BUZZER_PORT_RCC();
 8000622:	2300      	movs	r3, #0
 8000624:	63bb      	str	r3, [r7, #56]	; 0x38
 8000626:	4b90      	ldr	r3, [pc, #576]	; (8000868 <iopins_ini+0x2bc>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062a:	4a8f      	ldr	r2, [pc, #572]	; (8000868 <iopins_ini+0x2bc>)
 800062c:	f043 0308 	orr.w	r3, r3, #8
 8000630:	6313      	str	r3, [r2, #48]	; 0x30
 8000632:	4b8d      	ldr	r3, [pc, #564]	; (8000868 <iopins_ini+0x2bc>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000636:	f003 0308 	and.w	r3, r3, #8
 800063a:	63bb      	str	r3, [r7, #56]	; 0x38
 800063c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Pin = BUZZER;
 800063e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000642:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000644:	2301      	movs	r3, #1
 8000646:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000648:	2300      	movs	r3, #0
 800064a:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(BUZZER_PORT, &GPIO_InitStruct);
 800064c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000650:	4619      	mov	r1, r3
 8000652:	4886      	ldr	r0, [pc, #536]	; (800086c <iopins_ini+0x2c0>)
 8000654:	f002 f922 	bl	800289c <HAL_GPIO_Init>

    RS485DIR_PORT_RCC();
 8000658:	2300      	movs	r3, #0
 800065a:	637b      	str	r3, [r7, #52]	; 0x34
 800065c:	4b82      	ldr	r3, [pc, #520]	; (8000868 <iopins_ini+0x2bc>)
 800065e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000660:	4a81      	ldr	r2, [pc, #516]	; (8000868 <iopins_ini+0x2bc>)
 8000662:	f043 0301 	orr.w	r3, r3, #1
 8000666:	6313      	str	r3, [r2, #48]	; 0x30
 8000668:	4b7f      	ldr	r3, [pc, #508]	; (8000868 <iopins_ini+0x2bc>)
 800066a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066c:	f003 0301 	and.w	r3, r3, #1
 8000670:	637b      	str	r3, [r7, #52]	; 0x34
 8000672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Pin = RS485DIR;
 8000674:	2302      	movs	r3, #2
 8000676:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	2301      	movs	r3, #1
 800067a:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800067c:	2300      	movs	r3, #0
 800067e:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(RS485DIR_PORT, &GPIO_InitStruct);
 8000680:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000684:	4619      	mov	r1, r3
 8000686:	487a      	ldr	r0, [pc, #488]	; (8000870 <iopins_ini+0x2c4>)
 8000688:	f002 f908 	bl	800289c <HAL_GPIO_Init>
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//	 HAL_GPIO_Init(LCD_BACKLIGHT_PORT, &GPIO_InitStruct);
//	HAL_GPIO_WritePin(LCD_BACKLIGHT_PORT,LCD_BACKLIGHT);

    LCD_CS_PORT_RCC();
 800068c:	2300      	movs	r3, #0
 800068e:	633b      	str	r3, [r7, #48]	; 0x30
 8000690:	4b75      	ldr	r3, [pc, #468]	; (8000868 <iopins_ini+0x2bc>)
 8000692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000694:	4a74      	ldr	r2, [pc, #464]	; (8000868 <iopins_ini+0x2bc>)
 8000696:	f043 0308 	orr.w	r3, r3, #8
 800069a:	6313      	str	r3, [r2, #48]	; 0x30
 800069c:	4b72      	ldr	r3, [pc, #456]	; (8000868 <iopins_ini+0x2bc>)
 800069e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a0:	f003 0308 	and.w	r3, r3, #8
 80006a4:	633b      	str	r3, [r7, #48]	; 0x30
 80006a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pin = LCD_CS;
 80006a8:	2380      	movs	r3, #128	; 0x80
 80006aa:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ac:	2301      	movs	r3, #1
 80006ae:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006b0:	2303      	movs	r3, #3
 80006b2:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LCD_CS_PORT, &GPIO_InitStruct);
 80006b4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80006b8:	4619      	mov	r1, r3
 80006ba:	486c      	ldr	r0, [pc, #432]	; (800086c <iopins_ini+0x2c0>)
 80006bc:	f002 f8ee 	bl	800289c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(LCD_CS_PORT,LCD_CS,GPIO_PIN_SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	2180      	movs	r1, #128	; 0x80
 80006c4:	4869      	ldr	r0, [pc, #420]	; (800086c <iopins_ini+0x2c0>)
 80006c6:	f002 fa85 	bl	8002bd4 <HAL_GPIO_WritePin>

    LCD_RES_PORT_RCC();
 80006ca:	2300      	movs	r3, #0
 80006cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80006ce:	4b66      	ldr	r3, [pc, #408]	; (8000868 <iopins_ini+0x2bc>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	4a65      	ldr	r2, [pc, #404]	; (8000868 <iopins_ini+0x2bc>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	6313      	str	r3, [r2, #48]	; 0x30
 80006da:	4b63      	ldr	r3, [pc, #396]	; (8000868 <iopins_ini+0x2bc>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80006e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Pin = LCD_RES;
 80006e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ea:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ec:	2301      	movs	r3, #1
 80006ee:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 80006f0:	2303      	movs	r3, #3
 80006f2:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LCD_RES_PORT, &GPIO_InitStruct);
 80006f4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80006f8:	4619      	mov	r1, r3
 80006fa:	485d      	ldr	r0, [pc, #372]	; (8000870 <iopins_ini+0x2c4>)
 80006fc:	f002 f8ce 	bl	800289c <HAL_GPIO_Init>

	HAL_GPIO_WritePin(LCD_RES_PORT,LCD_RES,GPIO_PIN_RESET);
 8000700:	2200      	movs	r2, #0
 8000702:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000706:	485a      	ldr	r0, [pc, #360]	; (8000870 <iopins_ini+0x2c4>)
 8000708:	f002 fa64 	bl	8002bd4 <HAL_GPIO_WritePin>
	delay_ms(50);
 800070c:	2032      	movs	r0, #50	; 0x32
 800070e:	f000 f9cf 	bl	8000ab0 <delay_ms>
	HAL_GPIO_WritePin(LCD_RES_PORT,LCD_RES,GPIO_PIN_SET);
 8000712:	2201      	movs	r2, #1
 8000714:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000718:	4855      	ldr	r0, [pc, #340]	; (8000870 <iopins_ini+0x2c4>)
 800071a:	f002 fa5b 	bl	8002bd4 <HAL_GPIO_WritePin>

    LCD_DCX_PORT_RCC();
 800071e:	2300      	movs	r3, #0
 8000720:	62bb      	str	r3, [r7, #40]	; 0x28
 8000722:	4b51      	ldr	r3, [pc, #324]	; (8000868 <iopins_ini+0x2bc>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a50      	ldr	r2, [pc, #320]	; (8000868 <iopins_ini+0x2bc>)
 8000728:	f043 0308 	orr.w	r3, r3, #8
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b4e      	ldr	r3, [pc, #312]	; (8000868 <iopins_ini+0x2bc>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0308 	and.w	r3, r3, #8
 8000736:	62bb      	str	r3, [r7, #40]	; 0x28
 8000738:	6abb      	ldr	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pin = LCD_DCX;
 800073a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800073e:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000740:	2301      	movs	r3, #1
 8000742:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8000744:	2303      	movs	r3, #3
 8000746:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LCD_DCX_PORT, &GPIO_InitStruct);
 8000748:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800074c:	4619      	mov	r1, r3
 800074e:	4847      	ldr	r0, [pc, #284]	; (800086c <iopins_ini+0x2c0>)
 8000750:	f002 f8a4 	bl	800289c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(LCD_DCX_PORT,LCD_DCX,GPIO_PIN_SET);
 8000754:	2201      	movs	r2, #1
 8000756:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800075a:	4844      	ldr	r0, [pc, #272]	; (800086c <iopins_ini+0x2c0>)
 800075c:	f002 fa3a 	bl	8002bd4 <HAL_GPIO_WritePin>

    FLASH_CS_PORT_RCC();
 8000760:	2300      	movs	r3, #0
 8000762:	627b      	str	r3, [r7, #36]	; 0x24
 8000764:	4b40      	ldr	r3, [pc, #256]	; (8000868 <iopins_ini+0x2bc>)
 8000766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000768:	4a3f      	ldr	r2, [pc, #252]	; (8000868 <iopins_ini+0x2bc>)
 800076a:	f043 0301 	orr.w	r3, r3, #1
 800076e:	6313      	str	r3, [r2, #48]	; 0x30
 8000770:	4b3d      	ldr	r3, [pc, #244]	; (8000868 <iopins_ini+0x2bc>)
 8000772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000774:	f003 0301 	and.w	r3, r3, #1
 8000778:	627b      	str	r3, [r7, #36]	; 0x24
 800077a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Pin = FLASH_CS;
 800077c:	2310      	movs	r3, #16
 800077e:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000780:	2301      	movs	r3, #1
 8000782:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8000784:	2303      	movs	r3, #3
 8000786:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FLASH_CS_PORT, &GPIO_InitStruct);
 8000788:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800078c:	4619      	mov	r1, r3
 800078e:	4838      	ldr	r0, [pc, #224]	; (8000870 <iopins_ini+0x2c4>)
 8000790:	f002 f884 	bl	800289c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FLASH_CS_PORT,FLASH_CS,GPIO_PIN_SET);
 8000794:	2201      	movs	r2, #1
 8000796:	2110      	movs	r1, #16
 8000798:	4835      	ldr	r0, [pc, #212]	; (8000870 <iopins_ini+0x2c4>)
 800079a:	f002 fa1b 	bl	8002bd4 <HAL_GPIO_WritePin>

    FLASH_WP_PORT_RCC();
 800079e:	2300      	movs	r3, #0
 80007a0:	623b      	str	r3, [r7, #32]
 80007a2:	4b31      	ldr	r3, [pc, #196]	; (8000868 <iopins_ini+0x2bc>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a30      	ldr	r2, [pc, #192]	; (8000868 <iopins_ini+0x2bc>)
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b2e      	ldr	r3, [pc, #184]	; (8000868 <iopins_ini+0x2bc>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0304 	and.w	r3, r3, #4
 80007b6:	623b      	str	r3, [r7, #32]
 80007b8:	6a3b      	ldr	r3, [r7, #32]
	GPIO_InitStruct.Pin = FLASH_WP;
 80007ba:	2310      	movs	r3, #16
 80007bc:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007be:	2301      	movs	r3, #1
 80007c0:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c2:	2300      	movs	r3, #0
 80007c4:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FLASH_WP_PORT, &GPIO_InitStruct);
 80007c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007ca:	4619      	mov	r1, r3
 80007cc:	4829      	ldr	r0, [pc, #164]	; (8000874 <iopins_ini+0x2c8>)
 80007ce:	f002 f865 	bl	800289c <HAL_GPIO_Init>
	 HAL_GPIO_WritePin(FLASH_WP_PORT,FLASH_WP,GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2110      	movs	r1, #16
 80007d6:	4827      	ldr	r0, [pc, #156]	; (8000874 <iopins_ini+0x2c8>)
 80007d8:	f002 f9fc 	bl	8002bd4 <HAL_GPIO_WritePin>

    FRAM_CS_PORT_RCC();
 80007dc:	2300      	movs	r3, #0
 80007de:	61fb      	str	r3, [r7, #28]
 80007e0:	4b21      	ldr	r3, [pc, #132]	; (8000868 <iopins_ini+0x2bc>)
 80007e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e4:	4a20      	ldr	r2, [pc, #128]	; (8000868 <iopins_ini+0x2bc>)
 80007e6:	f043 0302 	orr.w	r3, r3, #2
 80007ea:	6313      	str	r3, [r2, #48]	; 0x30
 80007ec:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <iopins_ini+0x2bc>)
 80007ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f0:	f003 0302 	and.w	r3, r3, #2
 80007f4:	61fb      	str	r3, [r7, #28]
 80007f6:	69fb      	ldr	r3, [r7, #28]
	GPIO_InitStruct.Pin = FRAM_CS;
 80007f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007fc:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fe:	2301      	movs	r3, #1
 8000800:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8000802:	2303      	movs	r3, #3
 8000804:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FRAM_CS_PORT, &GPIO_InitStruct);
 8000806:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800080a:	4619      	mov	r1, r3
 800080c:	481a      	ldr	r0, [pc, #104]	; (8000878 <iopins_ini+0x2cc>)
 800080e:	f002 f845 	bl	800289c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FRAM_CS_PORT,FRAM_CS,GPIO_PIN_SET);
 8000812:	2201      	movs	r2, #1
 8000814:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000818:	4817      	ldr	r0, [pc, #92]	; (8000878 <iopins_ini+0x2cc>)
 800081a:	f002 f9db 	bl	8002bd4 <HAL_GPIO_WritePin>

    FRAM_HOLD_PORT_RCC();
 800081e:	2300      	movs	r3, #0
 8000820:	61bb      	str	r3, [r7, #24]
 8000822:	4b11      	ldr	r3, [pc, #68]	; (8000868 <iopins_ini+0x2bc>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a10      	ldr	r2, [pc, #64]	; (8000868 <iopins_ini+0x2bc>)
 8000828:	f043 0304 	orr.w	r3, r3, #4
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <iopins_ini+0x2bc>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0304 	and.w	r3, r3, #4
 8000836:	61bb      	str	r3, [r7, #24]
 8000838:	69bb      	ldr	r3, [r7, #24]
	GPIO_InitStruct.Pin = FRAM_HOLD;
 800083a:	2302      	movs	r3, #2
 800083c:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083e:	2301      	movs	r3, #1
 8000840:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8000842:	2303      	movs	r3, #3
 8000844:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FRAM_HOLD_PORT, &GPIO_InitStruct);
 8000846:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800084a:	4619      	mov	r1, r3
 800084c:	4809      	ldr	r0, [pc, #36]	; (8000874 <iopins_ini+0x2c8>)
 800084e:	f002 f825 	bl	800289c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FRAM_HOLD_PORT,FRAM_HOLD,GPIO_PIN_SET);
 8000852:	2201      	movs	r2, #1
 8000854:	2102      	movs	r1, #2
 8000856:	4807      	ldr	r0, [pc, #28]	; (8000874 <iopins_ini+0x2c8>)
 8000858:	f002 f9bc 	bl	8002bd4 <HAL_GPIO_WritePin>

    FRAM_WP_PORT_RCC();
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]
 8000860:	4b01      	ldr	r3, [pc, #4]	; (8000868 <iopins_ini+0x2bc>)
 8000862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000864:	e00a      	b.n	800087c <iopins_ini+0x2d0>
 8000866:	bf00      	nop
 8000868:	40023800 	.word	0x40023800
 800086c:	40020c00 	.word	0x40020c00
 8000870:	40020000 	.word	0x40020000
 8000874:	40020800 	.word	0x40020800
 8000878:	40020400 	.word	0x40020400
 800087c:	4a4b      	ldr	r2, [pc, #300]	; (80009ac <iopins_ini+0x400>)
 800087e:	f043 0304 	orr.w	r3, r3, #4
 8000882:	6313      	str	r3, [r2, #48]	; 0x30
 8000884:	4b49      	ldr	r3, [pc, #292]	; (80009ac <iopins_ini+0x400>)
 8000886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000888:	f003 0304 	and.w	r3, r3, #4
 800088c:	617b      	str	r3, [r7, #20]
 800088e:	697b      	ldr	r3, [r7, #20]
	GPIO_InitStruct.Pin = FRAM_WP;
 8000890:	2301      	movs	r3, #1
 8000892:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000894:	2301      	movs	r3, #1
 8000896:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FRAM_WP_PORT, &GPIO_InitStruct);
 800089c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80008a0:	4619      	mov	r1, r3
 80008a2:	4843      	ldr	r0, [pc, #268]	; (80009b0 <iopins_ini+0x404>)
 80008a4:	f001 fffa 	bl	800289c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FRAM_WP_PORT,FRAM_WP,GPIO_PIN_SET);
 80008a8:	2201      	movs	r2, #1
 80008aa:	2101      	movs	r1, #1
 80008ac:	4840      	ldr	r0, [pc, #256]	; (80009b0 <iopins_ini+0x404>)
 80008ae:	f002 f991 	bl	8002bd4 <HAL_GPIO_WritePin>


    LED_DBG_PORT_RCC();
 80008b2:	2300      	movs	r3, #0
 80008b4:	613b      	str	r3, [r7, #16]
 80008b6:	4b3d      	ldr	r3, [pc, #244]	; (80009ac <iopins_ini+0x400>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a3c      	ldr	r2, [pc, #240]	; (80009ac <iopins_ini+0x400>)
 80008bc:	f043 0302 	orr.w	r3, r3, #2
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b3a      	ldr	r3, [pc, #232]	; (80009ac <iopins_ini+0x400>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0302 	and.w	r3, r3, #2
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]
	GPIO_InitStruct.Pin = LED_DBG_1;
 80008ce:	2308      	movs	r3, #8
 80008d0:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d2:	2301      	movs	r3, #1
 80008d4:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LED_DBG_PORT, &GPIO_InitStruct);
 80008da:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80008de:	4619      	mov	r1, r3
 80008e0:	4834      	ldr	r0, [pc, #208]	; (80009b4 <iopins_ini+0x408>)
 80008e2:	f001 ffdb 	bl	800289c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(LED_DBG_PORT,LED_DBG_1,GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	2108      	movs	r1, #8
 80008ea:	4832      	ldr	r0, [pc, #200]	; (80009b4 <iopins_ini+0x408>)
 80008ec:	f002 f972 	bl	8002bd4 <HAL_GPIO_WritePin>


    BUTTON_0_PORT_RCC();
 80008f0:	2300      	movs	r3, #0
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	4b2d      	ldr	r3, [pc, #180]	; (80009ac <iopins_ini+0x400>)
 80008f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f8:	4a2c      	ldr	r2, [pc, #176]	; (80009ac <iopins_ini+0x400>)
 80008fa:	f043 0301 	orr.w	r3, r3, #1
 80008fe:	6313      	str	r3, [r2, #48]	; 0x30
 8000900:	4b2a      	ldr	r3, [pc, #168]	; (80009ac <iopins_ini+0x400>)
 8000902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000904:	f003 0301 	and.w	r3, r3, #1
 8000908:	60fb      	str	r3, [r7, #12]
 800090a:	68fb      	ldr	r3, [r7, #12]
	GPIO_InitStruct.Pin = BUTTON_0;
 800090c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000910:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000912:	2300      	movs	r3, #0
 8000914:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Pull= GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091a:	2300      	movs	r3, #0
 800091c:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(BUTTON_0_PORT, &GPIO_InitStruct);
 800091e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000922:	4619      	mov	r1, r3
 8000924:	4824      	ldr	r0, [pc, #144]	; (80009b8 <iopins_ini+0x40c>)
 8000926:	f001 ffb9 	bl	800289c <HAL_GPIO_Init>

    BUTTON_1_PORT_RCC();
 800092a:	2300      	movs	r3, #0
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	4b1f      	ldr	r3, [pc, #124]	; (80009ac <iopins_ini+0x400>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a1e      	ldr	r2, [pc, #120]	; (80009ac <iopins_ini+0x400>)
 8000934:	f043 0304 	orr.w	r3, r3, #4
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b1c      	ldr	r3, [pc, #112]	; (80009ac <iopins_ini+0x400>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f003 0304 	and.w	r3, r3, #4
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitStruct.Pin = BUTTON_1;
 8000946:	f44f 7300 	mov.w	r3, #512	; 0x200
 800094a:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800094c:	2300      	movs	r3, #0
 800094e:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Pull= GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000954:	2300      	movs	r3, #0
 8000956:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(BUTTON_1_PORT, &GPIO_InitStruct);
 8000958:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800095c:	4619      	mov	r1, r3
 800095e:	4814      	ldr	r0, [pc, #80]	; (80009b0 <iopins_ini+0x404>)
 8000960:	f001 ff9c 	bl	800289c <HAL_GPIO_Init>


    TOUCH_RESET_PORT_RCC();
 8000964:	2300      	movs	r3, #0
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	4b10      	ldr	r3, [pc, #64]	; (80009ac <iopins_ini+0x400>)
 800096a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096c:	4a0f      	ldr	r2, [pc, #60]	; (80009ac <iopins_ini+0x400>)
 800096e:	f043 0302 	orr.w	r3, r3, #2
 8000972:	6313      	str	r3, [r2, #48]	; 0x30
 8000974:	4b0d      	ldr	r3, [pc, #52]	; (80009ac <iopins_ini+0x400>)
 8000976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000978:	f003 0302 	and.w	r3, r3, #2
 800097c:	607b      	str	r3, [r7, #4]
 800097e:	687b      	ldr	r3, [r7, #4]
	GPIO_InitStruct.Pin = TOUCH_RESET;
 8000980:	2320      	movs	r3, #32
 8000982:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000984:	2301      	movs	r3, #1
 8000986:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2300      	movs	r3, #0
 800098a:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(TOUCH_RESET_PORT, &GPIO_InitStruct);
 800098c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000990:	4619      	mov	r1, r3
 8000992:	4808      	ldr	r0, [pc, #32]	; (80009b4 <iopins_ini+0x408>)
 8000994:	f001 ff82 	bl	800289c <HAL_GPIO_Init>

	HAL_GPIO_WritePin(TOUCH_RESET_PORT,TOUCH_RESET,GPIO_PIN_SET);
 8000998:	2201      	movs	r2, #1
 800099a:	2120      	movs	r1, #32
 800099c:	4805      	ldr	r0, [pc, #20]	; (80009b4 <iopins_ini+0x408>)
 800099e:	f002 f919 	bl	8002bd4 <HAL_GPIO_WritePin>
}
 80009a2:	bf00      	nop
 80009a4:	3760      	adds	r7, #96	; 0x60
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40023800 	.word	0x40023800
 80009b0:	40020800 	.word	0x40020800
 80009b4:	40020400 	.word	0x40020400
 80009b8:	40020000 	.word	0x40020000

080009bc <initialize_ili9488>:
//*****************************************************************************
void initialize_ili9488()
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af02      	add	r7, sp, #8
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 80009c2:	2200      	movs	r2, #0
 80009c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009c8:	4838      	ldr	r0, [pc, #224]	; (8000aac <initialize_ili9488+0xf0>)
 80009ca:	f002 f903 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2180      	movs	r1, #128	; 0x80
 80009d2:	4836      	ldr	r0, [pc, #216]	; (8000aac <initialize_ili9488+0xf0>)
 80009d4:	f002 f8fe 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x0011;
 80009d8:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80009dc:	2211      	movs	r2, #17
 80009de:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 80009e0:	2201      	movs	r2, #1
 80009e2:	2180      	movs	r1, #128	; 0x80
 80009e4:	4831      	ldr	r0, [pc, #196]	; (8000aac <initialize_ili9488+0xf0>)
 80009e6:	f002 f8f5 	bl	8002bd4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009f0:	482e      	ldr	r0, [pc, #184]	; (8000aac <initialize_ili9488+0xf0>)
 80009f2:	f002 f8ef 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS, GPIO_PIN_RESET);
 80009f6:	2200      	movs	r2, #0
 80009f8:	2180      	movs	r1, #128	; 0x80
 80009fa:	482c      	ldr	r0, [pc, #176]	; (8000aac <initialize_ili9488+0xf0>)
 80009fc:	f002 f8ea 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x0029;
 8000a00:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a04:	2229      	movs	r2, #41	; 0x29
 8000a06:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS, GPIO_PIN_SET);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	2180      	movs	r1, #128	; 0x80
 8000a0c:	4827      	ldr	r0, [pc, #156]	; (8000aac <initialize_ili9488+0xf0>)
 8000a0e:	f002 f8e1 	bl	8002bd4 <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000a12:	2200      	movs	r2, #0
 8000a14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a18:	4824      	ldr	r0, [pc, #144]	; (8000aac <initialize_ili9488+0xf0>)
 8000a1a:	f002 f8db 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2180      	movs	r1, #128	; 0x80
 8000a22:	4822      	ldr	r0, [pc, #136]	; (8000aac <initialize_ili9488+0xf0>)
 8000a24:	f002 f8d6 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x003A;
 8000a28:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a2c:	223a      	movs	r2, #58	; 0x3a
 8000a2e:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000a30:	2201      	movs	r2, #1
 8000a32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a36:	481d      	ldr	r0, [pc, #116]	; (8000aac <initialize_ili9488+0xf0>)
 8000a38:	f002 f8cc 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x0055;
 8000a3c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a40:	2255      	movs	r2, #85	; 0x55
 8000a42:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS, GPIO_PIN_RESET);
 8000a44:	2200      	movs	r2, #0
 8000a46:	2180      	movs	r1, #128	; 0x80
 8000a48:	4818      	ldr	r0, [pc, #96]	; (8000aac <initialize_ili9488+0xf0>)
 8000a4a:	f002 f8c3 	bl	8002bd4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a54:	4815      	ldr	r0, [pc, #84]	; (8000aac <initialize_ili9488+0xf0>)
 8000a56:	f002 f8bd 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2180      	movs	r1, #128	; 0x80
 8000a5e:	4813      	ldr	r0, [pc, #76]	; (8000aac <initialize_ili9488+0xf0>)
 8000a60:	f002 f8b8 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x0036;
 8000a64:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a68:	2236      	movs	r2, #54	; 0x36
 8000a6a:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a72:	480e      	ldr	r0, [pc, #56]	; (8000aac <initialize_ili9488+0xf0>)
 8000a74:	f002 f8ae 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x00E8;
 8000a78:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a7c:	22e8      	movs	r2, #232	; 0xe8
 8000a7e:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2180      	movs	r1, #128	; 0x80
 8000a84:	4809      	ldr	r0, [pc, #36]	; (8000aac <initialize_ili9488+0xf0>)
 8000a86:	f002 f8a5 	bl	8002bd4 <HAL_GPIO_WritePin>

	delay_ms(100);
 8000a8a:	2064      	movs	r0, #100	; 0x64
 8000a8c:	f000 f810 	bl	8000ab0 <delay_ms>
	ili9488_fillRect(0,0,LCD_PIXEL_WIDTH,LCD_PIXEL_HEIGHT,ORANGE);
 8000a90:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8000a94:	9300      	str	r3, [sp, #0]
 8000a96:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000a9a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f000 f81d 	bl	8000ae0 <ili9488_fillRect>
}
 8000aa6:	bf00      	nop
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40020c00 	.word	0x40020c00

08000ab0 <delay_ms>:
void delay_ms(__IO uint32_t nCount1) {
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
	__IO uint32_t nCount=nCount1*23666;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f645 4272 	movw	r2, #23666	; 0x5c72
 8000abe:	fb02 f303 	mul.w	r3, r2, r3
 8000ac2:	60fb      	str	r3, [r7, #12]
	while(nCount--) {
 8000ac4:	bf00      	nop
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	1e5a      	subs	r2, r3, #1
 8000aca:	60fa      	str	r2, [r7, #12]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d1fa      	bne.n	8000ac6 <delay_ms+0x16>
  }
}
 8000ad0:	bf00      	nop
 8000ad2:	bf00      	nop
 8000ad4:	3714      	adds	r7, #20
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
	...

08000ae0 <ili9488_fillRect>:
void ili9488_fillRect(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h, uint16_t color)
{
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4604      	mov	r4, r0
 8000ae8:	4608      	mov	r0, r1
 8000aea:	4611      	mov	r1, r2
 8000aec:	461a      	mov	r2, r3
 8000aee:	4623      	mov	r3, r4
 8000af0:	80fb      	strh	r3, [r7, #6]
 8000af2:	4603      	mov	r3, r0
 8000af4:	80bb      	strh	r3, [r7, #4]
 8000af6:	460b      	mov	r3, r1
 8000af8:	807b      	strh	r3, [r7, #2]
 8000afa:	4613      	mov	r3, r2
 8000afc:	803b      	strh	r3, [r7, #0]
	uint32_t count = w * h;
 8000afe:	887b      	ldrh	r3, [r7, #2]
 8000b00:	883a      	ldrh	r2, [r7, #0]
 8000b02:	fb02 f303 	mul.w	r3, r2, r3
 8000b06:	60bb      	str	r3, [r7, #8]
	ili9488_set_coordinates(x1, y1, (uint16_t) (x1 + w - 1), (uint16_t) (y1 + h - 1));
 8000b08:	88fa      	ldrh	r2, [r7, #6]
 8000b0a:	887b      	ldrh	r3, [r7, #2]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	3b01      	subs	r3, #1
 8000b12:	b29c      	uxth	r4, r3
 8000b14:	88ba      	ldrh	r2, [r7, #4]
 8000b16:	883b      	ldrh	r3, [r7, #0]
 8000b18:	4413      	add	r3, r2
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	3b01      	subs	r3, #1
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	88b9      	ldrh	r1, [r7, #4]
 8000b22:	88f8      	ldrh	r0, [r7, #6]
 8000b24:	4622      	mov	r2, r4
 8000b26:	f000 f82f 	bl	8000b88 <ili9488_set_coordinates>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b30:	4814      	ldr	r0, [pc, #80]	; (8000b84 <ili9488_fillRect+0xa4>)
 8000b32:	f002 f84f 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2180      	movs	r1, #128	; 0x80
 8000b3a:	4812      	ldr	r0, [pc, #72]	; (8000b84 <ili9488_fillRect+0xa4>)
 8000b3c:	f002 f84a 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x002C;
 8000b40:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000b44:	222c      	movs	r2, #44	; 0x2c
 8000b46:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b4e:	480d      	ldr	r0, [pc, #52]	; (8000b84 <ili9488_fillRect+0xa4>)
 8000b50:	f002 f840 	bl	8002bd4 <HAL_GPIO_WritePin>

	for(unsigned int i=0; i<count; i++)
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	e006      	b.n	8000b68 <ili9488_fillRect+0x88>
	{
		TFT_REG=color;
 8000b5a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000b5e:	8c3b      	ldrh	r3, [r7, #32]
 8000b60:	8013      	strh	r3, [r2, #0]
	for(unsigned int i=0; i<count; i++)
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	3301      	adds	r3, #1
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	68fa      	ldr	r2, [r7, #12]
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3f4      	bcc.n	8000b5a <ili9488_fillRect+0x7a>
	}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000b70:	2201      	movs	r2, #1
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	4803      	ldr	r0, [pc, #12]	; (8000b84 <ili9488_fillRect+0xa4>)
 8000b76:	f002 f82d 	bl	8002bd4 <HAL_GPIO_WritePin>
}
 8000b7a:	bf00      	nop
 8000b7c:	3714      	adds	r7, #20
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd90      	pop	{r4, r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40020c00 	.word	0x40020c00

08000b88 <ili9488_set_coordinates>:
void ili9488_set_coordinates(uint16_t x1,uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4604      	mov	r4, r0
 8000b90:	4608      	mov	r0, r1
 8000b92:	4611      	mov	r1, r2
 8000b94:	461a      	mov	r2, r3
 8000b96:	4623      	mov	r3, r4
 8000b98:	80fb      	strh	r3, [r7, #6]
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	80bb      	strh	r3, [r7, #4]
 8000b9e:	460b      	mov	r3, r1
 8000ba0:	807b      	strh	r3, [r7, #2]
 8000ba2:	4613      	mov	r3, r2
 8000ba4:	803b      	strh	r3, [r7, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bac:	4832      	ldr	r0, [pc, #200]	; (8000c78 <ili9488_set_coordinates+0xf0>)
 8000bae:	f002 f811 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2180      	movs	r1, #128	; 0x80
 8000bb6:	4830      	ldr	r0, [pc, #192]	; (8000c78 <ili9488_set_coordinates+0xf0>)
 8000bb8:	f002 f80c 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x002A;
 8000bbc:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000bc0:	222a      	movs	r2, #42	; 0x2a
 8000bc2:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bca:	482b      	ldr	r0, [pc, #172]	; (8000c78 <ili9488_set_coordinates+0xf0>)
 8000bcc:	f002 f802 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=x1>>8;
 8000bd0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000bd4:	88fb      	ldrh	r3, [r7, #6]
 8000bd6:	0a1b      	lsrs	r3, r3, #8
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	8013      	strh	r3, [r2, #0]
	TFT_REG=x1&0xFF;
 8000bdc:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000be0:	88fa      	ldrh	r2, [r7, #6]
 8000be2:	b2d2      	uxtb	r2, r2
 8000be4:	b292      	uxth	r2, r2
 8000be6:	801a      	strh	r2, [r3, #0]
	TFT_REG=x2>>8;
 8000be8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000bec:	887b      	ldrh	r3, [r7, #2]
 8000bee:	0a1b      	lsrs	r3, r3, #8
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	8013      	strh	r3, [r2, #0]
	TFT_REG=x2&0xFF;
 8000bf4:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000bf8:	887a      	ldrh	r2, [r7, #2]
 8000bfa:	b2d2      	uxtb	r2, r2
 8000bfc:	b292      	uxth	r2, r2
 8000bfe:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000c00:	2201      	movs	r2, #1
 8000c02:	2180      	movs	r1, #128	; 0x80
 8000c04:	481c      	ldr	r0, [pc, #112]	; (8000c78 <ili9488_set_coordinates+0xf0>)
 8000c06:	f001 ffe5 	bl	8002bd4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c10:	4819      	ldr	r0, [pc, #100]	; (8000c78 <ili9488_set_coordinates+0xf0>)
 8000c12:	f001 ffdf 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000c16:	2200      	movs	r2, #0
 8000c18:	2180      	movs	r1, #128	; 0x80
 8000c1a:	4817      	ldr	r0, [pc, #92]	; (8000c78 <ili9488_set_coordinates+0xf0>)
 8000c1c:	f001 ffda 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x002B;
 8000c20:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000c24:	222b      	movs	r2, #43	; 0x2b
 8000c26:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000c28:	2201      	movs	r2, #1
 8000c2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2e:	4812      	ldr	r0, [pc, #72]	; (8000c78 <ili9488_set_coordinates+0xf0>)
 8000c30:	f001 ffd0 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=y1>>8;
 8000c34:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c38:	88bb      	ldrh	r3, [r7, #4]
 8000c3a:	0a1b      	lsrs	r3, r3, #8
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	8013      	strh	r3, [r2, #0]
	TFT_REG=y1&0xFF;
 8000c40:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000c44:	88ba      	ldrh	r2, [r7, #4]
 8000c46:	b2d2      	uxtb	r2, r2
 8000c48:	b292      	uxth	r2, r2
 8000c4a:	801a      	strh	r2, [r3, #0]
	TFT_REG=y2>>8;
 8000c4c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c50:	883b      	ldrh	r3, [r7, #0]
 8000c52:	0a1b      	lsrs	r3, r3, #8
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	8013      	strh	r3, [r2, #0]
	TFT_REG=y2&0xFF;
 8000c58:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000c5c:	883a      	ldrh	r2, [r7, #0]
 8000c5e:	b2d2      	uxtb	r2, r2
 8000c60:	b292      	uxth	r2, r2
 8000c62:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000c64:	2201      	movs	r2, #1
 8000c66:	2180      	movs	r1, #128	; 0x80
 8000c68:	4803      	ldr	r0, [pc, #12]	; (8000c78 <ili9488_set_coordinates+0xf0>)
 8000c6a:	f001 ffb3 	bl	8002bd4 <HAL_GPIO_WritePin>
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd90      	pop	{r4, r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40020c00 	.word	0x40020c00

08000c7c <pwm_backlight_set>:
void pwm_backlight_set(unsigned int pwm)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b0a6      	sub	sp, #152	; 0x98
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]

	if(pwm>=100)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b63      	cmp	r3, #99	; 0x63
 8000c88:	d902      	bls.n	8000c90 <pwm_backlight_set+0x14>
	{
		pwm=100;
 8000c8a:	2364      	movs	r3, #100	; 0x64
 8000c8c:	607b      	str	r3, [r7, #4]
 8000c8e:	e004      	b.n	8000c9a <pwm_backlight_set+0x1e>
	}else if(pwm <= 0)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d101      	bne.n	8000c9a <pwm_backlight_set+0x1e>
	{
		pwm = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	607b      	str	r3, [r7, #4]
	}

	pwm=(unsigned int)((MAX_PWM_PULSE * pwm)/100);
 8000c9a:	687a      	ldr	r2, [r7, #4]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	041b      	lsls	r3, r3, #16
 8000ca0:	1a9b      	subs	r3, r3, r2
 8000ca2:	4a47      	ldr	r2, [pc, #284]	; (8000dc0 <pwm_backlight_set+0x144>)
 8000ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ca8:	095b      	lsrs	r3, r3, #5
 8000caa:	607b      	str	r3, [r7, #4]

	/* Common settings */
      TIM_HandleTypeDef htim1;
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cb6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]
 8000cc4:	611a      	str	r2, [r3, #16]
 8000cc6:	615a      	str	r2, [r3, #20]
 8000cc8:	619a      	str	r2, [r3, #24]
	  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000cca:	f107 030c 	add.w	r3, r7, #12
 8000cce:	2220      	movs	r2, #32
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f004 fd0c 	bl	80056f0 <memset>

	  htim1.Instance = TIM1;
 8000cd8:	4b3a      	ldr	r3, [pc, #232]	; (8000dc4 <pwm_backlight_set+0x148>)
 8000cda:	653b      	str	r3, [r7, #80]	; 0x50
	  htim1.Init.Prescaler = 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	657b      	str	r3, [r7, #84]	; 0x54
	  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	65bb      	str	r3, [r7, #88]	; 0x58
	  htim1.Init.Period = 65535;
 8000ce4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ce8:	65fb      	str	r3, [r7, #92]	; 0x5c
	  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cea:	2300      	movs	r3, #0
 8000cec:	663b      	str	r3, [r7, #96]	; 0x60
	  htim1.Init.RepetitionCounter = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	667b      	str	r3, [r7, #100]	; 0x64
	  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	66bb      	str	r3, [r7, #104]	; 0x68
	  HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_4);
 8000cf6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000cfa:	210c      	movs	r1, #12
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f002 ff5d 	bl	8003bbc <HAL_TIM_PWM_Stop>
	  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000d02:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000d06:	4618      	mov	r0, r3
 8000d08:	f002 fe41 	bl	800398e <HAL_TIM_PWM_Init>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <pwm_backlight_set+0x9a>
	  {
	    Error_Handler();
 8000d12:	f000 fd43 	bl	800179c <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d16:	2300      	movs	r3, #0
 8000d18:	64bb      	str	r3, [r7, #72]	; 0x48
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	64fb      	str	r3, [r7, #76]	; 0x4c
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d1e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000d22:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000d26:	4611      	mov	r1, r2
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f003 faef 	bl	800430c <HAL_TIMEx_MasterConfigSynchronization>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <pwm_backlight_set+0xbc>
	  {
	    Error_Handler();
 8000d34:	f000 fd32 	bl	800179c <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d38:	2360      	movs	r3, #96	; 0x60
 8000d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
	  sConfigOC.Pulse = pwm;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	633b      	str	r3, [r7, #48]	; 0x30
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d40:	2300      	movs	r3, #0
 8000d42:	637b      	str	r3, [r7, #52]	; 0x34
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	63fb      	str	r3, [r7, #60]	; 0x3c
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	643b      	str	r3, [r7, #64]	; 0x40
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	647b      	str	r3, [r7, #68]	; 0x44
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d50:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000d54:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000d58:	220c      	movs	r2, #12
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f002 ff9e 	bl	8003c9c <HAL_TIM_PWM_ConfigChannel>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <pwm_backlight_set+0xee>
	  {
	    Error_Handler();
 8000d66:	f000 fd19 	bl	800179c <Error_Handler>
	  }
	  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
	  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	613b      	str	r3, [r7, #16]
	  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]
	  sBreakDeadTimeConfig.DeadTime = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61bb      	str	r3, [r7, #24]
	  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61fb      	str	r3, [r7, #28]
	  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d82:	623b      	str	r3, [r7, #32]
	  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62bb      	str	r3, [r7, #40]	; 0x28
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d88:	f107 020c 	add.w	r2, r7, #12
 8000d8c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000d90:	4611      	mov	r1, r2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f003 fb36 	bl	8004404 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <pwm_backlight_set+0x126>
	  {
	    Error_Handler();
 8000d9e:	f000 fcfd 	bl	800179c <Error_Handler>
	  }

	  HAL_TIM_MspPostInit(&htim1);
 8000da2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000da6:	4618      	mov	r0, r3
 8000da8:	f000 fe04 	bl	80019b4 <HAL_TIM_MspPostInit>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_4);
 8000dac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000db0:	210c      	movs	r1, #12
 8000db2:	4618      	mov	r0, r3
 8000db4:	f002 fe3a 	bl	8003a2c <HAL_TIM_PWM_Start>


}
 8000db8:	bf00      	nop
 8000dba:	3798      	adds	r7, #152	; 0x98
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	51eb851f 	.word	0x51eb851f
 8000dc4:	40010000 	.word	0x40010000

08000dc8 <LCD_WritePixel>:
inline void LCD_WritePixel(uint16_t x, uint16_t y, uint16_t color) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	80fb      	strh	r3, [r7, #6]
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	80bb      	strh	r3, [r7, #4]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	807b      	strh	r3, [r7, #2]

	ili9488_set_coordinates(x,y,x,y);
 8000dda:	88bb      	ldrh	r3, [r7, #4]
 8000ddc:	88fa      	ldrh	r2, [r7, #6]
 8000dde:	88b9      	ldrh	r1, [r7, #4]
 8000de0:	88f8      	ldrh	r0, [r7, #6]
 8000de2:	f7ff fed1 	bl	8000b88 <ili9488_set_coordinates>
	ili9488_showArray_wo_coordinates(color,1);
 8000de6:	887b      	ldrh	r3, [r7, #2]
 8000de8:	2101      	movs	r1, #1
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 f804 	bl	8000df8 <ili9488_showArray_wo_coordinates>
}
 8000df0:	bf00      	nop
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <ili9488_showArray_wo_coordinates>:
void ili9488_showArray_wo_coordinates(uint16_t *data, uint32_t count)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX, GPIO_PIN_RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e08:	4816      	ldr	r0, [pc, #88]	; (8000e64 <ili9488_showArray_wo_coordinates+0x6c>)
 8000e0a:	f001 fee3 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2180      	movs	r1, #128	; 0x80
 8000e12:	4814      	ldr	r0, [pc, #80]	; (8000e64 <ili9488_showArray_wo_coordinates+0x6c>)
 8000e14:	f001 fede 	bl	8002bd4 <HAL_GPIO_WritePin>
	TFT_REG=0x002C;
 8000e18:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000e1c:	222c      	movs	r2, #44	; 0x2c
 8000e1e:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000e20:	2201      	movs	r2, #1
 8000e22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e26:	480f      	ldr	r0, [pc, #60]	; (8000e64 <ili9488_showArray_wo_coordinates+0x6c>)
 8000e28:	f001 fed4 	bl	8002bd4 <HAL_GPIO_WritePin>

	for(unsigned int i=0; i<count; i++)
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	e00a      	b.n	8000e48 <ili9488_showArray_wo_coordinates+0x50>
	{
		TFT_REG=data[i];
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000e3e:	881b      	ldrh	r3, [r3, #0]
 8000e40:	8013      	strh	r3, [r2, #0]
	for(unsigned int i=0; i<count; i++)
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	3301      	adds	r3, #1
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fa      	ldr	r2, [r7, #12]
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d3f0      	bcc.n	8000e32 <ili9488_showArray_wo_coordinates+0x3a>
	}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000e50:	2201      	movs	r2, #1
 8000e52:	2180      	movs	r1, #128	; 0x80
 8000e54:	4803      	ldr	r0, [pc, #12]	; (8000e64 <ili9488_showArray_wo_coordinates+0x6c>)
 8000e56:	f001 febd 	bl	8002bd4 <HAL_GPIO_WritePin>
}
 8000e5a:	bf00      	nop
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40020c00 	.word	0x40020c00

08000e68 <HAL_GPIO_EXTI_Callback>:

		touch_write_control(0x80);
	}
}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	80fb      	strh	r3, [r7, #6]
	touch.pressed=1;
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <HAL_GPIO_EXTI_Callback+0x1c>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	721a      	strb	r2, [r3, #8]
}
 8000e78:	bf00      	nop
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	20000094 	.word	0x20000094

08000e88 <flashCSSet>:
#include "spiRoutines.h"
#include <stm32f4xx_hal.h>
#include <stm32f4xx_hal_gpio.h>
#include <stdio.h>

void flashCSSet(){
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	2110      	movs	r1, #16
 8000e90:	4802      	ldr	r0, [pc, #8]	; (8000e9c <flashCSSet+0x14>)
 8000e92:	f001 fe9f 	bl	8002bd4 <HAL_GPIO_WritePin>
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40020000 	.word	0x40020000

08000ea0 <flashCSReset>:

void flashCSReset(){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2110      	movs	r1, #16
 8000ea8:	4802      	ldr	r0, [pc, #8]	; (8000eb4 <flashCSReset+0x14>)
 8000eaa:	f001 fe93 	bl	8002bd4 <HAL_GPIO_WritePin>
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40020000 	.word	0x40020000

08000eb8 <ext_flash_erase_4kB>:
	flashCSSet();
	return id_data;
}

void ext_flash_erase_4kB(unsigned int sector_adress)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	unsigned int i;

	ext_flash_wren();
 8000ec0:	f000 f8d2 	bl	8001068 <ext_flash_wren>

	flashCSReset();
 8000ec4:	f7ff ffec 	bl	8000ea0 <flashCSReset>


	SPI1_Transfer(0x20);
 8000ec8:	2020      	movs	r0, #32
 8000eca:	f000 fc6d 	bl	80017a8 <SPI1_Transfer>
	SPI1_Transfer((sector_adress>>16)&0xFF);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	0c1b      	lsrs	r3, r3, #16
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f000 fc67 	bl	80017a8 <SPI1_Transfer>
	SPI1_Transfer((sector_adress>>8)&0xFF);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	0a1b      	lsrs	r3, r3, #8
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f000 fc61 	bl	80017a8 <SPI1_Transfer>
	SPI1_Transfer(sector_adress&0xFF);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 fc5c 	bl	80017a8 <SPI1_Transfer>
	flashCSSet();
 8000ef0:	f7ff ffca 	bl	8000e88 <flashCSSet>

	for(i=0;i<1000;i++)
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	e00a      	b.n	8000f10 <ext_flash_erase_4kB+0x58>
	{
		HAL_Delay(1);
 8000efa:	2001      	movs	r0, #1
 8000efc:	f001 fb06 	bl	800250c <HAL_Delay>
		if(ext_flash_read_status_register_1()==0x00)
 8000f00:	f000 f89e 	bl	8001040 <ext_flash_read_status_register_1>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d007      	beq.n	8000f1a <ext_flash_erase_4kB+0x62>
	for(i=0;i<1000;i++)
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f16:	d3f0      	bcc.n	8000efa <ext_flash_erase_4kB+0x42>
		{
			break;
		}
	}
}
 8000f18:	e000      	b.n	8000f1c <ext_flash_erase_4kB+0x64>
			break;
 8000f1a:	bf00      	nop
}
 8000f1c:	bf00      	nop
 8000f1e:	3710      	adds	r7, #16
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <ext_flash_write>:

void ext_flash_write(unsigned int sector_adress, char *buff, unsigned int len)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
	unsigned int i;

	ext_flash_wren();
 8000f30:	f000 f89a 	bl	8001068 <ext_flash_wren>

	flashCSReset();
 8000f34:	f7ff ffb4 	bl	8000ea0 <flashCSReset>
	SPI1_Transfer(0x02);
 8000f38:	2002      	movs	r0, #2
 8000f3a:	f000 fc35 	bl	80017a8 <SPI1_Transfer>
	SPI1_Transfer((sector_adress>>16)&0xFF);
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	0c1b      	lsrs	r3, r3, #16
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	4618      	mov	r0, r3
 8000f46:	f000 fc2f 	bl	80017a8 <SPI1_Transfer>
	SPI1_Transfer((sector_adress>>8)&0xFF);
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	0a1b      	lsrs	r3, r3, #8
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	4618      	mov	r0, r3
 8000f52:	f000 fc29 	bl	80017a8 <SPI1_Transfer>
	SPI1_Transfer(sector_adress&0xFF);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 fc24 	bl	80017a8 <SPI1_Transfer>

	for(i=0;i<len;i++)
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	e009      	b.n	8000f7a <ext_flash_write+0x56>
	{
		SPI1_Transfer(buff[i]);
 8000f66:	68ba      	ldr	r2, [r7, #8]
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f000 fc1a 	bl	80017a8 <SPI1_Transfer>
	for(i=0;i<len;i++)
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	3301      	adds	r3, #1
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	697a      	ldr	r2, [r7, #20]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d3f1      	bcc.n	8000f66 <ext_flash_write+0x42>
	}
	flashCSSet();
 8000f82:	f7ff ff81 	bl	8000e88 <flashCSSet>

	for(i=0;i<1000;i++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	617b      	str	r3, [r7, #20]
 8000f8a:	e00a      	b.n	8000fa2 <ext_flash_write+0x7e>
	{
		HAL_Delay(1);
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f001 fabd 	bl	800250c <HAL_Delay>
		if(ext_flash_read_status_register_1()==0x00)
 8000f92:	f000 f855 	bl	8001040 <ext_flash_read_status_register_1>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d007      	beq.n	8000fac <ext_flash_write+0x88>
	for(i=0;i<1000;i++)
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fa8:	d3f0      	bcc.n	8000f8c <ext_flash_write+0x68>
		{
			break;
		}
	}
}
 8000faa:	e000      	b.n	8000fae <ext_flash_write+0x8a>
			break;
 8000fac:	bf00      	nop
}
 8000fae:	bf00      	nop
 8000fb0:	3718      	adds	r7, #24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <ext_flash_read>:
void ext_flash_read(unsigned int sector_adress, char *buff, unsigned int len)
{
 8000fb6:	b590      	push	{r4, r7, lr}
 8000fb8:	b087      	sub	sp, #28
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	60f8      	str	r0, [r7, #12]
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	607a      	str	r2, [r7, #4]
	unsigned char command[4];

	command[0]=0x03;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	743b      	strb	r3, [r7, #16]
	command[1]=((char *)&sector_adress)[3];
 8000fc6:	f107 030c 	add.w	r3, r7, #12
 8000fca:	3303      	adds	r3, #3
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	747b      	strb	r3, [r7, #17]
	command[2]=((char *)&sector_adress)[2];
 8000fd0:	f107 030c 	add.w	r3, r7, #12
 8000fd4:	3302      	adds	r3, #2
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	74bb      	strb	r3, [r7, #18]
	command[3]=((char *)&sector_adress)[1];
 8000fda:	f107 030c 	add.w	r3, r7, #12
 8000fde:	3301      	adds	r3, #1
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	74fb      	strb	r3, [r7, #19]

	flashCSReset();
 8000fe4:	f7ff ff5c 	bl	8000ea0 <flashCSReset>

	SPI1_Transfer(0x03);
 8000fe8:	2003      	movs	r0, #3
 8000fea:	f000 fbdd 	bl	80017a8 <SPI1_Transfer>
	SPI1_Transfer((sector_adress>>16)&0xFF);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	0c1b      	lsrs	r3, r3, #16
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f000 fbd7 	bl	80017a8 <SPI1_Transfer>
	SPI1_Transfer((sector_adress>>8)&0xFF);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	0a1b      	lsrs	r3, r3, #8
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	4618      	mov	r0, r3
 8001002:	f000 fbd1 	bl	80017a8 <SPI1_Transfer>
	SPI1_Transfer(sector_adress&0xFF);
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	4618      	mov	r0, r3
 800100c:	f000 fbcc 	bl	80017a8 <SPI1_Transfer>

	//dmaReceiveDataCont8_FLASH(command, 4, buff, len); //Can't figure out how to get this to work with HAL, so reading without DMA instead:

	for(unsigned int i = 0; i<len; i++){
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	e00a      	b.n	800102c <ext_flash_read+0x76>
		*(buff+i) = SPI1_Transfer(0x00);
 8001016:	68ba      	ldr	r2, [r7, #8]
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	18d4      	adds	r4, r2, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f000 fbc3 	bl	80017a8 <SPI1_Transfer>
 8001022:	4603      	mov	r3, r0
 8001024:	7023      	strb	r3, [r4, #0]
	for(unsigned int i = 0; i<len; i++){
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	3301      	adds	r3, #1
 800102a:	617b      	str	r3, [r7, #20]
 800102c:	697a      	ldr	r2, [r7, #20]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	429a      	cmp	r2, r3
 8001032:	d3f0      	bcc.n	8001016 <ext_flash_read+0x60>
	}

	flashCSSet();
 8001034:	f7ff ff28 	bl	8000e88 <flashCSSet>
}
 8001038:	bf00      	nop
 800103a:	371c      	adds	r7, #28
 800103c:	46bd      	mov	sp, r7
 800103e:	bd90      	pop	{r4, r7, pc}

08001040 <ext_flash_read_status_register_1>:

	return data;
}

unsigned char ext_flash_read_status_register_1()
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
	char data;
	flashCSReset();
 8001046:	f7ff ff2b 	bl	8000ea0 <flashCSReset>
	SPI1_Transfer(0x05);
 800104a:	2005      	movs	r0, #5
 800104c:	f000 fbac 	bl	80017a8 <SPI1_Transfer>
	data=SPI1_Transfer(0x00);
 8001050:	2000      	movs	r0, #0
 8001052:	f000 fba9 	bl	80017a8 <SPI1_Transfer>
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
	flashCSSet();
 800105a:	f7ff ff15 	bl	8000e88 <flashCSSet>

	return data;
 800105e:	79fb      	ldrb	r3, [r7, #7]
}
 8001060:	4618      	mov	r0, r3
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <ext_flash_wren>:

void ext_flash_wren()
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	flashCSReset();
 800106c:	f7ff ff18 	bl	8000ea0 <flashCSReset>
	SPI1_Transfer(0x06);
 8001070:	2006      	movs	r0, #6
 8001072:	f000 fb99 	bl	80017a8 <SPI1_Transfer>
	flashCSSet();
 8001076:	f7ff ff07 	bl	8000e88 <flashCSSet>
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <flashDemoPrintLast>:
#include <string.h>
#include "extFlash.h"

#define demoFlashAddr 0x00

void flashDemoPrintLast(){
 8001080:	b580      	push	{r7, lr}
 8001082:	b090      	sub	sp, #64	; 0x40
 8001084:	af00      	add	r7, sp, #0
	char flashMsg[64];
	ext_flash_read(demoFlashAddr, flashMsg, 64);
 8001086:	463b      	mov	r3, r7
 8001088:	2240      	movs	r2, #64	; 0x40
 800108a:	4619      	mov	r1, r3
 800108c:	2000      	movs	r0, #0
 800108e:	f7ff ff92 	bl	8000fb6 <ext_flash_read>
	flashMsg[63] = 0; //just to be safe
 8001092:	2300      	movs	r3, #0
 8001094:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	printf("[FLASH demo] Read message from flash: \"%s\".\r\n", flashMsg);
 8001098:	463b      	mov	r3, r7
 800109a:	4619      	mov	r1, r3
 800109c:	4803      	ldr	r0, [pc, #12]	; (80010ac <flashDemoPrintLast+0x2c>)
 800109e:	f004 fb2f 	bl	8005700 <iprintf>
}
 80010a2:	bf00      	nop
 80010a4:	3740      	adds	r7, #64	; 0x40
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	08006abc 	.word	0x08006abc

080010b0 <flashDemoLoop>:

int flashDemoLoop(){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b092      	sub	sp, #72	; 0x48
 80010b4:	af00      	add	r7, sp, #0

		char delimiter = 13;
 80010b6:	230d      	movs	r3, #13
 80010b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		char msg[64];

		int count = read_usart_message(msg, &huart1, sizeof(msg), delimiter);
 80010bc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80010c0:	4638      	mov	r0, r7
 80010c2:	2240      	movs	r2, #64	; 0x40
 80010c4:	4914      	ldr	r1, [pc, #80]	; (8001118 <flashDemoLoop+0x68>)
 80010c6:	f001 f897 	bl	80021f8 <read_usart_message>
 80010ca:	4603      	mov	r3, r0
 80010cc:	643b      	str	r3, [r7, #64]	; 0x40

		if(count == 0){
 80010ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d104      	bne.n	80010de <flashDemoLoop+0x2e>
			//While reading buffer of received chars, delimiter char was not encountered.
			printf("[FLASH demo] message not yet ready.\r\n");
 80010d4:	4811      	ldr	r0, [pc, #68]	; (800111c <flashDemoLoop+0x6c>)
 80010d6:	f004 fb99 	bl	800580c <puts>
			return 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	e018      	b.n	8001110 <flashDemoLoop+0x60>
		}

		msg[count-1] = 0; //null terminate received string
 80010de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010e0:	3b01      	subs	r3, #1
 80010e2:	3348      	adds	r3, #72	; 0x48
 80010e4:	443b      	add	r3, r7
 80010e6:	2200      	movs	r2, #0
 80010e8:	f803 2c48 	strb.w	r2, [r3, #-72]

		printf("[FLASH demo] Saving message to flash: \"%s\".\r\n", msg);
 80010ec:	463b      	mov	r3, r7
 80010ee:	4619      	mov	r1, r3
 80010f0:	480b      	ldr	r0, [pc, #44]	; (8001120 <flashDemoLoop+0x70>)
 80010f2:	f004 fb05 	bl	8005700 <iprintf>

		ext_flash_erase_4kB(demoFlashAddr);
 80010f6:	2000      	movs	r0, #0
 80010f8:	f7ff fede 	bl	8000eb8 <ext_flash_erase_4kB>
		ext_flash_write(demoFlashAddr, msg, count);
 80010fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80010fe:	463b      	mov	r3, r7
 8001100:	4619      	mov	r1, r3
 8001102:	2000      	movs	r0, #0
 8001104:	f7ff ff0e 	bl	8000f24 <ext_flash_write>

		printf("[FLASH demo] Done.\n\r");
 8001108:	4806      	ldr	r0, [pc, #24]	; (8001124 <flashDemoLoop+0x74>)
 800110a:	f004 faf9 	bl	8005700 <iprintf>
		return 1;
 800110e:	2301      	movs	r3, #1

}
 8001110:	4618      	mov	r0, r3
 8001112:	3748      	adds	r7, #72	; 0x48
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	200001e0 	.word	0x200001e0
 800111c:	08006aec 	.word	0x08006aec
 8001120:	08006b14 	.word	0x08006b14
 8001124:	08006b44 	.word	0x08006b44

08001128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112e:	f001 f97b 	bl	8002428 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001132:	f000 f857 	bl	80011e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001136:	f000 fa11 	bl	800155c <MX_GPIO_Init>
  MX_FSMC_Init();
 800113a:	f000 fab5 	bl	80016a8 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 800113e:	f000 f9a9 	bl	8001494 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001142:	f000 f8b9 	bl	80012b8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001146:	f000 f9d7 	bl	80014f8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800114a:	f000 f8e3 	bl	8001314 <MX_SPI1_Init>
  MX_TIM1_Init();
 800114e:	f000 f91f 	bl	8001390 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  //enable uart interrupt
  uint16_t count = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	81fb      	strh	r3, [r7, #14]
  Init_LCD();
 8001156:	f7ff fa15 	bl	8000584 <Init_LCD>
  while(count<=200)
 800115a:	e00c      	b.n	8001176 <main+0x4e>
  {
	  count++;
 800115c:	89fb      	ldrh	r3, [r7, #14]
 800115e:	3301      	adds	r3, #1
 8001160:	81fb      	strh	r3, [r7, #14]
	  LCD_WritePixel(count,0x10,BLUE);
 8001162:	89fb      	ldrh	r3, [r7, #14]
 8001164:	221f      	movs	r2, #31
 8001166:	2110      	movs	r1, #16
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fe2d 	bl	8000dc8 <LCD_WritePixel>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_4);
 800116e:	210c      	movs	r1, #12
 8001170:	4818      	ldr	r0, [pc, #96]	; (80011d4 <main+0xac>)
 8001172:	f002 fc5b 	bl	8003a2c <HAL_TIM_PWM_Start>
  while(count<=200)
 8001176:	89fb      	ldrh	r3, [r7, #14]
 8001178:	2bc8      	cmp	r3, #200	; 0xc8
 800117a:	d9ef      	bls.n	800115c <main+0x34>
  static int blOn = 0;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Entering main loop\n\r");
 800117c:	4816      	ldr	r0, [pc, #88]	; (80011d8 <main+0xb0>)
 800117e:	f004 fabf 	bl	8005700 <iprintf>

  flashDemoPrintLast();
 8001182:	f7ff ff7d 	bl	8001080 <flashDemoPrintLast>

  int loopNumber = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]

  while (1)
  {
	int secSleep = 1;
 800118a:	2301      	movs	r3, #1
 800118c:	607b      	str	r3, [r7, #4]
	int msecSleep = 500;
 800118e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001192:	603b      	str	r3, [r7, #0]
	printf("Sleeping %d.%d secs. LN %d\r\n", secSleep, msecSleep, loopNumber++);
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	60ba      	str	r2, [r7, #8]
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	6879      	ldr	r1, [r7, #4]
 800119e:	480f      	ldr	r0, [pc, #60]	; (80011dc <main+0xb4>)
 80011a0:	f004 faae 	bl	8005700 <iprintf>
	HAL_Delay(1000*secSleep + msecSleep);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011aa:	fb03 f202 	mul.w	r2, r3, r2
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	4413      	add	r3, r2
 80011b2:	4618      	mov	r0, r3
 80011b4:	f001 f9aa 	bl	800250c <HAL_Delay>

	static int flashDone = 0;
	if(!flashDone){
 80011b8:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <main+0xb8>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d105      	bne.n	80011cc <main+0xa4>
		flashDone = flashDemoLoop();
 80011c0:	f7ff ff76 	bl	80010b0 <flashDemoLoop>
 80011c4:	4603      	mov	r3, r0
 80011c6:	4a06      	ldr	r2, [pc, #24]	; (80011e0 <main+0xb8>)
 80011c8:	6013      	str	r3, [r2, #0]
		continue;
 80011ca:	e001      	b.n	80011d0 <main+0xa8>
	}

	uartDemoLoop();
 80011cc:	f001 f89c 	bl	8002308 <uartDemoLoop>
  {
 80011d0:	e7db      	b.n	800118a <main+0x62>
 80011d2:	bf00      	nop
 80011d4:	20000198 	.word	0x20000198
 80011d8:	08006b5c 	.word	0x08006b5c
 80011dc:	08006b74 	.word	0x08006b74
 80011e0:	200002b8 	.word	0x200002b8

080011e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b094      	sub	sp, #80	; 0x50
 80011e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ea:	f107 0320 	add.w	r3, r7, #32
 80011ee:	2230      	movs	r2, #48	; 0x30
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f004 fa7c 	bl	80056f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001208:	2300      	movs	r3, #0
 800120a:	60bb      	str	r3, [r7, #8]
 800120c:	4b28      	ldr	r3, [pc, #160]	; (80012b0 <SystemClock_Config+0xcc>)
 800120e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001210:	4a27      	ldr	r2, [pc, #156]	; (80012b0 <SystemClock_Config+0xcc>)
 8001212:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001216:	6413      	str	r3, [r2, #64]	; 0x40
 8001218:	4b25      	ldr	r3, [pc, #148]	; (80012b0 <SystemClock_Config+0xcc>)
 800121a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001224:	2300      	movs	r3, #0
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	4b22      	ldr	r3, [pc, #136]	; (80012b4 <SystemClock_Config+0xd0>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a21      	ldr	r2, [pc, #132]	; (80012b4 <SystemClock_Config+0xd0>)
 800122e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001232:	6013      	str	r3, [r2, #0]
 8001234:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <SystemClock_Config+0xd0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001240:	2301      	movs	r3, #1
 8001242:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001244:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001248:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800124a:	2302      	movs	r3, #2
 800124c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800124e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001252:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001254:	2308      	movs	r3, #8
 8001256:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001258:	23a8      	movs	r3, #168	; 0xa8
 800125a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800125c:	2302      	movs	r3, #2
 800125e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001260:	2304      	movs	r3, #4
 8001262:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001264:	f107 0320 	add.w	r3, r7, #32
 8001268:	4618      	mov	r0, r3
 800126a:	f001 fe29 	bl	8002ec0 <HAL_RCC_OscConfig>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001274:	f000 fa92 	bl	800179c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001278:	230f      	movs	r3, #15
 800127a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800127c:	2302      	movs	r3, #2
 800127e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001284:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001288:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800128a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800128e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001290:	f107 030c 	add.w	r3, r7, #12
 8001294:	2105      	movs	r1, #5
 8001296:	4618      	mov	r0, r3
 8001298:	f002 f88a 	bl	80033b0 <HAL_RCC_ClockConfig>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80012a2:	f000 fa7b 	bl	800179c <Error_Handler>
  }
}
 80012a6:	bf00      	nop
 80012a8:	3750      	adds	r7, #80	; 0x50
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40007000 	.word	0x40007000

080012b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012bc:	4b12      	ldr	r3, [pc, #72]	; (8001308 <MX_I2C1_Init+0x50>)
 80012be:	4a13      	ldr	r2, [pc, #76]	; (800130c <MX_I2C1_Init+0x54>)
 80012c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012c2:	4b11      	ldr	r3, [pc, #68]	; (8001308 <MX_I2C1_Init+0x50>)
 80012c4:	4a12      	ldr	r2, [pc, #72]	; (8001310 <MX_I2C1_Init+0x58>)
 80012c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012c8:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <MX_I2C1_Init+0x50>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012ce:	4b0e      	ldr	r3, [pc, #56]	; (8001308 <MX_I2C1_Init+0x50>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012d4:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <MX_I2C1_Init+0x50>)
 80012d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012dc:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <MX_I2C1_Init+0x50>)
 80012de:	2200      	movs	r2, #0
 80012e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012e2:	4b09      	ldr	r3, [pc, #36]	; (8001308 <MX_I2C1_Init+0x50>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012e8:	4b07      	ldr	r3, [pc, #28]	; (8001308 <MX_I2C1_Init+0x50>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ee:	4b06      	ldr	r3, [pc, #24]	; (8001308 <MX_I2C1_Init+0x50>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012f4:	4804      	ldr	r0, [pc, #16]	; (8001308 <MX_I2C1_Init+0x50>)
 80012f6:	f001 fc9f 	bl	8002c38 <HAL_I2C_Init>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001300:	f000 fa4c 	bl	800179c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001304:	bf00      	nop
 8001306:	bd80      	pop	{r7, pc}
 8001308:	200000ec 	.word	0x200000ec
 800130c:	40005400 	.word	0x40005400
 8001310:	000186a0 	.word	0x000186a0

08001314 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001318:	4b1b      	ldr	r3, [pc, #108]	; (8001388 <MX_SPI1_Init+0x74>)
 800131a:	4a1c      	ldr	r2, [pc, #112]	; (800138c <MX_SPI1_Init+0x78>)
 800131c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800131e:	4b1a      	ldr	r3, [pc, #104]	; (8001388 <MX_SPI1_Init+0x74>)
 8001320:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001324:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001326:	4b18      	ldr	r3, [pc, #96]	; (8001388 <MX_SPI1_Init+0x74>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800132c:	4b16      	ldr	r3, [pc, #88]	; (8001388 <MX_SPI1_Init+0x74>)
 800132e:	2200      	movs	r2, #0
 8001330:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <MX_SPI1_Init+0x74>)
 8001334:	2202      	movs	r2, #2
 8001336:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001338:	4b13      	ldr	r3, [pc, #76]	; (8001388 <MX_SPI1_Init+0x74>)
 800133a:	2201      	movs	r2, #1
 800133c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800133e:	4b12      	ldr	r3, [pc, #72]	; (8001388 <MX_SPI1_Init+0x74>)
 8001340:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001344:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <MX_SPI1_Init+0x74>)
 8001348:	2200      	movs	r2, #0
 800134a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800134c:	4b0e      	ldr	r3, [pc, #56]	; (8001388 <MX_SPI1_Init+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001352:	4b0d      	ldr	r3, [pc, #52]	; (8001388 <MX_SPI1_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001358:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <MX_SPI1_Init+0x74>)
 800135a:	2200      	movs	r2, #0
 800135c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800135e:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <MX_SPI1_Init+0x74>)
 8001360:	220a      	movs	r2, #10
 8001362:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001364:	4808      	ldr	r0, [pc, #32]	; (8001388 <MX_SPI1_Init+0x74>)
 8001366:	f002 fa41 	bl	80037ec <HAL_SPI_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001370:	f000 fa14 	bl	800179c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8001374:	4b04      	ldr	r3, [pc, #16]	; (8001388 <MX_SPI1_Init+0x74>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	4b03      	ldr	r3, [pc, #12]	; (8001388 <MX_SPI1_Init+0x74>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001382:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000140 	.word	0x20000140
 800138c:	40013000 	.word	0x40013000

08001390 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b092      	sub	sp, #72	; 0x48
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001396:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
 80013b0:	615a      	str	r2, [r3, #20]
 80013b2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	2220      	movs	r2, #32
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f004 f998 	bl	80056f0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013c0:	4b32      	ldr	r3, [pc, #200]	; (800148c <MX_TIM1_Init+0xfc>)
 80013c2:	4a33      	ldr	r2, [pc, #204]	; (8001490 <MX_TIM1_Init+0x100>)
 80013c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80013c6:	4b31      	ldr	r3, [pc, #196]	; (800148c <MX_TIM1_Init+0xfc>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013cc:	4b2f      	ldr	r3, [pc, #188]	; (800148c <MX_TIM1_Init+0xfc>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80013d2:	4b2e      	ldr	r3, [pc, #184]	; (800148c <MX_TIM1_Init+0xfc>)
 80013d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013d8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013da:	4b2c      	ldr	r3, [pc, #176]	; (800148c <MX_TIM1_Init+0xfc>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013e0:	4b2a      	ldr	r3, [pc, #168]	; (800148c <MX_TIM1_Init+0xfc>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e6:	4b29      	ldr	r3, [pc, #164]	; (800148c <MX_TIM1_Init+0xfc>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013ec:	4827      	ldr	r0, [pc, #156]	; (800148c <MX_TIM1_Init+0xfc>)
 80013ee:	f002 face 	bl	800398e <HAL_TIM_PWM_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80013f8:	f000 f9d0 	bl	800179c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013fc:	2300      	movs	r3, #0
 80013fe:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001404:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001408:	4619      	mov	r1, r3
 800140a:	4820      	ldr	r0, [pc, #128]	; (800148c <MX_TIM1_Init+0xfc>)
 800140c:	f002 ff7e 	bl	800430c <HAL_TIMEx_MasterConfigSynchronization>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001416:	f000 f9c1 	bl	800179c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800141a:	2360      	movs	r3, #96	; 0x60
 800141c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 65535;
 800141e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001422:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001424:	2300      	movs	r3, #0
 8001426:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001428:	2300      	movs	r3, #0
 800142a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800142c:	2300      	movs	r3, #0
 800142e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001430:	2300      	movs	r3, #0
 8001432:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001434:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001438:	220c      	movs	r2, #12
 800143a:	4619      	mov	r1, r3
 800143c:	4813      	ldr	r0, [pc, #76]	; (800148c <MX_TIM1_Init+0xfc>)
 800143e:	f002 fc2d 	bl	8003c9c <HAL_TIM_PWM_ConfigChannel>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001448:	f000 f9a8 	bl	800179c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800144c:	2300      	movs	r3, #0
 800144e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001450:	2300      	movs	r3, #0
 8001452:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001460:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001464:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	4619      	mov	r1, r3
 800146e:	4807      	ldr	r0, [pc, #28]	; (800148c <MX_TIM1_Init+0xfc>)
 8001470:	f002 ffc8 	bl	8004404 <HAL_TIMEx_ConfigBreakDeadTime>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800147a:	f000 f98f 	bl	800179c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800147e:	4803      	ldr	r0, [pc, #12]	; (800148c <MX_TIM1_Init+0xfc>)
 8001480:	f000 fa98 	bl	80019b4 <HAL_TIM_MspPostInit>

}
 8001484:	bf00      	nop
 8001486:	3748      	adds	r7, #72	; 0x48
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000198 	.word	0x20000198
 8001490:	40010000 	.word	0x40010000

08001494 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001498:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 800149a:	4a16      	ldr	r2, [pc, #88]	; (80014f4 <MX_USART1_UART_Init+0x60>)
 800149c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800149e:	4b14      	ldr	r3, [pc, #80]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014a6:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014ac:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014b2:	4b0f      	ldr	r3, [pc, #60]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014b8:	4b0d      	ldr	r3, [pc, #52]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014ba:	220c      	movs	r2, #12
 80014bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014be:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c4:	4b0a      	ldr	r3, [pc, #40]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014ca:	4809      	ldr	r0, [pc, #36]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014cc:	f002 ffec 	bl	80044a8 <HAL_UART_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014d6:	f000 f961 	bl	800179c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE); //turn on rx interrupt forever
 80014da:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	4b03      	ldr	r3, [pc, #12]	; (80014f0 <MX_USART1_UART_Init+0x5c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f042 0220 	orr.w	r2, r2, #32
 80014e8:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART1_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200001e0 	.word	0x200001e0
 80014f4:	40011000 	.word	0x40011000

080014f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014fc:	4b15      	ldr	r3, [pc, #84]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 80014fe:	4a16      	ldr	r2, [pc, #88]	; (8001558 <MX_USART2_UART_Init+0x60>)
 8001500:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001502:	4b14      	ldr	r3, [pc, #80]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 8001504:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001508:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800150a:	4b12      	ldr	r3, [pc, #72]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001510:	4b10      	ldr	r3, [pc, #64]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 8001518:	2200      	movs	r2, #0
 800151a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800151c:	4b0d      	ldr	r3, [pc, #52]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 800151e:	220c      	movs	r2, #12
 8001520:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001522:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 8001524:	2200      	movs	r2, #0
 8001526:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001528:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 800152a:	2200      	movs	r2, #0
 800152c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800152e:	4809      	ldr	r0, [pc, #36]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 8001530:	f002 ffba 	bl	80044a8 <HAL_UART_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800153a:	f000 f92f 	bl	800179c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE); //turn on rx interrupt forever
 800153e:	4b05      	ldr	r3, [pc, #20]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	68da      	ldr	r2, [r3, #12]
 8001544:	4b03      	ldr	r3, [pc, #12]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f042 0220 	orr.w	r2, r2, #32
 800154c:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART2_Init 2 */

}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000224 	.word	0x20000224
 8001558:	40004400 	.word	0x40004400

0800155c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b08a      	sub	sp, #40	; 0x28
 8001560:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	4b49      	ldr	r3, [pc, #292]	; (800169c <MX_GPIO_Init+0x140>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a48      	ldr	r2, [pc, #288]	; (800169c <MX_GPIO_Init+0x140>)
 800157c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b46      	ldr	r3, [pc, #280]	; (800169c <MX_GPIO_Init+0x140>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	4b42      	ldr	r3, [pc, #264]	; (800169c <MX_GPIO_Init+0x140>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a41      	ldr	r2, [pc, #260]	; (800169c <MX_GPIO_Init+0x140>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b3f      	ldr	r3, [pc, #252]	; (800169c <MX_GPIO_Init+0x140>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	4b3b      	ldr	r3, [pc, #236]	; (800169c <MX_GPIO_Init+0x140>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	4a3a      	ldr	r2, [pc, #232]	; (800169c <MX_GPIO_Init+0x140>)
 80015b4:	f043 0310 	orr.w	r3, r3, #16
 80015b8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ba:	4b38      	ldr	r3, [pc, #224]	; (800169c <MX_GPIO_Init+0x140>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	f003 0310 	and.w	r3, r3, #16
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	4b34      	ldr	r3, [pc, #208]	; (800169c <MX_GPIO_Init+0x140>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	4a33      	ldr	r2, [pc, #204]	; (800169c <MX_GPIO_Init+0x140>)
 80015d0:	f043 0308 	orr.w	r3, r3, #8
 80015d4:	6313      	str	r3, [r2, #48]	; 0x30
 80015d6:	4b31      	ldr	r3, [pc, #196]	; (800169c <MX_GPIO_Init+0x140>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	f003 0308 	and.w	r3, r3, #8
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	603b      	str	r3, [r7, #0]
 80015e6:	4b2d      	ldr	r3, [pc, #180]	; (800169c <MX_GPIO_Init+0x140>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	4a2c      	ldr	r2, [pc, #176]	; (800169c <MX_GPIO_Init+0x140>)
 80015ec:	f043 0302 	orr.w	r3, r3, #2
 80015f0:	6313      	str	r3, [r2, #48]	; 0x30
 80015f2:	4b2a      	ldr	r3, [pc, #168]	; (800169c <MX_GPIO_Init+0x140>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	603b      	str	r3, [r7, #0]
 80015fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LCD_RES_Pin, GPIO_PIN_RESET);
 80015fe:	2200      	movs	r2, #0
 8001600:	f241 0110 	movw	r1, #4112	; 0x1010
 8001604:	4826      	ldr	r0, [pc, #152]	; (80016a0 <MX_GPIO_Init+0x144>)
 8001606:	f001 fae5 	bl	8002bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_RESET);
 800160a:	2200      	movs	r2, #0
 800160c:	2128      	movs	r1, #40	; 0x28
 800160e:	4825      	ldr	r0, [pc, #148]	; (80016a4 <MX_GPIO_Init+0x148>)
 8001610:	f001 fae0 	bl	8002bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001614:	2310      	movs	r3, #16
 8001616:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2300      	movs	r3, #0
 8001622:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	4619      	mov	r1, r3
 800162a:	481d      	ldr	r0, [pc, #116]	; (80016a0 <MX_GPIO_Init+0x144>)
 800162c:	f001 f936 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin;
 8001630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001634:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001636:	2301      	movs	r3, #1
 8001638:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800163a:	2301      	movs	r3, #1
 800163c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163e:	2303      	movs	r3, #3
 8001640:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RES_GPIO_Port, &GPIO_InitStruct);
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	4619      	mov	r1, r3
 8001648:	4815      	ldr	r0, [pc, #84]	; (80016a0 <MX_GPIO_Init+0x144>)
 800164a:	f001 f927 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800164e:	2328      	movs	r3, #40	; 0x28
 8001650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001652:	2301      	movs	r3, #1
 8001654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165a:	2300      	movs	r3, #0
 800165c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165e:	f107 0314 	add.w	r3, r7, #20
 8001662:	4619      	mov	r1, r3
 8001664:	480f      	ldr	r0, [pc, #60]	; (80016a4 <MX_GPIO_Init+0x148>)
 8001666:	f001 f919 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800166a:	2310      	movs	r3, #16
 800166c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800166e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001672:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001678:	f107 0314 	add.w	r3, r7, #20
 800167c:	4619      	mov	r1, r3
 800167e:	4809      	ldr	r0, [pc, #36]	; (80016a4 <MX_GPIO_Init+0x148>)
 8001680:	f001 f90c 	bl	800289c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001684:	2200      	movs	r2, #0
 8001686:	2100      	movs	r1, #0
 8001688:	200a      	movs	r0, #10
 800168a:	f001 f83e 	bl	800270a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800168e:	200a      	movs	r0, #10
 8001690:	f001 f857 	bl	8002742 <HAL_NVIC_EnableIRQ>

}
 8001694:	bf00      	nop
 8001696:	3728      	adds	r7, #40	; 0x28
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40023800 	.word	0x40023800
 80016a0:	40020000 	.word	0x40020000
 80016a4:	40020400 	.word	0x40020400

080016a8 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08e      	sub	sp, #56	; 0x38
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80016ae:	f107 031c 	add.w	r3, r7, #28
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
 80016bc:	611a      	str	r2, [r3, #16]
 80016be:	615a      	str	r2, [r3, #20]
 80016c0:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80016c2:	463b      	mov	r3, r7
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
 80016ce:	611a      	str	r2, [r3, #16]
 80016d0:	615a      	str	r2, [r3, #20]
 80016d2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80016d4:	4b2f      	ldr	r3, [pc, #188]	; (8001794 <MX_FSMC_Init+0xec>)
 80016d6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80016da:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80016dc:	4b2d      	ldr	r3, [pc, #180]	; (8001794 <MX_FSMC_Init+0xec>)
 80016de:	4a2e      	ldr	r2, [pc, #184]	; (8001798 <MX_FSMC_Init+0xf0>)
 80016e0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80016e2:	4b2c      	ldr	r3, [pc, #176]	; (8001794 <MX_FSMC_Init+0xec>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80016e8:	4b2a      	ldr	r3, [pc, #168]	; (8001794 <MX_FSMC_Init+0xec>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80016ee:	4b29      	ldr	r3, [pc, #164]	; (8001794 <MX_FSMC_Init+0xec>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80016f4:	4b27      	ldr	r3, [pc, #156]	; (8001794 <MX_FSMC_Init+0xec>)
 80016f6:	2210      	movs	r2, #16
 80016f8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80016fa:	4b26      	ldr	r3, [pc, #152]	; (8001794 <MX_FSMC_Init+0xec>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001700:	4b24      	ldr	r3, [pc, #144]	; (8001794 <MX_FSMC_Init+0xec>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001706:	4b23      	ldr	r3, [pc, #140]	; (8001794 <MX_FSMC_Init+0xec>)
 8001708:	2200      	movs	r2, #0
 800170a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800170c:	4b21      	ldr	r3, [pc, #132]	; (8001794 <MX_FSMC_Init+0xec>)
 800170e:	2200      	movs	r2, #0
 8001710:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001712:	4b20      	ldr	r3, [pc, #128]	; (8001794 <MX_FSMC_Init+0xec>)
 8001714:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001718:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800171a:	4b1e      	ldr	r3, [pc, #120]	; (8001794 <MX_FSMC_Init+0xec>)
 800171c:	2200      	movs	r2, #0
 800171e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001720:	4b1c      	ldr	r3, [pc, #112]	; (8001794 <MX_FSMC_Init+0xec>)
 8001722:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001726:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001728:	4b1a      	ldr	r3, [pc, #104]	; (8001794 <MX_FSMC_Init+0xec>)
 800172a:	2200      	movs	r2, #0
 800172c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800172e:	4b19      	ldr	r3, [pc, #100]	; (8001794 <MX_FSMC_Init+0xec>)
 8001730:	2200      	movs	r2, #0
 8001732:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001734:	4b17      	ldr	r3, [pc, #92]	; (8001794 <MX_FSMC_Init+0xec>)
 8001736:	2200      	movs	r2, #0
 8001738:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 800173a:	230f      	movs	r3, #15
 800173c:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800173e:	230f      	movs	r3, #15
 8001740:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 40;
 8001742:	2328      	movs	r3, #40	; 0x28
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800174a:	2310      	movs	r3, #16
 800174c:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800174e:	2311      	movs	r3, #17
 8001750:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001752:	2300      	movs	r3, #0
 8001754:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 2;
 8001756:	2302      	movs	r3, #2
 8001758:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800175a:	230f      	movs	r3, #15
 800175c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 4;
 800175e:	2304      	movs	r3, #4
 8001760:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001766:	2310      	movs	r3, #16
 8001768:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800176a:	2311      	movs	r3, #17
 800176c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001772:	463a      	mov	r2, r7
 8001774:	f107 031c 	add.w	r3, r7, #28
 8001778:	4619      	mov	r1, r3
 800177a:	4806      	ldr	r0, [pc, #24]	; (8001794 <MX_FSMC_Init+0xec>)
 800177c:	f002 f8bf 	bl	80038fe <HAL_SRAM_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001786:	f000 f809 	bl	800179c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800178a:	bf00      	nop
 800178c:	3738      	adds	r7, #56	; 0x38
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000268 	.word	0x20000268
 8001798:	a0000104 	.word	0xa0000104

0800179c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017a0:	b672      	cpsid	i
}
 80017a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017a4:	e7fe      	b.n	80017a4 <Error_Handler+0x8>
	...

080017a8 <SPI1_Transfer>:
#include <stm32f4xx_hal_gpio.h>
#include <stdio.h>


uint8_t SPI1_Transfer(uint8_t data)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
	SPI_TypeDef *SPI1inst = hspi1.Instance;
 80017b2:	4b12      	ldr	r3, [pc, #72]	; (80017fc <SPI1_Transfer+0x54>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	60fb      	str	r3, [r7, #12]
    SPI1inst->DR = data;
 80017b8:	79fa      	ldrb	r2, [r7, #7]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	60da      	str	r2, [r3, #12]
    while (!(SPI1inst->SR & (SPI_FLAG_TXE)));
 80017be:	bf00      	nop
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f003 0302 	and.w	r3, r3, #2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0f9      	beq.n	80017c0 <SPI1_Transfer+0x18>
    while (!(SPI1inst->SR & (SPI_FLAG_RXNE)));
 80017cc:	bf00      	nop
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f9      	beq.n	80017ce <SPI1_Transfer+0x26>
    while (SPI1inst->SR & (SPI_FLAG_BSY));
 80017da:	bf00      	nop
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d1f9      	bne.n	80017dc <SPI1_Transfer+0x34>
    return SPI1inst->DR;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	b2db      	uxtb	r3, r3
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	20000140 	.word	0x20000140

08001800 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	4b10      	ldr	r3, [pc, #64]	; (800184c <HAL_MspInit+0x4c>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	4a0f      	ldr	r2, [pc, #60]	; (800184c <HAL_MspInit+0x4c>)
 8001810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001814:	6453      	str	r3, [r2, #68]	; 0x44
 8001816:	4b0d      	ldr	r3, [pc, #52]	; (800184c <HAL_MspInit+0x4c>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800181e:	607b      	str	r3, [r7, #4]
 8001820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	603b      	str	r3, [r7, #0]
 8001826:	4b09      	ldr	r3, [pc, #36]	; (800184c <HAL_MspInit+0x4c>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	4a08      	ldr	r2, [pc, #32]	; (800184c <HAL_MspInit+0x4c>)
 800182c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001830:	6413      	str	r3, [r2, #64]	; 0x40
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_MspInit+0x4c>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800183a:	603b      	str	r3, [r7, #0]
 800183c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	40023800 	.word	0x40023800

08001850 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08a      	sub	sp, #40	; 0x28
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a19      	ldr	r2, [pc, #100]	; (80018d4 <HAL_I2C_MspInit+0x84>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d12b      	bne.n	80018ca <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
 8001876:	4b18      	ldr	r3, [pc, #96]	; (80018d8 <HAL_I2C_MspInit+0x88>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	4a17      	ldr	r2, [pc, #92]	; (80018d8 <HAL_I2C_MspInit+0x88>)
 800187c:	f043 0302 	orr.w	r3, r3, #2
 8001880:	6313      	str	r3, [r2, #48]	; 0x30
 8001882:	4b15      	ldr	r3, [pc, #84]	; (80018d8 <HAL_I2C_MspInit+0x88>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800188e:	23c0      	movs	r3, #192	; 0xc0
 8001890:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001892:	2312      	movs	r3, #18
 8001894:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001896:	2301      	movs	r3, #1
 8001898:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189a:	2303      	movs	r3, #3
 800189c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800189e:	2304      	movs	r3, #4
 80018a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a2:	f107 0314 	add.w	r3, r7, #20
 80018a6:	4619      	mov	r1, r3
 80018a8:	480c      	ldr	r0, [pc, #48]	; (80018dc <HAL_I2C_MspInit+0x8c>)
 80018aa:	f000 fff7 	bl	800289c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <HAL_I2C_MspInit+0x88>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b6:	4a08      	ldr	r2, [pc, #32]	; (80018d8 <HAL_I2C_MspInit+0x88>)
 80018b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018bc:	6413      	str	r3, [r2, #64]	; 0x40
 80018be:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <HAL_I2C_MspInit+0x88>)
 80018c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018ca:	bf00      	nop
 80018cc:	3728      	adds	r7, #40	; 0x28
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40005400 	.word	0x40005400
 80018d8:	40023800 	.word	0x40023800
 80018dc:	40020400 	.word	0x40020400

080018e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
 80018f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a19      	ldr	r2, [pc, #100]	; (8001964 <HAL_SPI_MspInit+0x84>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d12b      	bne.n	800195a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	4b18      	ldr	r3, [pc, #96]	; (8001968 <HAL_SPI_MspInit+0x88>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190a:	4a17      	ldr	r2, [pc, #92]	; (8001968 <HAL_SPI_MspInit+0x88>)
 800190c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001910:	6453      	str	r3, [r2, #68]	; 0x44
 8001912:	4b15      	ldr	r3, [pc, #84]	; (8001968 <HAL_SPI_MspInit+0x88>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001916:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	4b11      	ldr	r3, [pc, #68]	; (8001968 <HAL_SPI_MspInit+0x88>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a10      	ldr	r2, [pc, #64]	; (8001968 <HAL_SPI_MspInit+0x88>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <HAL_SPI_MspInit+0x88>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800193a:	23e0      	movs	r3, #224	; 0xe0
 800193c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193e:	2302      	movs	r3, #2
 8001940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001946:	2303      	movs	r3, #3
 8001948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800194a:	2305      	movs	r3, #5
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194e:	f107 0314 	add.w	r3, r7, #20
 8001952:	4619      	mov	r1, r3
 8001954:	4805      	ldr	r0, [pc, #20]	; (800196c <HAL_SPI_MspInit+0x8c>)
 8001956:	f000 ffa1 	bl	800289c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800195a:	bf00      	nop
 800195c:	3728      	adds	r7, #40	; 0x28
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40013000 	.word	0x40013000
 8001968:	40023800 	.word	0x40023800
 800196c:	40020000 	.word	0x40020000

08001970 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a0b      	ldr	r2, [pc, #44]	; (80019ac <HAL_TIM_PWM_MspInit+0x3c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d10d      	bne.n	800199e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <HAL_TIM_PWM_MspInit+0x40>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <HAL_TIM_PWM_MspInit+0x40>)
 800198c:	f043 0301 	orr.w	r3, r3, #1
 8001990:	6453      	str	r3, [r2, #68]	; 0x44
 8001992:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <HAL_TIM_PWM_MspInit+0x40>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800199e:	bf00      	nop
 80019a0:	3714      	adds	r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40010000 	.word	0x40010000
 80019b0:	40023800 	.word	0x40023800

080019b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a12      	ldr	r2, [pc, #72]	; (8001a1c <HAL_TIM_MspPostInit+0x68>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d11e      	bne.n	8001a14 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	4b11      	ldr	r3, [pc, #68]	; (8001a20 <HAL_TIM_MspPostInit+0x6c>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a10      	ldr	r2, [pc, #64]	; (8001a20 <HAL_TIM_MspPostInit+0x6c>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b0e      	ldr	r3, [pc, #56]	; (8001a20 <HAL_TIM_MspPostInit+0x6c>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = LCD_BL_Pin;
 80019f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a04:	2301      	movs	r3, #1
 8001a06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001a08:	f107 030c 	add.w	r3, r7, #12
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4805      	ldr	r0, [pc, #20]	; (8001a24 <HAL_TIM_MspPostInit+0x70>)
 8001a10:	f000 ff44 	bl	800289c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a14:	bf00      	nop
 8001a16:	3720      	adds	r7, #32
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40010000 	.word	0x40010000
 8001a20:	40023800 	.word	0x40023800
 8001a24:	40020000 	.word	0x40020000

08001a28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08c      	sub	sp, #48	; 0x30
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a30:	f107 031c 	add.w	r3, r7, #28
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a3a      	ldr	r2, [pc, #232]	; (8001b30 <HAL_UART_MspInit+0x108>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d135      	bne.n	8001ab6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61bb      	str	r3, [r7, #24]
 8001a4e:	4b39      	ldr	r3, [pc, #228]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a52:	4a38      	ldr	r2, [pc, #224]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001a54:	f043 0310 	orr.w	r3, r3, #16
 8001a58:	6453      	str	r3, [r2, #68]	; 0x44
 8001a5a:	4b36      	ldr	r3, [pc, #216]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	f003 0310 	and.w	r3, r3, #16
 8001a62:	61bb      	str	r3, [r7, #24]
 8001a64:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	4b32      	ldr	r3, [pc, #200]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	4a31      	ldr	r2, [pc, #196]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	6313      	str	r3, [r2, #48]	; 0x30
 8001a76:	4b2f      	ldr	r3, [pc, #188]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	617b      	str	r3, [r7, #20]
 8001a80:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a82:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a90:	2303      	movs	r3, #3
 8001a92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a94:	2307      	movs	r3, #7
 8001a96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a98:	f107 031c 	add.w	r3, r7, #28
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4826      	ldr	r0, [pc, #152]	; (8001b38 <HAL_UART_MspInit+0x110>)
 8001aa0:	f000 fefc 	bl	800289c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	2025      	movs	r0, #37	; 0x25
 8001aaa:	f000 fe2e 	bl	800270a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001aae:	2025      	movs	r0, #37	; 0x25
 8001ab0:	f000 fe47 	bl	8002742 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ab4:	e038      	b.n	8001b28 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a20      	ldr	r2, [pc, #128]	; (8001b3c <HAL_UART_MspInit+0x114>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d133      	bne.n	8001b28 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	613b      	str	r3, [r7, #16]
 8001ac4:	4b1b      	ldr	r3, [pc, #108]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac8:	4a1a      	ldr	r2, [pc, #104]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001aca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ace:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad0:	4b18      	ldr	r3, [pc, #96]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad8:	613b      	str	r3, [r7, #16]
 8001ada:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001adc:	2300      	movs	r3, #0
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	4b14      	ldr	r3, [pc, #80]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae4:	4a13      	ldr	r2, [pc, #76]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001ae6:	f043 0301 	orr.w	r3, r3, #1
 8001aea:	6313      	str	r3, [r2, #48]	; 0x30
 8001aec:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <HAL_UART_MspInit+0x10c>)
 8001aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af0:	f003 0301 	and.w	r3, r3, #1
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001af8:	230c      	movs	r3, #12
 8001afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
 8001afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b04:	2303      	movs	r3, #3
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b08:	2307      	movs	r3, #7
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0c:	f107 031c 	add.w	r3, r7, #28
 8001b10:	4619      	mov	r1, r3
 8001b12:	4809      	ldr	r0, [pc, #36]	; (8001b38 <HAL_UART_MspInit+0x110>)
 8001b14:	f000 fec2 	bl	800289c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	2026      	movs	r0, #38	; 0x26
 8001b1e:	f000 fdf4 	bl	800270a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b22:	2026      	movs	r0, #38	; 0x26
 8001b24:	f000 fe0d 	bl	8002742 <HAL_NVIC_EnableIRQ>
}
 8001b28:	bf00      	nop
 8001b2a:	3730      	adds	r7, #48	; 0x30
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40011000 	.word	0x40011000
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40020000 	.word	0x40020000
 8001b3c:	40004400 	.word	0x40004400

08001b40 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	60da      	str	r2, [r3, #12]
 8001b52:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001b54:	4b1c      	ldr	r3, [pc, #112]	; (8001bc8 <HAL_FSMC_MspInit+0x88>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d131      	bne.n	8001bc0 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001b5c:	4b1a      	ldr	r3, [pc, #104]	; (8001bc8 <HAL_FSMC_MspInit+0x88>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	603b      	str	r3, [r7, #0]
 8001b66:	4b19      	ldr	r3, [pc, #100]	; (8001bcc <HAL_FSMC_MspInit+0x8c>)
 8001b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b6a:	4a18      	ldr	r2, [pc, #96]	; (8001bcc <HAL_FSMC_MspInit+0x8c>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	6393      	str	r3, [r2, #56]	; 0x38
 8001b72:	4b16      	ldr	r3, [pc, #88]	; (8001bcc <HAL_FSMC_MspInit+0x8c>)
 8001b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	603b      	str	r3, [r7, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001b7e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001b82:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b84:	2302      	movs	r3, #2
 8001b86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001b90:	230c      	movs	r3, #12
 8001b92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	4619      	mov	r1, r3
 8001b98:	480d      	ldr	r0, [pc, #52]	; (8001bd0 <HAL_FSMC_MspInit+0x90>)
 8001b9a:	f000 fe7f 	bl	800289c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 8001b9e:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 8001ba2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bac:	2303      	movs	r3, #3
 8001bae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001bb0:	230c      	movs	r3, #12
 8001bb2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bb4:	1d3b      	adds	r3, r7, #4
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4806      	ldr	r0, [pc, #24]	; (8001bd4 <HAL_FSMC_MspInit+0x94>)
 8001bba:	f000 fe6f 	bl	800289c <HAL_GPIO_Init>
 8001bbe:	e000      	b.n	8001bc2 <HAL_FSMC_MspInit+0x82>
    return;
 8001bc0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	200002bc 	.word	0x200002bc
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40020c00 	.word	0x40020c00

08001bd8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001be0:	f7ff ffae 	bl	8001b40 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001be4:	bf00      	nop
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bf0:	e7fe      	b.n	8001bf0 <NMI_Handler+0x4>

08001bf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bf6:	e7fe      	b.n	8001bf6 <HardFault_Handler+0x4>

08001bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <MemManage_Handler+0x4>

08001bfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c02:	e7fe      	b.n	8001c02 <BusFault_Handler+0x4>

08001c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c08:	e7fe      	b.n	8001c08 <UsageFault_Handler+0x4>

08001c0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c26:	b480      	push	{r7}
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c38:	f000 fc48 	bl	80024cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001c44:	2010      	movs	r0, #16
 8001c46:	f000 ffdf 	bl	8002c08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
	...

08001c50 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  static int ledVal = 0;
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, ledVal);
 8001c56:	4b24      	ldr	r3, [pc, #144]	; (8001ce8 <USART1_IRQHandler+0x98>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	2108      	movs	r1, #8
 8001c60:	4822      	ldr	r0, [pc, #136]	; (8001cec <USART1_IRQHandler+0x9c>)
 8001c62:	f000 ffb7 	bl	8002bd4 <HAL_GPIO_WritePin>
  ledVal = !ledVal;
 8001c66:	4b20      	ldr	r3, [pc, #128]	; (8001ce8 <USART1_IRQHandler+0x98>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	bf0c      	ite	eq
 8001c6e:	2301      	moveq	r3, #1
 8001c70:	2300      	movne	r3, #0
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	461a      	mov	r2, r3
 8001c76:	4b1c      	ldr	r3, [pc, #112]	; (8001ce8 <USART1_IRQHandler+0x98>)
 8001c78:	601a      	str	r2, [r3, #0]
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c7a:	481d      	ldr	r0, [pc, #116]	; (8001cf0 <USART1_IRQHandler+0xa0>)
 8001c7c:	f002 fcf4 	bl	8004668 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  volatile unsigned int IIR;
  IIR = USART1->SR;
 8001c80:	4b1c      	ldr	r3, [pc, #112]	; (8001cf4 <USART1_IRQHandler+0xa4>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	603b      	str	r3, [r7, #0]
  if(IIR & UART_FLAG_RXNE){
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	f003 0320 	and.w	r3, r3, #32
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d009      	beq.n	8001ca4 <USART1_IRQHandler+0x54>
  		//Read Data Register Not Empty
  		char t = USART1->DR; // the character from the USART1 data register is saved in t
 8001c90:	4b18      	ldr	r3, [pc, #96]	; (8001cf4 <USART1_IRQHandler+0xa4>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	71fb      	strb	r3, [r7, #7]
  		put_in_rx_buffer(t,DBG_UART);
 8001c96:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <USART1_IRQHandler+0xa8>)
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	4611      	mov	r1, r2
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f000 f93c 	bl	8001f1c <put_in_rx_buffer>
      }
  if(IIR & UART_FLAG_TXE){
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d018      	beq.n	8001ce0 <USART1_IRQHandler+0x90>
  		if(wr_pointer_dbg==rd_pointer_dbg){
 8001cae:	4b13      	ldr	r3, [pc, #76]	; (8001cfc <USART1_IRQHandler+0xac>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	4b13      	ldr	r3, [pc, #76]	; (8001d00 <USART1_IRQHandler+0xb0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d108      	bne.n	8001ccc <USART1_IRQHandler+0x7c>
  			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TXE); //whole message transmitted
 8001cba:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <USART1_IRQHandler+0xa0>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68da      	ldr	r2, [r3, #12]
 8001cc0:	4b0b      	ldr	r3, [pc, #44]	; (8001cf0 <USART1_IRQHandler+0xa0>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cc8:	60da      	str	r2, [r3, #12]
  		}
  	}


  /* USER CODE END USART1_IRQn 1 */
}
 8001cca:	e009      	b.n	8001ce0 <USART1_IRQHandler+0x90>
  			DBG_UART->DR = get_from_tx_buffer(DBG_UART);
 8001ccc:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <USART1_IRQHandler+0xa8>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f000 f9c7 	bl	8002064 <get_from_tx_buffer>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b07      	ldr	r3, [pc, #28]	; (8001cf8 <USART1_IRQHandler+0xa8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	200002c0 	.word	0x200002c0
 8001cec:	40020400 	.word	0x40020400
 8001cf0:	200001e0 	.word	0x200001e0
 8001cf4:	40011000 	.word	0x40011000
 8001cf8:	20000008 	.word	0x20000008
 8001cfc:	20000ad4 	.word	0x20000ad4
 8001d00:	20000ad0 	.word	0x20000ad0

08001d04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d0a:	481b      	ldr	r0, [pc, #108]	; (8001d78 <USART2_IRQHandler+0x74>)
 8001d0c:	f002 fcac 	bl	8004668 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  volatile unsigned int IIR;
  	IIR=USART2->SR;
 8001d10:	4b1a      	ldr	r3, [pc, #104]	; (8001d7c <USART2_IRQHandler+0x78>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	603b      	str	r3, [r7, #0]
    if(IIR & UART_FLAG_RXNE){
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	f003 0320 	and.w	r3, r3, #32
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d009      	beq.n	8001d34 <USART2_IRQHandler+0x30>
  		// check if the USART6 receive interrupt flag was set
  		char t = USART2->DR; // the character from the USART1 data register is saved in t
 8001d20:	4b16      	ldr	r3, [pc, #88]	; (8001d7c <USART2_IRQHandler+0x78>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	71fb      	strb	r3, [r7, #7]
  		put_in_rx_buffer(t,RS485_UART);
 8001d26:	4b16      	ldr	r3, [pc, #88]	; (8001d80 <USART2_IRQHandler+0x7c>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	4611      	mov	r1, r2
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f000 f8f4 	bl	8001f1c <put_in_rx_buffer>
      }
  	if(IIR & UART_FLAG_TXE){
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d017      	beq.n	8001d6e <USART2_IRQHandler+0x6a>
  		if(wr_pointer_rs485==rd_pointer_rs485){
 8001d3e:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <USART2_IRQHandler+0x80>)
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <USART2_IRQHandler+0x84>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d108      	bne.n	8001d5c <USART2_IRQHandler+0x58>
  			__HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <USART2_IRQHandler+0x74>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <USART2_IRQHandler+0x74>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d58:	60da      	str	r2, [r3, #12]
  			USART2->DR = get_from_tx_buffer(RS485_UART);
  		}
  	}

  /* USER CODE END USART2_IRQn 1 */
}
 8001d5a:	e008      	b.n	8001d6e <USART2_IRQHandler+0x6a>
  			USART2->DR = get_from_tx_buffer(RS485_UART);
 8001d5c:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <USART2_IRQHandler+0x7c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 f97f 	bl	8002064 <get_from_tx_buffer>
 8001d66:	4603      	mov	r3, r0
 8001d68:	461a      	mov	r2, r3
 8001d6a:	4b04      	ldr	r3, [pc, #16]	; (8001d7c <USART2_IRQHandler+0x78>)
 8001d6c:	605a      	str	r2, [r3, #4]
}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20000224 	.word	0x20000224
 8001d7c:	40004400 	.word	0x40004400
 8001d80:	20000004 	.word	0x20000004
 8001d84:	200006cc 	.word	0x200006cc
 8001d88:	200006c8 	.word	0x200006c8

08001d8c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d98:	2300      	movs	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	e00a      	b.n	8001db4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d9e:	f3af 8000 	nop.w
 8001da2:	4601      	mov	r1, r0
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	1c5a      	adds	r2, r3, #1
 8001da8:	60ba      	str	r2, [r7, #8]
 8001daa:	b2ca      	uxtb	r2, r1
 8001dac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	3301      	adds	r3, #1
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	dbf0      	blt.n	8001d9e <_read+0x12>
	}

return len;
 8001dbc:	687b      	ldr	r3, [r7, #4]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3718      	adds	r7, #24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b086      	sub	sp, #24
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	60f8      	str	r0, [r7, #12]
 8001dce:	60b9      	str	r1, [r7, #8]
 8001dd0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]
 8001dd6:	e009      	b.n	8001dec <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	1c5a      	adds	r2, r3, #1
 8001ddc:	60ba      	str	r2, [r7, #8]
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f000 f889 	bl	8001ef8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	3301      	adds	r3, #1
 8001dea:	617b      	str	r3, [r7, #20]
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	dbf1      	blt.n	8001dd8 <_write+0x12>
	}
	return len;
 8001df4:	687b      	ldr	r3, [r7, #4]
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3718      	adds	r7, #24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <_close>:

int _close(int file)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	b083      	sub	sp, #12
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
	return -1;
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e26:	605a      	str	r2, [r3, #4]
	return 0;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <_isatty>:

int _isatty(int file)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
	return 1;
 8001e3e:	2301      	movs	r3, #1
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
	return 0;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
	...

08001e68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e70:	4a14      	ldr	r2, [pc, #80]	; (8001ec4 <_sbrk+0x5c>)
 8001e72:	4b15      	ldr	r3, [pc, #84]	; (8001ec8 <_sbrk+0x60>)
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e7c:	4b13      	ldr	r3, [pc, #76]	; (8001ecc <_sbrk+0x64>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d102      	bne.n	8001e8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e84:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <_sbrk+0x64>)
 8001e86:	4a12      	ldr	r2, [pc, #72]	; (8001ed0 <_sbrk+0x68>)
 8001e88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e8a:	4b10      	ldr	r3, [pc, #64]	; (8001ecc <_sbrk+0x64>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4413      	add	r3, r2
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d207      	bcs.n	8001ea8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e98:	f003 fbf2 	bl	8005680 <__errno>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea6:	e009      	b.n	8001ebc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ea8:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <_sbrk+0x64>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eae:	4b07      	ldr	r3, [pc, #28]	; (8001ecc <_sbrk+0x64>)
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	4a05      	ldr	r2, [pc, #20]	; (8001ecc <_sbrk+0x64>)
 8001eb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eba:	68fb      	ldr	r3, [r7, #12]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20020000 	.word	0x20020000
 8001ec8:	00000400 	.word	0x00000400
 8001ecc:	200002c4 	.word	0x200002c4
 8001ed0:	20002f00 	.word	0x20002f00

08001ed4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ed8:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <SystemInit+0x20>)
 8001eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ede:	4a05      	ldr	r2, [pc, #20]	; (8001ef4 <SystemInit+0x20>)
 8001ee0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ee4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

//redirect printf to uart1.
PUTCHAR_PROTOTYPE{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xffff);
 8001f00:	1d39      	adds	r1, r7, #4
 8001f02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f06:	2201      	movs	r2, #1
 8001f08:	4803      	ldr	r0, [pc, #12]	; (8001f18 <__io_putchar+0x20>)
 8001f0a:	f002 fb1a 	bl	8004542 <HAL_UART_Transmit>
	return ch;
 8001f0e:	687b      	ldr	r3, [r7, #4]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	200001e0 	.word	0x200001e0

08001f1c <put_in_rx_buffer>:

void put_in_rx_buffer(char data, USART_TypeDef* USARTx)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	6039      	str	r1, [r7, #0]
 8001f26:	71fb      	strb	r3, [r7, #7]
	if(USARTx == DBG_UART)
 8001f28:	4b1d      	ldr	r3, [pc, #116]	; (8001fa0 <put_in_rx_buffer+0x84>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d114      	bne.n	8001f5c <put_in_rx_buffer+0x40>
	{
		if(SIO_RBUFLEN_DBG>=LEN_RX_BUFFER_DBG)
 8001f32:	4b1c      	ldr	r3, [pc, #112]	; (8001fa4 <put_in_rx_buffer+0x88>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <put_in_rx_buffer+0x8c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f40:	d226      	bcs.n	8001f90 <put_in_rx_buffer+0x74>
			{
				return;
			}
		rx_buffer_dbg[wr_pointer_rx_dbg & (LEN_RX_BUFFER_DBG - 1)]=data;
 8001f42:	4b18      	ldr	r3, [pc, #96]	; (8001fa4 <put_in_rx_buffer+0x88>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001f4a:	4918      	ldr	r1, [pc, #96]	; (8001fac <put_in_rx_buffer+0x90>)
 8001f4c:	79fa      	ldrb	r2, [r7, #7]
 8001f4e:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_dbg++;
 8001f50:	4b14      	ldr	r3, [pc, #80]	; (8001fa4 <put_in_rx_buffer+0x88>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	3301      	adds	r3, #1
 8001f56:	4a13      	ldr	r2, [pc, #76]	; (8001fa4 <put_in_rx_buffer+0x88>)
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	e01c      	b.n	8001f96 <put_in_rx_buffer+0x7a>
	}
	else if(USARTx == RS485_UART)
 8001f5c:	4b14      	ldr	r3, [pc, #80]	; (8001fb0 <put_in_rx_buffer+0x94>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d117      	bne.n	8001f96 <put_in_rx_buffer+0x7a>
	{
		if(SIO_RBUFLEN_RS485>=LEN_RX_BUFFER_RS485)
 8001f66:	4b13      	ldr	r3, [pc, #76]	; (8001fb4 <put_in_rx_buffer+0x98>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <put_in_rx_buffer+0x9c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f74:	d20e      	bcs.n	8001f94 <put_in_rx_buffer+0x78>
			{
				return;
			}
		rx_buffer_rs485[wr_pointer_rx_rs485 & (LEN_RX_BUFFER_RS485 - 1)]=data;
 8001f76:	4b0f      	ldr	r3, [pc, #60]	; (8001fb4 <put_in_rx_buffer+0x98>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f7e:	490f      	ldr	r1, [pc, #60]	; (8001fbc <put_in_rx_buffer+0xa0>)
 8001f80:	79fa      	ldrb	r2, [r7, #7]
 8001f82:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_rs485++;
 8001f84:	4b0b      	ldr	r3, [pc, #44]	; (8001fb4 <put_in_rx_buffer+0x98>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	4a0a      	ldr	r2, [pc, #40]	; (8001fb4 <put_in_rx_buffer+0x98>)
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	e002      	b.n	8001f96 <put_in_rx_buffer+0x7a>
				return;
 8001f90:	bf00      	nop
 8001f92:	e000      	b.n	8001f96 <put_in_rx_buffer+0x7a>
				return;
 8001f94:	bf00      	nop
	}
}
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	20000008 	.word	0x20000008
 8001fa4:	20002ee4 	.word	0x20002ee4
 8001fa8:	20002ee0 	.word	0x20002ee0
 8001fac:	20000ee0 	.word	0x20000ee0
 8001fb0:	20000004 	.word	0x20000004
 8001fb4:	20000edc 	.word	0x20000edc
 8001fb8:	20000ed8 	.word	0x20000ed8
 8001fbc:	20000ad8 	.word	0x20000ad8

08001fc0 <put_in_tx_buffer>:

void put_in_tx_buffer(char data, USART_TypeDef* USARTx)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	6039      	str	r1, [r7, #0]
 8001fca:	71fb      	strb	r3, [r7, #7]
	if(USARTx == RS485_UART)
 8001fcc:	4b1d      	ldr	r3, [pc, #116]	; (8002044 <put_in_tx_buffer+0x84>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d114      	bne.n	8002000 <put_in_tx_buffer+0x40>
	{
		if(SIO_TBUFLEN_RS485>=LEN_TX_BUFFER_RS485)
 8001fd6:	4b1c      	ldr	r3, [pc, #112]	; (8002048 <put_in_tx_buffer+0x88>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	4b1c      	ldr	r3, [pc, #112]	; (800204c <put_in_tx_buffer+0x8c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fe4:	d227      	bcs.n	8002036 <put_in_tx_buffer+0x76>
			{
				return;
			}
		tx_buffer_rs485[wr_pointer_rs485 & (LEN_TX_BUFFER_RS485 - 1)]=data;
 8001fe6:	4b18      	ldr	r3, [pc, #96]	; (8002048 <put_in_tx_buffer+0x88>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fee:	4918      	ldr	r1, [pc, #96]	; (8002050 <put_in_tx_buffer+0x90>)
 8001ff0:	79fa      	ldrb	r2, [r7, #7]
 8001ff2:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rs485++;
 8001ff4:	4b14      	ldr	r3, [pc, #80]	; (8002048 <put_in_tx_buffer+0x88>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	4a13      	ldr	r2, [pc, #76]	; (8002048 <put_in_tx_buffer+0x88>)
 8001ffc:	6013      	str	r3, [r2, #0]
 8001ffe:	e01b      	b.n	8002038 <put_in_tx_buffer+0x78>
	}
	else if(USARTx == DBG_UART)
 8002000:	4b14      	ldr	r3, [pc, #80]	; (8002054 <put_in_tx_buffer+0x94>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d116      	bne.n	8002038 <put_in_tx_buffer+0x78>
	{
		while(SIO_TBUFLEN_DBG>=LEN_TX_BUFFER_DBG)
 800200a:	bf00      	nop
 800200c:	4b12      	ldr	r3, [pc, #72]	; (8002058 <put_in_tx_buffer+0x98>)
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <put_in_tx_buffer+0x9c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800201a:	d2f7      	bcs.n	800200c <put_in_tx_buffer+0x4c>
			{
				//return;
			}
		tx_buffer_dbg[wr_pointer_dbg & (LEN_TX_BUFFER_DBG - 1)]=data;
 800201c:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <put_in_tx_buffer+0x98>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002024:	490e      	ldr	r1, [pc, #56]	; (8002060 <put_in_tx_buffer+0xa0>)
 8002026:	79fa      	ldrb	r2, [r7, #7]
 8002028:	54ca      	strb	r2, [r1, r3]
		wr_pointer_dbg++;
 800202a:	4b0b      	ldr	r3, [pc, #44]	; (8002058 <put_in_tx_buffer+0x98>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	3301      	adds	r3, #1
 8002030:	4a09      	ldr	r2, [pc, #36]	; (8002058 <put_in_tx_buffer+0x98>)
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	e000      	b.n	8002038 <put_in_tx_buffer+0x78>
				return;
 8002036:	bf00      	nop
	}
}
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	20000004 	.word	0x20000004
 8002048:	200006cc 	.word	0x200006cc
 800204c:	200006c8 	.word	0x200006c8
 8002050:	200002c8 	.word	0x200002c8
 8002054:	20000008 	.word	0x20000008
 8002058:	20000ad4 	.word	0x20000ad4
 800205c:	20000ad0 	.word	0x20000ad0
 8002060:	200006d0 	.word	0x200006d0

08002064 <get_from_tx_buffer>:
char get_from_tx_buffer(USART_TypeDef* USARTx)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
	char data;

	if(USARTx == RS485_UART)
 800206c:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <get_from_tx_buffer+0x5c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	429a      	cmp	r2, r3
 8002074:	d10c      	bne.n	8002090 <get_from_tx_buffer+0x2c>
	{

		data=tx_buffer_rs485[rd_pointer_rs485 & (LEN_TX_BUFFER_RS485-1)];
 8002076:	4b13      	ldr	r3, [pc, #76]	; (80020c4 <get_from_tx_buffer+0x60>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800207e:	4a12      	ldr	r2, [pc, #72]	; (80020c8 <get_from_tx_buffer+0x64>)
 8002080:	5cd3      	ldrb	r3, [r2, r3]
 8002082:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rs485++;
 8002084:	4b0f      	ldr	r3, [pc, #60]	; (80020c4 <get_from_tx_buffer+0x60>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	3301      	adds	r3, #1
 800208a:	4a0e      	ldr	r2, [pc, #56]	; (80020c4 <get_from_tx_buffer+0x60>)
 800208c:	6013      	str	r3, [r2, #0]
 800208e:	e010      	b.n	80020b2 <get_from_tx_buffer+0x4e>
	}
	else if(USARTx == DBG_UART)
 8002090:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <get_from_tx_buffer+0x68>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	429a      	cmp	r2, r3
 8002098:	d10b      	bne.n	80020b2 <get_from_tx_buffer+0x4e>
	{

		data=tx_buffer_dbg[rd_pointer_dbg & (LEN_TX_BUFFER_DBG-1)];
 800209a:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <get_from_tx_buffer+0x6c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020a2:	4a0c      	ldr	r2, [pc, #48]	; (80020d4 <get_from_tx_buffer+0x70>)
 80020a4:	5cd3      	ldrb	r3, [r2, r3]
 80020a6:	73fb      	strb	r3, [r7, #15]
		rd_pointer_dbg++;
 80020a8:	4b09      	ldr	r3, [pc, #36]	; (80020d0 <get_from_tx_buffer+0x6c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	3301      	adds	r3, #1
 80020ae:	4a08      	ldr	r2, [pc, #32]	; (80020d0 <get_from_tx_buffer+0x6c>)
 80020b0:	6013      	str	r3, [r2, #0]
	}
	return data;
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	20000004 	.word	0x20000004
 80020c4:	200006c8 	.word	0x200006c8
 80020c8:	200002c8 	.word	0x200002c8
 80020cc:	20000008 	.word	0x20000008
 80020d0:	20000ad0 	.word	0x20000ad0
 80020d4:	200006d0 	.word	0x200006d0

080020d8 <get_from_rx_buffer>:
char get_from_rx_buffer(USART_TypeDef* USARTx)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
	char data;

	if(USARTx == RS485_UART)
 80020e0:	4b14      	ldr	r3, [pc, #80]	; (8002134 <get_from_rx_buffer+0x5c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d10c      	bne.n	8002104 <get_from_rx_buffer+0x2c>
	{

		data=rx_buffer_rs485[rd_pointer_rx_rs485 & (LEN_RX_BUFFER_RS485-1)];
 80020ea:	4b13      	ldr	r3, [pc, #76]	; (8002138 <get_from_rx_buffer+0x60>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020f2:	4a12      	ldr	r2, [pc, #72]	; (800213c <get_from_rx_buffer+0x64>)
 80020f4:	5cd3      	ldrb	r3, [r2, r3]
 80020f6:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rx_rs485++;
 80020f8:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <get_from_rx_buffer+0x60>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	3301      	adds	r3, #1
 80020fe:	4a0e      	ldr	r2, [pc, #56]	; (8002138 <get_from_rx_buffer+0x60>)
 8002100:	6013      	str	r3, [r2, #0]
 8002102:	e010      	b.n	8002126 <get_from_rx_buffer+0x4e>
	}
	else if(USARTx == DBG_UART)
 8002104:	4b0e      	ldr	r3, [pc, #56]	; (8002140 <get_from_rx_buffer+0x68>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	429a      	cmp	r2, r3
 800210c:	d10b      	bne.n	8002126 <get_from_rx_buffer+0x4e>
	{

		data=rx_buffer_dbg[rd_pointer_rx_dbg & (LEN_RX_BUFFER_DBG-1)];
 800210e:	4b0d      	ldr	r3, [pc, #52]	; (8002144 <get_from_rx_buffer+0x6c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002116:	4a0c      	ldr	r2, [pc, #48]	; (8002148 <get_from_rx_buffer+0x70>)
 8002118:	5cd3      	ldrb	r3, [r2, r3]
 800211a:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rx_dbg++;
 800211c:	4b09      	ldr	r3, [pc, #36]	; (8002144 <get_from_rx_buffer+0x6c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	3301      	adds	r3, #1
 8002122:	4a08      	ldr	r2, [pc, #32]	; (8002144 <get_from_rx_buffer+0x6c>)
 8002124:	6013      	str	r3, [r2, #0]
	}
	return data;
 8002126:	7bfb      	ldrb	r3, [r7, #15]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3714      	adds	r7, #20
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	20000004 	.word	0x20000004
 8002138:	20000ed8 	.word	0x20000ed8
 800213c:	20000ad8 	.word	0x20000ad8
 8002140:	20000008 	.word	0x20000008
 8002144:	20002ee0 	.word	0x20002ee0
 8002148:	20000ee0 	.word	0x20000ee0

0800214c <usart_message_ready>:

	return 0;
}
//**************************************************************************************
char usart_message_ready(USART_TypeDef* USARTx, char delimiter)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	460b      	mov	r3, r1
 8002156:	70fb      	strb	r3, [r7, #3]
	if (USARTx == DBG_UART)
 8002158:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <usart_message_ready+0x8c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	429a      	cmp	r2, r3
 8002160:	d117      	bne.n	8002192 <usart_message_ready+0x46>
	{
		unsigned long tail = rd_pointer_rx_dbg;
 8002162:	4b1e      	ldr	r3, [pc, #120]	; (80021dc <usart_message_ready+0x90>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	60fb      	str	r3, [r7, #12]

		while ((wr_pointer_rx_dbg - tail) != 0)
 8002168:	e00d      	b.n	8002186 <usart_message_ready+0x3a>
		{
			if (rx_buffer_dbg[tail & (LEN_RX_BUFFER_DBG - 1)] == delimiter)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002170:	4a1b      	ldr	r2, [pc, #108]	; (80021e0 <usart_message_ready+0x94>)
 8002172:	5cd3      	ldrb	r3, [r2, r3]
 8002174:	b2db      	uxtb	r3, r3
 8002176:	78fa      	ldrb	r2, [r7, #3]
 8002178:	429a      	cmp	r2, r3
 800217a:	d101      	bne.n	8002180 <usart_message_ready+0x34>
				return 1;
 800217c:	2301      	movs	r3, #1
 800217e:	e025      	b.n	80021cc <usart_message_ready+0x80>
			++tail;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3301      	adds	r3, #1
 8002184:	60fb      	str	r3, [r7, #12]
		while ((wr_pointer_rx_dbg - tail) != 0)
 8002186:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <usart_message_ready+0x98>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	429a      	cmp	r2, r3
 800218e:	d1ec      	bne.n	800216a <usart_message_ready+0x1e>
 8002190:	e01b      	b.n	80021ca <usart_message_ready+0x7e>
		}
	}
	else if (USARTx == RS485_UART)
 8002192:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <usart_message_ready+0x9c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	429a      	cmp	r2, r3
 800219a:	d116      	bne.n	80021ca <usart_message_ready+0x7e>
	{
		unsigned long tail = rd_pointer_rx_rs485;
 800219c:	4b13      	ldr	r3, [pc, #76]	; (80021ec <usart_message_ready+0xa0>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	60bb      	str	r3, [r7, #8]

		while ((wr_pointer_rx_rs485 - tail) != 0)
 80021a2:	e00d      	b.n	80021c0 <usart_message_ready+0x74>
		{
			if (rx_buffer_rs485[tail & (LEN_RX_BUFFER_RS485 - 1)] == delimiter)
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021aa:	4a11      	ldr	r2, [pc, #68]	; (80021f0 <usart_message_ready+0xa4>)
 80021ac:	5cd3      	ldrb	r3, [r2, r3]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	78fa      	ldrb	r2, [r7, #3]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d101      	bne.n	80021ba <usart_message_ready+0x6e>
				return 1;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e008      	b.n	80021cc <usart_message_ready+0x80>
			++tail;
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	3301      	adds	r3, #1
 80021be:	60bb      	str	r3, [r7, #8]
		while ((wr_pointer_rx_rs485 - tail) != 0)
 80021c0:	4b0c      	ldr	r3, [pc, #48]	; (80021f4 <usart_message_ready+0xa8>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	68ba      	ldr	r2, [r7, #8]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d1ec      	bne.n	80021a4 <usart_message_ready+0x58>
		}
	}
	return 0;
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3714      	adds	r7, #20
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	20000008 	.word	0x20000008
 80021dc:	20002ee0 	.word	0x20002ee0
 80021e0:	20000ee0 	.word	0x20000ee0
 80021e4:	20002ee4 	.word	0x20002ee4
 80021e8:	20000004 	.word	0x20000004
 80021ec:	20000ed8 	.word	0x20000ed8
 80021f0:	20000ad8 	.word	0x20000ad8
 80021f4:	20000edc 	.word	0x20000edc

080021f8 <read_usart_message>:
/*
 * Reads message from specified uart rx buffer into @dst until @delimiter character is encountered or @max_len exceeded.
 * Returns: number of characters read if successful, zero when there is no message ready to be read.
 */
unsigned int read_usart_message(char* dst, UART_HandleTypeDef* huart, int max_len, char delimiter)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	70fb      	strb	r3, [r7, #3]
	USART_TypeDef* USARTx = huart->Instance;
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	613b      	str	r3, [r7, #16]
	if (usart_message_ready(USARTx,delimiter))
 800220c:	78fb      	ldrb	r3, [r7, #3]
 800220e:	4619      	mov	r1, r3
 8002210:	6938      	ldr	r0, [r7, #16]
 8002212:	f7ff ff9b 	bl	800214c <usart_message_ready>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d018      	beq.n	800224e <read_usart_message+0x56>
	{
		int nr = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]
		do
		{
			*dst = get_from_rx_buffer(USARTx);
 8002220:	6938      	ldr	r0, [r7, #16]
 8002222:	f7ff ff59 	bl	80020d8 <get_from_rx_buffer>
 8002226:	4603      	mov	r3, r0
 8002228:	461a      	mov	r2, r3
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	701a      	strb	r2, [r3, #0]
			++nr;
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	3301      	adds	r3, #1
 8002232:	617b      	str	r3, [r7, #20]
		} while (*dst++ != delimiter && nr < max_len);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	1c5a      	adds	r2, r3, #1
 8002238:	60fa      	str	r2, [r7, #12]
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	78fa      	ldrb	r2, [r7, #3]
 800223e:	429a      	cmp	r2, r3
 8002240:	d003      	beq.n	800224a <read_usart_message+0x52>
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	429a      	cmp	r2, r3
 8002248:	dbea      	blt.n	8002220 <read_usart_message+0x28>

		return nr;
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	e000      	b.n	8002250 <read_usart_message+0x58>
	}
	return 0;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <send_usart_message>:
/*
 * Sends @size bytes from @src via specified uart. Nonblocking.
 * Returns: 0 when operation fails due to another message being transmitted, number of bytes written to uart buffer otherwise.
 */

unsigned int send_usart_message(char* src, UART_HandleTypeDef* huart, int size){
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
	USART_TypeDef* USARTx = huart->Instance;
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	613b      	str	r3, [r7, #16]
	if (USARTx == DBG_UART){
 800226a:	4b21      	ldr	r3, [pc, #132]	; (80022f0 <send_usart_message+0x98>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	429a      	cmp	r2, r3
 8002272:	d107      	bne.n	8002284 <send_usart_message+0x2c>
		if(wr_pointer_dbg!=rd_pointer_dbg){
 8002274:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <send_usart_message+0x9c>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4b1f      	ldr	r3, [pc, #124]	; (80022f8 <send_usart_message+0xa0>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	429a      	cmp	r2, r3
 800227e:	d00e      	beq.n	800229e <send_usart_message+0x46>
			return 0;//another message is in progress.
 8002280:	2300      	movs	r3, #0
 8002282:	e030      	b.n	80022e6 <send_usart_message+0x8e>
		}

	}
	else if (USARTx == RS485_UART){
 8002284:	4b1d      	ldr	r3, [pc, #116]	; (80022fc <send_usart_message+0xa4>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	429a      	cmp	r2, r3
 800228c:	d107      	bne.n	800229e <send_usart_message+0x46>
		if(wr_pointer_rs485!=rd_pointer_rs485){
 800228e:	4b1c      	ldr	r3, [pc, #112]	; (8002300 <send_usart_message+0xa8>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	4b1c      	ldr	r3, [pc, #112]	; (8002304 <send_usart_message+0xac>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	429a      	cmp	r2, r3
 8002298:	d001      	beq.n	800229e <send_usart_message+0x46>
			return 0;//another message is in progress.
 800229a:	2300      	movs	r3, #0
 800229c:	e023      	b.n	80022e6 <send_usart_message+0x8e>
		}
	}

	int nr = 0;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]
	do{
		put_in_tx_buffer(*(src + nr), USARTx);
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	68fa      	ldr	r2, [r7, #12]
 80022a6:	4413      	add	r3, r2
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	6939      	ldr	r1, [r7, #16]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff fe87 	bl	8001fc0 <put_in_tx_buffer>
		nr++;
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	3301      	adds	r3, #1
 80022b6:	617b      	str	r3, [r7, #20]
	} while (nr < size);
 80022b8:	697a      	ldr	r2, [r7, #20]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	429a      	cmp	r2, r3
 80022be:	dbf0      	blt.n	80022a2 <send_usart_message+0x4a>

	if(nr>0){
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	dd0e      	ble.n	80022e4 <send_usart_message+0x8c>
		USARTx->DR = get_from_tx_buffer(USARTx);
 80022c6:	6938      	ldr	r0, [r7, #16]
 80022c8:	f7ff fecc 	bl	8002064 <get_from_tx_buffer>
 80022cc:	4603      	mov	r3, r0
 80022ce:	461a      	mov	r2, r3
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	605a      	str	r2, [r3, #4]
		__HAL_UART_ENABLE_IT(huart, UART_IT_TXE); //turn on tx interrupt forever (until turned off in IRQ handler)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022e2:	60da      	str	r2, [r3, #12]
	}
	return nr;
 80022e4:	697b      	ldr	r3, [r7, #20]
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3718      	adds	r7, #24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000008 	.word	0x20000008
 80022f4:	20000ad4 	.word	0x20000ad4
 80022f8:	20000ad0 	.word	0x20000ad0
 80022fc:	20000004 	.word	0x20000004
 8002300:	200006cc 	.word	0x200006cc
 8002304:	200006c8 	.word	0x200006c8

08002308 <uartDemoLoop>:
#include <stm32f4xx_hal.h>
#include <string.h>



void uartDemoLoop(){
 8002308:	b580      	push	{r7, lr}
 800230a:	b0d4      	sub	sp, #336	; 0x150
 800230c:	af00      	add	r7, sp, #0

	static int firstFlag = 0;

	if(firstFlag == 0){
 800230e:	4b29      	ldr	r3, [pc, #164]	; (80023b4 <uartDemoLoop+0xac>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d105      	bne.n	8002322 <uartDemoLoop+0x1a>
		firstFlag = 1;
 8002316:	4b27      	ldr	r3, [pc, #156]	; (80023b4 <uartDemoLoop+0xac>)
 8002318:	2201      	movs	r2, #1
 800231a:	601a      	str	r2, [r3, #0]
		printf("[UART demo] Send a string over debug uart and terminate it by ENTER (ascii 13).\r\n");
 800231c:	4826      	ldr	r0, [pc, #152]	; (80023b8 <uartDemoLoop+0xb0>)
 800231e:	f003 fa75 	bl	800580c <puts>
	}

	char delimiter = 13;
 8002322:	230d      	movs	r3, #13
 8002324:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
	char msg[64];

	int count = read_usart_message(msg, &huart1, sizeof(msg), delimiter);
 8002328:	f897 314f 	ldrb.w	r3, [r7, #335]	; 0x14f
 800232c:	f507 7082 	add.w	r0, r7, #260	; 0x104
 8002330:	2240      	movs	r2, #64	; 0x40
 8002332:	4922      	ldr	r1, [pc, #136]	; (80023bc <uartDemoLoop+0xb4>)
 8002334:	f7ff ff60 	bl	80021f8 <read_usart_message>
 8002338:	4603      	mov	r3, r0
 800233a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148

	if(count == 0){
 800233e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002342:	2b00      	cmp	r3, #0
 8002344:	d103      	bne.n	800234e <uartDemoLoop+0x46>
		//While reading buffer of received chars, delimiter char was not encountered.
		printf("[UART demo] message not yet ready.\r\n");
 8002346:	481e      	ldr	r0, [pc, #120]	; (80023c0 <uartDemoLoop+0xb8>)
 8002348:	f003 fa60 	bl	800580c <puts>
 800234c:	e02e      	b.n	80023ac <uartDemoLoop+0xa4>
		return;
	}

	printf("[UART demo] message ready!\r\n");
 800234e:	481d      	ldr	r0, [pc, #116]	; (80023c4 <uartDemoLoop+0xbc>)
 8002350:	f003 fa5c 	bl	800580c <puts>

	msg[count-1] = 0; //null terminate received string
 8002354:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002358:	3b01      	subs	r3, #1
 800235a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800235e:	443b      	add	r3, r7
 8002360:	2200      	movs	r2, #0
 8002362:	f803 2c4c 	strb.w	r2, [r3, #-76]

	char reply[256];

	sprintf(reply, " Sending this as a buffer instead of printf just for demonstration. \n\r The message I got was \"%s\". \n\r", msg);
 8002366:	f507 7282 	add.w	r2, r7, #260	; 0x104
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	4916      	ldr	r1, [pc, #88]	; (80023c8 <uartDemoLoop+0xc0>)
 800236e:	4618      	mov	r0, r3
 8002370:	f003 fa54 	bl	800581c <siprintf>

	int ret = send_usart_message(reply, &huart1, strlen(reply));
 8002374:	1d3b      	adds	r3, r7, #4
 8002376:	4618      	mov	r0, r3
 8002378:	f7fd ff2a 	bl	80001d0 <strlen>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	1d3b      	adds	r3, r7, #4
 8002382:	490e      	ldr	r1, [pc, #56]	; (80023bc <uartDemoLoop+0xb4>)
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff ff67 	bl	8002258 <send_usart_message>
 800238a:	4603      	mov	r3, r0
 800238c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144

	if(ret == 0){
 8002390:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002394:	2b00      	cmp	r3, #0
 8002396:	d102      	bne.n	800239e <uartDemoLoop+0x96>
		printf("[UART demo] Fail: Cannot transmit now, another transmission in progress.\n\r");
 8002398:	480c      	ldr	r0, [pc, #48]	; (80023cc <uartDemoLoop+0xc4>)
 800239a:	f003 f9b1 	bl	8005700 <iprintf>
	}

	HAL_Delay(500); //sleep for a bit so that next printf does not interfere with send_uart_message();
 800239e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80023a2:	f000 f8b3 	bl	800250c <HAL_Delay>

	printf("[UART demo] Success.\n\r");
 80023a6:	480a      	ldr	r0, [pc, #40]	; (80023d0 <uartDemoLoop+0xc8>)
 80023a8:	f003 f9aa 	bl	8005700 <iprintf>

}
 80023ac:	f507 77a8 	add.w	r7, r7, #336	; 0x150
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20002ee8 	.word	0x20002ee8
 80023b8:	08006b94 	.word	0x08006b94
 80023bc:	200001e0 	.word	0x200001e0
 80023c0:	08006be8 	.word	0x08006be8
 80023c4:	08006c0c 	.word	0x08006c0c
 80023c8:	08006c28 	.word	0x08006c28
 80023cc:	08006c90 	.word	0x08006c90
 80023d0:	08006cdc 	.word	0x08006cdc

080023d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80023d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800240c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023d8:	480d      	ldr	r0, [pc, #52]	; (8002410 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023da:	490e      	ldr	r1, [pc, #56]	; (8002414 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023dc:	4a0e      	ldr	r2, [pc, #56]	; (8002418 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023e0:	e002      	b.n	80023e8 <LoopCopyDataInit>

080023e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023e6:	3304      	adds	r3, #4

080023e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023ec:	d3f9      	bcc.n	80023e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023ee:	4a0b      	ldr	r2, [pc, #44]	; (800241c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023f0:	4c0b      	ldr	r4, [pc, #44]	; (8002420 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023f4:	e001      	b.n	80023fa <LoopFillZerobss>

080023f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023f8:	3204      	adds	r2, #4

080023fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023fc:	d3fb      	bcc.n	80023f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023fe:	f7ff fd69 	bl	8001ed4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002402:	f003 f943 	bl	800568c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002406:	f7fe fe8f 	bl	8001128 <main>
  bx  lr    
 800240a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800240c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002414:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002418:	08006db4 	.word	0x08006db4
  ldr r2, =_sbss
 800241c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002420:	20002f00 	.word	0x20002f00

08002424 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002424:	e7fe      	b.n	8002424 <ADC_IRQHandler>
	...

08002428 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800242c:	4b0e      	ldr	r3, [pc, #56]	; (8002468 <HAL_Init+0x40>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a0d      	ldr	r2, [pc, #52]	; (8002468 <HAL_Init+0x40>)
 8002432:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002436:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002438:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <HAL_Init+0x40>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a0a      	ldr	r2, [pc, #40]	; (8002468 <HAL_Init+0x40>)
 800243e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002442:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002444:	4b08      	ldr	r3, [pc, #32]	; (8002468 <HAL_Init+0x40>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a07      	ldr	r2, [pc, #28]	; (8002468 <HAL_Init+0x40>)
 800244a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800244e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002450:	2003      	movs	r0, #3
 8002452:	f000 f94f 	bl	80026f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002456:	2000      	movs	r0, #0
 8002458:	f000 f808 	bl	800246c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800245c:	f7ff f9d0 	bl	8001800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40023c00 	.word	0x40023c00

0800246c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002474:	4b12      	ldr	r3, [pc, #72]	; (80024c0 <HAL_InitTick+0x54>)
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <HAL_InitTick+0x58>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	4619      	mov	r1, r3
 800247e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002482:	fbb3 f3f1 	udiv	r3, r3, r1
 8002486:	fbb2 f3f3 	udiv	r3, r2, r3
 800248a:	4618      	mov	r0, r3
 800248c:	f000 f967 	bl	800275e <HAL_SYSTICK_Config>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e00e      	b.n	80024b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2b0f      	cmp	r3, #15
 800249e:	d80a      	bhi.n	80024b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024a0:	2200      	movs	r2, #0
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	f000 f92f 	bl	800270a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024ac:	4a06      	ldr	r2, [pc, #24]	; (80024c8 <HAL_InitTick+0x5c>)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	e000      	b.n	80024b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	20000000 	.word	0x20000000
 80024c4:	20000010 	.word	0x20000010
 80024c8:	2000000c 	.word	0x2000000c

080024cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024d0:	4b06      	ldr	r3, [pc, #24]	; (80024ec <HAL_IncTick+0x20>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	461a      	mov	r2, r3
 80024d6:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <HAL_IncTick+0x24>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4413      	add	r3, r2
 80024dc:	4a04      	ldr	r2, [pc, #16]	; (80024f0 <HAL_IncTick+0x24>)
 80024de:	6013      	str	r3, [r2, #0]
}
 80024e0:	bf00      	nop
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	20000010 	.word	0x20000010
 80024f0:	20002eec 	.word	0x20002eec

080024f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  return uwTick;
 80024f8:	4b03      	ldr	r3, [pc, #12]	; (8002508 <HAL_GetTick+0x14>)
 80024fa:	681b      	ldr	r3, [r3, #0]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	20002eec 	.word	0x20002eec

0800250c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002514:	f7ff ffee 	bl	80024f4 <HAL_GetTick>
 8002518:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002524:	d005      	beq.n	8002532 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002526:	4b0a      	ldr	r3, [pc, #40]	; (8002550 <HAL_Delay+0x44>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	461a      	mov	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	4413      	add	r3, r2
 8002530:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002532:	bf00      	nop
 8002534:	f7ff ffde 	bl	80024f4 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	429a      	cmp	r2, r3
 8002542:	d8f7      	bhi.n	8002534 <HAL_Delay+0x28>
  {
  }
}
 8002544:	bf00      	nop
 8002546:	bf00      	nop
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	20000010 	.word	0x20000010

08002554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002564:	4b0c      	ldr	r3, [pc, #48]	; (8002598 <__NVIC_SetPriorityGrouping+0x44>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002570:	4013      	ands	r3, r2
 8002572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800257c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002586:	4a04      	ldr	r2, [pc, #16]	; (8002598 <__NVIC_SetPriorityGrouping+0x44>)
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	60d3      	str	r3, [r2, #12]
}
 800258c:	bf00      	nop
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025a0:	4b04      	ldr	r3, [pc, #16]	; (80025b4 <__NVIC_GetPriorityGrouping+0x18>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	0a1b      	lsrs	r3, r3, #8
 80025a6:	f003 0307 	and.w	r3, r3, #7
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	db0b      	blt.n	80025e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	f003 021f 	and.w	r2, r3, #31
 80025d0:	4907      	ldr	r1, [pc, #28]	; (80025f0 <__NVIC_EnableIRQ+0x38>)
 80025d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d6:	095b      	lsrs	r3, r3, #5
 80025d8:	2001      	movs	r0, #1
 80025da:	fa00 f202 	lsl.w	r2, r0, r2
 80025de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	e000e100 	.word	0xe000e100

080025f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002604:	2b00      	cmp	r3, #0
 8002606:	db0a      	blt.n	800261e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	b2da      	uxtb	r2, r3
 800260c:	490c      	ldr	r1, [pc, #48]	; (8002640 <__NVIC_SetPriority+0x4c>)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	0112      	lsls	r2, r2, #4
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	440b      	add	r3, r1
 8002618:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800261c:	e00a      	b.n	8002634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	b2da      	uxtb	r2, r3
 8002622:	4908      	ldr	r1, [pc, #32]	; (8002644 <__NVIC_SetPriority+0x50>)
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	3b04      	subs	r3, #4
 800262c:	0112      	lsls	r2, r2, #4
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	440b      	add	r3, r1
 8002632:	761a      	strb	r2, [r3, #24]
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	e000e100 	.word	0xe000e100
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002648:	b480      	push	{r7}
 800264a:	b089      	sub	sp, #36	; 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f1c3 0307 	rsb	r3, r3, #7
 8002662:	2b04      	cmp	r3, #4
 8002664:	bf28      	it	cs
 8002666:	2304      	movcs	r3, #4
 8002668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3304      	adds	r3, #4
 800266e:	2b06      	cmp	r3, #6
 8002670:	d902      	bls.n	8002678 <NVIC_EncodePriority+0x30>
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3b03      	subs	r3, #3
 8002676:	e000      	b.n	800267a <NVIC_EncodePriority+0x32>
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800267c:	f04f 32ff 	mov.w	r2, #4294967295
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	43da      	mvns	r2, r3
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	401a      	ands	r2, r3
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002690:	f04f 31ff 	mov.w	r1, #4294967295
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	43d9      	mvns	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a0:	4313      	orrs	r3, r2
         );
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3724      	adds	r7, #36	; 0x24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
	...

080026b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026c0:	d301      	bcc.n	80026c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026c2:	2301      	movs	r3, #1
 80026c4:	e00f      	b.n	80026e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026c6:	4a0a      	ldr	r2, [pc, #40]	; (80026f0 <SysTick_Config+0x40>)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ce:	210f      	movs	r1, #15
 80026d0:	f04f 30ff 	mov.w	r0, #4294967295
 80026d4:	f7ff ff8e 	bl	80025f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026d8:	4b05      	ldr	r3, [pc, #20]	; (80026f0 <SysTick_Config+0x40>)
 80026da:	2200      	movs	r2, #0
 80026dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026de:	4b04      	ldr	r3, [pc, #16]	; (80026f0 <SysTick_Config+0x40>)
 80026e0:	2207      	movs	r2, #7
 80026e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	e000e010 	.word	0xe000e010

080026f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f7ff ff29 	bl	8002554 <__NVIC_SetPriorityGrouping>
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800270a:	b580      	push	{r7, lr}
 800270c:	b086      	sub	sp, #24
 800270e:	af00      	add	r7, sp, #0
 8002710:	4603      	mov	r3, r0
 8002712:	60b9      	str	r1, [r7, #8]
 8002714:	607a      	str	r2, [r7, #4]
 8002716:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800271c:	f7ff ff3e 	bl	800259c <__NVIC_GetPriorityGrouping>
 8002720:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	68b9      	ldr	r1, [r7, #8]
 8002726:	6978      	ldr	r0, [r7, #20]
 8002728:	f7ff ff8e 	bl	8002648 <NVIC_EncodePriority>
 800272c:	4602      	mov	r2, r0
 800272e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002732:	4611      	mov	r1, r2
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff ff5d 	bl	80025f4 <__NVIC_SetPriority>
}
 800273a:	bf00      	nop
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
 8002748:	4603      	mov	r3, r0
 800274a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800274c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff ff31 	bl	80025b8 <__NVIC_EnableIRQ>
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff ffa2 	bl	80026b0 <SysTick_Config>
 800276c:	4603      	mov	r3, r0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b084      	sub	sp, #16
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002782:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002784:	f7ff feb6 	bl	80024f4 <HAL_GetTick>
 8002788:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d008      	beq.n	80027a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2280      	movs	r2, #128	; 0x80
 800279a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e052      	b.n	800284e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f022 0216 	bic.w	r2, r2, #22
 80027b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	695a      	ldr	r2, [r3, #20]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d103      	bne.n	80027d8 <HAL_DMA_Abort+0x62>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d007      	beq.n	80027e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f022 0208 	bic.w	r2, r2, #8
 80027e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 0201 	bic.w	r2, r2, #1
 80027f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027f8:	e013      	b.n	8002822 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027fa:	f7ff fe7b 	bl	80024f4 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b05      	cmp	r3, #5
 8002806:	d90c      	bls.n	8002822 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2220      	movs	r2, #32
 800280c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2203      	movs	r2, #3
 8002812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e015      	b.n	800284e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1e4      	bne.n	80027fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002834:	223f      	movs	r2, #63	; 0x3f
 8002836:	409a      	lsls	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002856:	b480      	push	{r7}
 8002858:	b083      	sub	sp, #12
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d004      	beq.n	8002874 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2280      	movs	r2, #128	; 0x80
 800286e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e00c      	b.n	800288e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2205      	movs	r2, #5
 8002878:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0201 	bic.w	r2, r2, #1
 800288a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
	...

0800289c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800289c:	b480      	push	{r7}
 800289e:	b089      	sub	sp, #36	; 0x24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028b2:	2300      	movs	r3, #0
 80028b4:	61fb      	str	r3, [r7, #28]
 80028b6:	e16b      	b.n	8002b90 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028b8:	2201      	movs	r2, #1
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	4013      	ands	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	f040 815a 	bne.w	8002b8a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d005      	beq.n	80028ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d130      	bne.n	8002950 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	2203      	movs	r2, #3
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	4313      	orrs	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002924:	2201      	movs	r2, #1
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	091b      	lsrs	r3, r3, #4
 800293a:	f003 0201 	and.w	r2, r3, #1
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	2b03      	cmp	r3, #3
 800295a:	d017      	beq.n	800298c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	2203      	movs	r2, #3
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d123      	bne.n	80029e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	08da      	lsrs	r2, r3, #3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3208      	adds	r2, #8
 80029a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	220f      	movs	r2, #15
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4013      	ands	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	691a      	ldr	r2, [r3, #16]
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	08da      	lsrs	r2, r3, #3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3208      	adds	r2, #8
 80029da:	69b9      	ldr	r1, [r7, #24]
 80029dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	2203      	movs	r2, #3
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f003 0203 	and.w	r2, r3, #3
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	f000 80b4 	beq.w	8002b8a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	4b60      	ldr	r3, [pc, #384]	; (8002ba8 <HAL_GPIO_Init+0x30c>)
 8002a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2a:	4a5f      	ldr	r2, [pc, #380]	; (8002ba8 <HAL_GPIO_Init+0x30c>)
 8002a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a30:	6453      	str	r3, [r2, #68]	; 0x44
 8002a32:	4b5d      	ldr	r3, [pc, #372]	; (8002ba8 <HAL_GPIO_Init+0x30c>)
 8002a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a3e:	4a5b      	ldr	r2, [pc, #364]	; (8002bac <HAL_GPIO_Init+0x310>)
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	089b      	lsrs	r3, r3, #2
 8002a44:	3302      	adds	r3, #2
 8002a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	220f      	movs	r2, #15
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a52      	ldr	r2, [pc, #328]	; (8002bb0 <HAL_GPIO_Init+0x314>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d02b      	beq.n	8002ac2 <HAL_GPIO_Init+0x226>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a51      	ldr	r2, [pc, #324]	; (8002bb4 <HAL_GPIO_Init+0x318>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d025      	beq.n	8002abe <HAL_GPIO_Init+0x222>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a50      	ldr	r2, [pc, #320]	; (8002bb8 <HAL_GPIO_Init+0x31c>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d01f      	beq.n	8002aba <HAL_GPIO_Init+0x21e>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a4f      	ldr	r2, [pc, #316]	; (8002bbc <HAL_GPIO_Init+0x320>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d019      	beq.n	8002ab6 <HAL_GPIO_Init+0x21a>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a4e      	ldr	r2, [pc, #312]	; (8002bc0 <HAL_GPIO_Init+0x324>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d013      	beq.n	8002ab2 <HAL_GPIO_Init+0x216>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a4d      	ldr	r2, [pc, #308]	; (8002bc4 <HAL_GPIO_Init+0x328>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00d      	beq.n	8002aae <HAL_GPIO_Init+0x212>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a4c      	ldr	r2, [pc, #304]	; (8002bc8 <HAL_GPIO_Init+0x32c>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d007      	beq.n	8002aaa <HAL_GPIO_Init+0x20e>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a4b      	ldr	r2, [pc, #300]	; (8002bcc <HAL_GPIO_Init+0x330>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d101      	bne.n	8002aa6 <HAL_GPIO_Init+0x20a>
 8002aa2:	2307      	movs	r3, #7
 8002aa4:	e00e      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002aa6:	2308      	movs	r3, #8
 8002aa8:	e00c      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002aaa:	2306      	movs	r3, #6
 8002aac:	e00a      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002aae:	2305      	movs	r3, #5
 8002ab0:	e008      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002ab2:	2304      	movs	r3, #4
 8002ab4:	e006      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e004      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002aba:	2302      	movs	r3, #2
 8002abc:	e002      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e000      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	69fa      	ldr	r2, [r7, #28]
 8002ac6:	f002 0203 	and.w	r2, r2, #3
 8002aca:	0092      	lsls	r2, r2, #2
 8002acc:	4093      	lsls	r3, r2
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ad4:	4935      	ldr	r1, [pc, #212]	; (8002bac <HAL_GPIO_Init+0x310>)
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	089b      	lsrs	r3, r3, #2
 8002ada:	3302      	adds	r3, #2
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ae2:	4b3b      	ldr	r3, [pc, #236]	; (8002bd0 <HAL_GPIO_Init+0x334>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	43db      	mvns	r3, r3
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	4013      	ands	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b06:	4a32      	ldr	r2, [pc, #200]	; (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b0c:	4b30      	ldr	r3, [pc, #192]	; (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d003      	beq.n	8002b30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b30:	4a27      	ldr	r2, [pc, #156]	; (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b36:	4b26      	ldr	r3, [pc, #152]	; (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4013      	ands	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d003      	beq.n	8002b5a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b5a:	4a1d      	ldr	r2, [pc, #116]	; (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b60:	4b1b      	ldr	r3, [pc, #108]	; (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d003      	beq.n	8002b84 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b84:	4a12      	ldr	r2, [pc, #72]	; (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	61fb      	str	r3, [r7, #28]
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	2b0f      	cmp	r3, #15
 8002b94:	f67f ae90 	bls.w	80028b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b98:	bf00      	nop
 8002b9a:	bf00      	nop
 8002b9c:	3724      	adds	r7, #36	; 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40013800 	.word	0x40013800
 8002bb0:	40020000 	.word	0x40020000
 8002bb4:	40020400 	.word	0x40020400
 8002bb8:	40020800 	.word	0x40020800
 8002bbc:	40020c00 	.word	0x40020c00
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	40021400 	.word	0x40021400
 8002bc8:	40021800 	.word	0x40021800
 8002bcc:	40021c00 	.word	0x40021c00
 8002bd0:	40013c00 	.word	0x40013c00

08002bd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	807b      	strh	r3, [r7, #2]
 8002be0:	4613      	mov	r3, r2
 8002be2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002be4:	787b      	ldrb	r3, [r7, #1]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bea:	887a      	ldrh	r2, [r7, #2]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bf0:	e003      	b.n	8002bfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bf2:	887b      	ldrh	r3, [r7, #2]
 8002bf4:	041a      	lsls	r2, r3, #16
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	619a      	str	r2, [r3, #24]
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
	...

08002c08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c12:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c14:	695a      	ldr	r2, [r3, #20]
 8002c16:	88fb      	ldrh	r3, [r7, #6]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d006      	beq.n	8002c2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c1e:	4a05      	ldr	r2, [pc, #20]	; (8002c34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c20:	88fb      	ldrh	r3, [r7, #6]
 8002c22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c24:	88fb      	ldrh	r3, [r7, #6]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fe f91e 	bl	8000e68 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c2c:	bf00      	nop
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40013c00 	.word	0x40013c00

08002c38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e12b      	b.n	8002ea2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d106      	bne.n	8002c64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7fe fdf6 	bl	8001850 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2224      	movs	r2, #36	; 0x24
 8002c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0201 	bic.w	r2, r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c9c:	f000 fd7e 	bl	800379c <HAL_RCC_GetPCLK1Freq>
 8002ca0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	4a81      	ldr	r2, [pc, #516]	; (8002eac <HAL_I2C_Init+0x274>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d807      	bhi.n	8002cbc <HAL_I2C_Init+0x84>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4a80      	ldr	r2, [pc, #512]	; (8002eb0 <HAL_I2C_Init+0x278>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	bf94      	ite	ls
 8002cb4:	2301      	movls	r3, #1
 8002cb6:	2300      	movhi	r3, #0
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	e006      	b.n	8002cca <HAL_I2C_Init+0x92>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4a7d      	ldr	r2, [pc, #500]	; (8002eb4 <HAL_I2C_Init+0x27c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	bf94      	ite	ls
 8002cc4:	2301      	movls	r3, #1
 8002cc6:	2300      	movhi	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e0e7      	b.n	8002ea2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4a78      	ldr	r2, [pc, #480]	; (8002eb8 <HAL_I2C_Init+0x280>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	0c9b      	lsrs	r3, r3, #18
 8002cdc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68ba      	ldr	r2, [r7, #8]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	4a6a      	ldr	r2, [pc, #424]	; (8002eac <HAL_I2C_Init+0x274>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d802      	bhi.n	8002d0c <HAL_I2C_Init+0xd4>
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	e009      	b.n	8002d20 <HAL_I2C_Init+0xe8>
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d12:	fb02 f303 	mul.w	r3, r2, r3
 8002d16:	4a69      	ldr	r2, [pc, #420]	; (8002ebc <HAL_I2C_Init+0x284>)
 8002d18:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1c:	099b      	lsrs	r3, r3, #6
 8002d1e:	3301      	adds	r3, #1
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	430b      	orrs	r3, r1
 8002d26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d32:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	495c      	ldr	r1, [pc, #368]	; (8002eac <HAL_I2C_Init+0x274>)
 8002d3c:	428b      	cmp	r3, r1
 8002d3e:	d819      	bhi.n	8002d74 <HAL_I2C_Init+0x13c>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1e59      	subs	r1, r3, #1
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d4e:	1c59      	adds	r1, r3, #1
 8002d50:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d54:	400b      	ands	r3, r1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00a      	beq.n	8002d70 <HAL_I2C_Init+0x138>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	1e59      	subs	r1, r3, #1
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d68:	3301      	adds	r3, #1
 8002d6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d6e:	e051      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002d70:	2304      	movs	r3, #4
 8002d72:	e04f      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d111      	bne.n	8002da0 <HAL_I2C_Init+0x168>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	1e58      	subs	r0, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6859      	ldr	r1, [r3, #4]
 8002d84:	460b      	mov	r3, r1
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	440b      	add	r3, r1
 8002d8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d8e:	3301      	adds	r3, #1
 8002d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bf0c      	ite	eq
 8002d98:	2301      	moveq	r3, #1
 8002d9a:	2300      	movne	r3, #0
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	e012      	b.n	8002dc6 <HAL_I2C_Init+0x18e>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1e58      	subs	r0, r3, #1
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6859      	ldr	r1, [r3, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	440b      	add	r3, r1
 8002dae:	0099      	lsls	r1, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002db6:	3301      	adds	r3, #1
 8002db8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	bf0c      	ite	eq
 8002dc0:	2301      	moveq	r3, #1
 8002dc2:	2300      	movne	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <HAL_I2C_Init+0x196>
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e022      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10e      	bne.n	8002df4 <HAL_I2C_Init+0x1bc>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	1e58      	subs	r0, r3, #1
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6859      	ldr	r1, [r3, #4]
 8002dde:	460b      	mov	r3, r1
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	440b      	add	r3, r1
 8002de4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002de8:	3301      	adds	r3, #1
 8002dea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002df2:	e00f      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	1e58      	subs	r0, r3, #1
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6859      	ldr	r1, [r3, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	0099      	lsls	r1, r3, #2
 8002e04:	440b      	add	r3, r1
 8002e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	6809      	ldr	r1, [r1, #0]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69da      	ldr	r2, [r3, #28]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e42:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6911      	ldr	r1, [r2, #16]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	68d2      	ldr	r2, [r2, #12]
 8002e4e:	4311      	orrs	r1, r2
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6812      	ldr	r2, [r2, #0]
 8002e54:	430b      	orrs	r3, r1
 8002e56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	695a      	ldr	r2, [r3, #20]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 0201 	orr.w	r2, r2, #1
 8002e82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	000186a0 	.word	0x000186a0
 8002eb0:	001e847f 	.word	0x001e847f
 8002eb4:	003d08ff 	.word	0x003d08ff
 8002eb8:	431bde83 	.word	0x431bde83
 8002ebc:	10624dd3 	.word	0x10624dd3

08002ec0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e267      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d075      	beq.n	8002fca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ede:	4b88      	ldr	r3, [pc, #544]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f003 030c 	and.w	r3, r3, #12
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d00c      	beq.n	8002f04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eea:	4b85      	ldr	r3, [pc, #532]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ef2:	2b08      	cmp	r3, #8
 8002ef4:	d112      	bne.n	8002f1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ef6:	4b82      	ldr	r3, [pc, #520]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002efe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f02:	d10b      	bne.n	8002f1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f04:	4b7e      	ldr	r3, [pc, #504]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d05b      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x108>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d157      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e242      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f24:	d106      	bne.n	8002f34 <HAL_RCC_OscConfig+0x74>
 8002f26:	4b76      	ldr	r3, [pc, #472]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a75      	ldr	r2, [pc, #468]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	e01d      	b.n	8002f70 <HAL_RCC_OscConfig+0xb0>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x98>
 8002f3e:	4b70      	ldr	r3, [pc, #448]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a6f      	ldr	r2, [pc, #444]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	4b6d      	ldr	r3, [pc, #436]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a6c      	ldr	r2, [pc, #432]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e00b      	b.n	8002f70 <HAL_RCC_OscConfig+0xb0>
 8002f58:	4b69      	ldr	r3, [pc, #420]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a68      	ldr	r2, [pc, #416]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f62:	6013      	str	r3, [r2, #0]
 8002f64:	4b66      	ldr	r3, [pc, #408]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a65      	ldr	r2, [pc, #404]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d013      	beq.n	8002fa0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f78:	f7ff fabc 	bl	80024f4 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f80:	f7ff fab8 	bl	80024f4 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b64      	cmp	r3, #100	; 0x64
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e207      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f92:	4b5b      	ldr	r3, [pc, #364]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f0      	beq.n	8002f80 <HAL_RCC_OscConfig+0xc0>
 8002f9e:	e014      	b.n	8002fca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa0:	f7ff faa8 	bl	80024f4 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fa8:	f7ff faa4 	bl	80024f4 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	; 0x64
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e1f3      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fba:	4b51      	ldr	r3, [pc, #324]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f0      	bne.n	8002fa8 <HAL_RCC_OscConfig+0xe8>
 8002fc6:	e000      	b.n	8002fca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d063      	beq.n	800309e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fd6:	4b4a      	ldr	r3, [pc, #296]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f003 030c 	and.w	r3, r3, #12
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d00b      	beq.n	8002ffa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fe2:	4b47      	ldr	r3, [pc, #284]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fea:	2b08      	cmp	r3, #8
 8002fec:	d11c      	bne.n	8003028 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fee:	4b44      	ldr	r3, [pc, #272]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d116      	bne.n	8003028 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ffa:	4b41      	ldr	r3, [pc, #260]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d005      	beq.n	8003012 <HAL_RCC_OscConfig+0x152>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d001      	beq.n	8003012 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e1c7      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003012:	4b3b      	ldr	r3, [pc, #236]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	4937      	ldr	r1, [pc, #220]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003026:	e03a      	b.n	800309e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d020      	beq.n	8003072 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003030:	4b34      	ldr	r3, [pc, #208]	; (8003104 <HAL_RCC_OscConfig+0x244>)
 8003032:	2201      	movs	r2, #1
 8003034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003036:	f7ff fa5d 	bl	80024f4 <HAL_GetTick>
 800303a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800303c:	e008      	b.n	8003050 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800303e:	f7ff fa59 	bl	80024f4 <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	2b02      	cmp	r3, #2
 800304a:	d901      	bls.n	8003050 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e1a8      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003050:	4b2b      	ldr	r3, [pc, #172]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0f0      	beq.n	800303e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800305c:	4b28      	ldr	r3, [pc, #160]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	4925      	ldr	r1, [pc, #148]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 800306c:	4313      	orrs	r3, r2
 800306e:	600b      	str	r3, [r1, #0]
 8003070:	e015      	b.n	800309e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003072:	4b24      	ldr	r3, [pc, #144]	; (8003104 <HAL_RCC_OscConfig+0x244>)
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003078:	f7ff fa3c 	bl	80024f4 <HAL_GetTick>
 800307c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003080:	f7ff fa38 	bl	80024f4 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e187      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003092:	4b1b      	ldr	r3, [pc, #108]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f0      	bne.n	8003080 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0308 	and.w	r3, r3, #8
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d036      	beq.n	8003118 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d016      	beq.n	80030e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030b2:	4b15      	ldr	r3, [pc, #84]	; (8003108 <HAL_RCC_OscConfig+0x248>)
 80030b4:	2201      	movs	r2, #1
 80030b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b8:	f7ff fa1c 	bl	80024f4 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030c0:	f7ff fa18 	bl	80024f4 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e167      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030d2:	4b0b      	ldr	r3, [pc, #44]	; (8003100 <HAL_RCC_OscConfig+0x240>)
 80030d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d0f0      	beq.n	80030c0 <HAL_RCC_OscConfig+0x200>
 80030de:	e01b      	b.n	8003118 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030e0:	4b09      	ldr	r3, [pc, #36]	; (8003108 <HAL_RCC_OscConfig+0x248>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030e6:	f7ff fa05 	bl	80024f4 <HAL_GetTick>
 80030ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030ec:	e00e      	b.n	800310c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030ee:	f7ff fa01 	bl	80024f4 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d907      	bls.n	800310c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e150      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
 8003100:	40023800 	.word	0x40023800
 8003104:	42470000 	.word	0x42470000
 8003108:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800310c:	4b88      	ldr	r3, [pc, #544]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 800310e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1ea      	bne.n	80030ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 8097 	beq.w	8003254 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003126:	2300      	movs	r3, #0
 8003128:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800312a:	4b81      	ldr	r3, [pc, #516]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d10f      	bne.n	8003156 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003136:	2300      	movs	r3, #0
 8003138:	60bb      	str	r3, [r7, #8]
 800313a:	4b7d      	ldr	r3, [pc, #500]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	4a7c      	ldr	r2, [pc, #496]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 8003140:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003144:	6413      	str	r3, [r2, #64]	; 0x40
 8003146:	4b7a      	ldr	r3, [pc, #488]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003152:	2301      	movs	r3, #1
 8003154:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003156:	4b77      	ldr	r3, [pc, #476]	; (8003334 <HAL_RCC_OscConfig+0x474>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315e:	2b00      	cmp	r3, #0
 8003160:	d118      	bne.n	8003194 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003162:	4b74      	ldr	r3, [pc, #464]	; (8003334 <HAL_RCC_OscConfig+0x474>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a73      	ldr	r2, [pc, #460]	; (8003334 <HAL_RCC_OscConfig+0x474>)
 8003168:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800316c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800316e:	f7ff f9c1 	bl	80024f4 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003176:	f7ff f9bd 	bl	80024f4 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e10c      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003188:	4b6a      	ldr	r3, [pc, #424]	; (8003334 <HAL_RCC_OscConfig+0x474>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003190:	2b00      	cmp	r3, #0
 8003192:	d0f0      	beq.n	8003176 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d106      	bne.n	80031aa <HAL_RCC_OscConfig+0x2ea>
 800319c:	4b64      	ldr	r3, [pc, #400]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 800319e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a0:	4a63      	ldr	r2, [pc, #396]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	6713      	str	r3, [r2, #112]	; 0x70
 80031a8:	e01c      	b.n	80031e4 <HAL_RCC_OscConfig+0x324>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	2b05      	cmp	r3, #5
 80031b0:	d10c      	bne.n	80031cc <HAL_RCC_OscConfig+0x30c>
 80031b2:	4b5f      	ldr	r3, [pc, #380]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80031b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b6:	4a5e      	ldr	r2, [pc, #376]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80031b8:	f043 0304 	orr.w	r3, r3, #4
 80031bc:	6713      	str	r3, [r2, #112]	; 0x70
 80031be:	4b5c      	ldr	r3, [pc, #368]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80031c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c2:	4a5b      	ldr	r2, [pc, #364]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	6713      	str	r3, [r2, #112]	; 0x70
 80031ca:	e00b      	b.n	80031e4 <HAL_RCC_OscConfig+0x324>
 80031cc:	4b58      	ldr	r3, [pc, #352]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80031ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d0:	4a57      	ldr	r2, [pc, #348]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80031d2:	f023 0301 	bic.w	r3, r3, #1
 80031d6:	6713      	str	r3, [r2, #112]	; 0x70
 80031d8:	4b55      	ldr	r3, [pc, #340]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80031da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031dc:	4a54      	ldr	r2, [pc, #336]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80031de:	f023 0304 	bic.w	r3, r3, #4
 80031e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d015      	beq.n	8003218 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ec:	f7ff f982 	bl	80024f4 <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031f2:	e00a      	b.n	800320a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031f4:	f7ff f97e 	bl	80024f4 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003202:	4293      	cmp	r3, r2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e0cb      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800320a:	4b49      	ldr	r3, [pc, #292]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 800320c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d0ee      	beq.n	80031f4 <HAL_RCC_OscConfig+0x334>
 8003216:	e014      	b.n	8003242 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003218:	f7ff f96c 	bl	80024f4 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800321e:	e00a      	b.n	8003236 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003220:	f7ff f968 	bl	80024f4 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	f241 3288 	movw	r2, #5000	; 0x1388
 800322e:	4293      	cmp	r3, r2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e0b5      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003236:	4b3e      	ldr	r3, [pc, #248]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 8003238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1ee      	bne.n	8003220 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003242:	7dfb      	ldrb	r3, [r7, #23]
 8003244:	2b01      	cmp	r3, #1
 8003246:	d105      	bne.n	8003254 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003248:	4b39      	ldr	r3, [pc, #228]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 800324a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324c:	4a38      	ldr	r2, [pc, #224]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 800324e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003252:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	2b00      	cmp	r3, #0
 800325a:	f000 80a1 	beq.w	80033a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800325e:	4b34      	ldr	r3, [pc, #208]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 030c 	and.w	r3, r3, #12
 8003266:	2b08      	cmp	r3, #8
 8003268:	d05c      	beq.n	8003324 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	2b02      	cmp	r3, #2
 8003270:	d141      	bne.n	80032f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003272:	4b31      	ldr	r3, [pc, #196]	; (8003338 <HAL_RCC_OscConfig+0x478>)
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003278:	f7ff f93c 	bl	80024f4 <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003280:	f7ff f938 	bl	80024f4 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e087      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003292:	4b27      	ldr	r3, [pc, #156]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f0      	bne.n	8003280 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69da      	ldr	r2, [r3, #28]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ac:	019b      	lsls	r3, r3, #6
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b4:	085b      	lsrs	r3, r3, #1
 80032b6:	3b01      	subs	r3, #1
 80032b8:	041b      	lsls	r3, r3, #16
 80032ba:	431a      	orrs	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c0:	061b      	lsls	r3, r3, #24
 80032c2:	491b      	ldr	r1, [pc, #108]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032c8:	4b1b      	ldr	r3, [pc, #108]	; (8003338 <HAL_RCC_OscConfig+0x478>)
 80032ca:	2201      	movs	r2, #1
 80032cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ce:	f7ff f911 	bl	80024f4 <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d6:	f7ff f90d 	bl	80024f4 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e05c      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032e8:	4b11      	ldr	r3, [pc, #68]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d0f0      	beq.n	80032d6 <HAL_RCC_OscConfig+0x416>
 80032f4:	e054      	b.n	80033a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032f6:	4b10      	ldr	r3, [pc, #64]	; (8003338 <HAL_RCC_OscConfig+0x478>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fc:	f7ff f8fa 	bl	80024f4 <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003304:	f7ff f8f6 	bl	80024f4 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e045      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003316:	4b06      	ldr	r3, [pc, #24]	; (8003330 <HAL_RCC_OscConfig+0x470>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1f0      	bne.n	8003304 <HAL_RCC_OscConfig+0x444>
 8003322:	e03d      	b.n	80033a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d107      	bne.n	800333c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e038      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
 8003330:	40023800 	.word	0x40023800
 8003334:	40007000 	.word	0x40007000
 8003338:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800333c:	4b1b      	ldr	r3, [pc, #108]	; (80033ac <HAL_RCC_OscConfig+0x4ec>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d028      	beq.n	800339c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003354:	429a      	cmp	r2, r3
 8003356:	d121      	bne.n	800339c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003362:	429a      	cmp	r2, r3
 8003364:	d11a      	bne.n	800339c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800336c:	4013      	ands	r3, r2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003372:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003374:	4293      	cmp	r3, r2
 8003376:	d111      	bne.n	800339c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003382:	085b      	lsrs	r3, r3, #1
 8003384:	3b01      	subs	r3, #1
 8003386:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003388:	429a      	cmp	r2, r3
 800338a:	d107      	bne.n	800339c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003396:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003398:	429a      	cmp	r2, r3
 800339a:	d001      	beq.n	80033a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e000      	b.n	80033a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3718      	adds	r7, #24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	40023800 	.word	0x40023800

080033b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e0cc      	b.n	800355e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033c4:	4b68      	ldr	r3, [pc, #416]	; (8003568 <HAL_RCC_ClockConfig+0x1b8>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d90c      	bls.n	80033ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033d2:	4b65      	ldr	r3, [pc, #404]	; (8003568 <HAL_RCC_ClockConfig+0x1b8>)
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	b2d2      	uxtb	r2, r2
 80033d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033da:	4b63      	ldr	r3, [pc, #396]	; (8003568 <HAL_RCC_ClockConfig+0x1b8>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0307 	and.w	r3, r3, #7
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d001      	beq.n	80033ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0b8      	b.n	800355e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d020      	beq.n	800343a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0304 	and.w	r3, r3, #4
 8003400:	2b00      	cmp	r3, #0
 8003402:	d005      	beq.n	8003410 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003404:	4b59      	ldr	r3, [pc, #356]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	4a58      	ldr	r2, [pc, #352]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 800340a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800340e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0308 	and.w	r3, r3, #8
 8003418:	2b00      	cmp	r3, #0
 800341a:	d005      	beq.n	8003428 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800341c:	4b53      	ldr	r3, [pc, #332]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	4a52      	ldr	r2, [pc, #328]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003422:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003426:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003428:	4b50      	ldr	r3, [pc, #320]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	494d      	ldr	r1, [pc, #308]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003436:	4313      	orrs	r3, r2
 8003438:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d044      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d107      	bne.n	800345e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800344e:	4b47      	ldr	r3, [pc, #284]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d119      	bne.n	800348e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e07f      	b.n	800355e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2b02      	cmp	r3, #2
 8003464:	d003      	beq.n	800346e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800346a:	2b03      	cmp	r3, #3
 800346c:	d107      	bne.n	800347e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800346e:	4b3f      	ldr	r3, [pc, #252]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d109      	bne.n	800348e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e06f      	b.n	800355e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800347e:	4b3b      	ldr	r3, [pc, #236]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e067      	b.n	800355e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800348e:	4b37      	ldr	r3, [pc, #220]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f023 0203 	bic.w	r2, r3, #3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	4934      	ldr	r1, [pc, #208]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 800349c:	4313      	orrs	r3, r2
 800349e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034a0:	f7ff f828 	bl	80024f4 <HAL_GetTick>
 80034a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034a6:	e00a      	b.n	80034be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034a8:	f7ff f824 	bl	80024f4 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e04f      	b.n	800355e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034be:	4b2b      	ldr	r3, [pc, #172]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 020c 	and.w	r2, r3, #12
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d1eb      	bne.n	80034a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034d0:	4b25      	ldr	r3, [pc, #148]	; (8003568 <HAL_RCC_ClockConfig+0x1b8>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0307 	and.w	r3, r3, #7
 80034d8:	683a      	ldr	r2, [r7, #0]
 80034da:	429a      	cmp	r2, r3
 80034dc:	d20c      	bcs.n	80034f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034de:	4b22      	ldr	r3, [pc, #136]	; (8003568 <HAL_RCC_ClockConfig+0x1b8>)
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	b2d2      	uxtb	r2, r2
 80034e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034e6:	4b20      	ldr	r3, [pc, #128]	; (8003568 <HAL_RCC_ClockConfig+0x1b8>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d001      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e032      	b.n	800355e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	2b00      	cmp	r3, #0
 8003502:	d008      	beq.n	8003516 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003504:	4b19      	ldr	r3, [pc, #100]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	4916      	ldr	r1, [pc, #88]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003512:	4313      	orrs	r3, r2
 8003514:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	2b00      	cmp	r3, #0
 8003520:	d009      	beq.n	8003536 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003522:	4b12      	ldr	r3, [pc, #72]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	490e      	ldr	r1, [pc, #56]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 8003532:	4313      	orrs	r3, r2
 8003534:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003536:	f000 f821 	bl	800357c <HAL_RCC_GetSysClockFreq>
 800353a:	4602      	mov	r2, r0
 800353c:	4b0b      	ldr	r3, [pc, #44]	; (800356c <HAL_RCC_ClockConfig+0x1bc>)
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	091b      	lsrs	r3, r3, #4
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	490a      	ldr	r1, [pc, #40]	; (8003570 <HAL_RCC_ClockConfig+0x1c0>)
 8003548:	5ccb      	ldrb	r3, [r1, r3]
 800354a:	fa22 f303 	lsr.w	r3, r2, r3
 800354e:	4a09      	ldr	r2, [pc, #36]	; (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 8003550:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003552:	4b09      	ldr	r3, [pc, #36]	; (8003578 <HAL_RCC_ClockConfig+0x1c8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4618      	mov	r0, r3
 8003558:	f7fe ff88 	bl	800246c <HAL_InitTick>

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	40023c00 	.word	0x40023c00
 800356c:	40023800 	.word	0x40023800
 8003570:	08006cf4 	.word	0x08006cf4
 8003574:	20000000 	.word	0x20000000
 8003578:	2000000c 	.word	0x2000000c

0800357c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800357c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003580:	b094      	sub	sp, #80	; 0x50
 8003582:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	647b      	str	r3, [r7, #68]	; 0x44
 8003588:	2300      	movs	r3, #0
 800358a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800358c:	2300      	movs	r3, #0
 800358e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003594:	4b79      	ldr	r3, [pc, #484]	; (800377c <HAL_RCC_GetSysClockFreq+0x200>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 030c 	and.w	r3, r3, #12
 800359c:	2b08      	cmp	r3, #8
 800359e:	d00d      	beq.n	80035bc <HAL_RCC_GetSysClockFreq+0x40>
 80035a0:	2b08      	cmp	r3, #8
 80035a2:	f200 80e1 	bhi.w	8003768 <HAL_RCC_GetSysClockFreq+0x1ec>
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d002      	beq.n	80035b0 <HAL_RCC_GetSysClockFreq+0x34>
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d003      	beq.n	80035b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80035ae:	e0db      	b.n	8003768 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035b0:	4b73      	ldr	r3, [pc, #460]	; (8003780 <HAL_RCC_GetSysClockFreq+0x204>)
 80035b2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80035b4:	e0db      	b.n	800376e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035b6:	4b72      	ldr	r3, [pc, #456]	; (8003780 <HAL_RCC_GetSysClockFreq+0x204>)
 80035b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80035ba:	e0d8      	b.n	800376e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035bc:	4b6f      	ldr	r3, [pc, #444]	; (800377c <HAL_RCC_GetSysClockFreq+0x200>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035c4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035c6:	4b6d      	ldr	r3, [pc, #436]	; (800377c <HAL_RCC_GetSysClockFreq+0x200>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d063      	beq.n	800369a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035d2:	4b6a      	ldr	r3, [pc, #424]	; (800377c <HAL_RCC_GetSysClockFreq+0x200>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	099b      	lsrs	r3, r3, #6
 80035d8:	2200      	movs	r2, #0
 80035da:	63bb      	str	r3, [r7, #56]	; 0x38
 80035dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80035de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035e4:	633b      	str	r3, [r7, #48]	; 0x30
 80035e6:	2300      	movs	r3, #0
 80035e8:	637b      	str	r3, [r7, #52]	; 0x34
 80035ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80035ee:	4622      	mov	r2, r4
 80035f0:	462b      	mov	r3, r5
 80035f2:	f04f 0000 	mov.w	r0, #0
 80035f6:	f04f 0100 	mov.w	r1, #0
 80035fa:	0159      	lsls	r1, r3, #5
 80035fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003600:	0150      	lsls	r0, r2, #5
 8003602:	4602      	mov	r2, r0
 8003604:	460b      	mov	r3, r1
 8003606:	4621      	mov	r1, r4
 8003608:	1a51      	subs	r1, r2, r1
 800360a:	6139      	str	r1, [r7, #16]
 800360c:	4629      	mov	r1, r5
 800360e:	eb63 0301 	sbc.w	r3, r3, r1
 8003612:	617b      	str	r3, [r7, #20]
 8003614:	f04f 0200 	mov.w	r2, #0
 8003618:	f04f 0300 	mov.w	r3, #0
 800361c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003620:	4659      	mov	r1, fp
 8003622:	018b      	lsls	r3, r1, #6
 8003624:	4651      	mov	r1, sl
 8003626:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800362a:	4651      	mov	r1, sl
 800362c:	018a      	lsls	r2, r1, #6
 800362e:	4651      	mov	r1, sl
 8003630:	ebb2 0801 	subs.w	r8, r2, r1
 8003634:	4659      	mov	r1, fp
 8003636:	eb63 0901 	sbc.w	r9, r3, r1
 800363a:	f04f 0200 	mov.w	r2, #0
 800363e:	f04f 0300 	mov.w	r3, #0
 8003642:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003646:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800364a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800364e:	4690      	mov	r8, r2
 8003650:	4699      	mov	r9, r3
 8003652:	4623      	mov	r3, r4
 8003654:	eb18 0303 	adds.w	r3, r8, r3
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	462b      	mov	r3, r5
 800365c:	eb49 0303 	adc.w	r3, r9, r3
 8003660:	60fb      	str	r3, [r7, #12]
 8003662:	f04f 0200 	mov.w	r2, #0
 8003666:	f04f 0300 	mov.w	r3, #0
 800366a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800366e:	4629      	mov	r1, r5
 8003670:	028b      	lsls	r3, r1, #10
 8003672:	4621      	mov	r1, r4
 8003674:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003678:	4621      	mov	r1, r4
 800367a:	028a      	lsls	r2, r1, #10
 800367c:	4610      	mov	r0, r2
 800367e:	4619      	mov	r1, r3
 8003680:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003682:	2200      	movs	r2, #0
 8003684:	62bb      	str	r3, [r7, #40]	; 0x28
 8003686:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003688:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800368c:	f7fc fdf8 	bl	8000280 <__aeabi_uldivmod>
 8003690:	4602      	mov	r2, r0
 8003692:	460b      	mov	r3, r1
 8003694:	4613      	mov	r3, r2
 8003696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003698:	e058      	b.n	800374c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800369a:	4b38      	ldr	r3, [pc, #224]	; (800377c <HAL_RCC_GetSysClockFreq+0x200>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	099b      	lsrs	r3, r3, #6
 80036a0:	2200      	movs	r2, #0
 80036a2:	4618      	mov	r0, r3
 80036a4:	4611      	mov	r1, r2
 80036a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036aa:	623b      	str	r3, [r7, #32]
 80036ac:	2300      	movs	r3, #0
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
 80036b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80036b4:	4642      	mov	r2, r8
 80036b6:	464b      	mov	r3, r9
 80036b8:	f04f 0000 	mov.w	r0, #0
 80036bc:	f04f 0100 	mov.w	r1, #0
 80036c0:	0159      	lsls	r1, r3, #5
 80036c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036c6:	0150      	lsls	r0, r2, #5
 80036c8:	4602      	mov	r2, r0
 80036ca:	460b      	mov	r3, r1
 80036cc:	4641      	mov	r1, r8
 80036ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80036d2:	4649      	mov	r1, r9
 80036d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80036d8:	f04f 0200 	mov.w	r2, #0
 80036dc:	f04f 0300 	mov.w	r3, #0
 80036e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80036e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80036e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80036ec:	ebb2 040a 	subs.w	r4, r2, sl
 80036f0:	eb63 050b 	sbc.w	r5, r3, fp
 80036f4:	f04f 0200 	mov.w	r2, #0
 80036f8:	f04f 0300 	mov.w	r3, #0
 80036fc:	00eb      	lsls	r3, r5, #3
 80036fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003702:	00e2      	lsls	r2, r4, #3
 8003704:	4614      	mov	r4, r2
 8003706:	461d      	mov	r5, r3
 8003708:	4643      	mov	r3, r8
 800370a:	18e3      	adds	r3, r4, r3
 800370c:	603b      	str	r3, [r7, #0]
 800370e:	464b      	mov	r3, r9
 8003710:	eb45 0303 	adc.w	r3, r5, r3
 8003714:	607b      	str	r3, [r7, #4]
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	f04f 0300 	mov.w	r3, #0
 800371e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003722:	4629      	mov	r1, r5
 8003724:	028b      	lsls	r3, r1, #10
 8003726:	4621      	mov	r1, r4
 8003728:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800372c:	4621      	mov	r1, r4
 800372e:	028a      	lsls	r2, r1, #10
 8003730:	4610      	mov	r0, r2
 8003732:	4619      	mov	r1, r3
 8003734:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003736:	2200      	movs	r2, #0
 8003738:	61bb      	str	r3, [r7, #24]
 800373a:	61fa      	str	r2, [r7, #28]
 800373c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003740:	f7fc fd9e 	bl	8000280 <__aeabi_uldivmod>
 8003744:	4602      	mov	r2, r0
 8003746:	460b      	mov	r3, r1
 8003748:	4613      	mov	r3, r2
 800374a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800374c:	4b0b      	ldr	r3, [pc, #44]	; (800377c <HAL_RCC_GetSysClockFreq+0x200>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	0c1b      	lsrs	r3, r3, #16
 8003752:	f003 0303 	and.w	r3, r3, #3
 8003756:	3301      	adds	r3, #1
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800375c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800375e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003760:	fbb2 f3f3 	udiv	r3, r2, r3
 8003764:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003766:	e002      	b.n	800376e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003768:	4b05      	ldr	r3, [pc, #20]	; (8003780 <HAL_RCC_GetSysClockFreq+0x204>)
 800376a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800376c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800376e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003770:	4618      	mov	r0, r3
 8003772:	3750      	adds	r7, #80	; 0x50
 8003774:	46bd      	mov	sp, r7
 8003776:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800377a:	bf00      	nop
 800377c:	40023800 	.word	0x40023800
 8003780:	00f42400 	.word	0x00f42400

08003784 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003788:	4b03      	ldr	r3, [pc, #12]	; (8003798 <HAL_RCC_GetHCLKFreq+0x14>)
 800378a:	681b      	ldr	r3, [r3, #0]
}
 800378c:	4618      	mov	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	20000000 	.word	0x20000000

0800379c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037a0:	f7ff fff0 	bl	8003784 <HAL_RCC_GetHCLKFreq>
 80037a4:	4602      	mov	r2, r0
 80037a6:	4b05      	ldr	r3, [pc, #20]	; (80037bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	0a9b      	lsrs	r3, r3, #10
 80037ac:	f003 0307 	and.w	r3, r3, #7
 80037b0:	4903      	ldr	r1, [pc, #12]	; (80037c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037b2:	5ccb      	ldrb	r3, [r1, r3]
 80037b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40023800 	.word	0x40023800
 80037c0:	08006d04 	.word	0x08006d04

080037c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80037c8:	f7ff ffdc 	bl	8003784 <HAL_RCC_GetHCLKFreq>
 80037cc:	4602      	mov	r2, r0
 80037ce:	4b05      	ldr	r3, [pc, #20]	; (80037e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	0b5b      	lsrs	r3, r3, #13
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	4903      	ldr	r1, [pc, #12]	; (80037e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037da:	5ccb      	ldrb	r3, [r1, r3]
 80037dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40023800 	.word	0x40023800
 80037e8:	08006d04 	.word	0x08006d04

080037ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e07b      	b.n	80038f6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003802:	2b00      	cmp	r3, #0
 8003804:	d108      	bne.n	8003818 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800380e:	d009      	beq.n	8003824 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	61da      	str	r2, [r3, #28]
 8003816:	e005      	b.n	8003824 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d106      	bne.n	8003844 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f7fe f84e 	bl	80018e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2202      	movs	r2, #2
 8003848:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800385a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800386c:	431a      	orrs	r2, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003876:	431a      	orrs	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	691b      	ldr	r3, [r3, #16]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	431a      	orrs	r2, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	431a      	orrs	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003894:	431a      	orrs	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	69db      	ldr	r3, [r3, #28]
 800389a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a8:	ea42 0103 	orr.w	r1, r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	0c1b      	lsrs	r3, r3, #16
 80038c2:	f003 0104 	and.w	r1, r3, #4
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ca:	f003 0210 	and.w	r2, r3, #16
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	69da      	ldr	r2, [r3, #28]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3708      	adds	r7, #8
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b084      	sub	sp, #16
 8003902:	af00      	add	r7, sp, #0
 8003904:	60f8      	str	r0, [r7, #12]
 8003906:	60b9      	str	r1, [r7, #8]
 8003908:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e038      	b.n	8003986 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d106      	bne.n	800392e <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f7fe f955 	bl	8001bd8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	3308      	adds	r3, #8
 8003936:	4619      	mov	r1, r3
 8003938:	4610      	mov	r0, r2
 800393a:	f001 fdc9 	bl	80054d0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6818      	ldr	r0, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	461a      	mov	r2, r3
 8003948:	68b9      	ldr	r1, [r7, #8]
 800394a:	f001 fe2b 	bl	80055a4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6858      	ldr	r0, [r3, #4]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	689a      	ldr	r2, [r3, #8]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395a:	6879      	ldr	r1, [r7, #4]
 800395c:	f001 fe58 	bl	8005610 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68fa      	ldr	r2, [r7, #12]
 8003966:	6892      	ldr	r2, [r2, #8]
 8003968:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	6892      	ldr	r2, [r2, #8]
 8003974:	f041 0101 	orr.w	r1, r1, #1
 8003978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b082      	sub	sp, #8
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e041      	b.n	8003a24 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d106      	bne.n	80039ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7fd ffdb 	bl	8001970 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2202      	movs	r2, #2
 80039be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	3304      	adds	r3, #4
 80039ca:	4619      	mov	r1, r3
 80039cc:	4610      	mov	r0, r2
 80039ce:	f000 fa27 	bl	8003e20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3708      	adds	r7, #8
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d109      	bne.n	8003a50 <HAL_TIM_PWM_Start+0x24>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	bf14      	ite	ne
 8003a48:	2301      	movne	r3, #1
 8003a4a:	2300      	moveq	r3, #0
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	e022      	b.n	8003a96 <HAL_TIM_PWM_Start+0x6a>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d109      	bne.n	8003a6a <HAL_TIM_PWM_Start+0x3e>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	bf14      	ite	ne
 8003a62:	2301      	movne	r3, #1
 8003a64:	2300      	moveq	r3, #0
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	e015      	b.n	8003a96 <HAL_TIM_PWM_Start+0x6a>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d109      	bne.n	8003a84 <HAL_TIM_PWM_Start+0x58>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	bf14      	ite	ne
 8003a7c:	2301      	movne	r3, #1
 8003a7e:	2300      	moveq	r3, #0
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	e008      	b.n	8003a96 <HAL_TIM_PWM_Start+0x6a>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	bf14      	ite	ne
 8003a90:	2301      	movne	r3, #1
 8003a92:	2300      	moveq	r3, #0
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e07c      	b.n	8003b98 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d104      	bne.n	8003aae <HAL_TIM_PWM_Start+0x82>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003aac:	e013      	b.n	8003ad6 <HAL_TIM_PWM_Start+0xaa>
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	2b04      	cmp	r3, #4
 8003ab2:	d104      	bne.n	8003abe <HAL_TIM_PWM_Start+0x92>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003abc:	e00b      	b.n	8003ad6 <HAL_TIM_PWM_Start+0xaa>
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	2b08      	cmp	r3, #8
 8003ac2:	d104      	bne.n	8003ace <HAL_TIM_PWM_Start+0xa2>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003acc:	e003      	b.n	8003ad6 <HAL_TIM_PWM_Start+0xaa>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2202      	movs	r2, #2
 8003ad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2201      	movs	r2, #1
 8003adc:	6839      	ldr	r1, [r7, #0]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 fbee 	bl	80042c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a2d      	ldr	r2, [pc, #180]	; (8003ba0 <HAL_TIM_PWM_Start+0x174>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d004      	beq.n	8003af8 <HAL_TIM_PWM_Start+0xcc>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a2c      	ldr	r2, [pc, #176]	; (8003ba4 <HAL_TIM_PWM_Start+0x178>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d101      	bne.n	8003afc <HAL_TIM_PWM_Start+0xd0>
 8003af8:	2301      	movs	r3, #1
 8003afa:	e000      	b.n	8003afe <HAL_TIM_PWM_Start+0xd2>
 8003afc:	2300      	movs	r3, #0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d007      	beq.n	8003b12 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b10:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a22      	ldr	r2, [pc, #136]	; (8003ba0 <HAL_TIM_PWM_Start+0x174>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d022      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x136>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b24:	d01d      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x136>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a1f      	ldr	r2, [pc, #124]	; (8003ba8 <HAL_TIM_PWM_Start+0x17c>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d018      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x136>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a1d      	ldr	r2, [pc, #116]	; (8003bac <HAL_TIM_PWM_Start+0x180>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d013      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x136>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a1c      	ldr	r2, [pc, #112]	; (8003bb0 <HAL_TIM_PWM_Start+0x184>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d00e      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x136>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a16      	ldr	r2, [pc, #88]	; (8003ba4 <HAL_TIM_PWM_Start+0x178>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d009      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x136>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a18      	ldr	r2, [pc, #96]	; (8003bb4 <HAL_TIM_PWM_Start+0x188>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d004      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x136>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a16      	ldr	r2, [pc, #88]	; (8003bb8 <HAL_TIM_PWM_Start+0x18c>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d111      	bne.n	8003b86 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0307 	and.w	r3, r3, #7
 8003b6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b06      	cmp	r3, #6
 8003b72:	d010      	beq.n	8003b96 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b84:	e007      	b.n	8003b96 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f042 0201 	orr.w	r2, r2, #1
 8003b94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	40010000 	.word	0x40010000
 8003ba4:	40010400 	.word	0x40010400
 8003ba8:	40000400 	.word	0x40000400
 8003bac:	40000800 	.word	0x40000800
 8003bb0:	40000c00 	.word	0x40000c00
 8003bb4:	40014000 	.word	0x40014000
 8003bb8:	40001800 	.word	0x40001800

08003bbc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	6839      	ldr	r1, [r7, #0]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 fb76 	bl	80042c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a2e      	ldr	r2, [pc, #184]	; (8003c94 <HAL_TIM_PWM_Stop+0xd8>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d004      	beq.n	8003be8 <HAL_TIM_PWM_Stop+0x2c>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a2d      	ldr	r2, [pc, #180]	; (8003c98 <HAL_TIM_PWM_Stop+0xdc>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d101      	bne.n	8003bec <HAL_TIM_PWM_Stop+0x30>
 8003be8:	2301      	movs	r3, #1
 8003bea:	e000      	b.n	8003bee <HAL_TIM_PWM_Stop+0x32>
 8003bec:	2300      	movs	r3, #0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d017      	beq.n	8003c22 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	6a1a      	ldr	r2, [r3, #32]
 8003bf8:	f241 1311 	movw	r3, #4369	; 0x1111
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10f      	bne.n	8003c22 <HAL_TIM_PWM_Stop+0x66>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	6a1a      	ldr	r2, [r3, #32]
 8003c08:	f240 4344 	movw	r3, #1092	; 0x444
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d107      	bne.n	8003c22 <HAL_TIM_PWM_Stop+0x66>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6a1a      	ldr	r2, [r3, #32]
 8003c28:	f241 1311 	movw	r3, #4369	; 0x1111
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d10f      	bne.n	8003c52 <HAL_TIM_PWM_Stop+0x96>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6a1a      	ldr	r2, [r3, #32]
 8003c38:	f240 4344 	movw	r3, #1092	; 0x444
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d107      	bne.n	8003c52 <HAL_TIM_PWM_Stop+0x96>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0201 	bic.w	r2, r2, #1
 8003c50:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d104      	bne.n	8003c62 <HAL_TIM_PWM_Stop+0xa6>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c60:	e013      	b.n	8003c8a <HAL_TIM_PWM_Stop+0xce>
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	2b04      	cmp	r3, #4
 8003c66:	d104      	bne.n	8003c72 <HAL_TIM_PWM_Stop+0xb6>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c70:	e00b      	b.n	8003c8a <HAL_TIM_PWM_Stop+0xce>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	d104      	bne.n	8003c82 <HAL_TIM_PWM_Stop+0xc6>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c80:	e003      	b.n	8003c8a <HAL_TIM_PWM_Stop+0xce>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	40010000 	.word	0x40010000
 8003c98:	40010400 	.word	0x40010400

08003c9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b086      	sub	sp, #24
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d101      	bne.n	8003cba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	e0ae      	b.n	8003e18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b0c      	cmp	r3, #12
 8003cc6:	f200 809f 	bhi.w	8003e08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003cca:	a201      	add	r2, pc, #4	; (adr r2, 8003cd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd0:	08003d05 	.word	0x08003d05
 8003cd4:	08003e09 	.word	0x08003e09
 8003cd8:	08003e09 	.word	0x08003e09
 8003cdc:	08003e09 	.word	0x08003e09
 8003ce0:	08003d45 	.word	0x08003d45
 8003ce4:	08003e09 	.word	0x08003e09
 8003ce8:	08003e09 	.word	0x08003e09
 8003cec:	08003e09 	.word	0x08003e09
 8003cf0:	08003d87 	.word	0x08003d87
 8003cf4:	08003e09 	.word	0x08003e09
 8003cf8:	08003e09 	.word	0x08003e09
 8003cfc:	08003e09 	.word	0x08003e09
 8003d00:	08003dc7 	.word	0x08003dc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68b9      	ldr	r1, [r7, #8]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f000 f928 	bl	8003f60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699a      	ldr	r2, [r3, #24]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f042 0208 	orr.w	r2, r2, #8
 8003d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f022 0204 	bic.w	r2, r2, #4
 8003d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6999      	ldr	r1, [r3, #24]
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	691a      	ldr	r2, [r3, #16]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	619a      	str	r2, [r3, #24]
      break;
 8003d42:	e064      	b.n	8003e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68b9      	ldr	r1, [r7, #8]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f000 f978 	bl	8004040 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	699a      	ldr	r2, [r3, #24]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	699a      	ldr	r2, [r3, #24]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6999      	ldr	r1, [r3, #24]
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	021a      	lsls	r2, r3, #8
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	619a      	str	r2, [r3, #24]
      break;
 8003d84:	e043      	b.n	8003e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68b9      	ldr	r1, [r7, #8]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f000 f9cd 	bl	800412c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	69da      	ldr	r2, [r3, #28]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f042 0208 	orr.w	r2, r2, #8
 8003da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	69da      	ldr	r2, [r3, #28]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0204 	bic.w	r2, r2, #4
 8003db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	69d9      	ldr	r1, [r3, #28]
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	691a      	ldr	r2, [r3, #16]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	61da      	str	r2, [r3, #28]
      break;
 8003dc4:	e023      	b.n	8003e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68b9      	ldr	r1, [r7, #8]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f000 fa21 	bl	8004214 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	69da      	ldr	r2, [r3, #28]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003de0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	69da      	ldr	r2, [r3, #28]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003df0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	69d9      	ldr	r1, [r3, #28]
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	021a      	lsls	r2, r3, #8
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	430a      	orrs	r2, r1
 8003e04:	61da      	str	r2, [r3, #28]
      break;
 8003e06:	e002      	b.n	8003e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	75fb      	strb	r3, [r7, #23]
      break;
 8003e0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3718      	adds	r7, #24
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a40      	ldr	r2, [pc, #256]	; (8003f34 <TIM_Base_SetConfig+0x114>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d013      	beq.n	8003e60 <TIM_Base_SetConfig+0x40>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e3e:	d00f      	beq.n	8003e60 <TIM_Base_SetConfig+0x40>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a3d      	ldr	r2, [pc, #244]	; (8003f38 <TIM_Base_SetConfig+0x118>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d00b      	beq.n	8003e60 <TIM_Base_SetConfig+0x40>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a3c      	ldr	r2, [pc, #240]	; (8003f3c <TIM_Base_SetConfig+0x11c>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d007      	beq.n	8003e60 <TIM_Base_SetConfig+0x40>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a3b      	ldr	r2, [pc, #236]	; (8003f40 <TIM_Base_SetConfig+0x120>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d003      	beq.n	8003e60 <TIM_Base_SetConfig+0x40>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a3a      	ldr	r2, [pc, #232]	; (8003f44 <TIM_Base_SetConfig+0x124>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d108      	bne.n	8003e72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a2f      	ldr	r2, [pc, #188]	; (8003f34 <TIM_Base_SetConfig+0x114>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d02b      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e80:	d027      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a2c      	ldr	r2, [pc, #176]	; (8003f38 <TIM_Base_SetConfig+0x118>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d023      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a2b      	ldr	r2, [pc, #172]	; (8003f3c <TIM_Base_SetConfig+0x11c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d01f      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a2a      	ldr	r2, [pc, #168]	; (8003f40 <TIM_Base_SetConfig+0x120>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d01b      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a29      	ldr	r2, [pc, #164]	; (8003f44 <TIM_Base_SetConfig+0x124>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d017      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a28      	ldr	r2, [pc, #160]	; (8003f48 <TIM_Base_SetConfig+0x128>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d013      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a27      	ldr	r2, [pc, #156]	; (8003f4c <TIM_Base_SetConfig+0x12c>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d00f      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a26      	ldr	r2, [pc, #152]	; (8003f50 <TIM_Base_SetConfig+0x130>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d00b      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a25      	ldr	r2, [pc, #148]	; (8003f54 <TIM_Base_SetConfig+0x134>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d007      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a24      	ldr	r2, [pc, #144]	; (8003f58 <TIM_Base_SetConfig+0x138>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d003      	beq.n	8003ed2 <TIM_Base_SetConfig+0xb2>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a23      	ldr	r2, [pc, #140]	; (8003f5c <TIM_Base_SetConfig+0x13c>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d108      	bne.n	8003ee4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ed8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68fa      	ldr	r2, [r7, #12]
 8003ef6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a0a      	ldr	r2, [pc, #40]	; (8003f34 <TIM_Base_SetConfig+0x114>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d003      	beq.n	8003f18 <TIM_Base_SetConfig+0xf8>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a0c      	ldr	r2, [pc, #48]	; (8003f44 <TIM_Base_SetConfig+0x124>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d103      	bne.n	8003f20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	615a      	str	r2, [r3, #20]
}
 8003f26:	bf00      	nop
 8003f28:	3714      	adds	r7, #20
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	40010000 	.word	0x40010000
 8003f38:	40000400 	.word	0x40000400
 8003f3c:	40000800 	.word	0x40000800
 8003f40:	40000c00 	.word	0x40000c00
 8003f44:	40010400 	.word	0x40010400
 8003f48:	40014000 	.word	0x40014000
 8003f4c:	40014400 	.word	0x40014400
 8003f50:	40014800 	.word	0x40014800
 8003f54:	40001800 	.word	0x40001800
 8003f58:	40001c00 	.word	0x40001c00
 8003f5c:	40002000 	.word	0x40002000

08003f60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b087      	sub	sp, #28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	f023 0201 	bic.w	r2, r3, #1
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	699b      	ldr	r3, [r3, #24]
 8003f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f023 0303 	bic.w	r3, r3, #3
 8003f96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	f023 0302 	bic.w	r3, r3, #2
 8003fa8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a20      	ldr	r2, [pc, #128]	; (8004038 <TIM_OC1_SetConfig+0xd8>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d003      	beq.n	8003fc4 <TIM_OC1_SetConfig+0x64>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	4a1f      	ldr	r2, [pc, #124]	; (800403c <TIM_OC1_SetConfig+0xdc>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d10c      	bne.n	8003fde <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	f023 0308 	bic.w	r3, r3, #8
 8003fca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f023 0304 	bic.w	r3, r3, #4
 8003fdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a15      	ldr	r2, [pc, #84]	; (8004038 <TIM_OC1_SetConfig+0xd8>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d003      	beq.n	8003fee <TIM_OC1_SetConfig+0x8e>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a14      	ldr	r2, [pc, #80]	; (800403c <TIM_OC1_SetConfig+0xdc>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d111      	bne.n	8004012 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ff4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	4313      	orrs	r3, r2
 8004006:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	4313      	orrs	r3, r2
 8004010:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685a      	ldr	r2, [r3, #4]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	621a      	str	r2, [r3, #32]
}
 800402c:	bf00      	nop
 800402e:	371c      	adds	r7, #28
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	40010000 	.word	0x40010000
 800403c:	40010400 	.word	0x40010400

08004040 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004040:	b480      	push	{r7}
 8004042:	b087      	sub	sp, #28
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	f023 0210 	bic.w	r2, r3, #16
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a1b      	ldr	r3, [r3, #32]
 800405a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800406e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004076:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	021b      	lsls	r3, r3, #8
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	4313      	orrs	r3, r2
 8004082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	f023 0320 	bic.w	r3, r3, #32
 800408a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	4313      	orrs	r3, r2
 8004096:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a22      	ldr	r2, [pc, #136]	; (8004124 <TIM_OC2_SetConfig+0xe4>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d003      	beq.n	80040a8 <TIM_OC2_SetConfig+0x68>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a21      	ldr	r2, [pc, #132]	; (8004128 <TIM_OC2_SetConfig+0xe8>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d10d      	bne.n	80040c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a17      	ldr	r2, [pc, #92]	; (8004124 <TIM_OC2_SetConfig+0xe4>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d003      	beq.n	80040d4 <TIM_OC2_SetConfig+0x94>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a16      	ldr	r2, [pc, #88]	; (8004128 <TIM_OC2_SetConfig+0xe8>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d113      	bne.n	80040fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	697a      	ldr	r2, [r7, #20]
 8004114:	621a      	str	r2, [r3, #32]
}
 8004116:	bf00      	nop
 8004118:	371c      	adds	r7, #28
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	40010000 	.word	0x40010000
 8004128:	40010400 	.word	0x40010400

0800412c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800412c:	b480      	push	{r7}
 800412e:	b087      	sub	sp, #28
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	69db      	ldr	r3, [r3, #28]
 8004152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800415a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f023 0303 	bic.w	r3, r3, #3
 8004162:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	4313      	orrs	r3, r2
 800416c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004174:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	021b      	lsls	r3, r3, #8
 800417c:	697a      	ldr	r2, [r7, #20]
 800417e:	4313      	orrs	r3, r2
 8004180:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a21      	ldr	r2, [pc, #132]	; (800420c <TIM_OC3_SetConfig+0xe0>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d003      	beq.n	8004192 <TIM_OC3_SetConfig+0x66>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a20      	ldr	r2, [pc, #128]	; (8004210 <TIM_OC3_SetConfig+0xe4>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d10d      	bne.n	80041ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004198:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	021b      	lsls	r3, r3, #8
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a16      	ldr	r2, [pc, #88]	; (800420c <TIM_OC3_SetConfig+0xe0>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d003      	beq.n	80041be <TIM_OC3_SetConfig+0x92>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a15      	ldr	r2, [pc, #84]	; (8004210 <TIM_OC3_SetConfig+0xe4>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d113      	bne.n	80041e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	011b      	lsls	r3, r3, #4
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	621a      	str	r2, [r3, #32]
}
 8004200:	bf00      	nop
 8004202:	371c      	adds	r7, #28
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	40010000 	.word	0x40010000
 8004210:	40010400 	.word	0x40010400

08004214 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a1b      	ldr	r3, [r3, #32]
 8004222:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800424a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	021b      	lsls	r3, r3, #8
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	4313      	orrs	r3, r2
 8004256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800425e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	031b      	lsls	r3, r3, #12
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4313      	orrs	r3, r2
 800426a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a12      	ldr	r2, [pc, #72]	; (80042b8 <TIM_OC4_SetConfig+0xa4>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d003      	beq.n	800427c <TIM_OC4_SetConfig+0x68>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a11      	ldr	r2, [pc, #68]	; (80042bc <TIM_OC4_SetConfig+0xa8>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d109      	bne.n	8004290 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004282:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	019b      	lsls	r3, r3, #6
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	4313      	orrs	r3, r2
 800428e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	685a      	ldr	r2, [r3, #4]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	621a      	str	r2, [r3, #32]
}
 80042aa:	bf00      	nop
 80042ac:	371c      	adds	r7, #28
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	40010000 	.word	0x40010000
 80042bc:	40010400 	.word	0x40010400

080042c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f003 031f 	and.w	r3, r3, #31
 80042d2:	2201      	movs	r2, #1
 80042d4:	fa02 f303 	lsl.w	r3, r2, r3
 80042d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6a1a      	ldr	r2, [r3, #32]
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	43db      	mvns	r3, r3
 80042e2:	401a      	ands	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6a1a      	ldr	r2, [r3, #32]
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	f003 031f 	and.w	r3, r3, #31
 80042f2:	6879      	ldr	r1, [r7, #4]
 80042f4:	fa01 f303 	lsl.w	r3, r1, r3
 80042f8:	431a      	orrs	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	621a      	str	r2, [r3, #32]
}
 80042fe:	bf00      	nop
 8004300:	371c      	adds	r7, #28
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
	...

0800430c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800431c:	2b01      	cmp	r3, #1
 800431e:	d101      	bne.n	8004324 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004320:	2302      	movs	r3, #2
 8004322:	e05a      	b.n	80043da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2202      	movs	r2, #2
 8004330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800434a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	4313      	orrs	r3, r2
 8004354:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a21      	ldr	r2, [pc, #132]	; (80043e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d022      	beq.n	80043ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004370:	d01d      	beq.n	80043ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a1d      	ldr	r2, [pc, #116]	; (80043ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d018      	beq.n	80043ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a1b      	ldr	r2, [pc, #108]	; (80043f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d013      	beq.n	80043ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a1a      	ldr	r2, [pc, #104]	; (80043f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d00e      	beq.n	80043ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a18      	ldr	r2, [pc, #96]	; (80043f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d009      	beq.n	80043ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a17      	ldr	r2, [pc, #92]	; (80043fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d004      	beq.n	80043ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a15      	ldr	r2, [pc, #84]	; (8004400 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d10c      	bne.n	80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	4313      	orrs	r3, r2
 80043be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3714      	adds	r7, #20
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	40010000 	.word	0x40010000
 80043ec:	40000400 	.word	0x40000400
 80043f0:	40000800 	.word	0x40000800
 80043f4:	40000c00 	.word	0x40000c00
 80043f8:	40010400 	.word	0x40010400
 80043fc:	40014000 	.word	0x40014000
 8004400:	40001800 	.word	0x40001800

08004404 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800440e:	2300      	movs	r3, #0
 8004410:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004418:	2b01      	cmp	r3, #1
 800441a:	d101      	bne.n	8004420 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800441c:	2302      	movs	r3, #2
 800441e:	e03d      	b.n	800449c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	4313      	orrs	r3, r2
 8004434:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	4313      	orrs	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	4313      	orrs	r3, r2
 8004450:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4313      	orrs	r3, r2
 800445e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	4313      	orrs	r3, r2
 800446c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	4313      	orrs	r3, r2
 800447a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	69db      	ldr	r3, [r3, #28]
 8004486:	4313      	orrs	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	4618      	mov	r0, r3
 800449e:	3714      	adds	r7, #20
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e03f      	b.n	800453a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d106      	bne.n	80044d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7fd faaa 	bl	8001a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2224      	movs	r2, #36	; 0x24
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68da      	ldr	r2, [r3, #12]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f000 fd7b 	bl	8004fe8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	691a      	ldr	r2, [r3, #16]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004500:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	695a      	ldr	r2, [r3, #20]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004510:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68da      	ldr	r2, [r3, #12]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004520:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2220      	movs	r2, #32
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2220      	movs	r2, #32
 8004534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3708      	adds	r7, #8
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b08a      	sub	sp, #40	; 0x28
 8004546:	af02      	add	r7, sp, #8
 8004548:	60f8      	str	r0, [r7, #12]
 800454a:	60b9      	str	r1, [r7, #8]
 800454c:	603b      	str	r3, [r7, #0]
 800454e:	4613      	mov	r3, r2
 8004550:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004552:	2300      	movs	r3, #0
 8004554:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b20      	cmp	r3, #32
 8004560:	d17c      	bne.n	800465c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d002      	beq.n	800456e <HAL_UART_Transmit+0x2c>
 8004568:	88fb      	ldrh	r3, [r7, #6]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d101      	bne.n	8004572 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e075      	b.n	800465e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004578:	2b01      	cmp	r3, #1
 800457a:	d101      	bne.n	8004580 <HAL_UART_Transmit+0x3e>
 800457c:	2302      	movs	r3, #2
 800457e:	e06e      	b.n	800465e <HAL_UART_Transmit+0x11c>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2200      	movs	r2, #0
 800458c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2221      	movs	r2, #33	; 0x21
 8004592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004596:	f7fd ffad 	bl	80024f4 <HAL_GetTick>
 800459a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	88fa      	ldrh	r2, [r7, #6]
 80045a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	88fa      	ldrh	r2, [r7, #6]
 80045a6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045b0:	d108      	bne.n	80045c4 <HAL_UART_Transmit+0x82>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d104      	bne.n	80045c4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80045ba:	2300      	movs	r3, #0
 80045bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	61bb      	str	r3, [r7, #24]
 80045c2:	e003      	b.n	80045cc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045c8:	2300      	movs	r3, #0
 80045ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80045d4:	e02a      	b.n	800462c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	2200      	movs	r2, #0
 80045de:	2180      	movs	r1, #128	; 0x80
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f000 faf9 	bl	8004bd8 <UART_WaitOnFlagUntilTimeout>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e036      	b.n	800465e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10b      	bne.n	800460e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	881b      	ldrh	r3, [r3, #0]
 80045fa:	461a      	mov	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004604:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	3302      	adds	r3, #2
 800460a:	61bb      	str	r3, [r7, #24]
 800460c:	e007      	b.n	800461e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	781a      	ldrb	r2, [r3, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	3301      	adds	r3, #1
 800461c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004622:	b29b      	uxth	r3, r3
 8004624:	3b01      	subs	r3, #1
 8004626:	b29a      	uxth	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004630:	b29b      	uxth	r3, r3
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1cf      	bne.n	80045d6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	9300      	str	r3, [sp, #0]
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2200      	movs	r2, #0
 800463e:	2140      	movs	r1, #64	; 0x40
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f000 fac9 	bl	8004bd8 <UART_WaitOnFlagUntilTimeout>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e006      	b.n	800465e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2220      	movs	r2, #32
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004658:	2300      	movs	r3, #0
 800465a:	e000      	b.n	800465e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800465c:	2302      	movs	r3, #2
  }
}
 800465e:	4618      	mov	r0, r3
 8004660:	3720      	adds	r7, #32
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
	...

08004668 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b0ba      	sub	sp, #232	; 0xe8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800468e:	2300      	movs	r3, #0
 8004690:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004694:	2300      	movs	r3, #0
 8004696:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800469a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80046a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10f      	bne.n	80046ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046b2:	f003 0320 	and.w	r3, r3, #32
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d009      	beq.n	80046ce <HAL_UART_IRQHandler+0x66>
 80046ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046be:	f003 0320 	and.w	r3, r3, #32
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 fbd3 	bl	8004e72 <UART_Receive_IT>
      return;
 80046cc:	e256      	b.n	8004b7c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80046ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	f000 80de 	beq.w	8004894 <HAL_UART_IRQHandler+0x22c>
 80046d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046dc:	f003 0301 	and.w	r3, r3, #1
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d106      	bne.n	80046f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80046e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046e8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 80d1 	beq.w	8004894 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80046f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00b      	beq.n	8004716 <HAL_UART_IRQHandler+0xae>
 80046fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004706:	2b00      	cmp	r3, #0
 8004708:	d005      	beq.n	8004716 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	f043 0201 	orr.w	r2, r3, #1
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800471a:	f003 0304 	and.w	r3, r3, #4
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00b      	beq.n	800473a <HAL_UART_IRQHandler+0xd2>
 8004722:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	2b00      	cmp	r3, #0
 800472c:	d005      	beq.n	800473a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004732:	f043 0202 	orr.w	r2, r3, #2
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800473a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00b      	beq.n	800475e <HAL_UART_IRQHandler+0xf6>
 8004746:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	2b00      	cmp	r3, #0
 8004750:	d005      	beq.n	800475e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	f043 0204 	orr.w	r2, r3, #4
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800475e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004762:	f003 0308 	and.w	r3, r3, #8
 8004766:	2b00      	cmp	r3, #0
 8004768:	d011      	beq.n	800478e <HAL_UART_IRQHandler+0x126>
 800476a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800476e:	f003 0320 	and.w	r3, r3, #32
 8004772:	2b00      	cmp	r3, #0
 8004774:	d105      	bne.n	8004782 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004776:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	d005      	beq.n	800478e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004786:	f043 0208 	orr.w	r2, r3, #8
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 81ed 	beq.w	8004b72 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004798:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800479c:	f003 0320 	and.w	r3, r3, #32
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d008      	beq.n	80047b6 <HAL_UART_IRQHandler+0x14e>
 80047a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047a8:	f003 0320 	and.w	r3, r3, #32
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d002      	beq.n	80047b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 fb5e 	bl	8004e72 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	695b      	ldr	r3, [r3, #20]
 80047bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047c0:	2b40      	cmp	r3, #64	; 0x40
 80047c2:	bf0c      	ite	eq
 80047c4:	2301      	moveq	r3, #1
 80047c6:	2300      	movne	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d2:	f003 0308 	and.w	r3, r3, #8
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d103      	bne.n	80047e2 <HAL_UART_IRQHandler+0x17a>
 80047da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d04f      	beq.n	8004882 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 fa66 	bl	8004cb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f2:	2b40      	cmp	r3, #64	; 0x40
 80047f4:	d141      	bne.n	800487a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	3314      	adds	r3, #20
 80047fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004800:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004804:	e853 3f00 	ldrex	r3, [r3]
 8004808:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800480c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004810:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004814:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	3314      	adds	r3, #20
 800481e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004822:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004826:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800482e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004832:	e841 2300 	strex	r3, r2, [r1]
 8004836:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800483a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1d9      	bne.n	80047f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004846:	2b00      	cmp	r3, #0
 8004848:	d013      	beq.n	8004872 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484e:	4a7d      	ldr	r2, [pc, #500]	; (8004a44 <HAL_UART_IRQHandler+0x3dc>)
 8004850:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004856:	4618      	mov	r0, r3
 8004858:	f7fd fffd 	bl	8002856 <HAL_DMA_Abort_IT>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d016      	beq.n	8004890 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004866:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800486c:	4610      	mov	r0, r2
 800486e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004870:	e00e      	b.n	8004890 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f99a 	bl	8004bac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004878:	e00a      	b.n	8004890 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f996 	bl	8004bac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004880:	e006      	b.n	8004890 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 f992 	bl	8004bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800488e:	e170      	b.n	8004b72 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004890:	bf00      	nop
    return;
 8004892:	e16e      	b.n	8004b72 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004898:	2b01      	cmp	r3, #1
 800489a:	f040 814a 	bne.w	8004b32 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800489e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048a2:	f003 0310 	and.w	r3, r3, #16
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 8143 	beq.w	8004b32 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80048ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048b0:	f003 0310 	and.w	r3, r3, #16
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 813c 	beq.w	8004b32 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048ba:	2300      	movs	r3, #0
 80048bc:	60bb      	str	r3, [r7, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	60bb      	str	r3, [r7, #8]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	60bb      	str	r3, [r7, #8]
 80048ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048da:	2b40      	cmp	r3, #64	; 0x40
 80048dc:	f040 80b4 	bne.w	8004a48 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80048ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	f000 8140 	beq.w	8004b76 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80048fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80048fe:	429a      	cmp	r2, r3
 8004900:	f080 8139 	bcs.w	8004b76 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800490a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004916:	f000 8088 	beq.w	8004a2a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	330c      	adds	r3, #12
 8004920:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004924:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004928:	e853 3f00 	ldrex	r3, [r3]
 800492c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004930:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004938:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	330c      	adds	r3, #12
 8004942:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004946:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800494a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004952:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004956:	e841 2300 	strex	r3, r2, [r1]
 800495a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800495e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1d9      	bne.n	800491a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	3314      	adds	r3, #20
 800496c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004970:	e853 3f00 	ldrex	r3, [r3]
 8004974:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004976:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004978:	f023 0301 	bic.w	r3, r3, #1
 800497c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	3314      	adds	r3, #20
 8004986:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800498a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800498e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004990:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004992:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004996:	e841 2300 	strex	r3, r2, [r1]
 800499a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800499c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1e1      	bne.n	8004966 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	3314      	adds	r3, #20
 80049a8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049ac:	e853 3f00 	ldrex	r3, [r3]
 80049b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80049b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	3314      	adds	r3, #20
 80049c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80049c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80049c8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80049cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80049ce:	e841 2300 	strex	r3, r2, [r1]
 80049d2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80049d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1e3      	bne.n	80049a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2220      	movs	r2, #32
 80049de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	330c      	adds	r3, #12
 80049ee:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049f2:	e853 3f00 	ldrex	r3, [r3]
 80049f6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80049f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049fa:	f023 0310 	bic.w	r3, r3, #16
 80049fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	330c      	adds	r3, #12
 8004a08:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004a0c:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a0e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a10:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a12:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a14:	e841 2300 	strex	r3, r2, [r1]
 8004a18:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004a1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1e3      	bne.n	80049e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7fd fea6 	bl	8002776 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	4619      	mov	r1, r3
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f8c0 	bl	8004bc0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a40:	e099      	b.n	8004b76 <HAL_UART_IRQHandler+0x50e>
 8004a42:	bf00      	nop
 8004a44:	08004d7b 	.word	0x08004d7b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f000 808b 	beq.w	8004b7a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004a64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 8086 	beq.w	8004b7a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	330c      	adds	r3, #12
 8004a74:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a78:	e853 3f00 	ldrex	r3, [r3]
 8004a7c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004a7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	330c      	adds	r3, #12
 8004a8e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004a92:	647a      	str	r2, [r7, #68]	; 0x44
 8004a94:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a96:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a9a:	e841 2300 	strex	r3, r2, [r1]
 8004a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1e3      	bne.n	8004a6e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	3314      	adds	r3, #20
 8004aac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab0:	e853 3f00 	ldrex	r3, [r3]
 8004ab4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ab6:	6a3b      	ldr	r3, [r7, #32]
 8004ab8:	f023 0301 	bic.w	r3, r3, #1
 8004abc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3314      	adds	r3, #20
 8004ac6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004aca:	633a      	str	r2, [r7, #48]	; 0x30
 8004acc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ace:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ad2:	e841 2300 	strex	r3, r2, [r1]
 8004ad6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1e3      	bne.n	8004aa6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	330c      	adds	r3, #12
 8004af2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	e853 3f00 	ldrex	r3, [r3]
 8004afa:	60fb      	str	r3, [r7, #12]
   return(result);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0310 	bic.w	r3, r3, #16
 8004b02:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	330c      	adds	r3, #12
 8004b0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004b10:	61fa      	str	r2, [r7, #28]
 8004b12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b14:	69b9      	ldr	r1, [r7, #24]
 8004b16:	69fa      	ldr	r2, [r7, #28]
 8004b18:	e841 2300 	strex	r3, r2, [r1]
 8004b1c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1e3      	bne.n	8004aec <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b28:	4619      	mov	r1, r3
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f848 	bl	8004bc0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b30:	e023      	b.n	8004b7a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d009      	beq.n	8004b52 <HAL_UART_IRQHandler+0x4ea>
 8004b3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d003      	beq.n	8004b52 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f929 	bl	8004da2 <UART_Transmit_IT>
    return;
 8004b50:	e014      	b.n	8004b7c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00e      	beq.n	8004b7c <HAL_UART_IRQHandler+0x514>
 8004b5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d008      	beq.n	8004b7c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f969 	bl	8004e42 <UART_EndTransmit_IT>
    return;
 8004b70:	e004      	b.n	8004b7c <HAL_UART_IRQHandler+0x514>
    return;
 8004b72:	bf00      	nop
 8004b74:	e002      	b.n	8004b7c <HAL_UART_IRQHandler+0x514>
      return;
 8004b76:	bf00      	nop
 8004b78:	e000      	b.n	8004b7c <HAL_UART_IRQHandler+0x514>
      return;
 8004b7a:	bf00      	nop
  }
}
 8004b7c:	37e8      	adds	r7, #232	; 0xe8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop

08004b84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b090      	sub	sp, #64	; 0x40
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	603b      	str	r3, [r7, #0]
 8004be4:	4613      	mov	r3, r2
 8004be6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004be8:	e050      	b.n	8004c8c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf0:	d04c      	beq.n	8004c8c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004bf2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d007      	beq.n	8004c08 <UART_WaitOnFlagUntilTimeout+0x30>
 8004bf8:	f7fd fc7c 	bl	80024f4 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d241      	bcs.n	8004c8c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	330c      	adds	r3, #12
 8004c0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c12:	e853 3f00 	ldrex	r3, [r3]
 8004c16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	330c      	adds	r3, #12
 8004c26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c28:	637a      	str	r2, [r7, #52]	; 0x34
 8004c2a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c30:	e841 2300 	strex	r3, r2, [r1]
 8004c34:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1e5      	bne.n	8004c08 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	3314      	adds	r3, #20
 8004c42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	e853 3f00 	ldrex	r3, [r3]
 8004c4a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	f023 0301 	bic.w	r3, r3, #1
 8004c52:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	3314      	adds	r3, #20
 8004c5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c5c:	623a      	str	r2, [r7, #32]
 8004c5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c60:	69f9      	ldr	r1, [r7, #28]
 8004c62:	6a3a      	ldr	r2, [r7, #32]
 8004c64:	e841 2300 	strex	r3, r2, [r1]
 8004c68:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1e5      	bne.n	8004c3c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2220      	movs	r2, #32
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e00f      	b.n	8004cac <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	4013      	ands	r3, r2
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	bf0c      	ite	eq
 8004c9c:	2301      	moveq	r3, #1
 8004c9e:	2300      	movne	r3, #0
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	79fb      	ldrb	r3, [r7, #7]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d09f      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3740      	adds	r7, #64	; 0x40
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b095      	sub	sp, #84	; 0x54
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	330c      	adds	r3, #12
 8004cc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cc6:	e853 3f00 	ldrex	r3, [r3]
 8004cca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004cd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	330c      	adds	r3, #12
 8004cda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cdc:	643a      	str	r2, [r7, #64]	; 0x40
 8004cde:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004ce2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ce4:	e841 2300 	strex	r3, r2, [r1]
 8004ce8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1e5      	bne.n	8004cbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	3314      	adds	r3, #20
 8004cf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf8:	6a3b      	ldr	r3, [r7, #32]
 8004cfa:	e853 3f00 	ldrex	r3, [r3]
 8004cfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	f023 0301 	bic.w	r3, r3, #1
 8004d06:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	3314      	adds	r3, #20
 8004d0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d18:	e841 2300 	strex	r3, r2, [r1]
 8004d1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1e5      	bne.n	8004cf0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d119      	bne.n	8004d60 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	330c      	adds	r3, #12
 8004d32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	e853 3f00 	ldrex	r3, [r3]
 8004d3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	f023 0310 	bic.w	r3, r3, #16
 8004d42:	647b      	str	r3, [r7, #68]	; 0x44
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	330c      	adds	r3, #12
 8004d4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d4c:	61ba      	str	r2, [r7, #24]
 8004d4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d50:	6979      	ldr	r1, [r7, #20]
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	e841 2300 	strex	r3, r2, [r1]
 8004d58:	613b      	str	r3, [r7, #16]
   return(result);
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d1e5      	bne.n	8004d2c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2220      	movs	r2, #32
 8004d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d6e:	bf00      	nop
 8004d70:	3754      	adds	r7, #84	; 0x54
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr

08004d7a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b084      	sub	sp, #16
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f7ff ff09 	bl	8004bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d9a:	bf00      	nop
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b085      	sub	sp, #20
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	2b21      	cmp	r3, #33	; 0x21
 8004db4:	d13e      	bne.n	8004e34 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dbe:	d114      	bne.n	8004dea <UART_Transmit_IT+0x48>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d110      	bne.n	8004dea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	881b      	ldrh	r3, [r3, #0]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ddc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	1c9a      	adds	r2, r3, #2
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	621a      	str	r2, [r3, #32]
 8004de8:	e008      	b.n	8004dfc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	1c59      	adds	r1, r3, #1
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6211      	str	r1, [r2, #32]
 8004df4:	781a      	ldrb	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	3b01      	subs	r3, #1
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	4619      	mov	r1, r3
 8004e0a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10f      	bne.n	8004e30 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68da      	ldr	r2, [r3, #12]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e1e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68da      	ldr	r2, [r3, #12]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e2e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e30:	2300      	movs	r3, #0
 8004e32:	e000      	b.n	8004e36 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e34:	2302      	movs	r3, #2
  }
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	b082      	sub	sp, #8
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68da      	ldr	r2, [r3, #12]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e58:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f7ff fe8e 	bl	8004b84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b08c      	sub	sp, #48	; 0x30
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b22      	cmp	r3, #34	; 0x22
 8004e84:	f040 80ab 	bne.w	8004fde <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e90:	d117      	bne.n	8004ec2 <UART_Receive_IT+0x50>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d113      	bne.n	8004ec2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eb4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eba:	1c9a      	adds	r2, r3, #2
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	629a      	str	r2, [r3, #40]	; 0x28
 8004ec0:	e026      	b.n	8004f10 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed4:	d007      	beq.n	8004ee6 <UART_Receive_IT+0x74>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10a      	bne.n	8004ef4 <UART_Receive_IT+0x82>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d106      	bne.n	8004ef4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	b2da      	uxtb	r2, r3
 8004eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef0:	701a      	strb	r2, [r3, #0]
 8004ef2:	e008      	b.n	8004f06 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f00:	b2da      	uxtb	r2, r3
 8004f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f04:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f0a:	1c5a      	adds	r2, r3, #1
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	3b01      	subs	r3, #1
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d15a      	bne.n	8004fda <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68da      	ldr	r2, [r3, #12]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0220 	bic.w	r2, r2, #32
 8004f32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	695a      	ldr	r2, [r3, #20]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0201 	bic.w	r2, r2, #1
 8004f52:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2220      	movs	r2, #32
 8004f58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d135      	bne.n	8004fd0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	330c      	adds	r3, #12
 8004f70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	e853 3f00 	ldrex	r3, [r3]
 8004f78:	613b      	str	r3, [r7, #16]
   return(result);
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	f023 0310 	bic.w	r3, r3, #16
 8004f80:	627b      	str	r3, [r7, #36]	; 0x24
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	330c      	adds	r3, #12
 8004f88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f8a:	623a      	str	r2, [r7, #32]
 8004f8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8e:	69f9      	ldr	r1, [r7, #28]
 8004f90:	6a3a      	ldr	r2, [r7, #32]
 8004f92:	e841 2300 	strex	r3, r2, [r1]
 8004f96:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1e5      	bne.n	8004f6a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0310 	and.w	r3, r3, #16
 8004fa8:	2b10      	cmp	r3, #16
 8004faa:	d10a      	bne.n	8004fc2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fac:	2300      	movs	r3, #0
 8004fae:	60fb      	str	r3, [r7, #12]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	60fb      	str	r3, [r7, #12]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	60fb      	str	r3, [r7, #12]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f7ff fdf9 	bl	8004bc0 <HAL_UARTEx_RxEventCallback>
 8004fce:	e002      	b.n	8004fd6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f7ff fde1 	bl	8004b98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	e002      	b.n	8004fe0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	e000      	b.n	8004fe0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004fde:	2302      	movs	r3, #2
  }
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3730      	adds	r7, #48	; 0x30
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fe8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fec:	b0c0      	sub	sp, #256	; 0x100
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005004:	68d9      	ldr	r1, [r3, #12]
 8005006:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	ea40 0301 	orr.w	r3, r0, r1
 8005010:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005016:	689a      	ldr	r2, [r3, #8]
 8005018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	431a      	orrs	r2, r3
 8005020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	431a      	orrs	r2, r3
 8005028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800502c:	69db      	ldr	r3, [r3, #28]
 800502e:	4313      	orrs	r3, r2
 8005030:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005040:	f021 010c 	bic.w	r1, r1, #12
 8005044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800504e:	430b      	orrs	r3, r1
 8005050:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800505e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005062:	6999      	ldr	r1, [r3, #24]
 8005064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	ea40 0301 	orr.w	r3, r0, r1
 800506e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	4b8f      	ldr	r3, [pc, #572]	; (80052b4 <UART_SetConfig+0x2cc>)
 8005078:	429a      	cmp	r2, r3
 800507a:	d005      	beq.n	8005088 <UART_SetConfig+0xa0>
 800507c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	4b8d      	ldr	r3, [pc, #564]	; (80052b8 <UART_SetConfig+0x2d0>)
 8005084:	429a      	cmp	r2, r3
 8005086:	d104      	bne.n	8005092 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005088:	f7fe fb9c 	bl	80037c4 <HAL_RCC_GetPCLK2Freq>
 800508c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005090:	e003      	b.n	800509a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005092:	f7fe fb83 	bl	800379c <HAL_RCC_GetPCLK1Freq>
 8005096:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800509a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800509e:	69db      	ldr	r3, [r3, #28]
 80050a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050a4:	f040 810c 	bne.w	80052c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050ac:	2200      	movs	r2, #0
 80050ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80050b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80050b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80050ba:	4622      	mov	r2, r4
 80050bc:	462b      	mov	r3, r5
 80050be:	1891      	adds	r1, r2, r2
 80050c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80050c2:	415b      	adcs	r3, r3
 80050c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80050ca:	4621      	mov	r1, r4
 80050cc:	eb12 0801 	adds.w	r8, r2, r1
 80050d0:	4629      	mov	r1, r5
 80050d2:	eb43 0901 	adc.w	r9, r3, r1
 80050d6:	f04f 0200 	mov.w	r2, #0
 80050da:	f04f 0300 	mov.w	r3, #0
 80050de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050ea:	4690      	mov	r8, r2
 80050ec:	4699      	mov	r9, r3
 80050ee:	4623      	mov	r3, r4
 80050f0:	eb18 0303 	adds.w	r3, r8, r3
 80050f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80050f8:	462b      	mov	r3, r5
 80050fa:	eb49 0303 	adc.w	r3, r9, r3
 80050fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800510e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005112:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005116:	460b      	mov	r3, r1
 8005118:	18db      	adds	r3, r3, r3
 800511a:	653b      	str	r3, [r7, #80]	; 0x50
 800511c:	4613      	mov	r3, r2
 800511e:	eb42 0303 	adc.w	r3, r2, r3
 8005122:	657b      	str	r3, [r7, #84]	; 0x54
 8005124:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005128:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800512c:	f7fb f8a8 	bl	8000280 <__aeabi_uldivmod>
 8005130:	4602      	mov	r2, r0
 8005132:	460b      	mov	r3, r1
 8005134:	4b61      	ldr	r3, [pc, #388]	; (80052bc <UART_SetConfig+0x2d4>)
 8005136:	fba3 2302 	umull	r2, r3, r3, r2
 800513a:	095b      	lsrs	r3, r3, #5
 800513c:	011c      	lsls	r4, r3, #4
 800513e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005142:	2200      	movs	r2, #0
 8005144:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005148:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800514c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005150:	4642      	mov	r2, r8
 8005152:	464b      	mov	r3, r9
 8005154:	1891      	adds	r1, r2, r2
 8005156:	64b9      	str	r1, [r7, #72]	; 0x48
 8005158:	415b      	adcs	r3, r3
 800515a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800515c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005160:	4641      	mov	r1, r8
 8005162:	eb12 0a01 	adds.w	sl, r2, r1
 8005166:	4649      	mov	r1, r9
 8005168:	eb43 0b01 	adc.w	fp, r3, r1
 800516c:	f04f 0200 	mov.w	r2, #0
 8005170:	f04f 0300 	mov.w	r3, #0
 8005174:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005178:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800517c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005180:	4692      	mov	sl, r2
 8005182:	469b      	mov	fp, r3
 8005184:	4643      	mov	r3, r8
 8005186:	eb1a 0303 	adds.w	r3, sl, r3
 800518a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800518e:	464b      	mov	r3, r9
 8005190:	eb4b 0303 	adc.w	r3, fp, r3
 8005194:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80051a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80051a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80051ac:	460b      	mov	r3, r1
 80051ae:	18db      	adds	r3, r3, r3
 80051b0:	643b      	str	r3, [r7, #64]	; 0x40
 80051b2:	4613      	mov	r3, r2
 80051b4:	eb42 0303 	adc.w	r3, r2, r3
 80051b8:	647b      	str	r3, [r7, #68]	; 0x44
 80051ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80051be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80051c2:	f7fb f85d 	bl	8000280 <__aeabi_uldivmod>
 80051c6:	4602      	mov	r2, r0
 80051c8:	460b      	mov	r3, r1
 80051ca:	4611      	mov	r1, r2
 80051cc:	4b3b      	ldr	r3, [pc, #236]	; (80052bc <UART_SetConfig+0x2d4>)
 80051ce:	fba3 2301 	umull	r2, r3, r3, r1
 80051d2:	095b      	lsrs	r3, r3, #5
 80051d4:	2264      	movs	r2, #100	; 0x64
 80051d6:	fb02 f303 	mul.w	r3, r2, r3
 80051da:	1acb      	subs	r3, r1, r3
 80051dc:	00db      	lsls	r3, r3, #3
 80051de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80051e2:	4b36      	ldr	r3, [pc, #216]	; (80052bc <UART_SetConfig+0x2d4>)
 80051e4:	fba3 2302 	umull	r2, r3, r3, r2
 80051e8:	095b      	lsrs	r3, r3, #5
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80051f0:	441c      	add	r4, r3
 80051f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051f6:	2200      	movs	r2, #0
 80051f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80051fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005200:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005204:	4642      	mov	r2, r8
 8005206:	464b      	mov	r3, r9
 8005208:	1891      	adds	r1, r2, r2
 800520a:	63b9      	str	r1, [r7, #56]	; 0x38
 800520c:	415b      	adcs	r3, r3
 800520e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005210:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005214:	4641      	mov	r1, r8
 8005216:	1851      	adds	r1, r2, r1
 8005218:	6339      	str	r1, [r7, #48]	; 0x30
 800521a:	4649      	mov	r1, r9
 800521c:	414b      	adcs	r3, r1
 800521e:	637b      	str	r3, [r7, #52]	; 0x34
 8005220:	f04f 0200 	mov.w	r2, #0
 8005224:	f04f 0300 	mov.w	r3, #0
 8005228:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800522c:	4659      	mov	r1, fp
 800522e:	00cb      	lsls	r3, r1, #3
 8005230:	4651      	mov	r1, sl
 8005232:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005236:	4651      	mov	r1, sl
 8005238:	00ca      	lsls	r2, r1, #3
 800523a:	4610      	mov	r0, r2
 800523c:	4619      	mov	r1, r3
 800523e:	4603      	mov	r3, r0
 8005240:	4642      	mov	r2, r8
 8005242:	189b      	adds	r3, r3, r2
 8005244:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005248:	464b      	mov	r3, r9
 800524a:	460a      	mov	r2, r1
 800524c:	eb42 0303 	adc.w	r3, r2, r3
 8005250:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005260:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005264:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005268:	460b      	mov	r3, r1
 800526a:	18db      	adds	r3, r3, r3
 800526c:	62bb      	str	r3, [r7, #40]	; 0x28
 800526e:	4613      	mov	r3, r2
 8005270:	eb42 0303 	adc.w	r3, r2, r3
 8005274:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005276:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800527a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800527e:	f7fa ffff 	bl	8000280 <__aeabi_uldivmod>
 8005282:	4602      	mov	r2, r0
 8005284:	460b      	mov	r3, r1
 8005286:	4b0d      	ldr	r3, [pc, #52]	; (80052bc <UART_SetConfig+0x2d4>)
 8005288:	fba3 1302 	umull	r1, r3, r3, r2
 800528c:	095b      	lsrs	r3, r3, #5
 800528e:	2164      	movs	r1, #100	; 0x64
 8005290:	fb01 f303 	mul.w	r3, r1, r3
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	00db      	lsls	r3, r3, #3
 8005298:	3332      	adds	r3, #50	; 0x32
 800529a:	4a08      	ldr	r2, [pc, #32]	; (80052bc <UART_SetConfig+0x2d4>)
 800529c:	fba2 2303 	umull	r2, r3, r2, r3
 80052a0:	095b      	lsrs	r3, r3, #5
 80052a2:	f003 0207 	and.w	r2, r3, #7
 80052a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4422      	add	r2, r4
 80052ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052b0:	e105      	b.n	80054be <UART_SetConfig+0x4d6>
 80052b2:	bf00      	nop
 80052b4:	40011000 	.word	0x40011000
 80052b8:	40011400 	.word	0x40011400
 80052bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052c4:	2200      	movs	r2, #0
 80052c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80052ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80052ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80052d2:	4642      	mov	r2, r8
 80052d4:	464b      	mov	r3, r9
 80052d6:	1891      	adds	r1, r2, r2
 80052d8:	6239      	str	r1, [r7, #32]
 80052da:	415b      	adcs	r3, r3
 80052dc:	627b      	str	r3, [r7, #36]	; 0x24
 80052de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052e2:	4641      	mov	r1, r8
 80052e4:	1854      	adds	r4, r2, r1
 80052e6:	4649      	mov	r1, r9
 80052e8:	eb43 0501 	adc.w	r5, r3, r1
 80052ec:	f04f 0200 	mov.w	r2, #0
 80052f0:	f04f 0300 	mov.w	r3, #0
 80052f4:	00eb      	lsls	r3, r5, #3
 80052f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052fa:	00e2      	lsls	r2, r4, #3
 80052fc:	4614      	mov	r4, r2
 80052fe:	461d      	mov	r5, r3
 8005300:	4643      	mov	r3, r8
 8005302:	18e3      	adds	r3, r4, r3
 8005304:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005308:	464b      	mov	r3, r9
 800530a:	eb45 0303 	adc.w	r3, r5, r3
 800530e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800531e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005322:	f04f 0200 	mov.w	r2, #0
 8005326:	f04f 0300 	mov.w	r3, #0
 800532a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800532e:	4629      	mov	r1, r5
 8005330:	008b      	lsls	r3, r1, #2
 8005332:	4621      	mov	r1, r4
 8005334:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005338:	4621      	mov	r1, r4
 800533a:	008a      	lsls	r2, r1, #2
 800533c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005340:	f7fa ff9e 	bl	8000280 <__aeabi_uldivmod>
 8005344:	4602      	mov	r2, r0
 8005346:	460b      	mov	r3, r1
 8005348:	4b60      	ldr	r3, [pc, #384]	; (80054cc <UART_SetConfig+0x4e4>)
 800534a:	fba3 2302 	umull	r2, r3, r3, r2
 800534e:	095b      	lsrs	r3, r3, #5
 8005350:	011c      	lsls	r4, r3, #4
 8005352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005356:	2200      	movs	r2, #0
 8005358:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800535c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005360:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005364:	4642      	mov	r2, r8
 8005366:	464b      	mov	r3, r9
 8005368:	1891      	adds	r1, r2, r2
 800536a:	61b9      	str	r1, [r7, #24]
 800536c:	415b      	adcs	r3, r3
 800536e:	61fb      	str	r3, [r7, #28]
 8005370:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005374:	4641      	mov	r1, r8
 8005376:	1851      	adds	r1, r2, r1
 8005378:	6139      	str	r1, [r7, #16]
 800537a:	4649      	mov	r1, r9
 800537c:	414b      	adcs	r3, r1
 800537e:	617b      	str	r3, [r7, #20]
 8005380:	f04f 0200 	mov.w	r2, #0
 8005384:	f04f 0300 	mov.w	r3, #0
 8005388:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800538c:	4659      	mov	r1, fp
 800538e:	00cb      	lsls	r3, r1, #3
 8005390:	4651      	mov	r1, sl
 8005392:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005396:	4651      	mov	r1, sl
 8005398:	00ca      	lsls	r2, r1, #3
 800539a:	4610      	mov	r0, r2
 800539c:	4619      	mov	r1, r3
 800539e:	4603      	mov	r3, r0
 80053a0:	4642      	mov	r2, r8
 80053a2:	189b      	adds	r3, r3, r2
 80053a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80053a8:	464b      	mov	r3, r9
 80053aa:	460a      	mov	r2, r1
 80053ac:	eb42 0303 	adc.w	r3, r2, r3
 80053b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80053b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80053be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80053c0:	f04f 0200 	mov.w	r2, #0
 80053c4:	f04f 0300 	mov.w	r3, #0
 80053c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80053cc:	4649      	mov	r1, r9
 80053ce:	008b      	lsls	r3, r1, #2
 80053d0:	4641      	mov	r1, r8
 80053d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053d6:	4641      	mov	r1, r8
 80053d8:	008a      	lsls	r2, r1, #2
 80053da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80053de:	f7fa ff4f 	bl	8000280 <__aeabi_uldivmod>
 80053e2:	4602      	mov	r2, r0
 80053e4:	460b      	mov	r3, r1
 80053e6:	4b39      	ldr	r3, [pc, #228]	; (80054cc <UART_SetConfig+0x4e4>)
 80053e8:	fba3 1302 	umull	r1, r3, r3, r2
 80053ec:	095b      	lsrs	r3, r3, #5
 80053ee:	2164      	movs	r1, #100	; 0x64
 80053f0:	fb01 f303 	mul.w	r3, r1, r3
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	011b      	lsls	r3, r3, #4
 80053f8:	3332      	adds	r3, #50	; 0x32
 80053fa:	4a34      	ldr	r2, [pc, #208]	; (80054cc <UART_SetConfig+0x4e4>)
 80053fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005400:	095b      	lsrs	r3, r3, #5
 8005402:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005406:	441c      	add	r4, r3
 8005408:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800540c:	2200      	movs	r2, #0
 800540e:	673b      	str	r3, [r7, #112]	; 0x70
 8005410:	677a      	str	r2, [r7, #116]	; 0x74
 8005412:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005416:	4642      	mov	r2, r8
 8005418:	464b      	mov	r3, r9
 800541a:	1891      	adds	r1, r2, r2
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	415b      	adcs	r3, r3
 8005420:	60fb      	str	r3, [r7, #12]
 8005422:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005426:	4641      	mov	r1, r8
 8005428:	1851      	adds	r1, r2, r1
 800542a:	6039      	str	r1, [r7, #0]
 800542c:	4649      	mov	r1, r9
 800542e:	414b      	adcs	r3, r1
 8005430:	607b      	str	r3, [r7, #4]
 8005432:	f04f 0200 	mov.w	r2, #0
 8005436:	f04f 0300 	mov.w	r3, #0
 800543a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800543e:	4659      	mov	r1, fp
 8005440:	00cb      	lsls	r3, r1, #3
 8005442:	4651      	mov	r1, sl
 8005444:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005448:	4651      	mov	r1, sl
 800544a:	00ca      	lsls	r2, r1, #3
 800544c:	4610      	mov	r0, r2
 800544e:	4619      	mov	r1, r3
 8005450:	4603      	mov	r3, r0
 8005452:	4642      	mov	r2, r8
 8005454:	189b      	adds	r3, r3, r2
 8005456:	66bb      	str	r3, [r7, #104]	; 0x68
 8005458:	464b      	mov	r3, r9
 800545a:	460a      	mov	r2, r1
 800545c:	eb42 0303 	adc.w	r3, r2, r3
 8005460:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	663b      	str	r3, [r7, #96]	; 0x60
 800546c:	667a      	str	r2, [r7, #100]	; 0x64
 800546e:	f04f 0200 	mov.w	r2, #0
 8005472:	f04f 0300 	mov.w	r3, #0
 8005476:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800547a:	4649      	mov	r1, r9
 800547c:	008b      	lsls	r3, r1, #2
 800547e:	4641      	mov	r1, r8
 8005480:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005484:	4641      	mov	r1, r8
 8005486:	008a      	lsls	r2, r1, #2
 8005488:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800548c:	f7fa fef8 	bl	8000280 <__aeabi_uldivmod>
 8005490:	4602      	mov	r2, r0
 8005492:	460b      	mov	r3, r1
 8005494:	4b0d      	ldr	r3, [pc, #52]	; (80054cc <UART_SetConfig+0x4e4>)
 8005496:	fba3 1302 	umull	r1, r3, r3, r2
 800549a:	095b      	lsrs	r3, r3, #5
 800549c:	2164      	movs	r1, #100	; 0x64
 800549e:	fb01 f303 	mul.w	r3, r1, r3
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	3332      	adds	r3, #50	; 0x32
 80054a8:	4a08      	ldr	r2, [pc, #32]	; (80054cc <UART_SetConfig+0x4e4>)
 80054aa:	fba2 2303 	umull	r2, r3, r2, r3
 80054ae:	095b      	lsrs	r3, r3, #5
 80054b0:	f003 020f 	and.w	r2, r3, #15
 80054b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4422      	add	r2, r4
 80054bc:	609a      	str	r2, [r3, #8]
}
 80054be:	bf00      	nop
 80054c0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80054c4:	46bd      	mov	sp, r7
 80054c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054ca:	bf00      	nop
 80054cc:	51eb851f 	.word	0x51eb851f

080054d0 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b087      	sub	sp, #28
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054e4:	683a      	ldr	r2, [r7, #0]
 80054e6:	6812      	ldr	r2, [r2, #0]
 80054e8:	f023 0101 	bic.w	r1, r3, #1
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	2b08      	cmp	r3, #8
 80054f8:	d102      	bne.n	8005500 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80054fa:	2340      	movs	r3, #64	; 0x40
 80054fc:	617b      	str	r3, [r7, #20]
 80054fe:	e001      	b.n	8005504 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005500:	2300      	movs	r3, #0
 8005502:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005510:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005516:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800551c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005522:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8005528:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800552e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8005534:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800553a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8005540:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8005546:	4313      	orrs	r3, r2
 8005548:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	4313      	orrs	r3, r2
 8005552:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	4313      	orrs	r3, r2
 800555c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 800555e:	4b10      	ldr	r3, [pc, #64]	; (80055a0 <FSMC_NORSRAM_Init+0xd0>)
 8005560:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005568:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8005570:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	43db      	mvns	r3, r3
 8005580:	ea02 0103 	and.w	r1, r2, r3
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	4319      	orrs	r1, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	371c      	adds	r7, #28
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	0008fb7f 	.word	0x0008fb7f

080055a4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b085      	sub	sp, #20
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	1c5a      	adds	r2, r3, #1
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055ba:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	011b      	lsls	r3, r3, #4
 80055c8:	431a      	orrs	r2, r3
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	021b      	lsls	r3, r3, #8
 80055d0:	431a      	orrs	r2, r3
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	041b      	lsls	r3, r3, #16
 80055d8:	431a      	orrs	r2, r3
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	3b01      	subs	r3, #1
 80055e0:	051b      	lsls	r3, r3, #20
 80055e2:	431a      	orrs	r2, r3
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	3b02      	subs	r3, #2
 80055ea:	061b      	lsls	r3, r3, #24
 80055ec:	431a      	orrs	r2, r3
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	3201      	adds	r2, #1
 80055f8:	4319      	orrs	r1, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
	...

08005610 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]
 800561c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005624:	d11d      	bne.n	8005662 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	687a      	ldr	r2, [r7, #4]
 800562a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800562e:	4b13      	ldr	r3, [pc, #76]	; (800567c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8005630:	4013      	ands	r3, r2
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	6811      	ldr	r1, [r2, #0]
 8005636:	68ba      	ldr	r2, [r7, #8]
 8005638:	6852      	ldr	r2, [r2, #4]
 800563a:	0112      	lsls	r2, r2, #4
 800563c:	4311      	orrs	r1, r2
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	6892      	ldr	r2, [r2, #8]
 8005642:	0212      	lsls	r2, r2, #8
 8005644:	4311      	orrs	r1, r2
 8005646:	68ba      	ldr	r2, [r7, #8]
 8005648:	6992      	ldr	r2, [r2, #24]
 800564a:	4311      	orrs	r1, r2
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	68d2      	ldr	r2, [r2, #12]
 8005650:	0412      	lsls	r2, r2, #16
 8005652:	430a      	orrs	r2, r1
 8005654:	ea43 0102 	orr.w	r1, r3, r2
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005660:	e005      	b.n	800566e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800566a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3714      	adds	r7, #20
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr
 800567c:	cff00000 	.word	0xcff00000

08005680 <__errno>:
 8005680:	4b01      	ldr	r3, [pc, #4]	; (8005688 <__errno+0x8>)
 8005682:	6818      	ldr	r0, [r3, #0]
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	20000014 	.word	0x20000014

0800568c <__libc_init_array>:
 800568c:	b570      	push	{r4, r5, r6, lr}
 800568e:	4d0d      	ldr	r5, [pc, #52]	; (80056c4 <__libc_init_array+0x38>)
 8005690:	4c0d      	ldr	r4, [pc, #52]	; (80056c8 <__libc_init_array+0x3c>)
 8005692:	1b64      	subs	r4, r4, r5
 8005694:	10a4      	asrs	r4, r4, #2
 8005696:	2600      	movs	r6, #0
 8005698:	42a6      	cmp	r6, r4
 800569a:	d109      	bne.n	80056b0 <__libc_init_array+0x24>
 800569c:	4d0b      	ldr	r5, [pc, #44]	; (80056cc <__libc_init_array+0x40>)
 800569e:	4c0c      	ldr	r4, [pc, #48]	; (80056d0 <__libc_init_array+0x44>)
 80056a0:	f001 fa00 	bl	8006aa4 <_init>
 80056a4:	1b64      	subs	r4, r4, r5
 80056a6:	10a4      	asrs	r4, r4, #2
 80056a8:	2600      	movs	r6, #0
 80056aa:	42a6      	cmp	r6, r4
 80056ac:	d105      	bne.n	80056ba <__libc_init_array+0x2e>
 80056ae:	bd70      	pop	{r4, r5, r6, pc}
 80056b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80056b4:	4798      	blx	r3
 80056b6:	3601      	adds	r6, #1
 80056b8:	e7ee      	b.n	8005698 <__libc_init_array+0xc>
 80056ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80056be:	4798      	blx	r3
 80056c0:	3601      	adds	r6, #1
 80056c2:	e7f2      	b.n	80056aa <__libc_init_array+0x1e>
 80056c4:	08006dac 	.word	0x08006dac
 80056c8:	08006dac 	.word	0x08006dac
 80056cc:	08006dac 	.word	0x08006dac
 80056d0:	08006db0 	.word	0x08006db0

080056d4 <memcpy>:
 80056d4:	440a      	add	r2, r1
 80056d6:	4291      	cmp	r1, r2
 80056d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80056dc:	d100      	bne.n	80056e0 <memcpy+0xc>
 80056de:	4770      	bx	lr
 80056e0:	b510      	push	{r4, lr}
 80056e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056ea:	4291      	cmp	r1, r2
 80056ec:	d1f9      	bne.n	80056e2 <memcpy+0xe>
 80056ee:	bd10      	pop	{r4, pc}

080056f0 <memset>:
 80056f0:	4402      	add	r2, r0
 80056f2:	4603      	mov	r3, r0
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d100      	bne.n	80056fa <memset+0xa>
 80056f8:	4770      	bx	lr
 80056fa:	f803 1b01 	strb.w	r1, [r3], #1
 80056fe:	e7f9      	b.n	80056f4 <memset+0x4>

08005700 <iprintf>:
 8005700:	b40f      	push	{r0, r1, r2, r3}
 8005702:	4b0a      	ldr	r3, [pc, #40]	; (800572c <iprintf+0x2c>)
 8005704:	b513      	push	{r0, r1, r4, lr}
 8005706:	681c      	ldr	r4, [r3, #0]
 8005708:	b124      	cbz	r4, 8005714 <iprintf+0x14>
 800570a:	69a3      	ldr	r3, [r4, #24]
 800570c:	b913      	cbnz	r3, 8005714 <iprintf+0x14>
 800570e:	4620      	mov	r0, r4
 8005710:	f000 fa7e 	bl	8005c10 <__sinit>
 8005714:	ab05      	add	r3, sp, #20
 8005716:	9a04      	ldr	r2, [sp, #16]
 8005718:	68a1      	ldr	r1, [r4, #8]
 800571a:	9301      	str	r3, [sp, #4]
 800571c:	4620      	mov	r0, r4
 800571e:	f000 fde3 	bl	80062e8 <_vfiprintf_r>
 8005722:	b002      	add	sp, #8
 8005724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005728:	b004      	add	sp, #16
 800572a:	4770      	bx	lr
 800572c:	20000014 	.word	0x20000014

08005730 <_puts_r>:
 8005730:	b570      	push	{r4, r5, r6, lr}
 8005732:	460e      	mov	r6, r1
 8005734:	4605      	mov	r5, r0
 8005736:	b118      	cbz	r0, 8005740 <_puts_r+0x10>
 8005738:	6983      	ldr	r3, [r0, #24]
 800573a:	b90b      	cbnz	r3, 8005740 <_puts_r+0x10>
 800573c:	f000 fa68 	bl	8005c10 <__sinit>
 8005740:	69ab      	ldr	r3, [r5, #24]
 8005742:	68ac      	ldr	r4, [r5, #8]
 8005744:	b913      	cbnz	r3, 800574c <_puts_r+0x1c>
 8005746:	4628      	mov	r0, r5
 8005748:	f000 fa62 	bl	8005c10 <__sinit>
 800574c:	4b2c      	ldr	r3, [pc, #176]	; (8005800 <_puts_r+0xd0>)
 800574e:	429c      	cmp	r4, r3
 8005750:	d120      	bne.n	8005794 <_puts_r+0x64>
 8005752:	686c      	ldr	r4, [r5, #4]
 8005754:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005756:	07db      	lsls	r3, r3, #31
 8005758:	d405      	bmi.n	8005766 <_puts_r+0x36>
 800575a:	89a3      	ldrh	r3, [r4, #12]
 800575c:	0598      	lsls	r0, r3, #22
 800575e:	d402      	bmi.n	8005766 <_puts_r+0x36>
 8005760:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005762:	f000 faf3 	bl	8005d4c <__retarget_lock_acquire_recursive>
 8005766:	89a3      	ldrh	r3, [r4, #12]
 8005768:	0719      	lsls	r1, r3, #28
 800576a:	d51d      	bpl.n	80057a8 <_puts_r+0x78>
 800576c:	6923      	ldr	r3, [r4, #16]
 800576e:	b1db      	cbz	r3, 80057a8 <_puts_r+0x78>
 8005770:	3e01      	subs	r6, #1
 8005772:	68a3      	ldr	r3, [r4, #8]
 8005774:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005778:	3b01      	subs	r3, #1
 800577a:	60a3      	str	r3, [r4, #8]
 800577c:	bb39      	cbnz	r1, 80057ce <_puts_r+0x9e>
 800577e:	2b00      	cmp	r3, #0
 8005780:	da38      	bge.n	80057f4 <_puts_r+0xc4>
 8005782:	4622      	mov	r2, r4
 8005784:	210a      	movs	r1, #10
 8005786:	4628      	mov	r0, r5
 8005788:	f000 f868 	bl	800585c <__swbuf_r>
 800578c:	3001      	adds	r0, #1
 800578e:	d011      	beq.n	80057b4 <_puts_r+0x84>
 8005790:	250a      	movs	r5, #10
 8005792:	e011      	b.n	80057b8 <_puts_r+0x88>
 8005794:	4b1b      	ldr	r3, [pc, #108]	; (8005804 <_puts_r+0xd4>)
 8005796:	429c      	cmp	r4, r3
 8005798:	d101      	bne.n	800579e <_puts_r+0x6e>
 800579a:	68ac      	ldr	r4, [r5, #8]
 800579c:	e7da      	b.n	8005754 <_puts_r+0x24>
 800579e:	4b1a      	ldr	r3, [pc, #104]	; (8005808 <_puts_r+0xd8>)
 80057a0:	429c      	cmp	r4, r3
 80057a2:	bf08      	it	eq
 80057a4:	68ec      	ldreq	r4, [r5, #12]
 80057a6:	e7d5      	b.n	8005754 <_puts_r+0x24>
 80057a8:	4621      	mov	r1, r4
 80057aa:	4628      	mov	r0, r5
 80057ac:	f000 f8a8 	bl	8005900 <__swsetup_r>
 80057b0:	2800      	cmp	r0, #0
 80057b2:	d0dd      	beq.n	8005770 <_puts_r+0x40>
 80057b4:	f04f 35ff 	mov.w	r5, #4294967295
 80057b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057ba:	07da      	lsls	r2, r3, #31
 80057bc:	d405      	bmi.n	80057ca <_puts_r+0x9a>
 80057be:	89a3      	ldrh	r3, [r4, #12]
 80057c0:	059b      	lsls	r3, r3, #22
 80057c2:	d402      	bmi.n	80057ca <_puts_r+0x9a>
 80057c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057c6:	f000 fac2 	bl	8005d4e <__retarget_lock_release_recursive>
 80057ca:	4628      	mov	r0, r5
 80057cc:	bd70      	pop	{r4, r5, r6, pc}
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	da04      	bge.n	80057dc <_puts_r+0xac>
 80057d2:	69a2      	ldr	r2, [r4, #24]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	dc06      	bgt.n	80057e6 <_puts_r+0xb6>
 80057d8:	290a      	cmp	r1, #10
 80057da:	d004      	beq.n	80057e6 <_puts_r+0xb6>
 80057dc:	6823      	ldr	r3, [r4, #0]
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	6022      	str	r2, [r4, #0]
 80057e2:	7019      	strb	r1, [r3, #0]
 80057e4:	e7c5      	b.n	8005772 <_puts_r+0x42>
 80057e6:	4622      	mov	r2, r4
 80057e8:	4628      	mov	r0, r5
 80057ea:	f000 f837 	bl	800585c <__swbuf_r>
 80057ee:	3001      	adds	r0, #1
 80057f0:	d1bf      	bne.n	8005772 <_puts_r+0x42>
 80057f2:	e7df      	b.n	80057b4 <_puts_r+0x84>
 80057f4:	6823      	ldr	r3, [r4, #0]
 80057f6:	250a      	movs	r5, #10
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	6022      	str	r2, [r4, #0]
 80057fc:	701d      	strb	r5, [r3, #0]
 80057fe:	e7db      	b.n	80057b8 <_puts_r+0x88>
 8005800:	08006d30 	.word	0x08006d30
 8005804:	08006d50 	.word	0x08006d50
 8005808:	08006d10 	.word	0x08006d10

0800580c <puts>:
 800580c:	4b02      	ldr	r3, [pc, #8]	; (8005818 <puts+0xc>)
 800580e:	4601      	mov	r1, r0
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	f7ff bf8d 	b.w	8005730 <_puts_r>
 8005816:	bf00      	nop
 8005818:	20000014 	.word	0x20000014

0800581c <siprintf>:
 800581c:	b40e      	push	{r1, r2, r3}
 800581e:	b500      	push	{lr}
 8005820:	b09c      	sub	sp, #112	; 0x70
 8005822:	ab1d      	add	r3, sp, #116	; 0x74
 8005824:	9002      	str	r0, [sp, #8]
 8005826:	9006      	str	r0, [sp, #24]
 8005828:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800582c:	4809      	ldr	r0, [pc, #36]	; (8005854 <siprintf+0x38>)
 800582e:	9107      	str	r1, [sp, #28]
 8005830:	9104      	str	r1, [sp, #16]
 8005832:	4909      	ldr	r1, [pc, #36]	; (8005858 <siprintf+0x3c>)
 8005834:	f853 2b04 	ldr.w	r2, [r3], #4
 8005838:	9105      	str	r1, [sp, #20]
 800583a:	6800      	ldr	r0, [r0, #0]
 800583c:	9301      	str	r3, [sp, #4]
 800583e:	a902      	add	r1, sp, #8
 8005840:	f000 fc28 	bl	8006094 <_svfiprintf_r>
 8005844:	9b02      	ldr	r3, [sp, #8]
 8005846:	2200      	movs	r2, #0
 8005848:	701a      	strb	r2, [r3, #0]
 800584a:	b01c      	add	sp, #112	; 0x70
 800584c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005850:	b003      	add	sp, #12
 8005852:	4770      	bx	lr
 8005854:	20000014 	.word	0x20000014
 8005858:	ffff0208 	.word	0xffff0208

0800585c <__swbuf_r>:
 800585c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800585e:	460e      	mov	r6, r1
 8005860:	4614      	mov	r4, r2
 8005862:	4605      	mov	r5, r0
 8005864:	b118      	cbz	r0, 800586e <__swbuf_r+0x12>
 8005866:	6983      	ldr	r3, [r0, #24]
 8005868:	b90b      	cbnz	r3, 800586e <__swbuf_r+0x12>
 800586a:	f000 f9d1 	bl	8005c10 <__sinit>
 800586e:	4b21      	ldr	r3, [pc, #132]	; (80058f4 <__swbuf_r+0x98>)
 8005870:	429c      	cmp	r4, r3
 8005872:	d12b      	bne.n	80058cc <__swbuf_r+0x70>
 8005874:	686c      	ldr	r4, [r5, #4]
 8005876:	69a3      	ldr	r3, [r4, #24]
 8005878:	60a3      	str	r3, [r4, #8]
 800587a:	89a3      	ldrh	r3, [r4, #12]
 800587c:	071a      	lsls	r2, r3, #28
 800587e:	d52f      	bpl.n	80058e0 <__swbuf_r+0x84>
 8005880:	6923      	ldr	r3, [r4, #16]
 8005882:	b36b      	cbz	r3, 80058e0 <__swbuf_r+0x84>
 8005884:	6923      	ldr	r3, [r4, #16]
 8005886:	6820      	ldr	r0, [r4, #0]
 8005888:	1ac0      	subs	r0, r0, r3
 800588a:	6963      	ldr	r3, [r4, #20]
 800588c:	b2f6      	uxtb	r6, r6
 800588e:	4283      	cmp	r3, r0
 8005890:	4637      	mov	r7, r6
 8005892:	dc04      	bgt.n	800589e <__swbuf_r+0x42>
 8005894:	4621      	mov	r1, r4
 8005896:	4628      	mov	r0, r5
 8005898:	f000 f926 	bl	8005ae8 <_fflush_r>
 800589c:	bb30      	cbnz	r0, 80058ec <__swbuf_r+0x90>
 800589e:	68a3      	ldr	r3, [r4, #8]
 80058a0:	3b01      	subs	r3, #1
 80058a2:	60a3      	str	r3, [r4, #8]
 80058a4:	6823      	ldr	r3, [r4, #0]
 80058a6:	1c5a      	adds	r2, r3, #1
 80058a8:	6022      	str	r2, [r4, #0]
 80058aa:	701e      	strb	r6, [r3, #0]
 80058ac:	6963      	ldr	r3, [r4, #20]
 80058ae:	3001      	adds	r0, #1
 80058b0:	4283      	cmp	r3, r0
 80058b2:	d004      	beq.n	80058be <__swbuf_r+0x62>
 80058b4:	89a3      	ldrh	r3, [r4, #12]
 80058b6:	07db      	lsls	r3, r3, #31
 80058b8:	d506      	bpl.n	80058c8 <__swbuf_r+0x6c>
 80058ba:	2e0a      	cmp	r6, #10
 80058bc:	d104      	bne.n	80058c8 <__swbuf_r+0x6c>
 80058be:	4621      	mov	r1, r4
 80058c0:	4628      	mov	r0, r5
 80058c2:	f000 f911 	bl	8005ae8 <_fflush_r>
 80058c6:	b988      	cbnz	r0, 80058ec <__swbuf_r+0x90>
 80058c8:	4638      	mov	r0, r7
 80058ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058cc:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <__swbuf_r+0x9c>)
 80058ce:	429c      	cmp	r4, r3
 80058d0:	d101      	bne.n	80058d6 <__swbuf_r+0x7a>
 80058d2:	68ac      	ldr	r4, [r5, #8]
 80058d4:	e7cf      	b.n	8005876 <__swbuf_r+0x1a>
 80058d6:	4b09      	ldr	r3, [pc, #36]	; (80058fc <__swbuf_r+0xa0>)
 80058d8:	429c      	cmp	r4, r3
 80058da:	bf08      	it	eq
 80058dc:	68ec      	ldreq	r4, [r5, #12]
 80058de:	e7ca      	b.n	8005876 <__swbuf_r+0x1a>
 80058e0:	4621      	mov	r1, r4
 80058e2:	4628      	mov	r0, r5
 80058e4:	f000 f80c 	bl	8005900 <__swsetup_r>
 80058e8:	2800      	cmp	r0, #0
 80058ea:	d0cb      	beq.n	8005884 <__swbuf_r+0x28>
 80058ec:	f04f 37ff 	mov.w	r7, #4294967295
 80058f0:	e7ea      	b.n	80058c8 <__swbuf_r+0x6c>
 80058f2:	bf00      	nop
 80058f4:	08006d30 	.word	0x08006d30
 80058f8:	08006d50 	.word	0x08006d50
 80058fc:	08006d10 	.word	0x08006d10

08005900 <__swsetup_r>:
 8005900:	4b32      	ldr	r3, [pc, #200]	; (80059cc <__swsetup_r+0xcc>)
 8005902:	b570      	push	{r4, r5, r6, lr}
 8005904:	681d      	ldr	r5, [r3, #0]
 8005906:	4606      	mov	r6, r0
 8005908:	460c      	mov	r4, r1
 800590a:	b125      	cbz	r5, 8005916 <__swsetup_r+0x16>
 800590c:	69ab      	ldr	r3, [r5, #24]
 800590e:	b913      	cbnz	r3, 8005916 <__swsetup_r+0x16>
 8005910:	4628      	mov	r0, r5
 8005912:	f000 f97d 	bl	8005c10 <__sinit>
 8005916:	4b2e      	ldr	r3, [pc, #184]	; (80059d0 <__swsetup_r+0xd0>)
 8005918:	429c      	cmp	r4, r3
 800591a:	d10f      	bne.n	800593c <__swsetup_r+0x3c>
 800591c:	686c      	ldr	r4, [r5, #4]
 800591e:	89a3      	ldrh	r3, [r4, #12]
 8005920:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005924:	0719      	lsls	r1, r3, #28
 8005926:	d42c      	bmi.n	8005982 <__swsetup_r+0x82>
 8005928:	06dd      	lsls	r5, r3, #27
 800592a:	d411      	bmi.n	8005950 <__swsetup_r+0x50>
 800592c:	2309      	movs	r3, #9
 800592e:	6033      	str	r3, [r6, #0]
 8005930:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005934:	81a3      	strh	r3, [r4, #12]
 8005936:	f04f 30ff 	mov.w	r0, #4294967295
 800593a:	e03e      	b.n	80059ba <__swsetup_r+0xba>
 800593c:	4b25      	ldr	r3, [pc, #148]	; (80059d4 <__swsetup_r+0xd4>)
 800593e:	429c      	cmp	r4, r3
 8005940:	d101      	bne.n	8005946 <__swsetup_r+0x46>
 8005942:	68ac      	ldr	r4, [r5, #8]
 8005944:	e7eb      	b.n	800591e <__swsetup_r+0x1e>
 8005946:	4b24      	ldr	r3, [pc, #144]	; (80059d8 <__swsetup_r+0xd8>)
 8005948:	429c      	cmp	r4, r3
 800594a:	bf08      	it	eq
 800594c:	68ec      	ldreq	r4, [r5, #12]
 800594e:	e7e6      	b.n	800591e <__swsetup_r+0x1e>
 8005950:	0758      	lsls	r0, r3, #29
 8005952:	d512      	bpl.n	800597a <__swsetup_r+0x7a>
 8005954:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005956:	b141      	cbz	r1, 800596a <__swsetup_r+0x6a>
 8005958:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800595c:	4299      	cmp	r1, r3
 800595e:	d002      	beq.n	8005966 <__swsetup_r+0x66>
 8005960:	4630      	mov	r0, r6
 8005962:	f000 fa5b 	bl	8005e1c <_free_r>
 8005966:	2300      	movs	r3, #0
 8005968:	6363      	str	r3, [r4, #52]	; 0x34
 800596a:	89a3      	ldrh	r3, [r4, #12]
 800596c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005970:	81a3      	strh	r3, [r4, #12]
 8005972:	2300      	movs	r3, #0
 8005974:	6063      	str	r3, [r4, #4]
 8005976:	6923      	ldr	r3, [r4, #16]
 8005978:	6023      	str	r3, [r4, #0]
 800597a:	89a3      	ldrh	r3, [r4, #12]
 800597c:	f043 0308 	orr.w	r3, r3, #8
 8005980:	81a3      	strh	r3, [r4, #12]
 8005982:	6923      	ldr	r3, [r4, #16]
 8005984:	b94b      	cbnz	r3, 800599a <__swsetup_r+0x9a>
 8005986:	89a3      	ldrh	r3, [r4, #12]
 8005988:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800598c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005990:	d003      	beq.n	800599a <__swsetup_r+0x9a>
 8005992:	4621      	mov	r1, r4
 8005994:	4630      	mov	r0, r6
 8005996:	f000 fa01 	bl	8005d9c <__smakebuf_r>
 800599a:	89a0      	ldrh	r0, [r4, #12]
 800599c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80059a0:	f010 0301 	ands.w	r3, r0, #1
 80059a4:	d00a      	beq.n	80059bc <__swsetup_r+0xbc>
 80059a6:	2300      	movs	r3, #0
 80059a8:	60a3      	str	r3, [r4, #8]
 80059aa:	6963      	ldr	r3, [r4, #20]
 80059ac:	425b      	negs	r3, r3
 80059ae:	61a3      	str	r3, [r4, #24]
 80059b0:	6923      	ldr	r3, [r4, #16]
 80059b2:	b943      	cbnz	r3, 80059c6 <__swsetup_r+0xc6>
 80059b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80059b8:	d1ba      	bne.n	8005930 <__swsetup_r+0x30>
 80059ba:	bd70      	pop	{r4, r5, r6, pc}
 80059bc:	0781      	lsls	r1, r0, #30
 80059be:	bf58      	it	pl
 80059c0:	6963      	ldrpl	r3, [r4, #20]
 80059c2:	60a3      	str	r3, [r4, #8]
 80059c4:	e7f4      	b.n	80059b0 <__swsetup_r+0xb0>
 80059c6:	2000      	movs	r0, #0
 80059c8:	e7f7      	b.n	80059ba <__swsetup_r+0xba>
 80059ca:	bf00      	nop
 80059cc:	20000014 	.word	0x20000014
 80059d0:	08006d30 	.word	0x08006d30
 80059d4:	08006d50 	.word	0x08006d50
 80059d8:	08006d10 	.word	0x08006d10

080059dc <__sflush_r>:
 80059dc:	898a      	ldrh	r2, [r1, #12]
 80059de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059e2:	4605      	mov	r5, r0
 80059e4:	0710      	lsls	r0, r2, #28
 80059e6:	460c      	mov	r4, r1
 80059e8:	d458      	bmi.n	8005a9c <__sflush_r+0xc0>
 80059ea:	684b      	ldr	r3, [r1, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	dc05      	bgt.n	80059fc <__sflush_r+0x20>
 80059f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	dc02      	bgt.n	80059fc <__sflush_r+0x20>
 80059f6:	2000      	movs	r0, #0
 80059f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80059fe:	2e00      	cmp	r6, #0
 8005a00:	d0f9      	beq.n	80059f6 <__sflush_r+0x1a>
 8005a02:	2300      	movs	r3, #0
 8005a04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a08:	682f      	ldr	r7, [r5, #0]
 8005a0a:	602b      	str	r3, [r5, #0]
 8005a0c:	d032      	beq.n	8005a74 <__sflush_r+0x98>
 8005a0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a10:	89a3      	ldrh	r3, [r4, #12]
 8005a12:	075a      	lsls	r2, r3, #29
 8005a14:	d505      	bpl.n	8005a22 <__sflush_r+0x46>
 8005a16:	6863      	ldr	r3, [r4, #4]
 8005a18:	1ac0      	subs	r0, r0, r3
 8005a1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a1c:	b10b      	cbz	r3, 8005a22 <__sflush_r+0x46>
 8005a1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a20:	1ac0      	subs	r0, r0, r3
 8005a22:	2300      	movs	r3, #0
 8005a24:	4602      	mov	r2, r0
 8005a26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a28:	6a21      	ldr	r1, [r4, #32]
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	47b0      	blx	r6
 8005a2e:	1c43      	adds	r3, r0, #1
 8005a30:	89a3      	ldrh	r3, [r4, #12]
 8005a32:	d106      	bne.n	8005a42 <__sflush_r+0x66>
 8005a34:	6829      	ldr	r1, [r5, #0]
 8005a36:	291d      	cmp	r1, #29
 8005a38:	d82c      	bhi.n	8005a94 <__sflush_r+0xb8>
 8005a3a:	4a2a      	ldr	r2, [pc, #168]	; (8005ae4 <__sflush_r+0x108>)
 8005a3c:	40ca      	lsrs	r2, r1
 8005a3e:	07d6      	lsls	r6, r2, #31
 8005a40:	d528      	bpl.n	8005a94 <__sflush_r+0xb8>
 8005a42:	2200      	movs	r2, #0
 8005a44:	6062      	str	r2, [r4, #4]
 8005a46:	04d9      	lsls	r1, r3, #19
 8005a48:	6922      	ldr	r2, [r4, #16]
 8005a4a:	6022      	str	r2, [r4, #0]
 8005a4c:	d504      	bpl.n	8005a58 <__sflush_r+0x7c>
 8005a4e:	1c42      	adds	r2, r0, #1
 8005a50:	d101      	bne.n	8005a56 <__sflush_r+0x7a>
 8005a52:	682b      	ldr	r3, [r5, #0]
 8005a54:	b903      	cbnz	r3, 8005a58 <__sflush_r+0x7c>
 8005a56:	6560      	str	r0, [r4, #84]	; 0x54
 8005a58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a5a:	602f      	str	r7, [r5, #0]
 8005a5c:	2900      	cmp	r1, #0
 8005a5e:	d0ca      	beq.n	80059f6 <__sflush_r+0x1a>
 8005a60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a64:	4299      	cmp	r1, r3
 8005a66:	d002      	beq.n	8005a6e <__sflush_r+0x92>
 8005a68:	4628      	mov	r0, r5
 8005a6a:	f000 f9d7 	bl	8005e1c <_free_r>
 8005a6e:	2000      	movs	r0, #0
 8005a70:	6360      	str	r0, [r4, #52]	; 0x34
 8005a72:	e7c1      	b.n	80059f8 <__sflush_r+0x1c>
 8005a74:	6a21      	ldr	r1, [r4, #32]
 8005a76:	2301      	movs	r3, #1
 8005a78:	4628      	mov	r0, r5
 8005a7a:	47b0      	blx	r6
 8005a7c:	1c41      	adds	r1, r0, #1
 8005a7e:	d1c7      	bne.n	8005a10 <__sflush_r+0x34>
 8005a80:	682b      	ldr	r3, [r5, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0c4      	beq.n	8005a10 <__sflush_r+0x34>
 8005a86:	2b1d      	cmp	r3, #29
 8005a88:	d001      	beq.n	8005a8e <__sflush_r+0xb2>
 8005a8a:	2b16      	cmp	r3, #22
 8005a8c:	d101      	bne.n	8005a92 <__sflush_r+0xb6>
 8005a8e:	602f      	str	r7, [r5, #0]
 8005a90:	e7b1      	b.n	80059f6 <__sflush_r+0x1a>
 8005a92:	89a3      	ldrh	r3, [r4, #12]
 8005a94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a98:	81a3      	strh	r3, [r4, #12]
 8005a9a:	e7ad      	b.n	80059f8 <__sflush_r+0x1c>
 8005a9c:	690f      	ldr	r7, [r1, #16]
 8005a9e:	2f00      	cmp	r7, #0
 8005aa0:	d0a9      	beq.n	80059f6 <__sflush_r+0x1a>
 8005aa2:	0793      	lsls	r3, r2, #30
 8005aa4:	680e      	ldr	r6, [r1, #0]
 8005aa6:	bf08      	it	eq
 8005aa8:	694b      	ldreq	r3, [r1, #20]
 8005aaa:	600f      	str	r7, [r1, #0]
 8005aac:	bf18      	it	ne
 8005aae:	2300      	movne	r3, #0
 8005ab0:	eba6 0807 	sub.w	r8, r6, r7
 8005ab4:	608b      	str	r3, [r1, #8]
 8005ab6:	f1b8 0f00 	cmp.w	r8, #0
 8005aba:	dd9c      	ble.n	80059f6 <__sflush_r+0x1a>
 8005abc:	6a21      	ldr	r1, [r4, #32]
 8005abe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005ac0:	4643      	mov	r3, r8
 8005ac2:	463a      	mov	r2, r7
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	47b0      	blx	r6
 8005ac8:	2800      	cmp	r0, #0
 8005aca:	dc06      	bgt.n	8005ada <__sflush_r+0xfe>
 8005acc:	89a3      	ldrh	r3, [r4, #12]
 8005ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ad2:	81a3      	strh	r3, [r4, #12]
 8005ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad8:	e78e      	b.n	80059f8 <__sflush_r+0x1c>
 8005ada:	4407      	add	r7, r0
 8005adc:	eba8 0800 	sub.w	r8, r8, r0
 8005ae0:	e7e9      	b.n	8005ab6 <__sflush_r+0xda>
 8005ae2:	bf00      	nop
 8005ae4:	20400001 	.word	0x20400001

08005ae8 <_fflush_r>:
 8005ae8:	b538      	push	{r3, r4, r5, lr}
 8005aea:	690b      	ldr	r3, [r1, #16]
 8005aec:	4605      	mov	r5, r0
 8005aee:	460c      	mov	r4, r1
 8005af0:	b913      	cbnz	r3, 8005af8 <_fflush_r+0x10>
 8005af2:	2500      	movs	r5, #0
 8005af4:	4628      	mov	r0, r5
 8005af6:	bd38      	pop	{r3, r4, r5, pc}
 8005af8:	b118      	cbz	r0, 8005b02 <_fflush_r+0x1a>
 8005afa:	6983      	ldr	r3, [r0, #24]
 8005afc:	b90b      	cbnz	r3, 8005b02 <_fflush_r+0x1a>
 8005afe:	f000 f887 	bl	8005c10 <__sinit>
 8005b02:	4b14      	ldr	r3, [pc, #80]	; (8005b54 <_fflush_r+0x6c>)
 8005b04:	429c      	cmp	r4, r3
 8005b06:	d11b      	bne.n	8005b40 <_fflush_r+0x58>
 8005b08:	686c      	ldr	r4, [r5, #4]
 8005b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d0ef      	beq.n	8005af2 <_fflush_r+0xa>
 8005b12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b14:	07d0      	lsls	r0, r2, #31
 8005b16:	d404      	bmi.n	8005b22 <_fflush_r+0x3a>
 8005b18:	0599      	lsls	r1, r3, #22
 8005b1a:	d402      	bmi.n	8005b22 <_fflush_r+0x3a>
 8005b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b1e:	f000 f915 	bl	8005d4c <__retarget_lock_acquire_recursive>
 8005b22:	4628      	mov	r0, r5
 8005b24:	4621      	mov	r1, r4
 8005b26:	f7ff ff59 	bl	80059dc <__sflush_r>
 8005b2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b2c:	07da      	lsls	r2, r3, #31
 8005b2e:	4605      	mov	r5, r0
 8005b30:	d4e0      	bmi.n	8005af4 <_fflush_r+0xc>
 8005b32:	89a3      	ldrh	r3, [r4, #12]
 8005b34:	059b      	lsls	r3, r3, #22
 8005b36:	d4dd      	bmi.n	8005af4 <_fflush_r+0xc>
 8005b38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b3a:	f000 f908 	bl	8005d4e <__retarget_lock_release_recursive>
 8005b3e:	e7d9      	b.n	8005af4 <_fflush_r+0xc>
 8005b40:	4b05      	ldr	r3, [pc, #20]	; (8005b58 <_fflush_r+0x70>)
 8005b42:	429c      	cmp	r4, r3
 8005b44:	d101      	bne.n	8005b4a <_fflush_r+0x62>
 8005b46:	68ac      	ldr	r4, [r5, #8]
 8005b48:	e7df      	b.n	8005b0a <_fflush_r+0x22>
 8005b4a:	4b04      	ldr	r3, [pc, #16]	; (8005b5c <_fflush_r+0x74>)
 8005b4c:	429c      	cmp	r4, r3
 8005b4e:	bf08      	it	eq
 8005b50:	68ec      	ldreq	r4, [r5, #12]
 8005b52:	e7da      	b.n	8005b0a <_fflush_r+0x22>
 8005b54:	08006d30 	.word	0x08006d30
 8005b58:	08006d50 	.word	0x08006d50
 8005b5c:	08006d10 	.word	0x08006d10

08005b60 <std>:
 8005b60:	2300      	movs	r3, #0
 8005b62:	b510      	push	{r4, lr}
 8005b64:	4604      	mov	r4, r0
 8005b66:	e9c0 3300 	strd	r3, r3, [r0]
 8005b6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b6e:	6083      	str	r3, [r0, #8]
 8005b70:	8181      	strh	r1, [r0, #12]
 8005b72:	6643      	str	r3, [r0, #100]	; 0x64
 8005b74:	81c2      	strh	r2, [r0, #14]
 8005b76:	6183      	str	r3, [r0, #24]
 8005b78:	4619      	mov	r1, r3
 8005b7a:	2208      	movs	r2, #8
 8005b7c:	305c      	adds	r0, #92	; 0x5c
 8005b7e:	f7ff fdb7 	bl	80056f0 <memset>
 8005b82:	4b05      	ldr	r3, [pc, #20]	; (8005b98 <std+0x38>)
 8005b84:	6263      	str	r3, [r4, #36]	; 0x24
 8005b86:	4b05      	ldr	r3, [pc, #20]	; (8005b9c <std+0x3c>)
 8005b88:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b8a:	4b05      	ldr	r3, [pc, #20]	; (8005ba0 <std+0x40>)
 8005b8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b8e:	4b05      	ldr	r3, [pc, #20]	; (8005ba4 <std+0x44>)
 8005b90:	6224      	str	r4, [r4, #32]
 8005b92:	6323      	str	r3, [r4, #48]	; 0x30
 8005b94:	bd10      	pop	{r4, pc}
 8005b96:	bf00      	nop
 8005b98:	08006891 	.word	0x08006891
 8005b9c:	080068b3 	.word	0x080068b3
 8005ba0:	080068eb 	.word	0x080068eb
 8005ba4:	0800690f 	.word	0x0800690f

08005ba8 <_cleanup_r>:
 8005ba8:	4901      	ldr	r1, [pc, #4]	; (8005bb0 <_cleanup_r+0x8>)
 8005baa:	f000 b8af 	b.w	8005d0c <_fwalk_reent>
 8005bae:	bf00      	nop
 8005bb0:	08005ae9 	.word	0x08005ae9

08005bb4 <__sfmoreglue>:
 8005bb4:	b570      	push	{r4, r5, r6, lr}
 8005bb6:	2268      	movs	r2, #104	; 0x68
 8005bb8:	1e4d      	subs	r5, r1, #1
 8005bba:	4355      	muls	r5, r2
 8005bbc:	460e      	mov	r6, r1
 8005bbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005bc2:	f000 f997 	bl	8005ef4 <_malloc_r>
 8005bc6:	4604      	mov	r4, r0
 8005bc8:	b140      	cbz	r0, 8005bdc <__sfmoreglue+0x28>
 8005bca:	2100      	movs	r1, #0
 8005bcc:	e9c0 1600 	strd	r1, r6, [r0]
 8005bd0:	300c      	adds	r0, #12
 8005bd2:	60a0      	str	r0, [r4, #8]
 8005bd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005bd8:	f7ff fd8a 	bl	80056f0 <memset>
 8005bdc:	4620      	mov	r0, r4
 8005bde:	bd70      	pop	{r4, r5, r6, pc}

08005be0 <__sfp_lock_acquire>:
 8005be0:	4801      	ldr	r0, [pc, #4]	; (8005be8 <__sfp_lock_acquire+0x8>)
 8005be2:	f000 b8b3 	b.w	8005d4c <__retarget_lock_acquire_recursive>
 8005be6:	bf00      	nop
 8005be8:	20002ef1 	.word	0x20002ef1

08005bec <__sfp_lock_release>:
 8005bec:	4801      	ldr	r0, [pc, #4]	; (8005bf4 <__sfp_lock_release+0x8>)
 8005bee:	f000 b8ae 	b.w	8005d4e <__retarget_lock_release_recursive>
 8005bf2:	bf00      	nop
 8005bf4:	20002ef1 	.word	0x20002ef1

08005bf8 <__sinit_lock_acquire>:
 8005bf8:	4801      	ldr	r0, [pc, #4]	; (8005c00 <__sinit_lock_acquire+0x8>)
 8005bfa:	f000 b8a7 	b.w	8005d4c <__retarget_lock_acquire_recursive>
 8005bfe:	bf00      	nop
 8005c00:	20002ef2 	.word	0x20002ef2

08005c04 <__sinit_lock_release>:
 8005c04:	4801      	ldr	r0, [pc, #4]	; (8005c0c <__sinit_lock_release+0x8>)
 8005c06:	f000 b8a2 	b.w	8005d4e <__retarget_lock_release_recursive>
 8005c0a:	bf00      	nop
 8005c0c:	20002ef2 	.word	0x20002ef2

08005c10 <__sinit>:
 8005c10:	b510      	push	{r4, lr}
 8005c12:	4604      	mov	r4, r0
 8005c14:	f7ff fff0 	bl	8005bf8 <__sinit_lock_acquire>
 8005c18:	69a3      	ldr	r3, [r4, #24]
 8005c1a:	b11b      	cbz	r3, 8005c24 <__sinit+0x14>
 8005c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c20:	f7ff bff0 	b.w	8005c04 <__sinit_lock_release>
 8005c24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005c28:	6523      	str	r3, [r4, #80]	; 0x50
 8005c2a:	4b13      	ldr	r3, [pc, #76]	; (8005c78 <__sinit+0x68>)
 8005c2c:	4a13      	ldr	r2, [pc, #76]	; (8005c7c <__sinit+0x6c>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	62a2      	str	r2, [r4, #40]	; 0x28
 8005c32:	42a3      	cmp	r3, r4
 8005c34:	bf04      	itt	eq
 8005c36:	2301      	moveq	r3, #1
 8005c38:	61a3      	streq	r3, [r4, #24]
 8005c3a:	4620      	mov	r0, r4
 8005c3c:	f000 f820 	bl	8005c80 <__sfp>
 8005c40:	6060      	str	r0, [r4, #4]
 8005c42:	4620      	mov	r0, r4
 8005c44:	f000 f81c 	bl	8005c80 <__sfp>
 8005c48:	60a0      	str	r0, [r4, #8]
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	f000 f818 	bl	8005c80 <__sfp>
 8005c50:	2200      	movs	r2, #0
 8005c52:	60e0      	str	r0, [r4, #12]
 8005c54:	2104      	movs	r1, #4
 8005c56:	6860      	ldr	r0, [r4, #4]
 8005c58:	f7ff ff82 	bl	8005b60 <std>
 8005c5c:	68a0      	ldr	r0, [r4, #8]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	2109      	movs	r1, #9
 8005c62:	f7ff ff7d 	bl	8005b60 <std>
 8005c66:	68e0      	ldr	r0, [r4, #12]
 8005c68:	2202      	movs	r2, #2
 8005c6a:	2112      	movs	r1, #18
 8005c6c:	f7ff ff78 	bl	8005b60 <std>
 8005c70:	2301      	movs	r3, #1
 8005c72:	61a3      	str	r3, [r4, #24]
 8005c74:	e7d2      	b.n	8005c1c <__sinit+0xc>
 8005c76:	bf00      	nop
 8005c78:	08006d0c 	.word	0x08006d0c
 8005c7c:	08005ba9 	.word	0x08005ba9

08005c80 <__sfp>:
 8005c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c82:	4607      	mov	r7, r0
 8005c84:	f7ff ffac 	bl	8005be0 <__sfp_lock_acquire>
 8005c88:	4b1e      	ldr	r3, [pc, #120]	; (8005d04 <__sfp+0x84>)
 8005c8a:	681e      	ldr	r6, [r3, #0]
 8005c8c:	69b3      	ldr	r3, [r6, #24]
 8005c8e:	b913      	cbnz	r3, 8005c96 <__sfp+0x16>
 8005c90:	4630      	mov	r0, r6
 8005c92:	f7ff ffbd 	bl	8005c10 <__sinit>
 8005c96:	3648      	adds	r6, #72	; 0x48
 8005c98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	d503      	bpl.n	8005ca8 <__sfp+0x28>
 8005ca0:	6833      	ldr	r3, [r6, #0]
 8005ca2:	b30b      	cbz	r3, 8005ce8 <__sfp+0x68>
 8005ca4:	6836      	ldr	r6, [r6, #0]
 8005ca6:	e7f7      	b.n	8005c98 <__sfp+0x18>
 8005ca8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005cac:	b9d5      	cbnz	r5, 8005ce4 <__sfp+0x64>
 8005cae:	4b16      	ldr	r3, [pc, #88]	; (8005d08 <__sfp+0x88>)
 8005cb0:	60e3      	str	r3, [r4, #12]
 8005cb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005cb6:	6665      	str	r5, [r4, #100]	; 0x64
 8005cb8:	f000 f847 	bl	8005d4a <__retarget_lock_init_recursive>
 8005cbc:	f7ff ff96 	bl	8005bec <__sfp_lock_release>
 8005cc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005cc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005cc8:	6025      	str	r5, [r4, #0]
 8005cca:	61a5      	str	r5, [r4, #24]
 8005ccc:	2208      	movs	r2, #8
 8005cce:	4629      	mov	r1, r5
 8005cd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005cd4:	f7ff fd0c 	bl	80056f0 <memset>
 8005cd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005cdc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ce4:	3468      	adds	r4, #104	; 0x68
 8005ce6:	e7d9      	b.n	8005c9c <__sfp+0x1c>
 8005ce8:	2104      	movs	r1, #4
 8005cea:	4638      	mov	r0, r7
 8005cec:	f7ff ff62 	bl	8005bb4 <__sfmoreglue>
 8005cf0:	4604      	mov	r4, r0
 8005cf2:	6030      	str	r0, [r6, #0]
 8005cf4:	2800      	cmp	r0, #0
 8005cf6:	d1d5      	bne.n	8005ca4 <__sfp+0x24>
 8005cf8:	f7ff ff78 	bl	8005bec <__sfp_lock_release>
 8005cfc:	230c      	movs	r3, #12
 8005cfe:	603b      	str	r3, [r7, #0]
 8005d00:	e7ee      	b.n	8005ce0 <__sfp+0x60>
 8005d02:	bf00      	nop
 8005d04:	08006d0c 	.word	0x08006d0c
 8005d08:	ffff0001 	.word	0xffff0001

08005d0c <_fwalk_reent>:
 8005d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d10:	4606      	mov	r6, r0
 8005d12:	4688      	mov	r8, r1
 8005d14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005d18:	2700      	movs	r7, #0
 8005d1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d1e:	f1b9 0901 	subs.w	r9, r9, #1
 8005d22:	d505      	bpl.n	8005d30 <_fwalk_reent+0x24>
 8005d24:	6824      	ldr	r4, [r4, #0]
 8005d26:	2c00      	cmp	r4, #0
 8005d28:	d1f7      	bne.n	8005d1a <_fwalk_reent+0xe>
 8005d2a:	4638      	mov	r0, r7
 8005d2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d30:	89ab      	ldrh	r3, [r5, #12]
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d907      	bls.n	8005d46 <_fwalk_reent+0x3a>
 8005d36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	d003      	beq.n	8005d46 <_fwalk_reent+0x3a>
 8005d3e:	4629      	mov	r1, r5
 8005d40:	4630      	mov	r0, r6
 8005d42:	47c0      	blx	r8
 8005d44:	4307      	orrs	r7, r0
 8005d46:	3568      	adds	r5, #104	; 0x68
 8005d48:	e7e9      	b.n	8005d1e <_fwalk_reent+0x12>

08005d4a <__retarget_lock_init_recursive>:
 8005d4a:	4770      	bx	lr

08005d4c <__retarget_lock_acquire_recursive>:
 8005d4c:	4770      	bx	lr

08005d4e <__retarget_lock_release_recursive>:
 8005d4e:	4770      	bx	lr

08005d50 <__swhatbuf_r>:
 8005d50:	b570      	push	{r4, r5, r6, lr}
 8005d52:	460e      	mov	r6, r1
 8005d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d58:	2900      	cmp	r1, #0
 8005d5a:	b096      	sub	sp, #88	; 0x58
 8005d5c:	4614      	mov	r4, r2
 8005d5e:	461d      	mov	r5, r3
 8005d60:	da08      	bge.n	8005d74 <__swhatbuf_r+0x24>
 8005d62:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	602a      	str	r2, [r5, #0]
 8005d6a:	061a      	lsls	r2, r3, #24
 8005d6c:	d410      	bmi.n	8005d90 <__swhatbuf_r+0x40>
 8005d6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d72:	e00e      	b.n	8005d92 <__swhatbuf_r+0x42>
 8005d74:	466a      	mov	r2, sp
 8005d76:	f000 fdf1 	bl	800695c <_fstat_r>
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	dbf1      	blt.n	8005d62 <__swhatbuf_r+0x12>
 8005d7e:	9a01      	ldr	r2, [sp, #4]
 8005d80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005d84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005d88:	425a      	negs	r2, r3
 8005d8a:	415a      	adcs	r2, r3
 8005d8c:	602a      	str	r2, [r5, #0]
 8005d8e:	e7ee      	b.n	8005d6e <__swhatbuf_r+0x1e>
 8005d90:	2340      	movs	r3, #64	; 0x40
 8005d92:	2000      	movs	r0, #0
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	b016      	add	sp, #88	; 0x58
 8005d98:	bd70      	pop	{r4, r5, r6, pc}
	...

08005d9c <__smakebuf_r>:
 8005d9c:	898b      	ldrh	r3, [r1, #12]
 8005d9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005da0:	079d      	lsls	r5, r3, #30
 8005da2:	4606      	mov	r6, r0
 8005da4:	460c      	mov	r4, r1
 8005da6:	d507      	bpl.n	8005db8 <__smakebuf_r+0x1c>
 8005da8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005dac:	6023      	str	r3, [r4, #0]
 8005dae:	6123      	str	r3, [r4, #16]
 8005db0:	2301      	movs	r3, #1
 8005db2:	6163      	str	r3, [r4, #20]
 8005db4:	b002      	add	sp, #8
 8005db6:	bd70      	pop	{r4, r5, r6, pc}
 8005db8:	ab01      	add	r3, sp, #4
 8005dba:	466a      	mov	r2, sp
 8005dbc:	f7ff ffc8 	bl	8005d50 <__swhatbuf_r>
 8005dc0:	9900      	ldr	r1, [sp, #0]
 8005dc2:	4605      	mov	r5, r0
 8005dc4:	4630      	mov	r0, r6
 8005dc6:	f000 f895 	bl	8005ef4 <_malloc_r>
 8005dca:	b948      	cbnz	r0, 8005de0 <__smakebuf_r+0x44>
 8005dcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dd0:	059a      	lsls	r2, r3, #22
 8005dd2:	d4ef      	bmi.n	8005db4 <__smakebuf_r+0x18>
 8005dd4:	f023 0303 	bic.w	r3, r3, #3
 8005dd8:	f043 0302 	orr.w	r3, r3, #2
 8005ddc:	81a3      	strh	r3, [r4, #12]
 8005dde:	e7e3      	b.n	8005da8 <__smakebuf_r+0xc>
 8005de0:	4b0d      	ldr	r3, [pc, #52]	; (8005e18 <__smakebuf_r+0x7c>)
 8005de2:	62b3      	str	r3, [r6, #40]	; 0x28
 8005de4:	89a3      	ldrh	r3, [r4, #12]
 8005de6:	6020      	str	r0, [r4, #0]
 8005de8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dec:	81a3      	strh	r3, [r4, #12]
 8005dee:	9b00      	ldr	r3, [sp, #0]
 8005df0:	6163      	str	r3, [r4, #20]
 8005df2:	9b01      	ldr	r3, [sp, #4]
 8005df4:	6120      	str	r0, [r4, #16]
 8005df6:	b15b      	cbz	r3, 8005e10 <__smakebuf_r+0x74>
 8005df8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dfc:	4630      	mov	r0, r6
 8005dfe:	f000 fdbf 	bl	8006980 <_isatty_r>
 8005e02:	b128      	cbz	r0, 8005e10 <__smakebuf_r+0x74>
 8005e04:	89a3      	ldrh	r3, [r4, #12]
 8005e06:	f023 0303 	bic.w	r3, r3, #3
 8005e0a:	f043 0301 	orr.w	r3, r3, #1
 8005e0e:	81a3      	strh	r3, [r4, #12]
 8005e10:	89a0      	ldrh	r0, [r4, #12]
 8005e12:	4305      	orrs	r5, r0
 8005e14:	81a5      	strh	r5, [r4, #12]
 8005e16:	e7cd      	b.n	8005db4 <__smakebuf_r+0x18>
 8005e18:	08005ba9 	.word	0x08005ba9

08005e1c <_free_r>:
 8005e1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e1e:	2900      	cmp	r1, #0
 8005e20:	d044      	beq.n	8005eac <_free_r+0x90>
 8005e22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e26:	9001      	str	r0, [sp, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f1a1 0404 	sub.w	r4, r1, #4
 8005e2e:	bfb8      	it	lt
 8005e30:	18e4      	addlt	r4, r4, r3
 8005e32:	f000 fde1 	bl	80069f8 <__malloc_lock>
 8005e36:	4a1e      	ldr	r2, [pc, #120]	; (8005eb0 <_free_r+0x94>)
 8005e38:	9801      	ldr	r0, [sp, #4]
 8005e3a:	6813      	ldr	r3, [r2, #0]
 8005e3c:	b933      	cbnz	r3, 8005e4c <_free_r+0x30>
 8005e3e:	6063      	str	r3, [r4, #4]
 8005e40:	6014      	str	r4, [r2, #0]
 8005e42:	b003      	add	sp, #12
 8005e44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e48:	f000 bddc 	b.w	8006a04 <__malloc_unlock>
 8005e4c:	42a3      	cmp	r3, r4
 8005e4e:	d908      	bls.n	8005e62 <_free_r+0x46>
 8005e50:	6825      	ldr	r5, [r4, #0]
 8005e52:	1961      	adds	r1, r4, r5
 8005e54:	428b      	cmp	r3, r1
 8005e56:	bf01      	itttt	eq
 8005e58:	6819      	ldreq	r1, [r3, #0]
 8005e5a:	685b      	ldreq	r3, [r3, #4]
 8005e5c:	1949      	addeq	r1, r1, r5
 8005e5e:	6021      	streq	r1, [r4, #0]
 8005e60:	e7ed      	b.n	8005e3e <_free_r+0x22>
 8005e62:	461a      	mov	r2, r3
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	b10b      	cbz	r3, 8005e6c <_free_r+0x50>
 8005e68:	42a3      	cmp	r3, r4
 8005e6a:	d9fa      	bls.n	8005e62 <_free_r+0x46>
 8005e6c:	6811      	ldr	r1, [r2, #0]
 8005e6e:	1855      	adds	r5, r2, r1
 8005e70:	42a5      	cmp	r5, r4
 8005e72:	d10b      	bne.n	8005e8c <_free_r+0x70>
 8005e74:	6824      	ldr	r4, [r4, #0]
 8005e76:	4421      	add	r1, r4
 8005e78:	1854      	adds	r4, r2, r1
 8005e7a:	42a3      	cmp	r3, r4
 8005e7c:	6011      	str	r1, [r2, #0]
 8005e7e:	d1e0      	bne.n	8005e42 <_free_r+0x26>
 8005e80:	681c      	ldr	r4, [r3, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	6053      	str	r3, [r2, #4]
 8005e86:	4421      	add	r1, r4
 8005e88:	6011      	str	r1, [r2, #0]
 8005e8a:	e7da      	b.n	8005e42 <_free_r+0x26>
 8005e8c:	d902      	bls.n	8005e94 <_free_r+0x78>
 8005e8e:	230c      	movs	r3, #12
 8005e90:	6003      	str	r3, [r0, #0]
 8005e92:	e7d6      	b.n	8005e42 <_free_r+0x26>
 8005e94:	6825      	ldr	r5, [r4, #0]
 8005e96:	1961      	adds	r1, r4, r5
 8005e98:	428b      	cmp	r3, r1
 8005e9a:	bf04      	itt	eq
 8005e9c:	6819      	ldreq	r1, [r3, #0]
 8005e9e:	685b      	ldreq	r3, [r3, #4]
 8005ea0:	6063      	str	r3, [r4, #4]
 8005ea2:	bf04      	itt	eq
 8005ea4:	1949      	addeq	r1, r1, r5
 8005ea6:	6021      	streq	r1, [r4, #0]
 8005ea8:	6054      	str	r4, [r2, #4]
 8005eaa:	e7ca      	b.n	8005e42 <_free_r+0x26>
 8005eac:	b003      	add	sp, #12
 8005eae:	bd30      	pop	{r4, r5, pc}
 8005eb0:	20002ef4 	.word	0x20002ef4

08005eb4 <sbrk_aligned>:
 8005eb4:	b570      	push	{r4, r5, r6, lr}
 8005eb6:	4e0e      	ldr	r6, [pc, #56]	; (8005ef0 <sbrk_aligned+0x3c>)
 8005eb8:	460c      	mov	r4, r1
 8005eba:	6831      	ldr	r1, [r6, #0]
 8005ebc:	4605      	mov	r5, r0
 8005ebe:	b911      	cbnz	r1, 8005ec6 <sbrk_aligned+0x12>
 8005ec0:	f000 fcd6 	bl	8006870 <_sbrk_r>
 8005ec4:	6030      	str	r0, [r6, #0]
 8005ec6:	4621      	mov	r1, r4
 8005ec8:	4628      	mov	r0, r5
 8005eca:	f000 fcd1 	bl	8006870 <_sbrk_r>
 8005ece:	1c43      	adds	r3, r0, #1
 8005ed0:	d00a      	beq.n	8005ee8 <sbrk_aligned+0x34>
 8005ed2:	1cc4      	adds	r4, r0, #3
 8005ed4:	f024 0403 	bic.w	r4, r4, #3
 8005ed8:	42a0      	cmp	r0, r4
 8005eda:	d007      	beq.n	8005eec <sbrk_aligned+0x38>
 8005edc:	1a21      	subs	r1, r4, r0
 8005ede:	4628      	mov	r0, r5
 8005ee0:	f000 fcc6 	bl	8006870 <_sbrk_r>
 8005ee4:	3001      	adds	r0, #1
 8005ee6:	d101      	bne.n	8005eec <sbrk_aligned+0x38>
 8005ee8:	f04f 34ff 	mov.w	r4, #4294967295
 8005eec:	4620      	mov	r0, r4
 8005eee:	bd70      	pop	{r4, r5, r6, pc}
 8005ef0:	20002ef8 	.word	0x20002ef8

08005ef4 <_malloc_r>:
 8005ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ef8:	1ccd      	adds	r5, r1, #3
 8005efa:	f025 0503 	bic.w	r5, r5, #3
 8005efe:	3508      	adds	r5, #8
 8005f00:	2d0c      	cmp	r5, #12
 8005f02:	bf38      	it	cc
 8005f04:	250c      	movcc	r5, #12
 8005f06:	2d00      	cmp	r5, #0
 8005f08:	4607      	mov	r7, r0
 8005f0a:	db01      	blt.n	8005f10 <_malloc_r+0x1c>
 8005f0c:	42a9      	cmp	r1, r5
 8005f0e:	d905      	bls.n	8005f1c <_malloc_r+0x28>
 8005f10:	230c      	movs	r3, #12
 8005f12:	603b      	str	r3, [r7, #0]
 8005f14:	2600      	movs	r6, #0
 8005f16:	4630      	mov	r0, r6
 8005f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f1c:	4e2e      	ldr	r6, [pc, #184]	; (8005fd8 <_malloc_r+0xe4>)
 8005f1e:	f000 fd6b 	bl	80069f8 <__malloc_lock>
 8005f22:	6833      	ldr	r3, [r6, #0]
 8005f24:	461c      	mov	r4, r3
 8005f26:	bb34      	cbnz	r4, 8005f76 <_malloc_r+0x82>
 8005f28:	4629      	mov	r1, r5
 8005f2a:	4638      	mov	r0, r7
 8005f2c:	f7ff ffc2 	bl	8005eb4 <sbrk_aligned>
 8005f30:	1c43      	adds	r3, r0, #1
 8005f32:	4604      	mov	r4, r0
 8005f34:	d14d      	bne.n	8005fd2 <_malloc_r+0xde>
 8005f36:	6834      	ldr	r4, [r6, #0]
 8005f38:	4626      	mov	r6, r4
 8005f3a:	2e00      	cmp	r6, #0
 8005f3c:	d140      	bne.n	8005fc0 <_malloc_r+0xcc>
 8005f3e:	6823      	ldr	r3, [r4, #0]
 8005f40:	4631      	mov	r1, r6
 8005f42:	4638      	mov	r0, r7
 8005f44:	eb04 0803 	add.w	r8, r4, r3
 8005f48:	f000 fc92 	bl	8006870 <_sbrk_r>
 8005f4c:	4580      	cmp	r8, r0
 8005f4e:	d13a      	bne.n	8005fc6 <_malloc_r+0xd2>
 8005f50:	6821      	ldr	r1, [r4, #0]
 8005f52:	3503      	adds	r5, #3
 8005f54:	1a6d      	subs	r5, r5, r1
 8005f56:	f025 0503 	bic.w	r5, r5, #3
 8005f5a:	3508      	adds	r5, #8
 8005f5c:	2d0c      	cmp	r5, #12
 8005f5e:	bf38      	it	cc
 8005f60:	250c      	movcc	r5, #12
 8005f62:	4629      	mov	r1, r5
 8005f64:	4638      	mov	r0, r7
 8005f66:	f7ff ffa5 	bl	8005eb4 <sbrk_aligned>
 8005f6a:	3001      	adds	r0, #1
 8005f6c:	d02b      	beq.n	8005fc6 <_malloc_r+0xd2>
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	442b      	add	r3, r5
 8005f72:	6023      	str	r3, [r4, #0]
 8005f74:	e00e      	b.n	8005f94 <_malloc_r+0xa0>
 8005f76:	6822      	ldr	r2, [r4, #0]
 8005f78:	1b52      	subs	r2, r2, r5
 8005f7a:	d41e      	bmi.n	8005fba <_malloc_r+0xc6>
 8005f7c:	2a0b      	cmp	r2, #11
 8005f7e:	d916      	bls.n	8005fae <_malloc_r+0xba>
 8005f80:	1961      	adds	r1, r4, r5
 8005f82:	42a3      	cmp	r3, r4
 8005f84:	6025      	str	r5, [r4, #0]
 8005f86:	bf18      	it	ne
 8005f88:	6059      	strne	r1, [r3, #4]
 8005f8a:	6863      	ldr	r3, [r4, #4]
 8005f8c:	bf08      	it	eq
 8005f8e:	6031      	streq	r1, [r6, #0]
 8005f90:	5162      	str	r2, [r4, r5]
 8005f92:	604b      	str	r3, [r1, #4]
 8005f94:	4638      	mov	r0, r7
 8005f96:	f104 060b 	add.w	r6, r4, #11
 8005f9a:	f000 fd33 	bl	8006a04 <__malloc_unlock>
 8005f9e:	f026 0607 	bic.w	r6, r6, #7
 8005fa2:	1d23      	adds	r3, r4, #4
 8005fa4:	1af2      	subs	r2, r6, r3
 8005fa6:	d0b6      	beq.n	8005f16 <_malloc_r+0x22>
 8005fa8:	1b9b      	subs	r3, r3, r6
 8005faa:	50a3      	str	r3, [r4, r2]
 8005fac:	e7b3      	b.n	8005f16 <_malloc_r+0x22>
 8005fae:	6862      	ldr	r2, [r4, #4]
 8005fb0:	42a3      	cmp	r3, r4
 8005fb2:	bf0c      	ite	eq
 8005fb4:	6032      	streq	r2, [r6, #0]
 8005fb6:	605a      	strne	r2, [r3, #4]
 8005fb8:	e7ec      	b.n	8005f94 <_malloc_r+0xa0>
 8005fba:	4623      	mov	r3, r4
 8005fbc:	6864      	ldr	r4, [r4, #4]
 8005fbe:	e7b2      	b.n	8005f26 <_malloc_r+0x32>
 8005fc0:	4634      	mov	r4, r6
 8005fc2:	6876      	ldr	r6, [r6, #4]
 8005fc4:	e7b9      	b.n	8005f3a <_malloc_r+0x46>
 8005fc6:	230c      	movs	r3, #12
 8005fc8:	603b      	str	r3, [r7, #0]
 8005fca:	4638      	mov	r0, r7
 8005fcc:	f000 fd1a 	bl	8006a04 <__malloc_unlock>
 8005fd0:	e7a1      	b.n	8005f16 <_malloc_r+0x22>
 8005fd2:	6025      	str	r5, [r4, #0]
 8005fd4:	e7de      	b.n	8005f94 <_malloc_r+0xa0>
 8005fd6:	bf00      	nop
 8005fd8:	20002ef4 	.word	0x20002ef4

08005fdc <__ssputs_r>:
 8005fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe0:	688e      	ldr	r6, [r1, #8]
 8005fe2:	429e      	cmp	r6, r3
 8005fe4:	4682      	mov	sl, r0
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	4690      	mov	r8, r2
 8005fea:	461f      	mov	r7, r3
 8005fec:	d838      	bhi.n	8006060 <__ssputs_r+0x84>
 8005fee:	898a      	ldrh	r2, [r1, #12]
 8005ff0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005ff4:	d032      	beq.n	800605c <__ssputs_r+0x80>
 8005ff6:	6825      	ldr	r5, [r4, #0]
 8005ff8:	6909      	ldr	r1, [r1, #16]
 8005ffa:	eba5 0901 	sub.w	r9, r5, r1
 8005ffe:	6965      	ldr	r5, [r4, #20]
 8006000:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006004:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006008:	3301      	adds	r3, #1
 800600a:	444b      	add	r3, r9
 800600c:	106d      	asrs	r5, r5, #1
 800600e:	429d      	cmp	r5, r3
 8006010:	bf38      	it	cc
 8006012:	461d      	movcc	r5, r3
 8006014:	0553      	lsls	r3, r2, #21
 8006016:	d531      	bpl.n	800607c <__ssputs_r+0xa0>
 8006018:	4629      	mov	r1, r5
 800601a:	f7ff ff6b 	bl	8005ef4 <_malloc_r>
 800601e:	4606      	mov	r6, r0
 8006020:	b950      	cbnz	r0, 8006038 <__ssputs_r+0x5c>
 8006022:	230c      	movs	r3, #12
 8006024:	f8ca 3000 	str.w	r3, [sl]
 8006028:	89a3      	ldrh	r3, [r4, #12]
 800602a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800602e:	81a3      	strh	r3, [r4, #12]
 8006030:	f04f 30ff 	mov.w	r0, #4294967295
 8006034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006038:	6921      	ldr	r1, [r4, #16]
 800603a:	464a      	mov	r2, r9
 800603c:	f7ff fb4a 	bl	80056d4 <memcpy>
 8006040:	89a3      	ldrh	r3, [r4, #12]
 8006042:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006046:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800604a:	81a3      	strh	r3, [r4, #12]
 800604c:	6126      	str	r6, [r4, #16]
 800604e:	6165      	str	r5, [r4, #20]
 8006050:	444e      	add	r6, r9
 8006052:	eba5 0509 	sub.w	r5, r5, r9
 8006056:	6026      	str	r6, [r4, #0]
 8006058:	60a5      	str	r5, [r4, #8]
 800605a:	463e      	mov	r6, r7
 800605c:	42be      	cmp	r6, r7
 800605e:	d900      	bls.n	8006062 <__ssputs_r+0x86>
 8006060:	463e      	mov	r6, r7
 8006062:	6820      	ldr	r0, [r4, #0]
 8006064:	4632      	mov	r2, r6
 8006066:	4641      	mov	r1, r8
 8006068:	f000 fcac 	bl	80069c4 <memmove>
 800606c:	68a3      	ldr	r3, [r4, #8]
 800606e:	1b9b      	subs	r3, r3, r6
 8006070:	60a3      	str	r3, [r4, #8]
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	4433      	add	r3, r6
 8006076:	6023      	str	r3, [r4, #0]
 8006078:	2000      	movs	r0, #0
 800607a:	e7db      	b.n	8006034 <__ssputs_r+0x58>
 800607c:	462a      	mov	r2, r5
 800607e:	f000 fcc7 	bl	8006a10 <_realloc_r>
 8006082:	4606      	mov	r6, r0
 8006084:	2800      	cmp	r0, #0
 8006086:	d1e1      	bne.n	800604c <__ssputs_r+0x70>
 8006088:	6921      	ldr	r1, [r4, #16]
 800608a:	4650      	mov	r0, sl
 800608c:	f7ff fec6 	bl	8005e1c <_free_r>
 8006090:	e7c7      	b.n	8006022 <__ssputs_r+0x46>
	...

08006094 <_svfiprintf_r>:
 8006094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006098:	4698      	mov	r8, r3
 800609a:	898b      	ldrh	r3, [r1, #12]
 800609c:	061b      	lsls	r3, r3, #24
 800609e:	b09d      	sub	sp, #116	; 0x74
 80060a0:	4607      	mov	r7, r0
 80060a2:	460d      	mov	r5, r1
 80060a4:	4614      	mov	r4, r2
 80060a6:	d50e      	bpl.n	80060c6 <_svfiprintf_r+0x32>
 80060a8:	690b      	ldr	r3, [r1, #16]
 80060aa:	b963      	cbnz	r3, 80060c6 <_svfiprintf_r+0x32>
 80060ac:	2140      	movs	r1, #64	; 0x40
 80060ae:	f7ff ff21 	bl	8005ef4 <_malloc_r>
 80060b2:	6028      	str	r0, [r5, #0]
 80060b4:	6128      	str	r0, [r5, #16]
 80060b6:	b920      	cbnz	r0, 80060c2 <_svfiprintf_r+0x2e>
 80060b8:	230c      	movs	r3, #12
 80060ba:	603b      	str	r3, [r7, #0]
 80060bc:	f04f 30ff 	mov.w	r0, #4294967295
 80060c0:	e0d1      	b.n	8006266 <_svfiprintf_r+0x1d2>
 80060c2:	2340      	movs	r3, #64	; 0x40
 80060c4:	616b      	str	r3, [r5, #20]
 80060c6:	2300      	movs	r3, #0
 80060c8:	9309      	str	r3, [sp, #36]	; 0x24
 80060ca:	2320      	movs	r3, #32
 80060cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80060d4:	2330      	movs	r3, #48	; 0x30
 80060d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006280 <_svfiprintf_r+0x1ec>
 80060da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060de:	f04f 0901 	mov.w	r9, #1
 80060e2:	4623      	mov	r3, r4
 80060e4:	469a      	mov	sl, r3
 80060e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060ea:	b10a      	cbz	r2, 80060f0 <_svfiprintf_r+0x5c>
 80060ec:	2a25      	cmp	r2, #37	; 0x25
 80060ee:	d1f9      	bne.n	80060e4 <_svfiprintf_r+0x50>
 80060f0:	ebba 0b04 	subs.w	fp, sl, r4
 80060f4:	d00b      	beq.n	800610e <_svfiprintf_r+0x7a>
 80060f6:	465b      	mov	r3, fp
 80060f8:	4622      	mov	r2, r4
 80060fa:	4629      	mov	r1, r5
 80060fc:	4638      	mov	r0, r7
 80060fe:	f7ff ff6d 	bl	8005fdc <__ssputs_r>
 8006102:	3001      	adds	r0, #1
 8006104:	f000 80aa 	beq.w	800625c <_svfiprintf_r+0x1c8>
 8006108:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800610a:	445a      	add	r2, fp
 800610c:	9209      	str	r2, [sp, #36]	; 0x24
 800610e:	f89a 3000 	ldrb.w	r3, [sl]
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 80a2 	beq.w	800625c <_svfiprintf_r+0x1c8>
 8006118:	2300      	movs	r3, #0
 800611a:	f04f 32ff 	mov.w	r2, #4294967295
 800611e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006122:	f10a 0a01 	add.w	sl, sl, #1
 8006126:	9304      	str	r3, [sp, #16]
 8006128:	9307      	str	r3, [sp, #28]
 800612a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800612e:	931a      	str	r3, [sp, #104]	; 0x68
 8006130:	4654      	mov	r4, sl
 8006132:	2205      	movs	r2, #5
 8006134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006138:	4851      	ldr	r0, [pc, #324]	; (8006280 <_svfiprintf_r+0x1ec>)
 800613a:	f7fa f851 	bl	80001e0 <memchr>
 800613e:	9a04      	ldr	r2, [sp, #16]
 8006140:	b9d8      	cbnz	r0, 800617a <_svfiprintf_r+0xe6>
 8006142:	06d0      	lsls	r0, r2, #27
 8006144:	bf44      	itt	mi
 8006146:	2320      	movmi	r3, #32
 8006148:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800614c:	0711      	lsls	r1, r2, #28
 800614e:	bf44      	itt	mi
 8006150:	232b      	movmi	r3, #43	; 0x2b
 8006152:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006156:	f89a 3000 	ldrb.w	r3, [sl]
 800615a:	2b2a      	cmp	r3, #42	; 0x2a
 800615c:	d015      	beq.n	800618a <_svfiprintf_r+0xf6>
 800615e:	9a07      	ldr	r2, [sp, #28]
 8006160:	4654      	mov	r4, sl
 8006162:	2000      	movs	r0, #0
 8006164:	f04f 0c0a 	mov.w	ip, #10
 8006168:	4621      	mov	r1, r4
 800616a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800616e:	3b30      	subs	r3, #48	; 0x30
 8006170:	2b09      	cmp	r3, #9
 8006172:	d94e      	bls.n	8006212 <_svfiprintf_r+0x17e>
 8006174:	b1b0      	cbz	r0, 80061a4 <_svfiprintf_r+0x110>
 8006176:	9207      	str	r2, [sp, #28]
 8006178:	e014      	b.n	80061a4 <_svfiprintf_r+0x110>
 800617a:	eba0 0308 	sub.w	r3, r0, r8
 800617e:	fa09 f303 	lsl.w	r3, r9, r3
 8006182:	4313      	orrs	r3, r2
 8006184:	9304      	str	r3, [sp, #16]
 8006186:	46a2      	mov	sl, r4
 8006188:	e7d2      	b.n	8006130 <_svfiprintf_r+0x9c>
 800618a:	9b03      	ldr	r3, [sp, #12]
 800618c:	1d19      	adds	r1, r3, #4
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	9103      	str	r1, [sp, #12]
 8006192:	2b00      	cmp	r3, #0
 8006194:	bfbb      	ittet	lt
 8006196:	425b      	neglt	r3, r3
 8006198:	f042 0202 	orrlt.w	r2, r2, #2
 800619c:	9307      	strge	r3, [sp, #28]
 800619e:	9307      	strlt	r3, [sp, #28]
 80061a0:	bfb8      	it	lt
 80061a2:	9204      	strlt	r2, [sp, #16]
 80061a4:	7823      	ldrb	r3, [r4, #0]
 80061a6:	2b2e      	cmp	r3, #46	; 0x2e
 80061a8:	d10c      	bne.n	80061c4 <_svfiprintf_r+0x130>
 80061aa:	7863      	ldrb	r3, [r4, #1]
 80061ac:	2b2a      	cmp	r3, #42	; 0x2a
 80061ae:	d135      	bne.n	800621c <_svfiprintf_r+0x188>
 80061b0:	9b03      	ldr	r3, [sp, #12]
 80061b2:	1d1a      	adds	r2, r3, #4
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	9203      	str	r2, [sp, #12]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	bfb8      	it	lt
 80061bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80061c0:	3402      	adds	r4, #2
 80061c2:	9305      	str	r3, [sp, #20]
 80061c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006290 <_svfiprintf_r+0x1fc>
 80061c8:	7821      	ldrb	r1, [r4, #0]
 80061ca:	2203      	movs	r2, #3
 80061cc:	4650      	mov	r0, sl
 80061ce:	f7fa f807 	bl	80001e0 <memchr>
 80061d2:	b140      	cbz	r0, 80061e6 <_svfiprintf_r+0x152>
 80061d4:	2340      	movs	r3, #64	; 0x40
 80061d6:	eba0 000a 	sub.w	r0, r0, sl
 80061da:	fa03 f000 	lsl.w	r0, r3, r0
 80061de:	9b04      	ldr	r3, [sp, #16]
 80061e0:	4303      	orrs	r3, r0
 80061e2:	3401      	adds	r4, #1
 80061e4:	9304      	str	r3, [sp, #16]
 80061e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061ea:	4826      	ldr	r0, [pc, #152]	; (8006284 <_svfiprintf_r+0x1f0>)
 80061ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80061f0:	2206      	movs	r2, #6
 80061f2:	f7f9 fff5 	bl	80001e0 <memchr>
 80061f6:	2800      	cmp	r0, #0
 80061f8:	d038      	beq.n	800626c <_svfiprintf_r+0x1d8>
 80061fa:	4b23      	ldr	r3, [pc, #140]	; (8006288 <_svfiprintf_r+0x1f4>)
 80061fc:	bb1b      	cbnz	r3, 8006246 <_svfiprintf_r+0x1b2>
 80061fe:	9b03      	ldr	r3, [sp, #12]
 8006200:	3307      	adds	r3, #7
 8006202:	f023 0307 	bic.w	r3, r3, #7
 8006206:	3308      	adds	r3, #8
 8006208:	9303      	str	r3, [sp, #12]
 800620a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800620c:	4433      	add	r3, r6
 800620e:	9309      	str	r3, [sp, #36]	; 0x24
 8006210:	e767      	b.n	80060e2 <_svfiprintf_r+0x4e>
 8006212:	fb0c 3202 	mla	r2, ip, r2, r3
 8006216:	460c      	mov	r4, r1
 8006218:	2001      	movs	r0, #1
 800621a:	e7a5      	b.n	8006168 <_svfiprintf_r+0xd4>
 800621c:	2300      	movs	r3, #0
 800621e:	3401      	adds	r4, #1
 8006220:	9305      	str	r3, [sp, #20]
 8006222:	4619      	mov	r1, r3
 8006224:	f04f 0c0a 	mov.w	ip, #10
 8006228:	4620      	mov	r0, r4
 800622a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800622e:	3a30      	subs	r2, #48	; 0x30
 8006230:	2a09      	cmp	r2, #9
 8006232:	d903      	bls.n	800623c <_svfiprintf_r+0x1a8>
 8006234:	2b00      	cmp	r3, #0
 8006236:	d0c5      	beq.n	80061c4 <_svfiprintf_r+0x130>
 8006238:	9105      	str	r1, [sp, #20]
 800623a:	e7c3      	b.n	80061c4 <_svfiprintf_r+0x130>
 800623c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006240:	4604      	mov	r4, r0
 8006242:	2301      	movs	r3, #1
 8006244:	e7f0      	b.n	8006228 <_svfiprintf_r+0x194>
 8006246:	ab03      	add	r3, sp, #12
 8006248:	9300      	str	r3, [sp, #0]
 800624a:	462a      	mov	r2, r5
 800624c:	4b0f      	ldr	r3, [pc, #60]	; (800628c <_svfiprintf_r+0x1f8>)
 800624e:	a904      	add	r1, sp, #16
 8006250:	4638      	mov	r0, r7
 8006252:	f3af 8000 	nop.w
 8006256:	1c42      	adds	r2, r0, #1
 8006258:	4606      	mov	r6, r0
 800625a:	d1d6      	bne.n	800620a <_svfiprintf_r+0x176>
 800625c:	89ab      	ldrh	r3, [r5, #12]
 800625e:	065b      	lsls	r3, r3, #25
 8006260:	f53f af2c 	bmi.w	80060bc <_svfiprintf_r+0x28>
 8006264:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006266:	b01d      	add	sp, #116	; 0x74
 8006268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800626c:	ab03      	add	r3, sp, #12
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	462a      	mov	r2, r5
 8006272:	4b06      	ldr	r3, [pc, #24]	; (800628c <_svfiprintf_r+0x1f8>)
 8006274:	a904      	add	r1, sp, #16
 8006276:	4638      	mov	r0, r7
 8006278:	f000 f9d4 	bl	8006624 <_printf_i>
 800627c:	e7eb      	b.n	8006256 <_svfiprintf_r+0x1c2>
 800627e:	bf00      	nop
 8006280:	08006d70 	.word	0x08006d70
 8006284:	08006d7a 	.word	0x08006d7a
 8006288:	00000000 	.word	0x00000000
 800628c:	08005fdd 	.word	0x08005fdd
 8006290:	08006d76 	.word	0x08006d76

08006294 <__sfputc_r>:
 8006294:	6893      	ldr	r3, [r2, #8]
 8006296:	3b01      	subs	r3, #1
 8006298:	2b00      	cmp	r3, #0
 800629a:	b410      	push	{r4}
 800629c:	6093      	str	r3, [r2, #8]
 800629e:	da08      	bge.n	80062b2 <__sfputc_r+0x1e>
 80062a0:	6994      	ldr	r4, [r2, #24]
 80062a2:	42a3      	cmp	r3, r4
 80062a4:	db01      	blt.n	80062aa <__sfputc_r+0x16>
 80062a6:	290a      	cmp	r1, #10
 80062a8:	d103      	bne.n	80062b2 <__sfputc_r+0x1e>
 80062aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062ae:	f7ff bad5 	b.w	800585c <__swbuf_r>
 80062b2:	6813      	ldr	r3, [r2, #0]
 80062b4:	1c58      	adds	r0, r3, #1
 80062b6:	6010      	str	r0, [r2, #0]
 80062b8:	7019      	strb	r1, [r3, #0]
 80062ba:	4608      	mov	r0, r1
 80062bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <__sfputs_r>:
 80062c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062c4:	4606      	mov	r6, r0
 80062c6:	460f      	mov	r7, r1
 80062c8:	4614      	mov	r4, r2
 80062ca:	18d5      	adds	r5, r2, r3
 80062cc:	42ac      	cmp	r4, r5
 80062ce:	d101      	bne.n	80062d4 <__sfputs_r+0x12>
 80062d0:	2000      	movs	r0, #0
 80062d2:	e007      	b.n	80062e4 <__sfputs_r+0x22>
 80062d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062d8:	463a      	mov	r2, r7
 80062da:	4630      	mov	r0, r6
 80062dc:	f7ff ffda 	bl	8006294 <__sfputc_r>
 80062e0:	1c43      	adds	r3, r0, #1
 80062e2:	d1f3      	bne.n	80062cc <__sfputs_r+0xa>
 80062e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080062e8 <_vfiprintf_r>:
 80062e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ec:	460d      	mov	r5, r1
 80062ee:	b09d      	sub	sp, #116	; 0x74
 80062f0:	4614      	mov	r4, r2
 80062f2:	4698      	mov	r8, r3
 80062f4:	4606      	mov	r6, r0
 80062f6:	b118      	cbz	r0, 8006300 <_vfiprintf_r+0x18>
 80062f8:	6983      	ldr	r3, [r0, #24]
 80062fa:	b90b      	cbnz	r3, 8006300 <_vfiprintf_r+0x18>
 80062fc:	f7ff fc88 	bl	8005c10 <__sinit>
 8006300:	4b89      	ldr	r3, [pc, #548]	; (8006528 <_vfiprintf_r+0x240>)
 8006302:	429d      	cmp	r5, r3
 8006304:	d11b      	bne.n	800633e <_vfiprintf_r+0x56>
 8006306:	6875      	ldr	r5, [r6, #4]
 8006308:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800630a:	07d9      	lsls	r1, r3, #31
 800630c:	d405      	bmi.n	800631a <_vfiprintf_r+0x32>
 800630e:	89ab      	ldrh	r3, [r5, #12]
 8006310:	059a      	lsls	r2, r3, #22
 8006312:	d402      	bmi.n	800631a <_vfiprintf_r+0x32>
 8006314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006316:	f7ff fd19 	bl	8005d4c <__retarget_lock_acquire_recursive>
 800631a:	89ab      	ldrh	r3, [r5, #12]
 800631c:	071b      	lsls	r3, r3, #28
 800631e:	d501      	bpl.n	8006324 <_vfiprintf_r+0x3c>
 8006320:	692b      	ldr	r3, [r5, #16]
 8006322:	b9eb      	cbnz	r3, 8006360 <_vfiprintf_r+0x78>
 8006324:	4629      	mov	r1, r5
 8006326:	4630      	mov	r0, r6
 8006328:	f7ff faea 	bl	8005900 <__swsetup_r>
 800632c:	b1c0      	cbz	r0, 8006360 <_vfiprintf_r+0x78>
 800632e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006330:	07dc      	lsls	r4, r3, #31
 8006332:	d50e      	bpl.n	8006352 <_vfiprintf_r+0x6a>
 8006334:	f04f 30ff 	mov.w	r0, #4294967295
 8006338:	b01d      	add	sp, #116	; 0x74
 800633a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800633e:	4b7b      	ldr	r3, [pc, #492]	; (800652c <_vfiprintf_r+0x244>)
 8006340:	429d      	cmp	r5, r3
 8006342:	d101      	bne.n	8006348 <_vfiprintf_r+0x60>
 8006344:	68b5      	ldr	r5, [r6, #8]
 8006346:	e7df      	b.n	8006308 <_vfiprintf_r+0x20>
 8006348:	4b79      	ldr	r3, [pc, #484]	; (8006530 <_vfiprintf_r+0x248>)
 800634a:	429d      	cmp	r5, r3
 800634c:	bf08      	it	eq
 800634e:	68f5      	ldreq	r5, [r6, #12]
 8006350:	e7da      	b.n	8006308 <_vfiprintf_r+0x20>
 8006352:	89ab      	ldrh	r3, [r5, #12]
 8006354:	0598      	lsls	r0, r3, #22
 8006356:	d4ed      	bmi.n	8006334 <_vfiprintf_r+0x4c>
 8006358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800635a:	f7ff fcf8 	bl	8005d4e <__retarget_lock_release_recursive>
 800635e:	e7e9      	b.n	8006334 <_vfiprintf_r+0x4c>
 8006360:	2300      	movs	r3, #0
 8006362:	9309      	str	r3, [sp, #36]	; 0x24
 8006364:	2320      	movs	r3, #32
 8006366:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800636a:	f8cd 800c 	str.w	r8, [sp, #12]
 800636e:	2330      	movs	r3, #48	; 0x30
 8006370:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006534 <_vfiprintf_r+0x24c>
 8006374:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006378:	f04f 0901 	mov.w	r9, #1
 800637c:	4623      	mov	r3, r4
 800637e:	469a      	mov	sl, r3
 8006380:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006384:	b10a      	cbz	r2, 800638a <_vfiprintf_r+0xa2>
 8006386:	2a25      	cmp	r2, #37	; 0x25
 8006388:	d1f9      	bne.n	800637e <_vfiprintf_r+0x96>
 800638a:	ebba 0b04 	subs.w	fp, sl, r4
 800638e:	d00b      	beq.n	80063a8 <_vfiprintf_r+0xc0>
 8006390:	465b      	mov	r3, fp
 8006392:	4622      	mov	r2, r4
 8006394:	4629      	mov	r1, r5
 8006396:	4630      	mov	r0, r6
 8006398:	f7ff ff93 	bl	80062c2 <__sfputs_r>
 800639c:	3001      	adds	r0, #1
 800639e:	f000 80aa 	beq.w	80064f6 <_vfiprintf_r+0x20e>
 80063a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063a4:	445a      	add	r2, fp
 80063a6:	9209      	str	r2, [sp, #36]	; 0x24
 80063a8:	f89a 3000 	ldrb.w	r3, [sl]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f000 80a2 	beq.w	80064f6 <_vfiprintf_r+0x20e>
 80063b2:	2300      	movs	r3, #0
 80063b4:	f04f 32ff 	mov.w	r2, #4294967295
 80063b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063bc:	f10a 0a01 	add.w	sl, sl, #1
 80063c0:	9304      	str	r3, [sp, #16]
 80063c2:	9307      	str	r3, [sp, #28]
 80063c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063c8:	931a      	str	r3, [sp, #104]	; 0x68
 80063ca:	4654      	mov	r4, sl
 80063cc:	2205      	movs	r2, #5
 80063ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063d2:	4858      	ldr	r0, [pc, #352]	; (8006534 <_vfiprintf_r+0x24c>)
 80063d4:	f7f9 ff04 	bl	80001e0 <memchr>
 80063d8:	9a04      	ldr	r2, [sp, #16]
 80063da:	b9d8      	cbnz	r0, 8006414 <_vfiprintf_r+0x12c>
 80063dc:	06d1      	lsls	r1, r2, #27
 80063de:	bf44      	itt	mi
 80063e0:	2320      	movmi	r3, #32
 80063e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063e6:	0713      	lsls	r3, r2, #28
 80063e8:	bf44      	itt	mi
 80063ea:	232b      	movmi	r3, #43	; 0x2b
 80063ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063f0:	f89a 3000 	ldrb.w	r3, [sl]
 80063f4:	2b2a      	cmp	r3, #42	; 0x2a
 80063f6:	d015      	beq.n	8006424 <_vfiprintf_r+0x13c>
 80063f8:	9a07      	ldr	r2, [sp, #28]
 80063fa:	4654      	mov	r4, sl
 80063fc:	2000      	movs	r0, #0
 80063fe:	f04f 0c0a 	mov.w	ip, #10
 8006402:	4621      	mov	r1, r4
 8006404:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006408:	3b30      	subs	r3, #48	; 0x30
 800640a:	2b09      	cmp	r3, #9
 800640c:	d94e      	bls.n	80064ac <_vfiprintf_r+0x1c4>
 800640e:	b1b0      	cbz	r0, 800643e <_vfiprintf_r+0x156>
 8006410:	9207      	str	r2, [sp, #28]
 8006412:	e014      	b.n	800643e <_vfiprintf_r+0x156>
 8006414:	eba0 0308 	sub.w	r3, r0, r8
 8006418:	fa09 f303 	lsl.w	r3, r9, r3
 800641c:	4313      	orrs	r3, r2
 800641e:	9304      	str	r3, [sp, #16]
 8006420:	46a2      	mov	sl, r4
 8006422:	e7d2      	b.n	80063ca <_vfiprintf_r+0xe2>
 8006424:	9b03      	ldr	r3, [sp, #12]
 8006426:	1d19      	adds	r1, r3, #4
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	9103      	str	r1, [sp, #12]
 800642c:	2b00      	cmp	r3, #0
 800642e:	bfbb      	ittet	lt
 8006430:	425b      	neglt	r3, r3
 8006432:	f042 0202 	orrlt.w	r2, r2, #2
 8006436:	9307      	strge	r3, [sp, #28]
 8006438:	9307      	strlt	r3, [sp, #28]
 800643a:	bfb8      	it	lt
 800643c:	9204      	strlt	r2, [sp, #16]
 800643e:	7823      	ldrb	r3, [r4, #0]
 8006440:	2b2e      	cmp	r3, #46	; 0x2e
 8006442:	d10c      	bne.n	800645e <_vfiprintf_r+0x176>
 8006444:	7863      	ldrb	r3, [r4, #1]
 8006446:	2b2a      	cmp	r3, #42	; 0x2a
 8006448:	d135      	bne.n	80064b6 <_vfiprintf_r+0x1ce>
 800644a:	9b03      	ldr	r3, [sp, #12]
 800644c:	1d1a      	adds	r2, r3, #4
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	9203      	str	r2, [sp, #12]
 8006452:	2b00      	cmp	r3, #0
 8006454:	bfb8      	it	lt
 8006456:	f04f 33ff 	movlt.w	r3, #4294967295
 800645a:	3402      	adds	r4, #2
 800645c:	9305      	str	r3, [sp, #20]
 800645e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006544 <_vfiprintf_r+0x25c>
 8006462:	7821      	ldrb	r1, [r4, #0]
 8006464:	2203      	movs	r2, #3
 8006466:	4650      	mov	r0, sl
 8006468:	f7f9 feba 	bl	80001e0 <memchr>
 800646c:	b140      	cbz	r0, 8006480 <_vfiprintf_r+0x198>
 800646e:	2340      	movs	r3, #64	; 0x40
 8006470:	eba0 000a 	sub.w	r0, r0, sl
 8006474:	fa03 f000 	lsl.w	r0, r3, r0
 8006478:	9b04      	ldr	r3, [sp, #16]
 800647a:	4303      	orrs	r3, r0
 800647c:	3401      	adds	r4, #1
 800647e:	9304      	str	r3, [sp, #16]
 8006480:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006484:	482c      	ldr	r0, [pc, #176]	; (8006538 <_vfiprintf_r+0x250>)
 8006486:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800648a:	2206      	movs	r2, #6
 800648c:	f7f9 fea8 	bl	80001e0 <memchr>
 8006490:	2800      	cmp	r0, #0
 8006492:	d03f      	beq.n	8006514 <_vfiprintf_r+0x22c>
 8006494:	4b29      	ldr	r3, [pc, #164]	; (800653c <_vfiprintf_r+0x254>)
 8006496:	bb1b      	cbnz	r3, 80064e0 <_vfiprintf_r+0x1f8>
 8006498:	9b03      	ldr	r3, [sp, #12]
 800649a:	3307      	adds	r3, #7
 800649c:	f023 0307 	bic.w	r3, r3, #7
 80064a0:	3308      	adds	r3, #8
 80064a2:	9303      	str	r3, [sp, #12]
 80064a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064a6:	443b      	add	r3, r7
 80064a8:	9309      	str	r3, [sp, #36]	; 0x24
 80064aa:	e767      	b.n	800637c <_vfiprintf_r+0x94>
 80064ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80064b0:	460c      	mov	r4, r1
 80064b2:	2001      	movs	r0, #1
 80064b4:	e7a5      	b.n	8006402 <_vfiprintf_r+0x11a>
 80064b6:	2300      	movs	r3, #0
 80064b8:	3401      	adds	r4, #1
 80064ba:	9305      	str	r3, [sp, #20]
 80064bc:	4619      	mov	r1, r3
 80064be:	f04f 0c0a 	mov.w	ip, #10
 80064c2:	4620      	mov	r0, r4
 80064c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064c8:	3a30      	subs	r2, #48	; 0x30
 80064ca:	2a09      	cmp	r2, #9
 80064cc:	d903      	bls.n	80064d6 <_vfiprintf_r+0x1ee>
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d0c5      	beq.n	800645e <_vfiprintf_r+0x176>
 80064d2:	9105      	str	r1, [sp, #20]
 80064d4:	e7c3      	b.n	800645e <_vfiprintf_r+0x176>
 80064d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80064da:	4604      	mov	r4, r0
 80064dc:	2301      	movs	r3, #1
 80064de:	e7f0      	b.n	80064c2 <_vfiprintf_r+0x1da>
 80064e0:	ab03      	add	r3, sp, #12
 80064e2:	9300      	str	r3, [sp, #0]
 80064e4:	462a      	mov	r2, r5
 80064e6:	4b16      	ldr	r3, [pc, #88]	; (8006540 <_vfiprintf_r+0x258>)
 80064e8:	a904      	add	r1, sp, #16
 80064ea:	4630      	mov	r0, r6
 80064ec:	f3af 8000 	nop.w
 80064f0:	4607      	mov	r7, r0
 80064f2:	1c78      	adds	r0, r7, #1
 80064f4:	d1d6      	bne.n	80064a4 <_vfiprintf_r+0x1bc>
 80064f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80064f8:	07d9      	lsls	r1, r3, #31
 80064fa:	d405      	bmi.n	8006508 <_vfiprintf_r+0x220>
 80064fc:	89ab      	ldrh	r3, [r5, #12]
 80064fe:	059a      	lsls	r2, r3, #22
 8006500:	d402      	bmi.n	8006508 <_vfiprintf_r+0x220>
 8006502:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006504:	f7ff fc23 	bl	8005d4e <__retarget_lock_release_recursive>
 8006508:	89ab      	ldrh	r3, [r5, #12]
 800650a:	065b      	lsls	r3, r3, #25
 800650c:	f53f af12 	bmi.w	8006334 <_vfiprintf_r+0x4c>
 8006510:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006512:	e711      	b.n	8006338 <_vfiprintf_r+0x50>
 8006514:	ab03      	add	r3, sp, #12
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	462a      	mov	r2, r5
 800651a:	4b09      	ldr	r3, [pc, #36]	; (8006540 <_vfiprintf_r+0x258>)
 800651c:	a904      	add	r1, sp, #16
 800651e:	4630      	mov	r0, r6
 8006520:	f000 f880 	bl	8006624 <_printf_i>
 8006524:	e7e4      	b.n	80064f0 <_vfiprintf_r+0x208>
 8006526:	bf00      	nop
 8006528:	08006d30 	.word	0x08006d30
 800652c:	08006d50 	.word	0x08006d50
 8006530:	08006d10 	.word	0x08006d10
 8006534:	08006d70 	.word	0x08006d70
 8006538:	08006d7a 	.word	0x08006d7a
 800653c:	00000000 	.word	0x00000000
 8006540:	080062c3 	.word	0x080062c3
 8006544:	08006d76 	.word	0x08006d76

08006548 <_printf_common>:
 8006548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800654c:	4616      	mov	r6, r2
 800654e:	4699      	mov	r9, r3
 8006550:	688a      	ldr	r2, [r1, #8]
 8006552:	690b      	ldr	r3, [r1, #16]
 8006554:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006558:	4293      	cmp	r3, r2
 800655a:	bfb8      	it	lt
 800655c:	4613      	movlt	r3, r2
 800655e:	6033      	str	r3, [r6, #0]
 8006560:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006564:	4607      	mov	r7, r0
 8006566:	460c      	mov	r4, r1
 8006568:	b10a      	cbz	r2, 800656e <_printf_common+0x26>
 800656a:	3301      	adds	r3, #1
 800656c:	6033      	str	r3, [r6, #0]
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	0699      	lsls	r1, r3, #26
 8006572:	bf42      	ittt	mi
 8006574:	6833      	ldrmi	r3, [r6, #0]
 8006576:	3302      	addmi	r3, #2
 8006578:	6033      	strmi	r3, [r6, #0]
 800657a:	6825      	ldr	r5, [r4, #0]
 800657c:	f015 0506 	ands.w	r5, r5, #6
 8006580:	d106      	bne.n	8006590 <_printf_common+0x48>
 8006582:	f104 0a19 	add.w	sl, r4, #25
 8006586:	68e3      	ldr	r3, [r4, #12]
 8006588:	6832      	ldr	r2, [r6, #0]
 800658a:	1a9b      	subs	r3, r3, r2
 800658c:	42ab      	cmp	r3, r5
 800658e:	dc26      	bgt.n	80065de <_printf_common+0x96>
 8006590:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006594:	1e13      	subs	r3, r2, #0
 8006596:	6822      	ldr	r2, [r4, #0]
 8006598:	bf18      	it	ne
 800659a:	2301      	movne	r3, #1
 800659c:	0692      	lsls	r2, r2, #26
 800659e:	d42b      	bmi.n	80065f8 <_printf_common+0xb0>
 80065a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065a4:	4649      	mov	r1, r9
 80065a6:	4638      	mov	r0, r7
 80065a8:	47c0      	blx	r8
 80065aa:	3001      	adds	r0, #1
 80065ac:	d01e      	beq.n	80065ec <_printf_common+0xa4>
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	68e5      	ldr	r5, [r4, #12]
 80065b2:	6832      	ldr	r2, [r6, #0]
 80065b4:	f003 0306 	and.w	r3, r3, #6
 80065b8:	2b04      	cmp	r3, #4
 80065ba:	bf08      	it	eq
 80065bc:	1aad      	subeq	r5, r5, r2
 80065be:	68a3      	ldr	r3, [r4, #8]
 80065c0:	6922      	ldr	r2, [r4, #16]
 80065c2:	bf0c      	ite	eq
 80065c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065c8:	2500      	movne	r5, #0
 80065ca:	4293      	cmp	r3, r2
 80065cc:	bfc4      	itt	gt
 80065ce:	1a9b      	subgt	r3, r3, r2
 80065d0:	18ed      	addgt	r5, r5, r3
 80065d2:	2600      	movs	r6, #0
 80065d4:	341a      	adds	r4, #26
 80065d6:	42b5      	cmp	r5, r6
 80065d8:	d11a      	bne.n	8006610 <_printf_common+0xc8>
 80065da:	2000      	movs	r0, #0
 80065dc:	e008      	b.n	80065f0 <_printf_common+0xa8>
 80065de:	2301      	movs	r3, #1
 80065e0:	4652      	mov	r2, sl
 80065e2:	4649      	mov	r1, r9
 80065e4:	4638      	mov	r0, r7
 80065e6:	47c0      	blx	r8
 80065e8:	3001      	adds	r0, #1
 80065ea:	d103      	bne.n	80065f4 <_printf_common+0xac>
 80065ec:	f04f 30ff 	mov.w	r0, #4294967295
 80065f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065f4:	3501      	adds	r5, #1
 80065f6:	e7c6      	b.n	8006586 <_printf_common+0x3e>
 80065f8:	18e1      	adds	r1, r4, r3
 80065fa:	1c5a      	adds	r2, r3, #1
 80065fc:	2030      	movs	r0, #48	; 0x30
 80065fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006602:	4422      	add	r2, r4
 8006604:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006608:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800660c:	3302      	adds	r3, #2
 800660e:	e7c7      	b.n	80065a0 <_printf_common+0x58>
 8006610:	2301      	movs	r3, #1
 8006612:	4622      	mov	r2, r4
 8006614:	4649      	mov	r1, r9
 8006616:	4638      	mov	r0, r7
 8006618:	47c0      	blx	r8
 800661a:	3001      	adds	r0, #1
 800661c:	d0e6      	beq.n	80065ec <_printf_common+0xa4>
 800661e:	3601      	adds	r6, #1
 8006620:	e7d9      	b.n	80065d6 <_printf_common+0x8e>
	...

08006624 <_printf_i>:
 8006624:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006628:	7e0f      	ldrb	r7, [r1, #24]
 800662a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800662c:	2f78      	cmp	r7, #120	; 0x78
 800662e:	4691      	mov	r9, r2
 8006630:	4680      	mov	r8, r0
 8006632:	460c      	mov	r4, r1
 8006634:	469a      	mov	sl, r3
 8006636:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800663a:	d807      	bhi.n	800664c <_printf_i+0x28>
 800663c:	2f62      	cmp	r7, #98	; 0x62
 800663e:	d80a      	bhi.n	8006656 <_printf_i+0x32>
 8006640:	2f00      	cmp	r7, #0
 8006642:	f000 80d8 	beq.w	80067f6 <_printf_i+0x1d2>
 8006646:	2f58      	cmp	r7, #88	; 0x58
 8006648:	f000 80a3 	beq.w	8006792 <_printf_i+0x16e>
 800664c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006650:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006654:	e03a      	b.n	80066cc <_printf_i+0xa8>
 8006656:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800665a:	2b15      	cmp	r3, #21
 800665c:	d8f6      	bhi.n	800664c <_printf_i+0x28>
 800665e:	a101      	add	r1, pc, #4	; (adr r1, 8006664 <_printf_i+0x40>)
 8006660:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006664:	080066bd 	.word	0x080066bd
 8006668:	080066d1 	.word	0x080066d1
 800666c:	0800664d 	.word	0x0800664d
 8006670:	0800664d 	.word	0x0800664d
 8006674:	0800664d 	.word	0x0800664d
 8006678:	0800664d 	.word	0x0800664d
 800667c:	080066d1 	.word	0x080066d1
 8006680:	0800664d 	.word	0x0800664d
 8006684:	0800664d 	.word	0x0800664d
 8006688:	0800664d 	.word	0x0800664d
 800668c:	0800664d 	.word	0x0800664d
 8006690:	080067dd 	.word	0x080067dd
 8006694:	08006701 	.word	0x08006701
 8006698:	080067bf 	.word	0x080067bf
 800669c:	0800664d 	.word	0x0800664d
 80066a0:	0800664d 	.word	0x0800664d
 80066a4:	080067ff 	.word	0x080067ff
 80066a8:	0800664d 	.word	0x0800664d
 80066ac:	08006701 	.word	0x08006701
 80066b0:	0800664d 	.word	0x0800664d
 80066b4:	0800664d 	.word	0x0800664d
 80066b8:	080067c7 	.word	0x080067c7
 80066bc:	682b      	ldr	r3, [r5, #0]
 80066be:	1d1a      	adds	r2, r3, #4
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	602a      	str	r2, [r5, #0]
 80066c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066cc:	2301      	movs	r3, #1
 80066ce:	e0a3      	b.n	8006818 <_printf_i+0x1f4>
 80066d0:	6820      	ldr	r0, [r4, #0]
 80066d2:	6829      	ldr	r1, [r5, #0]
 80066d4:	0606      	lsls	r6, r0, #24
 80066d6:	f101 0304 	add.w	r3, r1, #4
 80066da:	d50a      	bpl.n	80066f2 <_printf_i+0xce>
 80066dc:	680e      	ldr	r6, [r1, #0]
 80066de:	602b      	str	r3, [r5, #0]
 80066e0:	2e00      	cmp	r6, #0
 80066e2:	da03      	bge.n	80066ec <_printf_i+0xc8>
 80066e4:	232d      	movs	r3, #45	; 0x2d
 80066e6:	4276      	negs	r6, r6
 80066e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066ec:	485e      	ldr	r0, [pc, #376]	; (8006868 <_printf_i+0x244>)
 80066ee:	230a      	movs	r3, #10
 80066f0:	e019      	b.n	8006726 <_printf_i+0x102>
 80066f2:	680e      	ldr	r6, [r1, #0]
 80066f4:	602b      	str	r3, [r5, #0]
 80066f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80066fa:	bf18      	it	ne
 80066fc:	b236      	sxthne	r6, r6
 80066fe:	e7ef      	b.n	80066e0 <_printf_i+0xbc>
 8006700:	682b      	ldr	r3, [r5, #0]
 8006702:	6820      	ldr	r0, [r4, #0]
 8006704:	1d19      	adds	r1, r3, #4
 8006706:	6029      	str	r1, [r5, #0]
 8006708:	0601      	lsls	r1, r0, #24
 800670a:	d501      	bpl.n	8006710 <_printf_i+0xec>
 800670c:	681e      	ldr	r6, [r3, #0]
 800670e:	e002      	b.n	8006716 <_printf_i+0xf2>
 8006710:	0646      	lsls	r6, r0, #25
 8006712:	d5fb      	bpl.n	800670c <_printf_i+0xe8>
 8006714:	881e      	ldrh	r6, [r3, #0]
 8006716:	4854      	ldr	r0, [pc, #336]	; (8006868 <_printf_i+0x244>)
 8006718:	2f6f      	cmp	r7, #111	; 0x6f
 800671a:	bf0c      	ite	eq
 800671c:	2308      	moveq	r3, #8
 800671e:	230a      	movne	r3, #10
 8006720:	2100      	movs	r1, #0
 8006722:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006726:	6865      	ldr	r5, [r4, #4]
 8006728:	60a5      	str	r5, [r4, #8]
 800672a:	2d00      	cmp	r5, #0
 800672c:	bfa2      	ittt	ge
 800672e:	6821      	ldrge	r1, [r4, #0]
 8006730:	f021 0104 	bicge.w	r1, r1, #4
 8006734:	6021      	strge	r1, [r4, #0]
 8006736:	b90e      	cbnz	r6, 800673c <_printf_i+0x118>
 8006738:	2d00      	cmp	r5, #0
 800673a:	d04d      	beq.n	80067d8 <_printf_i+0x1b4>
 800673c:	4615      	mov	r5, r2
 800673e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006742:	fb03 6711 	mls	r7, r3, r1, r6
 8006746:	5dc7      	ldrb	r7, [r0, r7]
 8006748:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800674c:	4637      	mov	r7, r6
 800674e:	42bb      	cmp	r3, r7
 8006750:	460e      	mov	r6, r1
 8006752:	d9f4      	bls.n	800673e <_printf_i+0x11a>
 8006754:	2b08      	cmp	r3, #8
 8006756:	d10b      	bne.n	8006770 <_printf_i+0x14c>
 8006758:	6823      	ldr	r3, [r4, #0]
 800675a:	07de      	lsls	r6, r3, #31
 800675c:	d508      	bpl.n	8006770 <_printf_i+0x14c>
 800675e:	6923      	ldr	r3, [r4, #16]
 8006760:	6861      	ldr	r1, [r4, #4]
 8006762:	4299      	cmp	r1, r3
 8006764:	bfde      	ittt	le
 8006766:	2330      	movle	r3, #48	; 0x30
 8006768:	f805 3c01 	strble.w	r3, [r5, #-1]
 800676c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006770:	1b52      	subs	r2, r2, r5
 8006772:	6122      	str	r2, [r4, #16]
 8006774:	f8cd a000 	str.w	sl, [sp]
 8006778:	464b      	mov	r3, r9
 800677a:	aa03      	add	r2, sp, #12
 800677c:	4621      	mov	r1, r4
 800677e:	4640      	mov	r0, r8
 8006780:	f7ff fee2 	bl	8006548 <_printf_common>
 8006784:	3001      	adds	r0, #1
 8006786:	d14c      	bne.n	8006822 <_printf_i+0x1fe>
 8006788:	f04f 30ff 	mov.w	r0, #4294967295
 800678c:	b004      	add	sp, #16
 800678e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006792:	4835      	ldr	r0, [pc, #212]	; (8006868 <_printf_i+0x244>)
 8006794:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006798:	6829      	ldr	r1, [r5, #0]
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	f851 6b04 	ldr.w	r6, [r1], #4
 80067a0:	6029      	str	r1, [r5, #0]
 80067a2:	061d      	lsls	r5, r3, #24
 80067a4:	d514      	bpl.n	80067d0 <_printf_i+0x1ac>
 80067a6:	07df      	lsls	r7, r3, #31
 80067a8:	bf44      	itt	mi
 80067aa:	f043 0320 	orrmi.w	r3, r3, #32
 80067ae:	6023      	strmi	r3, [r4, #0]
 80067b0:	b91e      	cbnz	r6, 80067ba <_printf_i+0x196>
 80067b2:	6823      	ldr	r3, [r4, #0]
 80067b4:	f023 0320 	bic.w	r3, r3, #32
 80067b8:	6023      	str	r3, [r4, #0]
 80067ba:	2310      	movs	r3, #16
 80067bc:	e7b0      	b.n	8006720 <_printf_i+0xfc>
 80067be:	6823      	ldr	r3, [r4, #0]
 80067c0:	f043 0320 	orr.w	r3, r3, #32
 80067c4:	6023      	str	r3, [r4, #0]
 80067c6:	2378      	movs	r3, #120	; 0x78
 80067c8:	4828      	ldr	r0, [pc, #160]	; (800686c <_printf_i+0x248>)
 80067ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80067ce:	e7e3      	b.n	8006798 <_printf_i+0x174>
 80067d0:	0659      	lsls	r1, r3, #25
 80067d2:	bf48      	it	mi
 80067d4:	b2b6      	uxthmi	r6, r6
 80067d6:	e7e6      	b.n	80067a6 <_printf_i+0x182>
 80067d8:	4615      	mov	r5, r2
 80067da:	e7bb      	b.n	8006754 <_printf_i+0x130>
 80067dc:	682b      	ldr	r3, [r5, #0]
 80067de:	6826      	ldr	r6, [r4, #0]
 80067e0:	6961      	ldr	r1, [r4, #20]
 80067e2:	1d18      	adds	r0, r3, #4
 80067e4:	6028      	str	r0, [r5, #0]
 80067e6:	0635      	lsls	r5, r6, #24
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	d501      	bpl.n	80067f0 <_printf_i+0x1cc>
 80067ec:	6019      	str	r1, [r3, #0]
 80067ee:	e002      	b.n	80067f6 <_printf_i+0x1d2>
 80067f0:	0670      	lsls	r0, r6, #25
 80067f2:	d5fb      	bpl.n	80067ec <_printf_i+0x1c8>
 80067f4:	8019      	strh	r1, [r3, #0]
 80067f6:	2300      	movs	r3, #0
 80067f8:	6123      	str	r3, [r4, #16]
 80067fa:	4615      	mov	r5, r2
 80067fc:	e7ba      	b.n	8006774 <_printf_i+0x150>
 80067fe:	682b      	ldr	r3, [r5, #0]
 8006800:	1d1a      	adds	r2, r3, #4
 8006802:	602a      	str	r2, [r5, #0]
 8006804:	681d      	ldr	r5, [r3, #0]
 8006806:	6862      	ldr	r2, [r4, #4]
 8006808:	2100      	movs	r1, #0
 800680a:	4628      	mov	r0, r5
 800680c:	f7f9 fce8 	bl	80001e0 <memchr>
 8006810:	b108      	cbz	r0, 8006816 <_printf_i+0x1f2>
 8006812:	1b40      	subs	r0, r0, r5
 8006814:	6060      	str	r0, [r4, #4]
 8006816:	6863      	ldr	r3, [r4, #4]
 8006818:	6123      	str	r3, [r4, #16]
 800681a:	2300      	movs	r3, #0
 800681c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006820:	e7a8      	b.n	8006774 <_printf_i+0x150>
 8006822:	6923      	ldr	r3, [r4, #16]
 8006824:	462a      	mov	r2, r5
 8006826:	4649      	mov	r1, r9
 8006828:	4640      	mov	r0, r8
 800682a:	47d0      	blx	sl
 800682c:	3001      	adds	r0, #1
 800682e:	d0ab      	beq.n	8006788 <_printf_i+0x164>
 8006830:	6823      	ldr	r3, [r4, #0]
 8006832:	079b      	lsls	r3, r3, #30
 8006834:	d413      	bmi.n	800685e <_printf_i+0x23a>
 8006836:	68e0      	ldr	r0, [r4, #12]
 8006838:	9b03      	ldr	r3, [sp, #12]
 800683a:	4298      	cmp	r0, r3
 800683c:	bfb8      	it	lt
 800683e:	4618      	movlt	r0, r3
 8006840:	e7a4      	b.n	800678c <_printf_i+0x168>
 8006842:	2301      	movs	r3, #1
 8006844:	4632      	mov	r2, r6
 8006846:	4649      	mov	r1, r9
 8006848:	4640      	mov	r0, r8
 800684a:	47d0      	blx	sl
 800684c:	3001      	adds	r0, #1
 800684e:	d09b      	beq.n	8006788 <_printf_i+0x164>
 8006850:	3501      	adds	r5, #1
 8006852:	68e3      	ldr	r3, [r4, #12]
 8006854:	9903      	ldr	r1, [sp, #12]
 8006856:	1a5b      	subs	r3, r3, r1
 8006858:	42ab      	cmp	r3, r5
 800685a:	dcf2      	bgt.n	8006842 <_printf_i+0x21e>
 800685c:	e7eb      	b.n	8006836 <_printf_i+0x212>
 800685e:	2500      	movs	r5, #0
 8006860:	f104 0619 	add.w	r6, r4, #25
 8006864:	e7f5      	b.n	8006852 <_printf_i+0x22e>
 8006866:	bf00      	nop
 8006868:	08006d81 	.word	0x08006d81
 800686c:	08006d92 	.word	0x08006d92

08006870 <_sbrk_r>:
 8006870:	b538      	push	{r3, r4, r5, lr}
 8006872:	4d06      	ldr	r5, [pc, #24]	; (800688c <_sbrk_r+0x1c>)
 8006874:	2300      	movs	r3, #0
 8006876:	4604      	mov	r4, r0
 8006878:	4608      	mov	r0, r1
 800687a:	602b      	str	r3, [r5, #0]
 800687c:	f7fb faf4 	bl	8001e68 <_sbrk>
 8006880:	1c43      	adds	r3, r0, #1
 8006882:	d102      	bne.n	800688a <_sbrk_r+0x1a>
 8006884:	682b      	ldr	r3, [r5, #0]
 8006886:	b103      	cbz	r3, 800688a <_sbrk_r+0x1a>
 8006888:	6023      	str	r3, [r4, #0]
 800688a:	bd38      	pop	{r3, r4, r5, pc}
 800688c:	20002efc 	.word	0x20002efc

08006890 <__sread>:
 8006890:	b510      	push	{r4, lr}
 8006892:	460c      	mov	r4, r1
 8006894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006898:	f000 f8ea 	bl	8006a70 <_read_r>
 800689c:	2800      	cmp	r0, #0
 800689e:	bfab      	itete	ge
 80068a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80068a2:	89a3      	ldrhlt	r3, [r4, #12]
 80068a4:	181b      	addge	r3, r3, r0
 80068a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80068aa:	bfac      	ite	ge
 80068ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80068ae:	81a3      	strhlt	r3, [r4, #12]
 80068b0:	bd10      	pop	{r4, pc}

080068b2 <__swrite>:
 80068b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068b6:	461f      	mov	r7, r3
 80068b8:	898b      	ldrh	r3, [r1, #12]
 80068ba:	05db      	lsls	r3, r3, #23
 80068bc:	4605      	mov	r5, r0
 80068be:	460c      	mov	r4, r1
 80068c0:	4616      	mov	r6, r2
 80068c2:	d505      	bpl.n	80068d0 <__swrite+0x1e>
 80068c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068c8:	2302      	movs	r3, #2
 80068ca:	2200      	movs	r2, #0
 80068cc:	f000 f868 	bl	80069a0 <_lseek_r>
 80068d0:	89a3      	ldrh	r3, [r4, #12]
 80068d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068da:	81a3      	strh	r3, [r4, #12]
 80068dc:	4632      	mov	r2, r6
 80068de:	463b      	mov	r3, r7
 80068e0:	4628      	mov	r0, r5
 80068e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068e6:	f000 b817 	b.w	8006918 <_write_r>

080068ea <__sseek>:
 80068ea:	b510      	push	{r4, lr}
 80068ec:	460c      	mov	r4, r1
 80068ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068f2:	f000 f855 	bl	80069a0 <_lseek_r>
 80068f6:	1c43      	adds	r3, r0, #1
 80068f8:	89a3      	ldrh	r3, [r4, #12]
 80068fa:	bf15      	itete	ne
 80068fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80068fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006902:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006906:	81a3      	strheq	r3, [r4, #12]
 8006908:	bf18      	it	ne
 800690a:	81a3      	strhne	r3, [r4, #12]
 800690c:	bd10      	pop	{r4, pc}

0800690e <__sclose>:
 800690e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006912:	f000 b813 	b.w	800693c <_close_r>
	...

08006918 <_write_r>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4d07      	ldr	r5, [pc, #28]	; (8006938 <_write_r+0x20>)
 800691c:	4604      	mov	r4, r0
 800691e:	4608      	mov	r0, r1
 8006920:	4611      	mov	r1, r2
 8006922:	2200      	movs	r2, #0
 8006924:	602a      	str	r2, [r5, #0]
 8006926:	461a      	mov	r2, r3
 8006928:	f7fb fa4d 	bl	8001dc6 <_write>
 800692c:	1c43      	adds	r3, r0, #1
 800692e:	d102      	bne.n	8006936 <_write_r+0x1e>
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	b103      	cbz	r3, 8006936 <_write_r+0x1e>
 8006934:	6023      	str	r3, [r4, #0]
 8006936:	bd38      	pop	{r3, r4, r5, pc}
 8006938:	20002efc 	.word	0x20002efc

0800693c <_close_r>:
 800693c:	b538      	push	{r3, r4, r5, lr}
 800693e:	4d06      	ldr	r5, [pc, #24]	; (8006958 <_close_r+0x1c>)
 8006940:	2300      	movs	r3, #0
 8006942:	4604      	mov	r4, r0
 8006944:	4608      	mov	r0, r1
 8006946:	602b      	str	r3, [r5, #0]
 8006948:	f7fb fa59 	bl	8001dfe <_close>
 800694c:	1c43      	adds	r3, r0, #1
 800694e:	d102      	bne.n	8006956 <_close_r+0x1a>
 8006950:	682b      	ldr	r3, [r5, #0]
 8006952:	b103      	cbz	r3, 8006956 <_close_r+0x1a>
 8006954:	6023      	str	r3, [r4, #0]
 8006956:	bd38      	pop	{r3, r4, r5, pc}
 8006958:	20002efc 	.word	0x20002efc

0800695c <_fstat_r>:
 800695c:	b538      	push	{r3, r4, r5, lr}
 800695e:	4d07      	ldr	r5, [pc, #28]	; (800697c <_fstat_r+0x20>)
 8006960:	2300      	movs	r3, #0
 8006962:	4604      	mov	r4, r0
 8006964:	4608      	mov	r0, r1
 8006966:	4611      	mov	r1, r2
 8006968:	602b      	str	r3, [r5, #0]
 800696a:	f7fb fa54 	bl	8001e16 <_fstat>
 800696e:	1c43      	adds	r3, r0, #1
 8006970:	d102      	bne.n	8006978 <_fstat_r+0x1c>
 8006972:	682b      	ldr	r3, [r5, #0]
 8006974:	b103      	cbz	r3, 8006978 <_fstat_r+0x1c>
 8006976:	6023      	str	r3, [r4, #0]
 8006978:	bd38      	pop	{r3, r4, r5, pc}
 800697a:	bf00      	nop
 800697c:	20002efc 	.word	0x20002efc

08006980 <_isatty_r>:
 8006980:	b538      	push	{r3, r4, r5, lr}
 8006982:	4d06      	ldr	r5, [pc, #24]	; (800699c <_isatty_r+0x1c>)
 8006984:	2300      	movs	r3, #0
 8006986:	4604      	mov	r4, r0
 8006988:	4608      	mov	r0, r1
 800698a:	602b      	str	r3, [r5, #0]
 800698c:	f7fb fa53 	bl	8001e36 <_isatty>
 8006990:	1c43      	adds	r3, r0, #1
 8006992:	d102      	bne.n	800699a <_isatty_r+0x1a>
 8006994:	682b      	ldr	r3, [r5, #0]
 8006996:	b103      	cbz	r3, 800699a <_isatty_r+0x1a>
 8006998:	6023      	str	r3, [r4, #0]
 800699a:	bd38      	pop	{r3, r4, r5, pc}
 800699c:	20002efc 	.word	0x20002efc

080069a0 <_lseek_r>:
 80069a0:	b538      	push	{r3, r4, r5, lr}
 80069a2:	4d07      	ldr	r5, [pc, #28]	; (80069c0 <_lseek_r+0x20>)
 80069a4:	4604      	mov	r4, r0
 80069a6:	4608      	mov	r0, r1
 80069a8:	4611      	mov	r1, r2
 80069aa:	2200      	movs	r2, #0
 80069ac:	602a      	str	r2, [r5, #0]
 80069ae:	461a      	mov	r2, r3
 80069b0:	f7fb fa4c 	bl	8001e4c <_lseek>
 80069b4:	1c43      	adds	r3, r0, #1
 80069b6:	d102      	bne.n	80069be <_lseek_r+0x1e>
 80069b8:	682b      	ldr	r3, [r5, #0]
 80069ba:	b103      	cbz	r3, 80069be <_lseek_r+0x1e>
 80069bc:	6023      	str	r3, [r4, #0]
 80069be:	bd38      	pop	{r3, r4, r5, pc}
 80069c0:	20002efc 	.word	0x20002efc

080069c4 <memmove>:
 80069c4:	4288      	cmp	r0, r1
 80069c6:	b510      	push	{r4, lr}
 80069c8:	eb01 0402 	add.w	r4, r1, r2
 80069cc:	d902      	bls.n	80069d4 <memmove+0x10>
 80069ce:	4284      	cmp	r4, r0
 80069d0:	4623      	mov	r3, r4
 80069d2:	d807      	bhi.n	80069e4 <memmove+0x20>
 80069d4:	1e43      	subs	r3, r0, #1
 80069d6:	42a1      	cmp	r1, r4
 80069d8:	d008      	beq.n	80069ec <memmove+0x28>
 80069da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069e2:	e7f8      	b.n	80069d6 <memmove+0x12>
 80069e4:	4402      	add	r2, r0
 80069e6:	4601      	mov	r1, r0
 80069e8:	428a      	cmp	r2, r1
 80069ea:	d100      	bne.n	80069ee <memmove+0x2a>
 80069ec:	bd10      	pop	{r4, pc}
 80069ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80069f6:	e7f7      	b.n	80069e8 <memmove+0x24>

080069f8 <__malloc_lock>:
 80069f8:	4801      	ldr	r0, [pc, #4]	; (8006a00 <__malloc_lock+0x8>)
 80069fa:	f7ff b9a7 	b.w	8005d4c <__retarget_lock_acquire_recursive>
 80069fe:	bf00      	nop
 8006a00:	20002ef0 	.word	0x20002ef0

08006a04 <__malloc_unlock>:
 8006a04:	4801      	ldr	r0, [pc, #4]	; (8006a0c <__malloc_unlock+0x8>)
 8006a06:	f7ff b9a2 	b.w	8005d4e <__retarget_lock_release_recursive>
 8006a0a:	bf00      	nop
 8006a0c:	20002ef0 	.word	0x20002ef0

08006a10 <_realloc_r>:
 8006a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a14:	4680      	mov	r8, r0
 8006a16:	4614      	mov	r4, r2
 8006a18:	460e      	mov	r6, r1
 8006a1a:	b921      	cbnz	r1, 8006a26 <_realloc_r+0x16>
 8006a1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a20:	4611      	mov	r1, r2
 8006a22:	f7ff ba67 	b.w	8005ef4 <_malloc_r>
 8006a26:	b92a      	cbnz	r2, 8006a34 <_realloc_r+0x24>
 8006a28:	f7ff f9f8 	bl	8005e1c <_free_r>
 8006a2c:	4625      	mov	r5, r4
 8006a2e:	4628      	mov	r0, r5
 8006a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a34:	f000 f82e 	bl	8006a94 <_malloc_usable_size_r>
 8006a38:	4284      	cmp	r4, r0
 8006a3a:	4607      	mov	r7, r0
 8006a3c:	d802      	bhi.n	8006a44 <_realloc_r+0x34>
 8006a3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a42:	d812      	bhi.n	8006a6a <_realloc_r+0x5a>
 8006a44:	4621      	mov	r1, r4
 8006a46:	4640      	mov	r0, r8
 8006a48:	f7ff fa54 	bl	8005ef4 <_malloc_r>
 8006a4c:	4605      	mov	r5, r0
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d0ed      	beq.n	8006a2e <_realloc_r+0x1e>
 8006a52:	42bc      	cmp	r4, r7
 8006a54:	4622      	mov	r2, r4
 8006a56:	4631      	mov	r1, r6
 8006a58:	bf28      	it	cs
 8006a5a:	463a      	movcs	r2, r7
 8006a5c:	f7fe fe3a 	bl	80056d4 <memcpy>
 8006a60:	4631      	mov	r1, r6
 8006a62:	4640      	mov	r0, r8
 8006a64:	f7ff f9da 	bl	8005e1c <_free_r>
 8006a68:	e7e1      	b.n	8006a2e <_realloc_r+0x1e>
 8006a6a:	4635      	mov	r5, r6
 8006a6c:	e7df      	b.n	8006a2e <_realloc_r+0x1e>
	...

08006a70 <_read_r>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	4d07      	ldr	r5, [pc, #28]	; (8006a90 <_read_r+0x20>)
 8006a74:	4604      	mov	r4, r0
 8006a76:	4608      	mov	r0, r1
 8006a78:	4611      	mov	r1, r2
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	602a      	str	r2, [r5, #0]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	f7fb f984 	bl	8001d8c <_read>
 8006a84:	1c43      	adds	r3, r0, #1
 8006a86:	d102      	bne.n	8006a8e <_read_r+0x1e>
 8006a88:	682b      	ldr	r3, [r5, #0]
 8006a8a:	b103      	cbz	r3, 8006a8e <_read_r+0x1e>
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	bd38      	pop	{r3, r4, r5, pc}
 8006a90:	20002efc 	.word	0x20002efc

08006a94 <_malloc_usable_size_r>:
 8006a94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a98:	1f18      	subs	r0, r3, #4
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	bfbc      	itt	lt
 8006a9e:	580b      	ldrlt	r3, [r1, r0]
 8006aa0:	18c0      	addlt	r0, r0, r3
 8006aa2:	4770      	bx	lr

08006aa4 <_init>:
 8006aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aa6:	bf00      	nop
 8006aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aaa:	bc08      	pop	{r3}
 8006aac:	469e      	mov	lr, r3
 8006aae:	4770      	bx	lr

08006ab0 <_fini>:
 8006ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ab2:	bf00      	nop
 8006ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ab6:	bc08      	pop	{r3}
 8006ab8:	469e      	mov	lr, r3
 8006aba:	4770      	bx	lr
