===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.5258 seconds

  ----Wall Time----  ----Name----
    4.2609 ( 12.7%)  FIR Parser
   17.2058 ( 51.3%)  'firrtl.circuit' Pipeline
    1.4014 (  4.2%)    'firrtl.module' Pipeline
    1.2499 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1514 (  0.5%)      LowerCHIRRTLPass
    0.0977 (  0.3%)    InferWidths
    0.7657 (  2.3%)    InferResets
    0.0192 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0929 (  0.3%)    WireDFT
    0.0983 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7895 (  2.4%)    LowerFIRRTLTypes
    7.0254 ( 21.0%)    'firrtl.module' Pipeline
    0.9046 (  2.7%)      ExpandWhens
    0.0220 (  0.1%)      RemoveResets
    5.6971 ( 17.0%)      Canonicalizer
    0.4016 (  1.2%)      InferReadWrite
    0.6103 (  1.8%)    Inliner
    1.1309 (  3.4%)    IMConstProp
    0.0310 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0332 (  0.1%)    BlackBoxReader
    0.0332 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.2499 ( 12.7%)    'firrtl.module' Pipeline
    4.2499 ( 12.7%)      Canonicalizer
    0.4508 (  1.3%)    RemoveUnusedPorts
    0.0310 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4597 (  1.4%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9779 ( 11.9%)  LowerFIRRTLToHW
    0.0319 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.5791 ( 13.7%)  'hw.module' Pipeline
    0.8244 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.3311 (  7.0%)    Canonicalizer
    0.6112 (  1.8%)    HWCleanup
    0.0722 (  0.2%)    HWLegalizeModules
    0.7400 (  2.2%)    PrettifyVerilog
    3.4995 ( 10.4%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   33.5258 (100.0%)  Total

{
  totalTime: 33.554,
  maxMemory: 731615232
}
