{"sha": "97e1d32c5e6efdfac3a9d6c56e8127b958fff88f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTdlMWQzMmM1ZTZlZmRmYWMzYTlkNmM1NmU4MTI3Yjk1OGZmZjg4Zg==", "commit": {"author": {"name": "Claudiu Zissulescu", "email": "claziss@synopsys.com", "date": "2018-10-01T09:37:33Z"}, "committer": {"name": "Claudiu Zissulescu", "email": "claziss@gcc.gnu.org", "date": "2018-10-01T09:37:33Z"}, "message": "[ARC] Check for odd-even register when emitting double mac ops.\n\ngcc/\n\tClaudiu Zissulescu  <claziss@synopsys.com>\n\n\t* config/arc/arc.md (maddsidi4_split): Don't use dmac if the\n\tdestination register is not odd-even.\n\t(umaddsidi4_split): Likewise.\n\ngcc/testsuite/\n\tClaudiu Zissulescu  <claziss@synopsys.com>\n\n\t* gcc.target/arc/tmac-3.c: New file.\n\nFrom-SVN: r264736", "tree": {"sha": "0d753e582867d408691bf7c0f6a57dfa19270fb9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0d753e582867d408691bf7c0f6a57dfa19270fb9"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f/comments", "author": {"login": "claziss", "id": 2761368, "node_id": "MDQ6VXNlcjI3NjEzNjg=", "avatar_url": "https://avatars.githubusercontent.com/u/2761368?v=4", "gravatar_id": "", "url": "https://api.github.com/users/claziss", "html_url": "https://github.com/claziss", "followers_url": "https://api.github.com/users/claziss/followers", "following_url": "https://api.github.com/users/claziss/following{/other_user}", "gists_url": "https://api.github.com/users/claziss/gists{/gist_id}", "starred_url": "https://api.github.com/users/claziss/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/claziss/subscriptions", "organizations_url": "https://api.github.com/users/claziss/orgs", "repos_url": "https://api.github.com/users/claziss/repos", "events_url": "https://api.github.com/users/claziss/events{/privacy}", "received_events_url": "https://api.github.com/users/claziss/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "796a2bb27466db5a151c06707b348cb2a705c514", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/796a2bb27466db5a151c06707b348cb2a705c514", "html_url": "https://github.com/Rust-GCC/gccrs/commit/796a2bb27466db5a151c06707b348cb2a705c514"}], "stats": {"total": 31, "additions": 29, "deletions": 2}, "files": [{"sha": "8773039051857c8b35c0c543075f4815cbce22a8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=97e1d32c5e6efdfac3a9d6c56e8127b958fff88f", "patch": "@@ -1,3 +1,9 @@\n+2018-10-01  Claudiu Zissulescu  <claziss@synopsys.com>\n+\n+\t* config/arc/arc.md (maddsidi4_split): Don't use dmac if the\n+\tdestination register is not odd-even.\n+\t(umaddsidi4_split): Likewise.\n+\n 2018-10-01  Richard Biener  <rguenther@suse.de>\n \n \t* tree-inline.c (expand_call_inline): Store origin of fn"}, {"sha": "95cfa45088872cb3cb4fa1205cba3d41c1884b6e", "filename": "gcc/config/arc/arc.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f/gcc%2Fconfig%2Farc%2Farc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f/gcc%2Fconfig%2Farc%2Farc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farc%2Farc.md?ref=97e1d32c5e6efdfac3a9d6c56e8127b958fff88f", "patch": "@@ -6309,7 +6309,7 @@ archs4x, archs4xd, archs4xd_slow\"\n   \"{\n    rtx acc_reg = gen_rtx_REG (DImode, ACC_REG_FIRST);\n    emit_move_insn (acc_reg, operands[3]);\n-   if (TARGET_PLUS_MACD)\n+   if (TARGET_PLUS_MACD && even_register_operand (operands[0], DImode))\n      emit_insn (gen_macd (operands[0], operands[1], operands[2]));\n    else\n      {\n@@ -6409,7 +6409,7 @@ archs4x, archs4xd, archs4xd_slow\"\n   \"{\n    rtx acc_reg = gen_rtx_REG (DImode, ACC_REG_FIRST);\n    emit_move_insn (acc_reg, operands[3]);\n-   if (TARGET_PLUS_MACD)\n+   if (TARGET_PLUS_MACD && even_register_operand (operands[0], DImode))\n      emit_insn (gen_macdu (operands[0], operands[1], operands[2]));\n    else\n      {"}, {"sha": "fe679c6bc6e299d272d58f46fa2f9c7d32298219", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=97e1d32c5e6efdfac3a9d6c56e8127b958fff88f", "patch": "@@ -1,3 +1,7 @@\n+2018-10-01  Claudiu Zissulescu  <claziss@synopsys.com>\n+\n+\t* gcc.target/arc/tmac-3.c: New file.\n+\n 2018-09-30  Paul Thomas  <pault@gcc.gnu.org>\n \n \tPR fortran/87359"}, {"sha": "23ef173b890b3dba02528cd8c8235bd7bcd6389b", "filename": "gcc/testsuite/gcc.target/arc/tmac-3.c", "status": "added", "additions": 17, "deletions": 0, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f/gcc%2Ftestsuite%2Fgcc.target%2Farc%2Ftmac-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/97e1d32c5e6efdfac3a9d6c56e8127b958fff88f/gcc%2Ftestsuite%2Fgcc.target%2Farc%2Ftmac-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farc%2Ftmac-3.c?ref=97e1d32c5e6efdfac3a9d6c56e8127b958fff88f", "patch": "@@ -0,0 +1,17 @@\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { ! { clmcpu } } } */\n+/* { dg-options \"-mcpu=hs38 -Os\" } */\n+\n+/* The compiler will assign r1r2 as a DI register, but it doesn't fit\n+   the macd operation, hence we need to fall back on the mac\n+   instruction.  */\n+typedef long long myint64_t;\n+\n+extern int d (int, myint64_t);\n+int b (int c)\n+{\n+  int x = (int) d;\n+  d (c, (myint64_t)x * 2 + 1);\n+}\n+\n+/* { dg-final { scan-assembler \"mac\\\\\\s+r1\" } } */"}]}