/*
 * ***************************************************************************
 * Copyright (C) 2015 Marvell International Ltd.
 * ***************************************************************************
 * This program is free software: you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the Free
 * Software Foundation, either version 2 of the License, or any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 * ***************************************************************************
 */

#ifndef _MVEBU_CHIP_SAR_H_
#define _MVEBU_CHIP_SAR_H_

#include <asm/types.h>

/*
 * List of boot source options.
 * Return value for each of the options:
 *  - SAR_CPU_FREQ: Frequency (Hz)
 *  - SAR_DDR_FREQ: Frequency (Hz)
 *  - SAR_AP_FABRIC_FREQ: Frequency (Hz)
 *  - SAR_CP_FABRIC_FREQ: Frequency (Hz)
 *  - SAR_BOOT_SRC: Boot source type (see mvebu_bootsrc_type)
 */
enum mvebu_sar_opts {
	SAR_CPU_FREQ = 0,
	SAR_DDR_FREQ,
	SAR_AP_FABRIC_FREQ,
	SAR_CP_FABRIC_FREQ,
	SAR_CP0_PCIE0_CLK,
	SAR_CP0_PCIE1_CLK,
	SAR_CP1_PCIE0_CLK,
	SAR_CP1_PCIE1_CLK,
	SAR_BOOT_SRC,
	SAR_MAX_IDX
};

enum mvebu_bootsrc_type {
	BOOTSRC_NAND,
	BOOTSRC_SPI,
	BOOTSRC_AP_SPI,
	BOOTSRC_SD_EMMC,
	BOOTSRC_AP_SD_EMMC,
	BOOTSRC_NOR,
	BOOTSRC_MAX_IDX
};

/*
 * sample-at-reset information
 *  raw_sar_val: Raw value out of the sample-at-reset register.
 *		This is hw dependent and should not be used for comparison
 *		purposes (useful for debug, or verbose information).
 *  bootsrc (SAR_BOOT_SRC):
 *	type: Boot source interface type.
 *	index: When applicable, indicates the interface index (e.g. SPI #1,
 *		NAND #0).
 *	width: When applicable, indicates the interface bus width (e.g. NAND
 *	8-bit).
 *  freq: Frequency in Hz.
*/
struct sar_val {
	u32 raw_sar_val;
	union {
		struct {
			enum mvebu_bootsrc_type type;
			int index;
		} bootsrc;
		u32 freq;
		u32 clk_direction; /* input = 0 */
	};
};


int mvebu_sar_init(void);
int mvebu_sar_value_get(enum mvebu_sar_opts opt, struct sar_val *val);
void mvebu_sar_dump(struct udevice *dev);
char *mvebu_sar_bootsrc_to_name(enum mvebu_bootsrc_type src);

#endif	/* _MVEBU_CHIP_SAR_H_ */
