Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
