module memc_test #(
        parameter ADDR_WIDTH 		= 28,
        parameter APP_DATA_WIDTH 	= 32,
        parameter APP_MASK_WIDTH 	= 32
    )(
        /** DDR phy pins **/
        /* Inouts */
        inout [31:0]                        ddr3_dq,
        inout [3:0]                        	ddr3_dqs_n,
        inout [3:0]                        	ddr3_dqs_p,
        /* Outputs */
        output [13:0]                       ddr3_addr,
        output [2:0]                      	ddr3_ba,
        output                              ddr3_ras_n,
        output                              ddr3_cas_n,
        output                              ddr3_we_n,
        output                              ddr3_reset_n,
        output [0:0]                        ddr3_ck_p,
        output [0:0]                        ddr3_ck_n,
        output [0:0]                       	ddr3_cke,

        output [0:0]           				ddr3_cs_n,

        output [3:0]                        ddr3_dm,

        output [0:0]                       	ddr3_odt,
        // Input Clock
        // Differential system clocks
        input                               sys_clk_p,
        input                               sys_clk_n,
        // differential iodelayctrl clk (reference clock)
        input                               clk_ref_p,
        input                               clk_ref_n
    );
    /**********************************************************************/
    // MEMC USER INTERFACE
    /**********************************************************************/
    wire 					user_clk;
    wire 					user_rst;
    /* APP Cmd */
    reg [2:0]				app_cmd;
    reg [ADDR_WIDTH-1:0] 	app_addr;
    reg  					app_en;
    wire 					app_rdy;
    /* APP Write */
    reg [APP_DATA_WIDTH-1:0]app_wdf_data;
    reg  					app_wdf_end;
    reg  					app_wdf_wren;
    reg [APP_MASK_WIDTH-1:0]app_wdf_mask;
    wire 					app_wdf_rdy;
    /* APP Read */
    wire 					app_rd_data_valid;
    wire[APP_DATA_WIDTH-1:0]app_rd_data;
    wire 					app_rd_data_end;

    /**********************************************************************/
    // MEMC STATE MACHINE
    /**********************************************************************/

    // MEMC Status Declartion
    localparam MEMC_IDLE = 0;

    mig_7series_1 u_mig
                  (
                      // Memory interface ports
                      .ddr3_addr                      (ddr3_addr),
                      .ddr3_ba                        (ddr3_ba),
                      .ddr3_cas_n                     (ddr3_cas_n),
                      .ddr3_ck_n                      (ddr3_ck_n),
                      .ddr3_ck_p                      (ddr3_ck_p),
                      .ddr3_cke                       (ddr3_cke),
                      .ddr3_ras_n                     (ddr3_ras_n),
                      .ddr3_we_n                      (ddr3_we_n),
                      .ddr3_dq                        (ddr3_dq),
                      .ddr3_dqs_n                     (ddr3_dqs_n),
                      .ddr3_dqs_p                     (ddr3_dqs_p),
                      .ddr3_reset_n                   (ddr3_reset_n),
                      .init_calib_complete            (init_calib_complete),
                      .ddr3_cs_n                      (ddr3_cs_n),
                      .ddr3_dm                        (ddr3_dm),
                      .ddr3_odt                       (ddr3_odt),

                      // Application interface ports
                      .app_cmd                        (app_cmd),
                      .app_addr                       (app_addr),
                      .app_en                         (app_en),

                      .app_wdf_data                   (app_wdf_data),
                      .app_wdf_end                    (app_wdf_end),
                      .app_wdf_wren                   (app_wdf_wren),

                      .app_rd_data                    (app_rd_data),
                      .app_rd_data_end                (app_rd_data_end),
                      .app_rd_data_valid              (app_rd_data_valid),
                      .app_rdy                        (app_rdy),
                      .app_wdf_rdy                    (app_wdf_rdy),
                      //   .app_sr_active                  (app_sr_active),
                      //   .app_ref_ack                    (app_ref_ack),
                      //   .app_zq_ack                     (app_zq_ack),
                      .ui_clk                         (user_clk),
                      .ui_clk_sync_rst                (rst),

                      .app_wdf_mask                   (app_wdf_mask),

                      .app_sr_req                     (1'b0),
                      .app_ref_req                    (1'b0),
                      .app_zq_req                     (1'b0),

                      // System Clock Ports
                      .sys_clk_p                       (sys_clk_p),
                      .sys_clk_n                       (sys_clk_n),
                      // Reference Clock Ports
                      .clk_ref_p                      (clk_ref_p),
                      .clk_ref_n                      (clk_ref_n),

                      .sys_rst                        (sys_rst)
                  );

endmodule //memc
