// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TemporalPrefetch(
  input          clock,
  input          reset,
  input          io_enable,
  output         io_train_ready,
  input          io_train_valid,
  input  [32:0]  io_train_bits_tag,
  input  [8:0]   io_train_bits_set,
  input  [43:0]  io_train_bits_vaddr,
  input  [4:0]   io_train_bits_reqsource,
  input          io_req_ready,
  output         io_req_valid,
  output [32:0]  io_req_bits_tag,
  output [8:0]   io_req_bits_set,
  input          io_tpmeta_port_req_ready,
  output         io_tpmeta_port_req_valid,
  output [5:0]   io_tpmeta_port_req_bits_hartid,
  output [9:0]   io_tpmeta_port_req_bits_set,
  output [3:0]   io_tpmeta_port_req_bits_way,
  output         io_tpmeta_port_req_bits_wmode,
  output [41:0]  io_tpmeta_port_req_bits_rawData_0,
  output [41:0]  io_tpmeta_port_req_bits_rawData_1,
  output [41:0]  io_tpmeta_port_req_bits_rawData_2,
  output [41:0]  io_tpmeta_port_req_bits_rawData_3,
  output [41:0]  io_tpmeta_port_req_bits_rawData_4,
  output [41:0]  io_tpmeta_port_req_bits_rawData_5,
  output [41:0]  io_tpmeta_port_req_bits_rawData_6,
  output [41:0]  io_tpmeta_port_req_bits_rawData_7,
  output [41:0]  io_tpmeta_port_req_bits_rawData_8,
  output [41:0]  io_tpmeta_port_req_bits_rawData_9,
  output [41:0]  io_tpmeta_port_req_bits_rawData_10,
  output [41:0]  io_tpmeta_port_req_bits_rawData_11,
  input          io_tpmeta_port_resp_valid,
  input  [5:0]   io_tpmeta_port_resp_bits_hartid,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_0,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_1,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_2,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_3,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_4,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_5,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_6,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_7,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_8,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_9,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_10,
  input  [41:0]  io_tpmeta_port_resp_bits_rawData_11,
  input  [5:0]   io_hartid,
  input  [10:0]  boreChildrenBd_bore_addr,
  input  [10:0]  boreChildrenBd_bore_addr_rd,
  input  [131:0] boreChildrenBd_bore_wdata,
  input  [3:0]   boreChildrenBd_bore_wmask,
  input          boreChildrenBd_bore_re,
  input          boreChildrenBd_bore_we,
  output [131:0] boreChildrenBd_bore_rdata,
  input          boreChildrenBd_bore_ack,
  input  [3:0]   boreChildrenBd_bore_selectedOH,
  input  [2:0]   boreChildrenBd_bore_array,
  input          sigFromSrams_bore_ram_hold,
  input          sigFromSrams_bore_ram_bypass,
  input          sigFromSrams_bore_ram_bp_clken,
  input          sigFromSrams_bore_ram_aux_clk,
  input          sigFromSrams_bore_ram_aux_ckbp,
  input          sigFromSrams_bore_ram_mcp_hold,
  input          sigFromSrams_bore_cgen
);

  reg               write_record;
  wire              _lfsr_prng_io_out_0;
  wire              _lfsr_prng_io_out_1;
  wire              _lfsr_prng_io_out_2;
  wire              _lfsr_prng_io_out_3;
  wire              _triggerQueue_io_enq_ready;
  wire              _triggerQueue_io_deq_valid;
  wire [47:0]       _triggerQueue_io_deq_bits_paddr;
  wire [3:0]        _triggerQueue_io_deq_bits_way;
  wire [2:0]        _triggerQueue_io_count;
  wire              _tpDataQueue_io_deq_valid;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_0;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_1;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_2;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_3;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_4;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_5;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_6;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_7;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_8;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_9;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_10;
  wire [41:0]       _tpDataQueue_io_deq_bits_rawData_11;
  wire [3:0]        _tpDataQueue_io_count;
  wire              _dataWriteQueue_io_deq_valid;
  wire [5:0]        _dataWriteQueue_io_deq_bits_hartid;
  wire [9:0]        _dataWriteQueue_io_deq_bits_set;
  wire [3:0]        _dataWriteQueue_io_deq_bits_way;
  wire              _dataWriteQueue_io_deq_bits_wmode;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_0;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_1;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_2;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_3;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_4;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_5;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_6;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_7;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_8;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_9;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_10;
  wire [41:0]       _dataWriteQueue_io_deq_bits_rawData_11;
  wire              _dataReadQueue_io_deq_valid;
  wire [5:0]        _dataReadQueue_io_deq_bits_hartid;
  wire [9:0]        _dataReadQueue_io_deq_bits_set;
  wire [3:0]        _dataReadQueue_io_deq_bits_way;
  wire              _dataReadQueue_io_deq_bits_wmode;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_0;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_1;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_2;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_3;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_4;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_5;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_6;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_7;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_8;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_9;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_10;
  wire [41:0]       _dataReadQueue_io_deq_bits_rawData_11;
  wire              _tpMetaTable_io_r_resp_data_0_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_0_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_1_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_1_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_2_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_2_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_3_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_3_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_4_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_4_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_5_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_5_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_6_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_6_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_7_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_7_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_8_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_8_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_9_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_9_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_10_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_10_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_11_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_11_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_12_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_12_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_13_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_13_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_14_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_14_triggerTag;
  wire              _tpMetaTable_io_r_resp_data_15_valid;
  wire [31:0]       _tpMetaTable_io_r_resp_data_15_triggerTag;
  reg               resetFinish;
  reg  [9:0]        resetIdx;
  reg  [32:0]       train_pending_tag;
  reg  [8:0]        train_pending_set;
  reg  [43:0]       train_pending_vaddr;
  reg               pending_valid_s0;
  wire              _s0_valid_T_4 = resetFinish & io_train_valid;
  wire              _s0_valid_T_7 = io_train_bits_reqsource != 5'h6;
  wire              pending_valid =
    _s0_valid_T_4 & _s0_valid_T_7 & (write_record | pending_valid_s0);
  wire              s0_valid =
    _s0_valid_T_4 & _s0_valid_T_7 & ~write_record | pending_valid_s0;
  wire [32:0]       train_s0_tag =
    pending_valid_s0 ? train_pending_tag : io_train_bits_tag;
  wire [8:0]        train_s0_set =
    pending_valid_s0 ? train_pending_set : io_train_bits_set;
  reg               s1_valid;
  reg  [32:0]       train_s1_tag;
  reg  [8:0]        train_s1_set;
  reg  [43:0]       train_s1_vaddr;
  wire              hitVec_1 =
    _tpMetaTable_io_r_resp_data_1_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_1_valid;
  wire              hitVec_2 =
    _tpMetaTable_io_r_resp_data_2_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_2_valid;
  wire              hitVec_3 =
    _tpMetaTable_io_r_resp_data_3_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_3_valid;
  wire              hitVec_4 =
    _tpMetaTable_io_r_resp_data_4_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_4_valid;
  wire              hitVec_5 =
    _tpMetaTable_io_r_resp_data_5_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_5_valid;
  wire              hitVec_6 =
    _tpMetaTable_io_r_resp_data_6_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_6_valid;
  wire              hitVec_7 =
    _tpMetaTable_io_r_resp_data_7_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_7_valid;
  wire              hitVec_8 =
    _tpMetaTable_io_r_resp_data_8_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_8_valid;
  wire              hitVec_9 =
    _tpMetaTable_io_r_resp_data_9_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_9_valid;
  wire              hitVec_10 =
    _tpMetaTable_io_r_resp_data_10_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_10_valid;
  wire              hitVec_11 =
    _tpMetaTable_io_r_resp_data_11_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_11_valid;
  wire              hitVec_12 =
    _tpMetaTable_io_r_resp_data_12_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_12_valid;
  wire              hitVec_13 =
    _tpMetaTable_io_r_resp_data_13_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_13_valid;
  wire              hitVec_14 =
    _tpMetaTable_io_r_resp_data_14_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_14_valid;
  wire              hitVec_15 =
    _tpMetaTable_io_r_resp_data_15_triggerTag == train_s1_tag[32:1]
    & _tpMetaTable_io_r_resp_data_15_valid;
  wire [15:0]       _hit_s1_T =
    {_tpMetaTable_io_r_resp_data_0_triggerTag == train_s1_tag[32:1]
       & _tpMetaTable_io_r_resp_data_0_valid,
     hitVec_1,
     hitVec_2,
     hitVec_3,
     hitVec_4,
     hitVec_5,
     hitVec_6,
     hitVec_7,
     hitVec_8,
     hitVec_9,
     hitVec_10,
     hitVec_11,
     hitVec_12,
     hitVec_13,
     hitVec_14,
     hitVec_15};
  reg               s2_valid;
  reg               hit_s2;
  reg  [3:0]        way_s2;
  reg  [9:0]        pset_s2;
  reg  [32:0]       train_s2_tag;
  reg  [8:0]        train_s2_set;
  reg  [43:0]       train_s2_vaddr;
  wire              triggerEnq_s2 =
    s2_valid & _triggerQueue_io_enq_ready & (hit_s2 | _triggerQueue_io_count == 3'h0);
  wire              dorecord_s2 = s2_valid & ~triggerEnq_s2 & _triggerQueue_io_deq_valid;
  reg  [5:0]        recorder_idx;
  reg  [47:0]       recorder_data_0;
  reg  [47:0]       recorder_data_1;
  reg  [47:0]       recorder_data_2;
  reg  [47:0]       recorder_data_3;
  reg  [47:0]       recorder_data_4;
  reg  [47:0]       recorder_data_5;
  reg  [47:0]       recorder_data_6;
  reg  [47:0]       recorder_data_7;
  reg  [47:0]       recorder_data_8;
  reg  [47:0]       recorder_data_9;
  reg  [47:0]       recorder_data_10;
  reg  [47:0]       recorder_data_11;
  reg  [47:0]       write_record_trigger_paddr;
  reg  [3:0]        write_record_trigger_way;
  wire              _GEN = recorder_idx == 6'hB;
  wire [31:0]       tpMeta_w_bits_triggerTag =
    resetFinish ? write_record_trigger_paddr[47:16] : 32'h0;
  wire [9:0]        tpTable_w_set =
    resetFinish ? write_record_trigger_paddr[15:6] : resetIdx;
  reg               do_sending;
  reg  [5:0]        sending_idx;
  reg  [41:0]       sending_data_0;
  reg  [41:0]       sending_data_1;
  reg  [41:0]       sending_data_2;
  reg  [41:0]       sending_data_3;
  reg  [41:0]       sending_data_4;
  reg  [41:0]       sending_data_5;
  reg  [41:0]       sending_data_6;
  reg  [41:0]       sending_data_7;
  reg  [41:0]       sending_data_8;
  reg  [41:0]       sending_data_9;
  reg  [41:0]       sending_data_10;
  reg  [41:0]       sending_data_11;
  reg  [3:0]        sending_throttle;
  wire              tpDataQFull = _tpDataQueue_io_count == 4'h8;
  wire [15:0][41:0] _GEN_0 =
    {{sending_data_0},
     {sending_data_0},
     {sending_data_0},
     {sending_data_0},
     {sending_data_11},
     {sending_data_10},
     {sending_data_9},
     {sending_data_8},
     {sending_data_7},
     {sending_data_6},
     {sending_data_5},
     {sending_data_4},
     {sending_data_3},
     {sending_data_2},
     {sending_data_1},
     {sending_data_0}};
  wire [41:0]       _GEN_1 = _GEN_0[sending_idx[3:0]];
  wire              _tpDataQueue_io_deq_ready_T_1 = tpDataQFull | ~do_sending;
  wire              _GEN_2 = _tpDataQueue_io_deq_ready_T_1 & _tpDataQueue_io_deq_valid;
  wire              io_req_valid_0 =
    io_enable & do_sending & ~tpDataQFull & sending_throttle == 4'h4;
  wire              _GEN_3 = dorecord_s2 & _GEN;
  wire              _GEN_4 = io_req_ready & io_req_valid_0;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      resetFinish <= 1'h0;
      resetIdx <= 10'h3FF;
      pending_valid_s0 <= 1'h0;
      s1_valid <= 1'h0;
      s2_valid <= 1'h0;
      hit_s2 <= 1'h0;
      recorder_idx <= 6'h0;
      write_record <= 1'h0;
      write_record_trigger_paddr <= 48'h0;
      write_record_trigger_way <= 4'h0;
      do_sending <= 1'h0;
      sending_idx <= 6'h0;
      sending_throttle <= 4'h0;
    end
    else begin
      resetFinish <= resetIdx == 10'h0 | resetFinish;
      if (resetFinish) begin
      end
      else
        resetIdx <= 10'(resetIdx - 10'h1);
      pending_valid_s0 <= pending_valid;
      s1_valid <= s0_valid;
      s2_valid <= s1_valid;
      if (s1_valid)
        hit_s2 <= |_hit_s1_T;
      if (dorecord_s2) begin
        if (_GEN)
          recorder_idx <= 6'h0;
        else
          recorder_idx <= 6'(recorder_idx + 6'h1);
      end
      write_record <= ~write_record & (_GEN_3 | write_record);
      if (_GEN_3) begin
        write_record_trigger_paddr <= _triggerQueue_io_deq_bits_paddr;
        write_record_trigger_way <= _triggerQueue_io_deq_bits_way;
      end
      do_sending <= ~(_GEN_4 & sending_idx == 6'hB) & (_GEN_2 | do_sending);
      if (_GEN_4) begin
        sending_idx <= 6'(sending_idx + 6'h1);
        sending_throttle <= 4'h0;
      end
      else begin
        if (_GEN_2)
          sending_idx <= 6'h1;
        if ((do_sending & ~tpDataQFull | (|sending_throttle)) & sending_throttle != 4'h4)
          sending_throttle <= 4'(sending_throttle + 4'h1);
      end
    end
  end // always @(posedge, posedge)
  wire [6:0]        _hitWay_T_2 =
    {hitVec_15, hitVec_14, hitVec_13, hitVec_12, hitVec_11, hitVec_10, hitVec_9}
    | {hitVec_7, hitVec_6, hitVec_5, hitVec_4, hitVec_3, hitVec_2, hitVec_1};
  wire [2:0]        _hitWay_T_4 = _hitWay_T_2[6:4] | _hitWay_T_2[2:0];
  wire [47:0]       _GEN_5 = {6'h0, train_s2_tag, train_s2_set};
  always @(posedge clock) begin
    if (pending_valid) begin
      train_pending_tag <= io_train_bits_tag;
      train_pending_set <= io_train_bits_set;
      train_pending_vaddr <= io_train_bits_vaddr;
    end
    if (s0_valid) begin
      train_s1_tag <= train_s0_tag;
      train_s1_set <= train_s0_set;
      train_s1_vaddr <= pending_valid_s0 ? train_pending_vaddr : io_train_bits_vaddr;
    end
    if (s1_valid) begin
      way_s2 <=
        (|_hit_s1_T)
          ? {|{hitVec_15,
               hitVec_14,
               hitVec_13,
               hitVec_12,
               hitVec_11,
               hitVec_10,
               hitVec_9,
               hitVec_8},
             |(_hitWay_T_2[6:3]),
             |(_hitWay_T_4[2:1]),
             _hitWay_T_4[2] | _hitWay_T_4[0]}
          : {_lfsr_prng_io_out_3,
             _lfsr_prng_io_out_2,
             _lfsr_prng_io_out_1,
             _lfsr_prng_io_out_0};
      pset_s2 <= {train_s1_tag[0], train_s1_set};
      train_s2_tag <= train_s1_tag;
      train_s2_set <= train_s1_set;
      train_s2_vaddr <= train_s1_vaddr;
    end
    if (dorecord_s2 & recorder_idx[3:0] == 4'h0)
      recorder_data_0 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'h1)
      recorder_data_1 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'h2)
      recorder_data_2 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'h3)
      recorder_data_3 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'h4)
      recorder_data_4 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'h5)
      recorder_data_5 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'h6)
      recorder_data_6 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'h7)
      recorder_data_7 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'h8)
      recorder_data_8 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'h9)
      recorder_data_9 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'hA)
      recorder_data_10 <= _GEN_5;
    if (dorecord_s2 & recorder_idx[3:0] == 4'hB)
      recorder_data_11 <= _GEN_5;
    if (_GEN_2) begin
      sending_data_0 <= _tpDataQueue_io_deq_bits_rawData_0;
      sending_data_1 <= _tpDataQueue_io_deq_bits_rawData_1;
      sending_data_2 <= _tpDataQueue_io_deq_bits_rawData_2;
      sending_data_3 <= _tpDataQueue_io_deq_bits_rawData_3;
      sending_data_4 <= _tpDataQueue_io_deq_bits_rawData_4;
      sending_data_5 <= _tpDataQueue_io_deq_bits_rawData_5;
      sending_data_6 <= _tpDataQueue_io_deq_bits_rawData_6;
      sending_data_7 <= _tpDataQueue_io_deq_bits_rawData_7;
      sending_data_8 <= _tpDataQueue_io_deq_bits_rawData_8;
      sending_data_9 <= _tpDataQueue_io_deq_bits_rawData_9;
      sending_data_10 <= _tpDataQueue_io_deq_bits_rawData_10;
      sending_data_11 <= _tpDataQueue_io_deq_bits_rawData_11;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:48];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h31; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        resetFinish = _RANDOM[6'h0][0];
        resetIdx = _RANDOM[6'h0][10:1];
        train_pending_tag = {_RANDOM[6'h0][31:11], _RANDOM[6'h1][11:0]};
        train_pending_set = _RANDOM[6'h1][20:12];
        train_pending_vaddr = {_RANDOM[6'h1][31:29], _RANDOM[6'h2], _RANDOM[6'h3][8:0]};
        pending_valid_s0 = _RANDOM[6'h3][19];
        s1_valid = _RANDOM[6'h3][20];
        train_s1_tag = {_RANDOM[6'h3][31:21], _RANDOM[6'h4][21:0]};
        train_s1_set = _RANDOM[6'h4][30:22];
        train_s1_vaddr = {_RANDOM[6'h5][31:7], _RANDOM[6'h6][18:0]};
        s2_valid = _RANDOM[6'h6][29];
        hit_s2 = _RANDOM[6'h6][30];
        way_s2 = {_RANDOM[6'h6][31], _RANDOM[6'h7][2:0]};
        pset_s2 = _RANDOM[6'h7][22:13];
        train_s2_tag = {_RANDOM[6'h7][31:23], _RANDOM[6'h8][23:0]};
        train_s2_set = {_RANDOM[6'h8][31:24], _RANDOM[6'h9][0]};
        train_s2_vaddr = {_RANDOM[6'h9][31:9], _RANDOM[6'hA][20:0]};
        recorder_idx = _RANDOM[6'hB][5:0];
        recorder_data_0 = {_RANDOM[6'hB][31:6], _RANDOM[6'hC][21:0]};
        recorder_data_1 = {_RANDOM[6'hC][31:22], _RANDOM[6'hD], _RANDOM[6'hE][5:0]};
        recorder_data_2 = {_RANDOM[6'hE][31:6], _RANDOM[6'hF][21:0]};
        recorder_data_3 = {_RANDOM[6'hF][31:22], _RANDOM[6'h10], _RANDOM[6'h11][5:0]};
        recorder_data_4 = {_RANDOM[6'h11][31:6], _RANDOM[6'h12][21:0]};
        recorder_data_5 = {_RANDOM[6'h12][31:22], _RANDOM[6'h13], _RANDOM[6'h14][5:0]};
        recorder_data_6 = {_RANDOM[6'h14][31:6], _RANDOM[6'h15][21:0]};
        recorder_data_7 = {_RANDOM[6'h15][31:22], _RANDOM[6'h16], _RANDOM[6'h17][5:0]};
        recorder_data_8 = {_RANDOM[6'h17][31:6], _RANDOM[6'h18][21:0]};
        recorder_data_9 = {_RANDOM[6'h18][31:22], _RANDOM[6'h19], _RANDOM[6'h1A][5:0]};
        recorder_data_10 = {_RANDOM[6'h1A][31:6], _RANDOM[6'h1B][21:0]};
        recorder_data_11 = {_RANDOM[6'h1B][31:22], _RANDOM[6'h1C], _RANDOM[6'h1D][5:0]};
        write_record = _RANDOM[6'h1D][6];
        write_record_trigger_paddr =
          {_RANDOM[6'h1E][31:25], _RANDOM[6'h1F], _RANDOM[6'h20][8:0]};
        write_record_trigger_way = _RANDOM[6'h20][12:9];
        do_sending = _RANDOM[6'h20][14];
        sending_idx = _RANDOM[6'h20][20:15];
        sending_data_0 = {_RANDOM[6'h20][31:21], _RANDOM[6'h21][30:0]};
        sending_data_1 = {_RANDOM[6'h21][31], _RANDOM[6'h22], _RANDOM[6'h23][8:0]};
        sending_data_2 = {_RANDOM[6'h23][31:9], _RANDOM[6'h24][18:0]};
        sending_data_3 = {_RANDOM[6'h24][31:19], _RANDOM[6'h25][28:0]};
        sending_data_4 = {_RANDOM[6'h25][31:29], _RANDOM[6'h26], _RANDOM[6'h27][6:0]};
        sending_data_5 = {_RANDOM[6'h27][31:7], _RANDOM[6'h28][16:0]};
        sending_data_6 = {_RANDOM[6'h28][31:17], _RANDOM[6'h29][26:0]};
        sending_data_7 = {_RANDOM[6'h29][31:27], _RANDOM[6'h2A], _RANDOM[6'h2B][4:0]};
        sending_data_8 = {_RANDOM[6'h2B][31:5], _RANDOM[6'h2C][14:0]};
        sending_data_9 = {_RANDOM[6'h2C][31:15], _RANDOM[6'h2D][24:0]};
        sending_data_10 = {_RANDOM[6'h2D][31:25], _RANDOM[6'h2E], _RANDOM[6'h2F][2:0]};
        sending_data_11 = {_RANDOM[6'h2F][31:3], _RANDOM[6'h30][12:0]};
        sending_throttle = _RANDOM[6'h30][16:13];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        resetFinish = 1'h0;
        resetIdx = 10'h3FF;
        pending_valid_s0 = 1'h0;
        s1_valid = 1'h0;
        s2_valid = 1'h0;
        hit_s2 = 1'h0;
        recorder_idx = 6'h0;
        write_record = 1'h0;
        write_record_trigger_paddr = 48'h0;
        write_record_trigger_way = 4'h0;
        do_sending = 1'h0;
        sending_idx = 6'h0;
        sending_throttle = 4'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate_148 tpMetaTable (
    .clock                            (clock),
    .reset                            (reset),
    .io_r_req_valid                   (s0_valid),
    .io_r_req_bits_setIdx             ({train_s0_tag[0], train_s0_set}),
    .io_r_resp_data_0_valid           (_tpMetaTable_io_r_resp_data_0_valid),
    .io_r_resp_data_0_triggerTag      (_tpMetaTable_io_r_resp_data_0_triggerTag),
    .io_r_resp_data_1_valid           (_tpMetaTable_io_r_resp_data_1_valid),
    .io_r_resp_data_1_triggerTag      (_tpMetaTable_io_r_resp_data_1_triggerTag),
    .io_r_resp_data_2_valid           (_tpMetaTable_io_r_resp_data_2_valid),
    .io_r_resp_data_2_triggerTag      (_tpMetaTable_io_r_resp_data_2_triggerTag),
    .io_r_resp_data_3_valid           (_tpMetaTable_io_r_resp_data_3_valid),
    .io_r_resp_data_3_triggerTag      (_tpMetaTable_io_r_resp_data_3_triggerTag),
    .io_r_resp_data_4_valid           (_tpMetaTable_io_r_resp_data_4_valid),
    .io_r_resp_data_4_triggerTag      (_tpMetaTable_io_r_resp_data_4_triggerTag),
    .io_r_resp_data_5_valid           (_tpMetaTable_io_r_resp_data_5_valid),
    .io_r_resp_data_5_triggerTag      (_tpMetaTable_io_r_resp_data_5_triggerTag),
    .io_r_resp_data_6_valid           (_tpMetaTable_io_r_resp_data_6_valid),
    .io_r_resp_data_6_triggerTag      (_tpMetaTable_io_r_resp_data_6_triggerTag),
    .io_r_resp_data_7_valid           (_tpMetaTable_io_r_resp_data_7_valid),
    .io_r_resp_data_7_triggerTag      (_tpMetaTable_io_r_resp_data_7_triggerTag),
    .io_r_resp_data_8_valid           (_tpMetaTable_io_r_resp_data_8_valid),
    .io_r_resp_data_8_triggerTag      (_tpMetaTable_io_r_resp_data_8_triggerTag),
    .io_r_resp_data_9_valid           (_tpMetaTable_io_r_resp_data_9_valid),
    .io_r_resp_data_9_triggerTag      (_tpMetaTable_io_r_resp_data_9_triggerTag),
    .io_r_resp_data_10_valid          (_tpMetaTable_io_r_resp_data_10_valid),
    .io_r_resp_data_10_triggerTag     (_tpMetaTable_io_r_resp_data_10_triggerTag),
    .io_r_resp_data_11_valid          (_tpMetaTable_io_r_resp_data_11_valid),
    .io_r_resp_data_11_triggerTag     (_tpMetaTable_io_r_resp_data_11_triggerTag),
    .io_r_resp_data_12_valid          (_tpMetaTable_io_r_resp_data_12_valid),
    .io_r_resp_data_12_triggerTag     (_tpMetaTable_io_r_resp_data_12_triggerTag),
    .io_r_resp_data_13_valid          (_tpMetaTable_io_r_resp_data_13_valid),
    .io_r_resp_data_13_triggerTag     (_tpMetaTable_io_r_resp_data_13_triggerTag),
    .io_r_resp_data_14_valid          (_tpMetaTable_io_r_resp_data_14_valid),
    .io_r_resp_data_14_triggerTag     (_tpMetaTable_io_r_resp_data_14_triggerTag),
    .io_r_resp_data_15_valid          (_tpMetaTable_io_r_resp_data_15_valid),
    .io_r_resp_data_15_triggerTag     (_tpMetaTable_io_r_resp_data_15_triggerTag),
    .io_w_req_valid                   (write_record | ~resetFinish),
    .io_w_req_bits_setIdx             (tpTable_w_set),
    .io_w_req_bits_data_0_valid       (resetFinish),
    .io_w_req_bits_data_0_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_1_valid       (resetFinish),
    .io_w_req_bits_data_1_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_2_valid       (resetFinish),
    .io_w_req_bits_data_2_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_3_valid       (resetFinish),
    .io_w_req_bits_data_3_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_4_valid       (resetFinish),
    .io_w_req_bits_data_4_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_5_valid       (resetFinish),
    .io_w_req_bits_data_5_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_6_valid       (resetFinish),
    .io_w_req_bits_data_6_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_7_valid       (resetFinish),
    .io_w_req_bits_data_7_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_8_valid       (resetFinish),
    .io_w_req_bits_data_8_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_9_valid       (resetFinish),
    .io_w_req_bits_data_9_triggerTag  (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_10_valid      (resetFinish),
    .io_w_req_bits_data_10_triggerTag (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_11_valid      (resetFinish),
    .io_w_req_bits_data_11_triggerTag (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_12_valid      (resetFinish),
    .io_w_req_bits_data_12_triggerTag (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_13_valid      (resetFinish),
    .io_w_req_bits_data_13_triggerTag (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_14_valid      (resetFinish),
    .io_w_req_bits_data_14_triggerTag (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_data_15_valid      (resetFinish),
    .io_w_req_bits_data_15_triggerTag (tpMeta_w_bits_triggerTag),
    .io_w_req_bits_waymask
      (resetFinish ? 16'h1 << write_record_trigger_way : 16'hFFFF),
    .io_broadcast_ram_hold            (sigFromSrams_bore_ram_hold),
    .io_broadcast_ram_bypass          (sigFromSrams_bore_ram_bypass),
    .io_broadcast_ram_bp_clken        (sigFromSrams_bore_ram_bp_clken),
    .io_broadcast_ram_aux_clk         (sigFromSrams_bore_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp        (sigFromSrams_bore_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold        (sigFromSrams_bore_ram_mcp_hold),
    .io_broadcast_ram_ctl             (64'h0),
    .io_broadcast_cgen                (sigFromSrams_bore_cgen),
    .boreChildrenBd_bore_addr         (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_addr_rd      (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_wdata        (boreChildrenBd_bore_wdata),
    .boreChildrenBd_bore_wmask        (boreChildrenBd_bore_wmask),
    .boreChildrenBd_bore_re           (boreChildrenBd_bore_re),
    .boreChildrenBd_bore_we           (boreChildrenBd_bore_we),
    .boreChildrenBd_bore_rdata        (boreChildrenBd_bore_rdata),
    .boreChildrenBd_bore_ack          (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_selectedOH   (boreChildrenBd_bore_selectedOH),
    .boreChildrenBd_bore_array        (boreChildrenBd_bore_array)
  );
  Queue8_TPmetaReq dataReadQueue (
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_valid           (s2_valid & hit_s2),
    .io_enq_bits_hartid     (io_hartid),
    .io_enq_bits_set        (pset_s2),
    .io_enq_bits_way        (way_s2),
    .io_deq_ready           (io_tpmeta_port_req_ready & ~_dataWriteQueue_io_deq_valid),
    .io_deq_valid           (_dataReadQueue_io_deq_valid),
    .io_deq_bits_hartid     (_dataReadQueue_io_deq_bits_hartid),
    .io_deq_bits_set        (_dataReadQueue_io_deq_bits_set),
    .io_deq_bits_way        (_dataReadQueue_io_deq_bits_way),
    .io_deq_bits_wmode      (_dataReadQueue_io_deq_bits_wmode),
    .io_deq_bits_rawData_0  (_dataReadQueue_io_deq_bits_rawData_0),
    .io_deq_bits_rawData_1  (_dataReadQueue_io_deq_bits_rawData_1),
    .io_deq_bits_rawData_2  (_dataReadQueue_io_deq_bits_rawData_2),
    .io_deq_bits_rawData_3  (_dataReadQueue_io_deq_bits_rawData_3),
    .io_deq_bits_rawData_4  (_dataReadQueue_io_deq_bits_rawData_4),
    .io_deq_bits_rawData_5  (_dataReadQueue_io_deq_bits_rawData_5),
    .io_deq_bits_rawData_6  (_dataReadQueue_io_deq_bits_rawData_6),
    .io_deq_bits_rawData_7  (_dataReadQueue_io_deq_bits_rawData_7),
    .io_deq_bits_rawData_8  (_dataReadQueue_io_deq_bits_rawData_8),
    .io_deq_bits_rawData_9  (_dataReadQueue_io_deq_bits_rawData_9),
    .io_deq_bits_rawData_10 (_dataReadQueue_io_deq_bits_rawData_10),
    .io_deq_bits_rawData_11 (_dataReadQueue_io_deq_bits_rawData_11)
  );
  Queue4_TPmetaReq dataWriteQueue (
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_valid           (write_record),
    .io_enq_bits_hartid     (io_hartid),
    .io_enq_bits_set        (tpTable_w_set),
    .io_enq_bits_way        (write_record_trigger_way),
    .io_enq_bits_rawData_0  (recorder_data_0[41:0]),
    .io_enq_bits_rawData_1  (recorder_data_1[41:0]),
    .io_enq_bits_rawData_2  (recorder_data_2[41:0]),
    .io_enq_bits_rawData_3  (recorder_data_3[41:0]),
    .io_enq_bits_rawData_4  (recorder_data_4[41:0]),
    .io_enq_bits_rawData_5  (recorder_data_5[41:0]),
    .io_enq_bits_rawData_6  (recorder_data_6[41:0]),
    .io_enq_bits_rawData_7  (recorder_data_7[41:0]),
    .io_enq_bits_rawData_8  (recorder_data_8[41:0]),
    .io_enq_bits_rawData_9  (recorder_data_9[41:0]),
    .io_enq_bits_rawData_10 (recorder_data_10[41:0]),
    .io_enq_bits_rawData_11 (recorder_data_11[41:0]),
    .io_deq_ready           (io_tpmeta_port_req_ready),
    .io_deq_valid           (_dataWriteQueue_io_deq_valid),
    .io_deq_bits_hartid     (_dataWriteQueue_io_deq_bits_hartid),
    .io_deq_bits_set        (_dataWriteQueue_io_deq_bits_set),
    .io_deq_bits_way        (_dataWriteQueue_io_deq_bits_way),
    .io_deq_bits_wmode      (_dataWriteQueue_io_deq_bits_wmode),
    .io_deq_bits_rawData_0  (_dataWriteQueue_io_deq_bits_rawData_0),
    .io_deq_bits_rawData_1  (_dataWriteQueue_io_deq_bits_rawData_1),
    .io_deq_bits_rawData_2  (_dataWriteQueue_io_deq_bits_rawData_2),
    .io_deq_bits_rawData_3  (_dataWriteQueue_io_deq_bits_rawData_3),
    .io_deq_bits_rawData_4  (_dataWriteQueue_io_deq_bits_rawData_4),
    .io_deq_bits_rawData_5  (_dataWriteQueue_io_deq_bits_rawData_5),
    .io_deq_bits_rawData_6  (_dataWriteQueue_io_deq_bits_rawData_6),
    .io_deq_bits_rawData_7  (_dataWriteQueue_io_deq_bits_rawData_7),
    .io_deq_bits_rawData_8  (_dataWriteQueue_io_deq_bits_rawData_8),
    .io_deq_bits_rawData_9  (_dataWriteQueue_io_deq_bits_rawData_9),
    .io_deq_bits_rawData_10 (_dataWriteQueue_io_deq_bits_rawData_10),
    .io_deq_bits_rawData_11 (_dataWriteQueue_io_deq_bits_rawData_11)
  );
  Queue9_tpDataEntry tpDataQueue (
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_valid
      (io_tpmeta_port_resp_valid & io_tpmeta_port_resp_bits_hartid == io_hartid),
    .io_enq_bits_rawData_0  (io_tpmeta_port_resp_bits_rawData_0),
    .io_enq_bits_rawData_1  (io_tpmeta_port_resp_bits_rawData_1),
    .io_enq_bits_rawData_2  (io_tpmeta_port_resp_bits_rawData_2),
    .io_enq_bits_rawData_3  (io_tpmeta_port_resp_bits_rawData_3),
    .io_enq_bits_rawData_4  (io_tpmeta_port_resp_bits_rawData_4),
    .io_enq_bits_rawData_5  (io_tpmeta_port_resp_bits_rawData_5),
    .io_enq_bits_rawData_6  (io_tpmeta_port_resp_bits_rawData_6),
    .io_enq_bits_rawData_7  (io_tpmeta_port_resp_bits_rawData_7),
    .io_enq_bits_rawData_8  (io_tpmeta_port_resp_bits_rawData_8),
    .io_enq_bits_rawData_9  (io_tpmeta_port_resp_bits_rawData_9),
    .io_enq_bits_rawData_10 (io_tpmeta_port_resp_bits_rawData_10),
    .io_enq_bits_rawData_11 (io_tpmeta_port_resp_bits_rawData_11),
    .io_deq_ready           (_tpDataQueue_io_deq_ready_T_1),
    .io_deq_valid           (_tpDataQueue_io_deq_valid),
    .io_deq_bits_rawData_0  (_tpDataQueue_io_deq_bits_rawData_0),
    .io_deq_bits_rawData_1  (_tpDataQueue_io_deq_bits_rawData_1),
    .io_deq_bits_rawData_2  (_tpDataQueue_io_deq_bits_rawData_2),
    .io_deq_bits_rawData_3  (_tpDataQueue_io_deq_bits_rawData_3),
    .io_deq_bits_rawData_4  (_tpDataQueue_io_deq_bits_rawData_4),
    .io_deq_bits_rawData_5  (_tpDataQueue_io_deq_bits_rawData_5),
    .io_deq_bits_rawData_6  (_tpDataQueue_io_deq_bits_rawData_6),
    .io_deq_bits_rawData_7  (_tpDataQueue_io_deq_bits_rawData_7),
    .io_deq_bits_rawData_8  (_tpDataQueue_io_deq_bits_rawData_8),
    .io_deq_bits_rawData_9  (_tpDataQueue_io_deq_bits_rawData_9),
    .io_deq_bits_rawData_10 (_tpDataQueue_io_deq_bits_rawData_10),
    .io_deq_bits_rawData_11 (_tpDataQueue_io_deq_bits_rawData_11),
    .io_count               (_tpDataQueue_io_count)
  );
  Queue4_triggerBundle triggerQueue (
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_triggerQueue_io_enq_ready),
    .io_enq_valid      (triggerEnq_s2),
    .io_enq_bits_vaddr ({6'h0, train_s2_vaddr}),
    .io_enq_bits_paddr ({train_s2_tag, train_s2_set, 6'h0}),
    .io_enq_bits_way   (way_s2),
    .io_deq_ready      (dorecord_s2 & _GEN),
    .io_deq_valid      (_triggerQueue_io_deq_valid),
    .io_deq_bits_paddr (_triggerQueue_io_deq_bits_paddr),
    .io_deq_bits_way   (_triggerQueue_io_deq_bits_way),
    .io_count          (_triggerQueue_io_count)
  );
  MaxPeriodFibonacciLFSR_3 lfsr_prng (
    .clock        (clock),
    .reset        (reset),
    .io_increment (1'h1),
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (_lfsr_prng_io_out_2),
    .io_out_3     (_lfsr_prng_io_out_3),
    .io_out_4     (/* unused */),
    .io_out_5     (/* unused */),
    .io_out_6     (/* unused */),
    .io_out_7     (/* unused */),
    .io_out_8     (/* unused */),
    .io_out_9     (/* unused */),
    .io_out_10    (/* unused */),
    .io_out_11    (/* unused */),
    .io_out_12    (/* unused */),
    .io_out_13    (/* unused */),
    .io_out_14    (/* unused */),
    .io_out_15    (/* unused */)
  );
  assign io_train_ready = resetFinish;
  assign io_req_valid = io_req_valid_0;
  assign io_req_bits_tag = _GEN_1[41:9];
  assign io_req_bits_set = _GEN_1[8:0];
  assign io_tpmeta_port_req_valid =
    _dataReadQueue_io_deq_valid | _dataWriteQueue_io_deq_valid;
  assign io_tpmeta_port_req_bits_hartid =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_hartid
      : _dataReadQueue_io_deq_bits_hartid;
  assign io_tpmeta_port_req_bits_set =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_set
      : _dataReadQueue_io_deq_bits_set;
  assign io_tpmeta_port_req_bits_way =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_way
      : _dataReadQueue_io_deq_bits_way;
  assign io_tpmeta_port_req_bits_wmode =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_wmode
      : _dataReadQueue_io_deq_bits_wmode;
  assign io_tpmeta_port_req_bits_rawData_0 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_0
      : _dataReadQueue_io_deq_bits_rawData_0;
  assign io_tpmeta_port_req_bits_rawData_1 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_1
      : _dataReadQueue_io_deq_bits_rawData_1;
  assign io_tpmeta_port_req_bits_rawData_2 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_2
      : _dataReadQueue_io_deq_bits_rawData_2;
  assign io_tpmeta_port_req_bits_rawData_3 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_3
      : _dataReadQueue_io_deq_bits_rawData_3;
  assign io_tpmeta_port_req_bits_rawData_4 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_4
      : _dataReadQueue_io_deq_bits_rawData_4;
  assign io_tpmeta_port_req_bits_rawData_5 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_5
      : _dataReadQueue_io_deq_bits_rawData_5;
  assign io_tpmeta_port_req_bits_rawData_6 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_6
      : _dataReadQueue_io_deq_bits_rawData_6;
  assign io_tpmeta_port_req_bits_rawData_7 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_7
      : _dataReadQueue_io_deq_bits_rawData_7;
  assign io_tpmeta_port_req_bits_rawData_8 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_8
      : _dataReadQueue_io_deq_bits_rawData_8;
  assign io_tpmeta_port_req_bits_rawData_9 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_9
      : _dataReadQueue_io_deq_bits_rawData_9;
  assign io_tpmeta_port_req_bits_rawData_10 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_10
      : _dataReadQueue_io_deq_bits_rawData_10;
  assign io_tpmeta_port_req_bits_rawData_11 =
    _dataWriteQueue_io_deq_valid
      ? _dataWriteQueue_io_deq_bits_rawData_11
      : _dataReadQueue_io_deq_bits_rawData_11;
endmodule

