INFO-FLOW: Workspace C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1 opened at Wed Sep 06 02:15:43 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.661 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.828 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.134 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'knn/knn_4.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling knn/knn_4.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang knn/knn_4.cpp -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.cpp.clang.err.log 
Command       ap_eval done; 0.128 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top kNN_PredictAll -name=kNN_PredictAll 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.104 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.129 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.119 sec.
INFO: [HLS 200-10] Analyzing design file 'knn/knn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling knn/knn.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang knn/knn.cpp -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.cpp.clang.err.log 
Command       ap_eval done; 0.102 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top kNN_PredictAll -name=kNN_PredictAll 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.106 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.125 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.118 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.513 seconds; current allocated memory: 1.442 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.g.bc" "C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.g.bc C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.g.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.217 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.219 sec.
Execute       run_link_or_opt -opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kNN_PredictAll -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kNN_PredictAll -reflow-float-conversion -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.872 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.874 sec.
Execute       run_link_or_opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.102 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.105 sec.
Execute       run_link_or_opt -opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kNN_PredictAll 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kNN_PredictAll -mllvm -hls-db-dir -mllvm C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 2.06 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:215:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:288:67)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb0EEC2EDq23_j' into 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:325:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:325:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:325:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:324:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:324:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:324:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:323:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:323:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:323:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1146:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int) const' into 'ap_int_base<8, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:342:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:342:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:342:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:20)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(bool)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'fp_struct<float>::to_float() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:355:24)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:182:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:200:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:199:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:198:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:197:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:195:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:194:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:193:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:192:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:190:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:189:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:188:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:187:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:185:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:184:63)
INFO: [HLS 214-131] Inlining function 'kNN_UpdateBestCaching(double, int, double*, int*)' into 'kNN_Predict_4(float (*) [43], char*, float*, float*, float*, float*, float*, float*, char*, char*, char*, char*)' (knn/knn_4.cpp:183:63)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_5' (knn/knn_4.cpp:208:20) in function 'kNN_Predict_4' completely with a factor of 20 (knn/knn_4.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_2' (knn/knn_4.cpp:86:22) in function 'kNN_Predict_4' completely with a factor of 20 (knn/knn_4.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_1' (knn/knn_4.cpp:58:19) in function 'kNN_Predict_4' completely with a factor of 43 (knn/knn_4.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::isinf(float)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:585:0)
INFO: [HLS 214-248] Applying array_partition to 'bestDistances_0': Complete partitioning on dimension 1. (knn/knn_4.cpp:74:12)
INFO: [HLS 214-248] Applying array_partition to 'bestPointsIdx_0': Complete partitioning on dimension 1. (knn/knn_4.cpp:75:9)
INFO: [HLS 214-248] Applying array_partition to 'bestDistances_1': Complete partitioning on dimension 1. (knn/knn_4.cpp:77:12)
INFO: [HLS 214-248] Applying array_partition to 'bestPointsIdx_1': Complete partitioning on dimension 1. (knn/knn_4.cpp:78:9)
INFO: [HLS 214-248] Applying array_partition to 'bestDistances_2': Complete partitioning on dimension 1. (knn/knn_4.cpp:80:12)
INFO: [HLS 214-248] Applying array_partition to 'bestPointsIdx_2': Complete partitioning on dimension 1. (knn/knn_4.cpp:81:9)
INFO: [HLS 214-248] Applying array_partition to 'bestDistances_3': Complete partitioning on dimension 1. (knn/knn_4.cpp:83:12)
INFO: [HLS 214-248] Applying array_partition to 'bestPointsIdx_3': Complete partitioning on dimension 1. (knn/knn_4.cpp:84:9)
INFO: [HLS 214-248] Applying array_partition to 'training_X': Cyclic partitioning with factor 4 on dimension 1. (knn/knn.cpp:186:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.751 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.442 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kNN_PredictAll -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.705 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::isnan' into 'kNN_Predict_4' (knn/knn_4.cpp:66) automatically.
Command         transform done; 0.653 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.149 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.442 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.1.bc to C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'kNN_Predict_4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'kNN_Predict_4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'kNN_Predict_4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'kNN_Predict_4' automatically.
INFO: [XFORM 203-602] Inlining function 'std::isnan' into 'kNN_Predict_4' (knn/knn_4.cpp:66) automatically.
Command         transform done; 2.993 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn/knn_4.cpp:19:9) to (knn/knn_4.cpp:17:22) in function 'kNN_Predict_4'... converting 4 basic blocks.
Command         transform done; 1.141 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.137 seconds; current allocated memory: 1.442 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_3' (knn/knn_4.cpp:74:12) in function 'kNN_Predict_4' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q0' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q1' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q2' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q3' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q0' (knn/knn_4.cpp:221:27)
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q1' (knn/knn_4.cpp:222:27)
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q2' (knn/knn_4.cpp:223:27)
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q3' (knn/knn_4.cpp:224:27)
Command         transform done; 5.132 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.134 seconds; current allocated memory: 1.442 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.816 sec.
Command     elaborate done; 19.096 sec.
Execute     ap_eval exec zip -j C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.128 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kNN_PredictAll' ...
Execute       ap_set_top_model kNN_PredictAll 
Execute       get_model_list kNN_PredictAll -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kNN_PredictAll 
Execute       preproc_iomode -model kNN_Predict_4 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_21 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_20 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_19 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_18 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
Execute       preproc_iomode -model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
Execute       preproc_iomode -model isinf 
Execute       get_model_list kNN_PredictAll -filter all-wo-channel 
INFO-FLOW: Model list for configure: isinf kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 kNN_Predict_4_Pipeline_18 kNN_Predict_4_Pipeline_19 kNN_Predict_4_Pipeline_20 kNN_Predict_4_Pipeline_21 kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 kNN_Predict_4 kNN_PredictAll
INFO-FLOW: Configuring Module : isinf ...
Execute       set_default_model isinf 
Execute       apply_spec_resource_limit isinf 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_18 ...
Execute       set_default_model kNN_Predict_4_Pipeline_18 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_18 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_19 ...
Execute       set_default_model kNN_Predict_4_Pipeline_19 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_19 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_20 ...
Execute       set_default_model kNN_Predict_4_Pipeline_20 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_20 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_21 ...
Execute       set_default_model kNN_Predict_4_Pipeline_21 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_21 
INFO-FLOW: Configuring Module : kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
Execute       apply_spec_resource_limit kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
INFO-FLOW: Configuring Module : kNN_Predict_4 ...
Execute       set_default_model kNN_Predict_4 
Execute       apply_spec_resource_limit kNN_Predict_4 
INFO-FLOW: Configuring Module : kNN_PredictAll ...
Execute       set_default_model kNN_PredictAll 
Execute       apply_spec_resource_limit kNN_PredictAll 
INFO-FLOW: Model list for preprocess: isinf kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 kNN_Predict_4_Pipeline_18 kNN_Predict_4_Pipeline_19 kNN_Predict_4_Pipeline_20 kNN_Predict_4_Pipeline_21 kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 kNN_Predict_4 kNN_PredictAll
INFO-FLOW: Preprocessing Module: isinf ...
Execute       set_default_model isinf 
Execute       cdfg_preprocess -model isinf 
Execute       rtl_gen_preprocess isinf 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_18 ...
Execute       set_default_model kNN_Predict_4_Pipeline_18 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_18 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_18 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_19 ...
Execute       set_default_model kNN_Predict_4_Pipeline_19 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_19 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_19 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_20 ...
Execute       set_default_model kNN_Predict_4_Pipeline_20 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_20 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_20 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_21 ...
Execute       set_default_model kNN_Predict_4_Pipeline_21 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_21 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_21 
INFO-FLOW: Preprocessing Module: kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 ...
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
Execute       cdfg_preprocess -model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
INFO-FLOW: Preprocessing Module: kNN_Predict_4 ...
Execute       set_default_model kNN_Predict_4 
Execute       cdfg_preprocess -model kNN_Predict_4 
Command       cdfg_preprocess done; 1.024 sec.
Execute       rtl_gen_preprocess kNN_Predict_4 
INFO-FLOW: Preprocessing Module: kNN_PredictAll ...
Execute       set_default_model kNN_PredictAll 
Execute       cdfg_preprocess -model kNN_PredictAll 
Execute       rtl_gen_preprocess kNN_PredictAll 
INFO-FLOW: Model list for synthesis: isinf kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 kNN_Predict_4_Pipeline_18 kNN_Predict_4_Pipeline_19 kNN_Predict_4_Pipeline_20 kNN_Predict_4_Pipeline_21 kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 kNN_Predict_4 kNN_PredictAll
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'isinf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model isinf 
Execute       schedule -model isinf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.269 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.sched.adb -f 
INFO-FLOW: Finish scheduling isinf.
Execute       set_default_model isinf 
Execute       bind -model isinf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.bind.adb -f 
INFO-FLOW: Finish binding isinf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_121_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_4'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_4_Pipeline_VITIS_LOOP_121_4' (loop 'VITIS_LOOP_121_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('distance_q2_t2_write_ln121', knn/knn_4.cpp:121) of variable 'distance_q2_t2', knn/knn_4.cpp:148 on local variable 'distance_q2_t2' and 'load' operation ('distance_q2_t2_load', knn/knn_4.cpp:148) on local variable 'distance_q2_t2'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_4_Pipeline_VITIS_LOOP_121_4' (loop 'VITIS_LOOP_121_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('distance_q2_t2_write_ln121', knn/knn_4.cpp:121) of variable 'distance_q2_t2', knn/knn_4.cpp:148 on local variable 'distance_q2_t2' and 'load' operation ('distance_q2_t2_load', knn/knn_4.cpp:148) on local variable 'distance_q2_t2'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_4_Pipeline_VITIS_LOOP_121_4' (loop 'VITIS_LOOP_121_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('distance_q2_t2_write_ln121', knn/knn_4.cpp:121) of variable 'distance_q2_t2', knn/knn_4.cpp:148 on local variable 'distance_q2_t2' and 'load' operation ('distance_q2_t2_load', knn/knn_4.cpp:148) on local variable 'distance_q2_t2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 21, loop 'VITIS_LOOP_121_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.406 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.334 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.354 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_18 
Execute       schedule -model kNN_Predict_4_Pipeline_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_18.
Execute       set_default_model kNN_Predict_4_Pipeline_18 
Execute       bind -model kNN_Predict_4_Pipeline_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_19 
Execute       schedule -model kNN_Predict_4_Pipeline_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_19.
Execute       set_default_model kNN_Predict_4_Pipeline_19 
Execute       bind -model kNN_Predict_4_Pipeline_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_20 
Execute       schedule -model kNN_Predict_4_Pipeline_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_20.
Execute       set_default_model kNN_Predict_4_Pipeline_20 
Execute       bind -model kNN_Predict_4_Pipeline_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_21 
Execute       schedule -model kNN_Predict_4_Pipeline_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_21.
Execute       set_default_model kNN_Predict_4_Pipeline_21 
Execute       bind -model kNN_Predict_4_Pipeline_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4_Pipeline_VITIS_LOOP_236_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
Execute       schedule -model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_236_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.
Execute       set_default_model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
Execute       bind -model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_4 
Execute       schedule -model kNN_Predict_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln121) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 45.731 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 45.826 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 8.407 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.sched.adb -f 
Command       db_write done; 2.366 sec.
INFO-FLOW: Finish scheduling kNN_Predict_4.
Execute       set_default_model kNN_Predict_4 
Execute       bind -model kNN_Predict_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.323 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 18.096 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 8.395 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.bind.adb -f 
Command       db_write done; 4.397 sec.
INFO-FLOW: Finish binding kNN_Predict_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_PredictAll' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_PredictAll 
Execute       schedule -model kNN_PredictAll 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 12.864 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_PredictAll.
Execute       set_default_model kNN_PredictAll 
Execute       bind -model kNN_PredictAll 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.005 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.024 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.77 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.bind.adb -f 
INFO-FLOW: Finish binding kNN_PredictAll.
Execute       get_model_list kNN_PredictAll -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess isinf 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_18 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_19 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_20 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_21 
Execute       rtl_gen_preprocess kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
Execute       rtl_gen_preprocess kNN_Predict_4 
Execute       rtl_gen_preprocess kNN_PredictAll 
INFO-FLOW: Model list for RTL generation: isinf kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 kNN_Predict_4_Pipeline_18 kNN_Predict_4_Pipeline_19 kNN_Predict_4_Pipeline_20 kNN_Predict_4_Pipeline_21 kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 kNN_Predict_4 kNN_PredictAll
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'isinf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model isinf -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'isinf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.889 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl isinf -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_isinf 
Execute       gen_rtl isinf -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_isinf 
Execute       syn_report -csynth -model isinf -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/isinf_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model isinf -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/isinf_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model isinf -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model isinf -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.adb 
Execute       db_write -model isinf -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info isinf -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_121_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_121_4' pipeline 'VITIS_LOOP_121_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_121_4'.
Command       create_rtl_model done; 0.167 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.385 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_12' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.101 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_13' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.102 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_14' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.104 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_15' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.104 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_16' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.101 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_17' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_18' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.101 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_19' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.101 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_110' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.109 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_111' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_112' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_113' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_114' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_115' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.102 sec.
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_116' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_17_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_18 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_18 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_18 
Execute       gen_rtl kNN_Predict_4_Pipeline_18 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_18 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_18 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_18 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_18 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_18 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_18 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_18 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_19 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_19 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_19 
Execute       gen_rtl kNN_Predict_4_Pipeline_19 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_19 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_19 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_19 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_19 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_19 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_19 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_19 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_20 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_20 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_20 
Execute       gen_rtl kNN_Predict_4_Pipeline_20 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_20 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_20 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_20_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_20 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_20_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_20 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_20 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_20 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_20 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_21 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_21 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_21 
Execute       gen_rtl kNN_Predict_4_Pipeline_21 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_21 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_21 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_21 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_21_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_21 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_21 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_21 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_21 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4_Pipeline_VITIS_LOOP_236_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_4_Pipeline_VITIS_LOOP_236_6' pipeline 'VITIS_LOOP_236_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4_Pipeline_VITIS_LOOP_236_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
Execute       gen_rtl kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
Execute       syn_report -csynth -model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.adb 
Execute       db_write -model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_4 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'kNN_Predict_4' is 8013 from HDL expression: (1'b1 == ap_CS_fsm_state1337)
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_6ns_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_4'.
Command       create_rtl_model done; 5.396 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.658 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_4 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_4 
Command       gen_rtl done; 0.405 sec.
Execute       gen_rtl kNN_Predict_4 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_4 
Command       gen_rtl done; 0.306 sec.
Execute       syn_report -csynth -model kNN_Predict_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.413 sec.
Execute       syn_report -rtlxml -model kNN_Predict_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.672 sec.
Execute       syn_report -verbosereport -model kNN_Predict_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 9.098 sec.
Execute       db_write -model kNN_Predict_4 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.adb 
Command       db_write done; 5.337 sec.
Execute       db_write -model kNN_Predict_4 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.008 sec.
Execute       gen_tb_info kNN_Predict_4 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_PredictAll' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_PredictAll -top_prefix  -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_Y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/testing_X' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/testing_Y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/min' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/max' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kNN_PredictAll' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_PredictAll'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13 seconds. CPU system time: 3 seconds. Elapsed time: 24.701 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_PredictAll -istop -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll 
Execute       gen_rtl kNN_PredictAll -istop -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll 
Execute       syn_report -csynth -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_PredictAll_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_PredictAll_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.74 sec.
Execute       db_write -model kNN_PredictAll -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.adb 
Execute       db_write -model kNN_PredictAll -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_PredictAll -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll 
Execute       export_constraint_db -f -tool general -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.constraint.tcl 
Execute       syn_report -designview -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.design.xml 
Command       syn_report done; 2.106 sec.
Execute       syn_report -csynthDesign -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks kNN_PredictAll 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain kNN_PredictAll 
INFO-FLOW: Model list for RTL component generation: isinf kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 kNN_Predict_4_Pipeline_18 kNN_Predict_4_Pipeline_19 kNN_Predict_4_Pipeline_20 kNN_Predict_4_Pipeline_21 kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 kNN_Predict_4 kNN_PredictAll
INFO-FLOW: Handling components in module [isinf] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_121_4] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component kNN_PredictAll_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component kNN_PredictAll_dadd_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_1] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_mux_205_64_1_1.
INFO-FLOW: Append model kNN_PredictAll_mux_205_64_1_1
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_12] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_13] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_14] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_15] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_16] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_17] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_18] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_19] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_110] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_111] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_112] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_113] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_114] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_115] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_17_116] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_18] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_19] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_20] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_21] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4_Pipeline_VITIS_LOOP_236_6] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_4] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component kNN_PredictAll_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component kNN_PredictAll_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component kNN_PredictAll_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component kNN_PredictAll_mul_mul_11ns_6ns_17_4_1.
INFO-FLOW: Append model kNN_PredictAll_mul_mul_11ns_6ns_17_4_1
INFO-FLOW: Found component kNN_PredictAll_mul_mul_11ns_6ns_16_4_1.
INFO-FLOW: Append model kNN_PredictAll_mul_mul_11ns_6ns_16_4_1
INFO-FLOW: Found component kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component kNN_PredictAll_kNN_Predict_4_histogram_q0_RAM_AUTO_1R1W.
INFO-FLOW: Append model kNN_PredictAll_kNN_Predict_4_histogram_q0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [kNN_PredictAll] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.compgen.tcl 
INFO-FLOW: Append model isinf
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116
INFO-FLOW: Append model kNN_Predict_4_Pipeline_18
INFO-FLOW: Append model kNN_Predict_4_Pipeline_19
INFO-FLOW: Append model kNN_Predict_4_Pipeline_20
INFO-FLOW: Append model kNN_Predict_4_Pipeline_21
INFO-FLOW: Append model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6
INFO-FLOW: Append model kNN_Predict_4
INFO-FLOW: Append model kNN_PredictAll
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kNN_PredictAll_fcmp_32ns_32ns_1_2_no_dsp_1 kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1 kNN_PredictAll_fpext_32ns_64_2_no_dsp_1 kNN_PredictAll_dadd_64ns_64ns_64_5_full_dsp_1 kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1 kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_mux_205_64_1_1 kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1 kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1 kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1 kNN_PredictAll_fdiv_32ns_32ns_32_9_no_dsp_1 kNN_PredictAll_fptrunc_64ns_32_2_no_dsp_1 kNN_PredictAll_fpext_32ns_64_2_no_dsp_1 kNN_PredictAll_mul_mul_11ns_6ns_17_4_1 kNN_PredictAll_mul_mul_11ns_6ns_16_4_1 kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1 kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1 kNN_PredictAll_kNN_Predict_4_histogram_q0_RAM_AUTO_1R1W isinf kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 kNN_Predict_4_Pipeline_18 kNN_Predict_4_Pipeline_19 kNN_Predict_4_Pipeline_20 kNN_Predict_4_Pipeline_21 kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 kNN_Predict_4 kNN_PredictAll
INFO-FLOW: Generating C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kNN_PredictAll_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_mux_205_64_1_1
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_mul_mul_11ns_6ns_17_4_1
INFO-FLOW: To file: write model kNN_PredictAll_mul_mul_11ns_6ns_16_4_1
INFO-FLOW: To file: write model kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_kNN_Predict_4_histogram_q0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model isinf
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_121_4
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_1
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_12
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_13
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_14
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_15
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_16
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_17
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_18
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_19
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_110
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_111
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_112
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_113
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_114
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_115
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_17_116
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_18
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_19
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_20
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_21
INFO-FLOW: To file: write model kNN_Predict_4_Pipeline_VITIS_LOOP_236_6
INFO-FLOW: To file: write model kNN_Predict_4
INFO-FLOW: To file: write model kNN_PredictAll
INFO-FLOW: Generating C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/vlog' tclDir='C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db' modelList='kNN_PredictAll_fcmp_32ns_32ns_1_2_no_dsp_1
kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
kNN_PredictAll_fpext_32ns_64_2_no_dsp_1
kNN_PredictAll_dadd_64ns_64ns_64_5_full_dsp_1
kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_mux_205_64_1_1
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
kNN_PredictAll_fdiv_32ns_32ns_32_9_no_dsp_1
kNN_PredictAll_fptrunc_64ns_32_2_no_dsp_1
kNN_PredictAll_fpext_32ns_64_2_no_dsp_1
kNN_PredictAll_mul_mul_11ns_6ns_17_4_1
kNN_PredictAll_mul_mul_11ns_6ns_16_4_1
kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1
kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1
kNN_PredictAll_kNN_Predict_4_histogram_q0_RAM_AUTO_1R1W
isinf
kNN_Predict_4_Pipeline_VITIS_LOOP_121_4
kNN_Predict_4_Pipeline_VITIS_LOOP_17_1
kNN_Predict_4_Pipeline_VITIS_LOOP_17_12
kNN_Predict_4_Pipeline_VITIS_LOOP_17_13
kNN_Predict_4_Pipeline_VITIS_LOOP_17_14
kNN_Predict_4_Pipeline_VITIS_LOOP_17_15
kNN_Predict_4_Pipeline_VITIS_LOOP_17_16
kNN_Predict_4_Pipeline_VITIS_LOOP_17_17
kNN_Predict_4_Pipeline_VITIS_LOOP_17_18
kNN_Predict_4_Pipeline_VITIS_LOOP_17_19
kNN_Predict_4_Pipeline_VITIS_LOOP_17_110
kNN_Predict_4_Pipeline_VITIS_LOOP_17_111
kNN_Predict_4_Pipeline_VITIS_LOOP_17_112
kNN_Predict_4_Pipeline_VITIS_LOOP_17_113
kNN_Predict_4_Pipeline_VITIS_LOOP_17_114
kNN_Predict_4_Pipeline_VITIS_LOOP_17_115
kNN_Predict_4_Pipeline_VITIS_LOOP_17_116
kNN_Predict_4_Pipeline_18
kNN_Predict_4_Pipeline_19
kNN_Predict_4_Pipeline_20
kNN_Predict_4_Pipeline_21
kNN_Predict_4_Pipeline_VITIS_LOOP_236_6
kNN_Predict_4
kNN_PredictAll
' expOnly='0'
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kNN_PredictAll_kNN_Predict_4_histogram_q0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.572 seconds; current allocated memory: 1.442 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kNN_PredictAll_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name isinf
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kNN_PredictAll_fcmp_32ns_32ns_1_2_no_dsp_1
kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
kNN_PredictAll_fpext_32ns_64_2_no_dsp_1
kNN_PredictAll_dadd_64ns_64ns_64_5_full_dsp_1
kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_mux_205_64_1_1
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1
kNN_PredictAll_fdiv_32ns_32ns_32_9_no_dsp_1
kNN_PredictAll_fptrunc_64ns_32_2_no_dsp_1
kNN_PredictAll_fpext_32ns_64_2_no_dsp_1
kNN_PredictAll_mul_mul_11ns_6ns_17_4_1
kNN_PredictAll_mul_mul_11ns_6ns_16_4_1
kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1
kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1
kNN_PredictAll_kNN_Predict_4_histogram_q0_RAM_AUTO_1R1W
isinf
kNN_Predict_4_Pipeline_VITIS_LOOP_121_4
kNN_Predict_4_Pipeline_VITIS_LOOP_17_1
kNN_Predict_4_Pipeline_VITIS_LOOP_17_12
kNN_Predict_4_Pipeline_VITIS_LOOP_17_13
kNN_Predict_4_Pipeline_VITIS_LOOP_17_14
kNN_Predict_4_Pipeline_VITIS_LOOP_17_15
kNN_Predict_4_Pipeline_VITIS_LOOP_17_16
kNN_Predict_4_Pipeline_VITIS_LOOP_17_17
kNN_Predict_4_Pipeline_VITIS_LOOP_17_18
kNN_Predict_4_Pipeline_VITIS_LOOP_17_19
kNN_Predict_4_Pipeline_VITIS_LOOP_17_110
kNN_Predict_4_Pipeline_VITIS_LOOP_17_111
kNN_Predict_4_Pipeline_VITIS_LOOP_17_112
kNN_Predict_4_Pipeline_VITIS_LOOP_17_113
kNN_Predict_4_Pipeline_VITIS_LOOP_17_114
kNN_Predict_4_Pipeline_VITIS_LOOP_17_115
kNN_Predict_4_Pipeline_VITIS_LOOP_17_116
kNN_Predict_4_Pipeline_18
kNN_Predict_4_Pipeline_19
kNN_Predict_4_Pipeline_20
kNN_Predict_4_Pipeline_21
kNN_Predict_4_Pipeline_VITIS_LOOP_236_6
kNN_Predict_4
kNN_PredictAll
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_121_4.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_1.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_12.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_13.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_14.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_15.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_16.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_17.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_18.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_19.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_110.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_111.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_112.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_113.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_114.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_115.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_17_116.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_18.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_19.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_20.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_21.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4_Pipeline_VITIS_LOOP_236_6.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_4.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.constraint.tcl 
Execute       sc_get_clocks kNN_PredictAll 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST kNN_PredictAll MODULE2INSTS {kNN_PredictAll kNN_PredictAll kNN_Predict_4 grp_kNN_Predict_4_fu_62 isinf grp_isinf_fu_55174 kNN_Predict_4_Pipeline_18 grp_kNN_Predict_4_Pipeline_18_fu_55179 kNN_Predict_4_Pipeline_19 grp_kNN_Predict_4_Pipeline_19_fu_55184 kNN_Predict_4_Pipeline_20 grp_kNN_Predict_4_Pipeline_20_fu_55189 kNN_Predict_4_Pipeline_21 grp_kNN_Predict_4_Pipeline_21_fu_55194 kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_121_4_fu_55199 kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_1_fu_55234 kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_12_fu_55261 kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_13_fu_55308 kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_14_fu_55355 kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_15_fu_55402 kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_16_fu_55429 kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_17_fu_55476 kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_18_fu_55523 kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_19_fu_55570 kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_110_fu_55597 kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_111_fu_55644 kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_112_fu_55691 kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_113_fu_55738 kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_114_fu_55765 kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_115_fu_55812 kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_116_fu_55859 kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_236_6_fu_55906} INST2MODULE {kNN_PredictAll kNN_PredictAll grp_kNN_Predict_4_fu_62 kNN_Predict_4 grp_isinf_fu_55174 isinf grp_kNN_Predict_4_Pipeline_18_fu_55179 kNN_Predict_4_Pipeline_18 grp_kNN_Predict_4_Pipeline_19_fu_55184 kNN_Predict_4_Pipeline_19 grp_kNN_Predict_4_Pipeline_20_fu_55189 kNN_Predict_4_Pipeline_20 grp_kNN_Predict_4_Pipeline_21_fu_55194 kNN_Predict_4_Pipeline_21 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_121_4_fu_55199 kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_1_fu_55234 kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_12_fu_55261 kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_13_fu_55308 kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_14_fu_55355 kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_15_fu_55402 kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_16_fu_55429 kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_17_fu_55476 kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_18_fu_55523 kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_19_fu_55570 kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_110_fu_55597 kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_111_fu_55644 kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_112_fu_55691 kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_113_fu_55738 kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_114_fu_55765 kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_115_fu_55812 kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_116_fu_55859 kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_236_6_fu_55906 kNN_Predict_4_Pipeline_VITIS_LOOP_236_6} INSTDATA {kNN_PredictAll {DEPTH 1 CHILDREN grp_kNN_Predict_4_fu_62} grp_kNN_Predict_4_fu_62 {DEPTH 2 CHILDREN {grp_isinf_fu_55174 grp_kNN_Predict_4_Pipeline_18_fu_55179 grp_kNN_Predict_4_Pipeline_19_fu_55184 grp_kNN_Predict_4_Pipeline_20_fu_55189 grp_kNN_Predict_4_Pipeline_21_fu_55194 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_121_4_fu_55199 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_1_fu_55234 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_12_fu_55261 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_13_fu_55308 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_14_fu_55355 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_15_fu_55402 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_16_fu_55429 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_17_fu_55476 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_18_fu_55523 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_19_fu_55570 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_110_fu_55597 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_111_fu_55644 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_112_fu_55691 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_113_fu_55738 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_114_fu_55765 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_115_fu_55812 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_116_fu_55859 grp_kNN_Predict_4_Pipeline_VITIS_LOOP_236_6_fu_55906}} grp_isinf_fu_55174 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_18_fu_55179 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_19_fu_55184 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_20_fu_55189 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_21_fu_55194 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_121_4_fu_55199 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_1_fu_55234 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_12_fu_55261 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_13_fu_55308 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_14_fu_55355 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_15_fu_55402 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_16_fu_55429 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_17_fu_55476 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_18_fu_55523 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_19_fu_55570 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_110_fu_55597 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_111_fu_55644 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_112_fu_55691 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_113_fu_55738 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_114_fu_55765 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_115_fu_55812 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_17_116_fu_55859 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_4_Pipeline_VITIS_LOOP_236_6_fu_55906 {DEPTH 3 CHILDREN {}}} MODULEDATA {kNN_Predict_4_Pipeline_VITIS_LOOP_121_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_585_p2 SOURCE knn/knn_4.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_595_p2 SOURCE knn/knn_4.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_609_p2 SOURCE knn/knn_4.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_620_p2 SOURCE knn/knn_4.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_636_p2 SOURCE knn/knn_4.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_645_p2 SOURCE knn/knn_4.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U16 SOURCE knn/knn_4.cpp:146 VARIABLE mul LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_4.cpp:146 VARIABLE distance_q0_t0_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U17 SOURCE knn/knn_4.cpp:147 VARIABLE mul1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_4.cpp:147 VARIABLE distance_q1_t1_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U16 SOURCE knn/knn_4.cpp:148 VARIABLE mul2 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_4.cpp:148 VARIABLE distance_q2_t2_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U17 SOURCE knn/knn_4.cpp:149 VARIABLE mul3 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_4.cpp:149 VARIABLE distance_q3_t3_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U7 SOURCE knn/knn_4.cpp:152 VARIABLE sub LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U7 SOURCE knn/knn_4.cpp:154 VARIABLE sub2 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U18 SOURCE knn/knn_4.cpp:156 VARIABLE mul4 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_4.cpp:156 VARIABLE distance_q0_t1_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U19 SOURCE knn/knn_4.cpp:157 VARIABLE mul5 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_4.cpp:157 VARIABLE distance_q1_t2_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U18 SOURCE knn/knn_4.cpp:158 VARIABLE mul6 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_4.cpp:158 VARIABLE distance_q2_t3_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U19 SOURCE knn/knn_4.cpp:159 VARIABLE mul7 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_4.cpp:159 VARIABLE distance_q3_t0_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U7 SOURCE knn/knn_4.cpp:164 VARIABLE sub11 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U16 SOURCE knn/knn_4.cpp:166 VARIABLE mul8 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_4.cpp:166 VARIABLE distance_q0_t2_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U17 SOURCE knn/knn_4.cpp:167 VARIABLE mul9 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_4.cpp:167 VARIABLE distance_q1_t3_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U18 SOURCE knn/knn_4.cpp:168 VARIABLE mul10 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_4.cpp:168 VARIABLE distance_q2_t0_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U19 SOURCE knn/knn_4.cpp:169 VARIABLE mul11 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_4.cpp:169 VARIABLE distance_q3_t1_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U7 SOURCE knn/knn_4.cpp:174 VARIABLE sub15 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U16 SOURCE knn/knn_4.cpp:176 VARIABLE mul12 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_4.cpp:176 VARIABLE distance_q0_t3_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U17 SOURCE knn/knn_4.cpp:177 VARIABLE mul13 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_4.cpp:177 VARIABLE distance_q1_t0_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U18 SOURCE knn/knn_4.cpp:178 VARIABLE mul14 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_4.cpp:178 VARIABLE distance_q2_t1_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U19 SOURCE knn/knn_4.cpp:179 VARIABLE mul15 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_4.cpp:179 VARIABLE distance_q3_t2_1 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}}} AREA {DSP 58 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_110 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_111 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_114 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_115 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_17_116 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_286_p2 SOURCE knn/knn_4.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_23_fu_58_p2 SOURCE {} VARIABLE empty_23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_21_fu_58_p2 SOURCE {} VARIABLE empty_21 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_19_fu_58_p2 SOURCE {} VARIABLE empty_19 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_17_fu_58_p2 SOURCE {} VARIABLE empty_17 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4_Pipeline_VITIS_LOOP_236_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_216_p2 SOURCE knn/knn_4.cpp:236 VARIABLE i LOOP VITIS_LOOP_236_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_4 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U491 SOURCE knn/knn_4.cpp:64 VARIABLE mul_ln64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_56344_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_56354_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_56364_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_56374_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_4_fu_56384_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_5_fu_56394_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_6_fu_56404_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_7_fu_56414_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_8_fu_56424_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_9_fu_56434_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_10_fu_56444_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_11_fu_56454_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_12_fu_56464_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_13_fu_56474_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U486 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_16_fu_56504_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_17_fu_56514_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_18_fu_56524_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_19_fu_56534_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_21_fu_56554_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_22_fu_56564_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_23_fu_56574_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_25_fu_56594_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_26_fu_56604_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_27_fu_56614_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_28_fu_56624_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_29_fu_56634_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_31_fu_56654_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_32_fu_56664_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_33_fu_56674_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_34_fu_56684_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_35_fu_56694_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_36_fu_56704_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_37_fu_56714_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_38_fu_56724_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_39_fu_56734_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_40_fu_56744_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_41_fu_56754_p2 SOURCE knn/knn_4.cpp:64 VARIABLE add_ln64_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U492 SOURCE knn/knn_4.cpp:63 VARIABLE mul_ln63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_56767_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_56777_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_56787_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_56797_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_56807_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_56817_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_56827_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_7_fu_56837_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_8_fu_56847_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_9_fu_56857_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_10_fu_56867_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_11_fu_56877_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_12_fu_56887_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_13_fu_56897_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_14_fu_56907_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_15_fu_56917_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_16_fu_56927_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_17_fu_56937_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_18_fu_56947_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_19_fu_56957_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_20_fu_56967_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_21_fu_56977_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_22_fu_56987_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_23_fu_56997_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_24_fu_57007_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_25_fu_57017_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_26_fu_57027_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_27_fu_57037_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_28_fu_57047_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_29_fu_57057_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_30_fu_57067_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_31_fu_57077_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_32_fu_57087_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_33_fu_57097_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_34_fu_57107_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_35_fu_57117_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_36_fu_57127_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_37_fu_57137_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_38_fu_57147_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_39_fu_57157_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_40_fu_57167_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_41_fu_57177_p2 SOURCE knn/knn_4.cpp:63 VARIABLE add_ln63_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U490 SOURCE knn/knn_4.cpp:62 VARIABLE mul_ln62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_57190_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_57200_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_2_fu_57210_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_3_fu_57220_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_4_fu_57230_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_5_fu_57240_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_6_fu_57250_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_7_fu_57260_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_8_fu_57270_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_9_fu_57280_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_10_fu_57290_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_11_fu_57300_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_12_fu_57310_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_13_fu_57320_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_14_fu_57330_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_15_fu_57340_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_16_fu_57350_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_17_fu_57360_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_18_fu_57370_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_19_fu_57380_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_20_fu_57390_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_21_fu_57400_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_22_fu_57410_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_23_fu_57420_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_24_fu_57430_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_25_fu_57440_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_26_fu_57450_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_27_fu_57460_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_28_fu_57470_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_29_fu_57480_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_30_fu_57490_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_31_fu_57500_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_32_fu_57510_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_33_fu_57520_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_34_fu_57530_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_35_fu_57540_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_36_fu_57550_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_37_fu_57560_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_38_fu_57570_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_39_fu_57580_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_40_fu_57590_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_41_fu_57600_p2 SOURCE knn/knn_4.cpp:62 VARIABLE add_ln62_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U489 SOURCE knn/knn_4.cpp:61 VARIABLE mul_ln61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_57613_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_57623_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_57633_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_3_fu_57643_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_4_fu_57653_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_5_fu_57663_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_6_fu_57673_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_7_fu_57683_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_8_fu_57693_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_9_fu_57703_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_10_fu_57713_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_11_fu_57723_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_12_fu_57733_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_13_fu_57743_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_14_fu_57753_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_15_fu_57763_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_16_fu_57773_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_17_fu_57783_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_18_fu_57793_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_19_fu_57803_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_20_fu_57813_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_21_fu_57823_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_22_fu_57833_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_23_fu_57843_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_24_fu_57853_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_25_fu_57863_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_26_fu_57873_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_27_fu_57883_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_28_fu_57893_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_29_fu_57903_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_30_fu_57913_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_31_fu_57923_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_32_fu_57933_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_33_fu_57943_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_34_fu_57953_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_35_fu_57963_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_36_fu_57973_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_37_fu_57983_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_38_fu_57993_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_39_fu_58003_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_40_fu_58013_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_41_fu_58023_p2 SOURCE knn/knn_4.cpp:61 VARIABLE add_ln61_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q0_U SOURCE knn/knn_4.cpp:203 VARIABLE histogram_q0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q1_U SOURCE knn/knn_4.cpp:204 VARIABLE histogram_q1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q2_U SOURCE knn/knn_4.cpp:205 VARIABLE histogram_q2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q3_U SOURCE knn/knn_4.cpp:206 VARIABLE histogram_q3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U481 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:61 VARIABLE sub_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:61 VARIABLE sub7_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:61 VARIABLE nfeature_0_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:62 VARIABLE sub12_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:62 VARIABLE nfeature_1_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U479 SOURCE knn/knn_4.cpp:63 VARIABLE sub23_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE knn/knn_4.cpp:63 VARIABLE nfeature_2_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U480 SOURCE knn/knn_4.cpp:64 VARIABLE sub34_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE knn/knn_4.cpp:64 VARIABLE nfeature_3_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_16_4_1_U493 SOURCE knn/knn_4.cpp:121 VARIABLE mul_ln121 LOOP VITIS_LOOP_99_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_65817_p2 SOURCE knn/knn_4.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56141_p2 SOURCE knn/knn_4.cpp:221 VARIABLE add_ln221_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56148_p2 SOURCE knn/knn_4.cpp:222 VARIABLE add_ln222_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56155_p2 SOURCE knn/knn_4.cpp:223 VARIABLE add_ln223_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_56162_p2 SOURCE knn/knn_4.cpp:224 VARIABLE add_ln224_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 69 BRAM 0 URAM 0}} kNN_PredictAll {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_124_p2 SOURCE knn/knn.cpp:194 VARIABLE add_ln194 LOOP VITIS_LOOP_194_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 69 BRAM 0 URAM 0}} isinf {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.372 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kNN_PredictAll.
INFO: [VLOG 209-307] Generating Verilog RTL for kNN_PredictAll.
Execute       syn_report -model kNN_PredictAll -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.20 MHz
Command     autosyn done; 136.461 sec.
Command   csynth_design done; 155.701 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 84 seconds. CPU system time: 5 seconds. Elapsed time: 155.701 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 157.717 sec.
Execute cleanup_all 
Command cleanup_all done; 0.201 sec.
