%MSG-i configureMessageFacility:  CorePropertySupervisorBase  21-Dec-2018 17:08:46 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 21-Dec-2018 17:08:46 CST  pre-events TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 21-Dec-2018 17:08:46 CST  pre-events TCPConnect.cc:241
Resolving ip mu2edaq06.fnal.gov
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  21-Dec-2018 17:08:47 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 21-Dec-2018 17:08:47 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 21-Dec-2018 17:09:58 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:09:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 21-Dec-2018 17:09:58 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:09:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 1 and EventWindowDelayOffset = 40
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:09:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:09:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:01 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:01 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:01 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 0 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 40 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:10:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [852]	DTC1 links not OK 0xc1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:14:04 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Write' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:01 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Write' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:15:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 21-Dec-2018 17:16:06 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 21-Dec-2018 17:16:06 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 1 and EventWindowDelayOffset = 40
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:09 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:09 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:09 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 0 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 40 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  21-Dec-2018 17:16:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC1 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:17:31 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:17:58 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:18:18 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:18:31 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Write' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:18:37 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:19:05 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:29:52 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:30:00 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 21-Dec-2018 17:30:48 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
