INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dFF_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dFF_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/8Pipe/Lab8Pipe/Lab8Pipe.srcs/sources_1/new/dreg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/error_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/system_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sim_1/new/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
