m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/modelsim/project
vtb_uart_rx
Z0 !s110 1594820875
!i10b 1
!s100 HC[LoCRT8l]QgBR@cPTI43
IDYS>Rh=4_I@CLOfLIie3o3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/VSCodeProjects/SDRAM_controller/UART/sim
w1594820769
8E:/VSCodeProjects/SDRAM_controller/UART/sim/tb_uart_rx.v
FE:/VSCodeProjects/SDRAM_controller/UART/sim/tb_uart_rx.v
L0 14
Z3 OP;L;10.6c;65
r1
!s85 0
31
Z4 !s108 1594820875.000000
!s107 E:/VSCodeProjects/SDRAM_controller/UART/sim/tb_uart_rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/VSCodeProjects/SDRAM_controller/UART/sim/tb_uart_rx.v|
!i113 1
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0
vuart_rx
R0
!i10b 1
!s100 bi36XPiaV7d_NSRlJ7CN53
Io1_KK?RJJ:eeZ5?SFD[N>2
R1
R2
w1594819064
8E:/VSCodeProjects/SDRAM_controller/UART/src/uart_rx.v
FE:/VSCodeProjects/SDRAM_controller/UART/src/uart_rx.v
L0 9
R3
r1
!s85 0
31
R4
!s107 E:/VSCodeProjects/SDRAM_controller/UART/src/uart_rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/VSCodeProjects/SDRAM_controller/UART/src/uart_rx.v|
!i113 1
R5
R6
