Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 2.89 s | Elapsed : 0.00 / 3.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 2.91 s | Elapsed : 0.00 / 3.00 s
 
--> Reading design: usb_aer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "usb_aer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "usb_aer"
Output Format                      : NGC
Target Device                      : xc2s200-6-pq208

---- Source Options
Top Module Name                    : usb_aer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : usb_aer.lso
Keep Hierarchy                     : NO
RTL Output                         : No
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/alex/work/USBAER/mapperProba/usbaer_mapper_prob_delay/FIFO_delay.vhd" in Library work.
Architecture a of Entity fifo_delay is up to date.
Compiling vhdl file "D:/alex/work/USBAER/mapperProba/usbaer_mapper_prob_delay/program_ram.vhd" in Library work.
Entity <program_ram> compiled.
Entity <program_ram> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/alex/work/USBAER/mapperProba/usbaer_mapper_prob_delay/Mapper_function.vhd" in Library work.
Architecture behavioral of Entity mapper_function is up to date.
Compiling vhdl file "D:/alex/work/USBAER/mapperProba/usbaer_mapper_prob_delay/usb_aer.vhd" in Library work.
Architecture behavioral of Entity usb_aer is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <usb_aer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <program_ram> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mapper_function> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FIFO_delay> in library <work> (architecture <a>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <usb_aer> in library <work> (Architecture <behavioral>).
Entity <usb_aer> analyzed. Unit <usb_aer> generated.

Analyzing Entity <program_ram> in library <work> (Architecture <behavioral>).
Entity <program_ram> analyzed. Unit <program_ram> generated.

Analyzing Entity <Mapper_function> in library <work> (Architecture <behavioral>).
Entity <Mapper_function> analyzed. Unit <Mapper_function> generated.

Analyzing Entity <FIFO_delay> in library <work> (Architecture <a>).
INFO:Xst:2679 - Register <wait_erase> in unit <FIFO_delay> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <FIFO_delay> analyzed. Unit <FIFO_delay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <RAM_DATA> in unit <Mapper_function> is removed.

Synthesizing Unit <program_ram>.
    Related source file is "D:/alex/work/USBAER/mapperProba/usbaer_mapper_prob_delay/program_ram.vhd".
WARNING:Xst:646 - Signal <LDATA> is assigned but never used.
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 15                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | CS$or0000 (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 4-bit tristate buffer for signal <RAM_WE>.
    Found 19-bit tristate buffer for signal <RAM_ADDRESS>.
    Found 32-bit tristate buffer for signal <RAM_DATA>.
    Found 1-bit tristate buffer for signal <RAM_OE>.
    Found 8-bit tristate buffer for signal <DATA>.
    Found 19-bit register for signal <ADDR>.
    Found 19-bit adder for signal <ADDR_7$add0000> created at line 67.
    Found 8-bit 4-to-1 multiplexer for signal <DATA$mux0000> created at line 81.
    Found 2-bit up counter for signal <nibble>.
    Found 2-bit up counter for signal <nibble_address>.
    Found 2-bit comparator less for signal <nibble_address$cmp_lt0000> created at line 72.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  64 Tristate(s).
Unit <program_ram> synthesized.


Synthesizing Unit <FIFO_delay>.
    Related source file is "D:/alex/work/USBAER/mapperProba/usbaer_mapper_prob_delay/FIFO_delay.vhd".
WARNING:Xst:647 - Input <ev<15>> is never used.
WARNING:Xst:647 - Input <ev<7>> is never used.
WARNING:Xst:646 - Signal <wait_erase> is assigned but never used.
    Found finite state machine <FSM_1> for signal <fifo_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_l (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1050-bit register for signal <fifo>.
    Found 6-bit comparator less for signal <fifo_1$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_10$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_11$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_12$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_13$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_14$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_15$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_16$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_17$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_18$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_19$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_2$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_20$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_21$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_22$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_23$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_24$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_25$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_26$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_27$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_28$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_29$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_3$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_30$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_31$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_32$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_33$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_34$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_35$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_36$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_37$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_38$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_39$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_4$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_40$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_41$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_42$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_43$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_44$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_45$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_46$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_47$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_48$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_49$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_5$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_6$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_7$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_8$cmp_gt0000> created at line 65.
    Found 6-bit comparator less for signal <fifo_9$cmp_gt0000> created at line 65.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0000> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0001> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0002> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0003> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0004> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0005> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0006> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0007> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0008> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0009> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0010> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0011> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0012> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0013> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0014> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0015> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0016> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0017> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0018> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0019> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0020> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0021> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0022> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0023> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0024> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0025> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0026> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0027> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0028> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0029> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0030> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0031> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0032> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0033> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0034> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0035> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0036> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0037> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0038> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0039> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0040> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0041> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0042> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0043> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0044> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0045> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0046> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0047> created at line 57.
    Found 8-bit comparator greater for signal <got_first$cmp_gt0048> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0000> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0001> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0002> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0003> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0004> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0005> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0006> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0007> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0008> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0009> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0010> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0011> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0012> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0013> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0014> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0015> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0016> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0017> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0018> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0019> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0020> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0021> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0022> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0023> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0024> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0025> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0026> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0027> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0028> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0029> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0030> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0031> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0032> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0033> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0034> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0035> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0036> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0037> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0038> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0039> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0040> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0041> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0042> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0043> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0044> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0045> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0046> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0047> created at line 57.
    Found 6-bit comparator greatequal for signal <got_first$cmp_le0048> created at line 57.
    Found 1-bit register for signal <ififo_empty>.
    Found 6-bit comparator greater for signal <ififo_empty$cmp_gt0000> created at line 86.
    Found 6-bit comparator less for signal <ififo_empty$cmp_lt0000> created at line 70.
    Found 1-bit register for signal <ififo_full>.
    Found 6-bit register for signal <position>.
    Found 8-bit comparator greater for signal <position$cmp_gt0000> created at line 57.
    Found 6-bit register for signal <used>.
    Found 6-bit addsub for signal <used$share0000> created at line 52.
INFO:Xst:738 - HDL ADVISOR - 1050 flip-flops were inferred for signal <fifo>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 1064 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred 150 Comparator(s).
Unit <FIFO_delay> synthesized.


Synthesizing Unit <Mapper_function>.
    Related source file is "D:/alex/work/USBAER/mapperProba/usbaer_mapper_prob_delay/Mapper_function.vhd".
    Found finite state machine <FSM_2> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 8                                              |
    | Outputs            | 26                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | CS$or0000 (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <dl_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST_N (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_event                                     |
    | Power Up State     | wait_event                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 4-bit tristate buffer for signal <RAM_WE>.
    Found 16-bit tristate buffer for signal <AER_OUT_DATA>.
    Found 19-bit tristate buffer for signal <RAM_ADDRESS>.
    Found 1-bit tristate buffer for signal <RAM_OE>.
    Found 14-bit up counter for signal <cnt100us>.
    Found 8-bit comparator less for signal <CS$cmp_lt0000> created at line 183.
    Found 8-bit up counter for signal <delay_cnt>.
    Found 14-bit comparator less for signal <delay_cnt$cmp_lt0000> created at line 76.
    Found 7-bit register for signal <delay_mapped>.
    Found 8-bit comparator equal for signal <dl_cs$cmp_eq0000> created at line 322.
    Found 3-bit up counter for signal <event_counter>.
    Found 1-bit register for signal <FIFO_erase>.
    Found 1-bit register for signal <FIFO_save>.
    Found 16-bit up counter for signal <latched_input>.
    Found 32-bit register for signal <lfsr>.
    Found 1-bit xor4 for signal <lfsr_0$xor0000> created at line 97.
    Found 1-bit register for signal <Send_nodelay>.
    Found 1-bit register for signal <Sent_nodelay>.
    Found 8-bit adder for signal <ts>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   1 Xor(s).
	inferred  40 Tristate(s).
Unit <Mapper_function> synthesized.


Synthesizing Unit <usb_aer>.
    Related source file is "D:/alex/work/USBAER/mapperProba/usbaer_mapper_prob_delay/usb_aer.vhd".
WARNING:Xst:1780 - Signal <Clk100> is never used or assigned.
WARNING:Xst:1780 - Signal <clk0b> is never used or assigned.
WARNING:Xst:1780 - Signal <direccion> is never used or assigned.
WARNING:Xst:1780 - Signal <Clk100int> is never used or assigned.
WARNING:Xst:646 - Signal <mapper_busy> is assigned but never used.
    Found 24-bit up counter for signal <counter>.
    Found 1-bit register for signal <iaer_in_req_l>.
    Found 1-bit register for signal <iaer_out_ack_l>.
    Found 1-bit register for signal <imicro_control>.
    Found 1-bit register for signal <imicro_prog>.
    Found 1-bit register for signal <imicro_rw>.
    Found 1-bit register for signal <imicro_vdata>.
    Found 1-bit register for signal <saer_in_req_l>.
    Found 1-bit register for signal <saer_out_ack_l>.
    Found 1-bit register for signal <smicro_control>.
    Found 1-bit register for signal <smicro_prog>.
    Found 1-bit register for signal <smicro_rw>.
    Found 1-bit register for signal <smicro_vdata>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <usb_aer> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 19-bit adder                                          : 1
 6-bit addsub                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 6
 14-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 122
 1-bit register                                        : 69
 21-bit register                                       : 50
 6-bit register                                        : 2
 7-bit register                                        : 1
# Comparators                                          : 154
 14-bit comparator less                                : 1
 2-bit comparator less                                 : 1
 6-bit comparator greatequal                           : 49
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 50
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 50
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 9
 1-bit tristate buffer                                 : 2
 16-bit tristate buffer                                : 1
 19-bit tristate buffer                                : 2
 32-bit tristate buffer                                : 1
 4-bit tristate buffer                                 : 2
 8-bit tristate buffer                                 : 1
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Mapper/dl_cs> on signal <dl_cs[1:3]> with sequential encoding.
--------------------------------
 State              | Encoding
--------------------------------
 wait_event         | 000
 send_event_nodelay | 001
 wait_ack_nodelay   | 011
 send_event_delayed | 010
 wait_ack_delayed   | 100
--------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Mapper/CS> on signal <CS[1:9]> with one-hot encoding.
--------------------------------------
 State                   | Encoding
--------------------------------------
 idle                    | 000000001
 wait_req_l              | 000000010
 wait_req_h              | 000000100
 read_ram                | 000100000
 read_ram1               | 000010000
 read_ram2               | 000001000
 send_event_fifo         | 100000000
 send_event_fifo_nodelay | 010000000
 sube_ack                | 001000000
--------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Mapper/BFIFO/fifo_cs> on signal <fifo_cs[1:3]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 000
 search_position | 011
 open_fifo       | 010
 write_fifo      | 110
 erase_first1    | 001
 erase_first2    | 111
-----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ControlRAM/CS> on signal <CS[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 wait_valid  | 001
 write_addr  | 010
 write       | 100
 check       | 111
 read        | 011
 estabiliza  | 101
 estabiliza2 | 110
-------------------------
Loading device for application Rf_Device from file 'v200.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Adders/Subtractors                                   : 3
 19-bit adder                                          : 1
 6-bit addsub                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 6
 14-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 1156
 Flip-Flops                                            : 1156
# Comparators                                          : 154
 14-bit comparator less                                : 1
 2-bit comparator less                                 : 1
 6-bit comparator greatequal                           : 49
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 50
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 50
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2040 - Unit usb_aer: 24 multi-source signals are replaced by logic (pull-up yes): address<0>_MLTSRCEDGE, address<10>_MLTSRCEDGE, address<11>_MLTSRCEDGE, address<12>_MLTSRCEDGE, address<13>_MLTSRCEDGE, address<14>_MLTSRCEDGE, address<15>_MLTSRCEDGE, address<16>_MLTSRCEDGE, address<17>_MLTSRCEDGE, address<18>_MLTSRCEDGE, address<1>_MLTSRCEDGE, address<2>_MLTSRCEDGE, address<3>_MLTSRCEDGE, address<4>_MLTSRCEDGE, address<5>_MLTSRCEDGE, address<6>_MLTSRCEDGE, address<7>_MLTSRCEDGE, address<8>_MLTSRCEDGE, address<9>_MLTSRCEDGE, sram_oe_l_MLTSRCEDGE, sram_we_l<0>_MLTSRCEDGE, sram_we_l<1>_MLTSRCEDGE, sram_we_l<2>_MLTSRCEDGE, sram_we_l<3>_MLTSRCEDGE.

Optimizing unit <usb_aer> ...

Optimizing unit <FIFO_delay> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block usb_aer, actual ratio is 120.
Optimizing block <usb_aer> to meet ratio 100 (+ 5) of 2352 slices :
Area constraint is met for block <usb_aer>, final ratio is 100.
FlipFlop Mapper_BFIFO_fifo_cs_FFd2 has been replicated 6 time(s)
FlipFlop Mapper_BFIFO_fifo_cs_FFd3 has been replicated 6 time(s)

Final Macro Processing ...

Processing Unit <usb_aer> :
INFO:Xst:741 - HDL ADVISOR - A 9-bit shift register was found for signal <Mapper_lfsr_30> and currently occupies 9 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 14-bit shift register was found for signal <Mapper_lfsr_21> and currently occupies 14 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <usb_aer> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1213
 Flip-Flops                                            : 1213

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : usb_aer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 112

Cell Usage :
# BELS                             : 5081
#      GND                         : 1
#      INV                         : 68
#      LUT1                        : 27
#      LUT2                        : 481
#      LUT2_D                      : 1
#      LUT2_L                      : 6
#      LUT3                        : 264
#      LUT3_D                      : 18
#      LUT3_L                      : 3
#      LUT4                        : 3591
#      LUT4_D                      : 47
#      LUT4_L                      : 11
#      MUXCY                       : 474
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 1213
#      FDC                         : 95
#      FDCE                        : 59
#      FDE                         : 6
#      FDP                         : 1053
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 112
#      IBUF                        : 23
#      IBUFG                       : 1
#      IOBUF                       : 40
#      OBUF                        : 8
#      OBUFT                       : 40
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                    2349  out of   2352    99%  
 Number of Slice Flip Flops:          1213  out of   4704    25%  
 Number of 4 input LUTs:              4517  out of   4704    96%  
 Number of IOs:                        112
 Number of bonded IOBs:                112  out of    140    80%  
 Number of GCLKs:                        1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG+BUFG             | 1213  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+------------------------------+-------+
Control Signal                                          | Buffer(FF name)              | Load  |
--------------------------------------------------------+------------------------------+-------+
Mapper_RST_N_inv1_INV_0_7(Mapper_RST_N_inv1_INV_0_7:O)  | NONE(Mapper_BFIFO_fifo_30_2) | 98    |
ControlRAM_CS_or0000(ControlRAM_CS_or00001:O)           | NONE(ControlRAM_ADDR_2)      | 26    |
Mapper_RST_N_inv1_INV_0_2(Mapper_RST_N_inv1_INV_0_2:O)  | NONE(Mapper_BFIFO_fifo_6_9)  | 97    |
Mapper_RST_N_inv1_INV_0_9(Mapper_RST_N_inv1_INV_0_9:O)  | NONE(Mapper_BFIFO_fifo_25_16)| 98    |
Mapper_RST_N_inv1_INV_0_5(Mapper_RST_N_inv1_INV_0_5:O)  | NONE(Mapper_BFIFO_fifo_42_17)| 98    |
Mapper_RST_N_inv1_INV_0_8(Mapper_RST_N_inv1_INV_0_8:O)  | NONE(Mapper_BFIFO_fifo_26_5) | 98    |
Mapper_RST_N_inv1_INV_0_6(Mapper_RST_N_inv1_INV_0_6:O)  | NONE(Mapper_BFIFO_fifo_34_8) | 98    |
Mapper_RST_N_inv1_INV_0_11(Mapper_RST_N_inv1_INV_0_11:O)| NONE(Mapper_BFIFO_fifo_17_12)| 98    |
Mapper_RST_N_inv1_INV_0_1(Mapper_RST_N_inv1_INV_0_1:O)  | NONE(Mapper_BFIFO_used_5)    | 97    |
Mapper_RST_N_inv1_INV_0_3(Mapper_RST_N_inv1_INV_0_3:O)  | NONE(Mapper_BFIFO_fifo_6_0)  | 97    |
Mapper_RST_N_inv1_INV_0_10(Mapper_RST_N_inv1_INV_0_10:O)| NONE(Mapper_BFIFO_fifo_19_12)| 98    |
Mapper_CS_or0000(Mapper_CS_or00001:O)                   | NONE(Mapper_CS_FFd7)         | 9     |
Mapper_BFIFO_fifo_cs_Rst_inv(Mapper_RST_N_inv1_INV_0:O) | NONE(Mapper_BFIFO_fifo_12_0) | 98    |
Mapper_RST_N_inv1_INV_0_4(Mapper_RST_N_inv1_INV_0_4:O)  | NONE(Mapper_BFIFO_fifo_44_8) | 97    |
--------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 55.810ns (Maximum Frequency: 17.918MHz)
   Minimum input arrival time before clock: 10.707ns
   Maximum output required time after clock: 14.330ns
   Maximum combinational path delay: 8.909ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 55.810ns (frequency: 17.918MHz)
  Total number of paths / destination ports: 1625615 / 1265
-------------------------------------------------------------------------
Delay:               55.810ns (Levels of Logic = 45)
  Source:            Mapper_delay_cnt_0 (FF)
  Destination:       Mapper_BFIFO_position_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mapper_delay_cnt_0 to Mapper_BFIFO_position_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   1.085   1.665  Mapper_delay_cnt_0 (Mapper_delay_cnt_0)
     LUT2:I1->O           51   0.549   0.000  Mapper_Madd_ts_lut<0> (Mapper_ts<0>)
     MUXCY:S->O            1   0.659   0.000  Mapper_Madd_ts_cy<0> (Mapper_Madd_ts_cy<0>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Madd_ts_cy<1> (Mapper_Madd_ts_cy<1>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Madd_ts_cy<2> (Mapper_Madd_ts_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Madd_ts_cy<3> (Mapper_Madd_ts_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Madd_ts_cy<4> (Mapper_Madd_ts_cy<4>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Madd_ts_cy<5> (Mapper_Madd_ts_cy<5>)
     XORCY:CI->O          60   0.420   4.680  Mapper_Madd_ts_xor<6> (Mapper_ts<6>)
     LUT2:I0->O            1   0.549   0.000  Mapper_BFIFO_Mcompar_got_first_cmp_gt0048_lut<6> (Mapper_BFIFO_N441)
     MUXCY:S->O            1   0.659   0.000  Mapper_BFIFO_Mcompar_got_first_cmp_gt0048_cy<6> (Mapper_BFIFO_Mcompar_got_first_cmp_gt0048_cy<6>)
     MUXCY:CI->O           4   0.042   1.440  Mapper_BFIFO_Mcompar_got_first_cmp_gt0048_cy<7> (Mapper_BFIFO_Mcompar_got_first_cmp_gt0048_cy<7>)
     LUT4_D:I1->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00031 (N20512)
     LUT3:I2->O            4   0.549   1.440  Mapper_BFIFO_got_first_mux00051 (Mapper_BFIFO_got_first_mux0005)
     LUT4_D:I2->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux001322 (N20507)
     LUT4:I2->O            4   0.549   1.440  Mapper_BFIFO_got_first_mux002126 (Mapper_BFIFO_got_first_mux0021)
     LUT4_D:I2->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux002926 (N20508)
     LUT4:I3->O            5   0.549   1.566  Mapper_BFIFO_got_first_mux00351 (Mapper_BFIFO_got_first_mux0035)
     LUT4_D:I0->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00411 (N20509)
     LUT3:I2->O            3   0.549   1.332  Mapper_BFIFO_got_first_mux00431 (Mapper_BFIFO_got_first_mux0043)
     LUT3_D:I2->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00451 (N20524)
     LUT4:I3->O            2   0.549   1.206  Mapper_BFIFO_got_first_mux00471 (Mapper_BFIFO_got_first_mux0047)
     LUT3_D:I2->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00491 (N20523)
     LUT3:I2->O            3   0.549   1.332  Mapper_BFIFO_got_first_mux00511 (Mapper_BFIFO_got_first_mux0051)
     LUT4_D:I0->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00571 (N20510)
     LUT3:I2->O            4   0.549   1.440  Mapper_BFIFO_got_first_mux00591 (Mapper_BFIFO_got_first_mux0059)
     LUT4_D:I0->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00651 (N20511)
     LUT4:I3->O            2   0.549   1.206  Mapper_BFIFO_got_first_mux00671 (Mapper_BFIFO_got_first_mux0067)
     LUT4_D:I3->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00691 (N20526)
     LUT4:I3->O            2   0.549   1.206  Mapper_BFIFO_got_first_mux00711 (Mapper_BFIFO_got_first_mux0071)
     LUT4_D:I3->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00731 (N20532)
     LUT4:I3->O            2   0.549   1.206  Mapper_BFIFO_got_first_mux00751 (Mapper_BFIFO_got_first_mux0075)
     LUT4_D:I3->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00771 (N20531)
     LUT4:I3->O            2   0.549   1.206  Mapper_BFIFO_got_first_mux00791 (Mapper_BFIFO_got_first_mux0079)
     LUT4_D:I3->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00811 (N20530)
     LUT4:I3->O            2   0.549   1.206  Mapper_BFIFO_got_first_mux00831 (Mapper_BFIFO_got_first_mux0083)
     LUT4_D:I3->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00851 (N20529)
     LUT4:I3->O            2   0.549   1.206  Mapper_BFIFO_got_first_mux00871 (Mapper_BFIFO_got_first_mux0087)
     LUT3_D:I2->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00891 (N20528)
     LUT4:I3->O            2   0.549   1.206  Mapper_BFIFO_got_first_mux00911 (Mapper_BFIFO_got_first_mux0091)
     LUT3_D:I2->LO         1   0.549   0.100  Mapper_BFIFO_got_first_mux00931 (N20527)
     LUT4:I3->O            2   0.549   1.206  Mapper_BFIFO_got_first_mux00951 (Mapper_BFIFO_got_first_mux0095)
     LUT3_D:I2->O          2   0.549   1.206  Mapper_BFIFO_got_first_and00001 (Mapper_BFIFO_got_first_and0000)
     LUT4:I1->O            3   0.549   1.332  Mapper_BFIFO_position_mux0050<0>2111 (Mapper_BFIFO_N1149)
     LUT4_D:I2->O          1   0.549   1.035  Mapper_BFIFO_position_mux0050<0>280 (Mapper_BFIFO_N1831)
     LUT4:I0->O            1   0.549   0.000  Mapper_BFIFO_position_mux0050<0>167 (Mapper_BFIFO_position_mux0050<0>)
     FDE:D                     0.709          Mapper_BFIFO_position_5
    ----------------------------------------
    Total                     55.810ns (23.548ns logic, 32.262ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1154 / 766
-------------------------------------------------------------------------
Offset:              10.707ns (Levels of Logic = 6)
  Source:            sram_data<20> (PAD)
  Destination:       Mapper_delay_mapped_6 (FF)
  Destination Clock: clk rising

  Data Path: sram_data<20> to Mapper_delay_mapped_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   0.776   1.332  sram_data_20_IOBUF (N18195)
     LUT4:I0->O            1   0.549   1.035  Mapper_CS_cmp_eq0000_SW0 (N16881)
     LUT4:I3->O            2   0.549   1.206  Mapper_CS_cmp_eq0000 (Mapper_CS_cmp_eq0000)
     LUT4:I3->O            1   0.549   0.000  Mapper_CS_FFd1-In1 (N20465)
     MUXF5:I0->O           2   0.315   1.206  Mapper_CS_FFd1-In_f5 (Mapper_CS_cmp_eq0002)
     LUT2:I1->O            7   0.549   1.755  Mapper_delay_mapped_and00001 (Mapper_delay_mapped_and0000)
     FDCE:CE                   0.886          Mapper_delay_mapped_0
    ----------------------------------------
    Total                     10.707ns (4.173ns logic, 6.534ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 637 / 86
-------------------------------------------------------------------------
Offset:              14.330ns (Levels of Logic = 4)
  Source:            Mapper_CS_FFd8 (FF)
  Destination:       address<18> (PAD)
  Source Clock:      clk rising

  Data Path: Mapper_CS_FFd8 to address<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   1.085   2.070  Mapper_CS_FFd8 (Mapper_CS_FFd8)
     LUT4:I0->O           19   0.549   2.790  Mapper_RAM_ADDRESS_mux0000<0>19 (Mapper_RAM_ADDRESS_mux0000<0>1_map5)
     LUT3:I1->O            1   0.549   1.035  address<9>_MLTSRCEDGELogicTrst_SW1 (N20337)
     LUT4:I1->O            1   0.549   1.035  address<9>_MLTSRCEDGELogicTrst (address<9>_MLTSRCEDGE)
     OBUFT:I->O                4.668          address_9_OBUFT (address<9>)
    ----------------------------------------
    Total                     14.330ns (7.400ns logic, 6.930ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 80 / 56
-------------------------------------------------------------------------
Delay:               8.909ns (Levels of Logic = 4)
  Source:            sram_data<6> (PAD)
  Destination:       micro_data<6> (PAD)

  Data Path: sram_data<6> to micro_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   0.776   1.566  sram_data_6_IOBUF (N18209)
     LUT3:I1->O            1   0.549   0.000  ControlRAM_Mmux_DATA_mux0000_46 (ControlRAM_N15)
     MUXF5:I0->O           1   0.315   1.035  ControlRAM_Mmux_DATA_mux0000_2_f5_5 (micro_data_6_IOBUF)
     IOBUF:I->IO               4.668          micro_data_6_IOBUF (micro_data<6>)
    ----------------------------------------
    Total                      8.909ns (6.308ns logic, 2.601ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
CPU : 149.24 / 152.33 s | Elapsed : 149.00 / 152.00 s
 
--> 

Total memory usage is 219812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    7 (   0 filtered)

