/*
 * Copyright (c) 2024, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: GPL-2.0
 */

#ifndef __ADI_ADRV906X_IRQ_DEF_H__
#define __ADI_ADRV906X_IRQ_DEF_H__

#define L4_SCBINIT_INTR_0 0
#define L4_ECC_WRN_INTR_0 1
#define L4_ECC_ERR_INTR_0 2
#define L4_SCBINIT_INTR_1 3
#define L4_ECC_WRN_INTR_1 4
#define L4_ECC_ERR_INTR_1 5
#define L4_SCBINIT_INTR_2 6
#define L4_ECC_WRN_INTR_2 7
#define L4_ECC_ERR_INTR_2 8
#define L4CTL_0_SWU_INTR 9
#define L4CTL_1_SWU_INTR 10
#define L4CTL_2_SWU_INTR 11
#define MDMA_CH0_DONE_INTR_0 12
#define MDMA_CH0_ERR_INTR_0 13
#define MDMA_CH1_DONE_INTR_0 14
#define MDMA_CH1_ERR_INTR_0 15
#define MDMA_CH0_DONE_INTR_1 16
#define MDMA_CH0_ERR_INTR_1 17
#define MDMA_CH1_DONE_INTR_1 18
#define MDMA_CH1_ERR_INTR_1 19
#define MDMA_CH0_DONE_INTR_2 20
#define MDMA_CH0_ERR_INTR_2 21
#define MDMA_CH1_DONE_INTR_2 22
#define MDMA_CH1_ERR_INTR_2 23
#define MDMA_CH0_DONE_INTR_3 24
#define MDMA_CH0_ERR_INTR_3 25
#define MDMA_CH1_DONE_INTR_3 26
#define MDMA_CH1_ERR_INTR_3 27
#define GPT_A55_IRQ_PIPED_0 28
#define GPT_A55_IRQ_PIPED_1 29
#define GPT_A55_IRQ_PIPED_2 30
#define GPT_A55_IRQ_PIPED_3 31
#define GPT_A55_IRQ_PIPED_4 32
#define GPT_A55_IRQ_PIPED_5 33
#define GPT_A55_IRQ_PIPED_6 34
#define GPT_A55_IRQ_PIPED_7 35
#define WATCHDOG_A55_TIMEOUT_PIPED_0 36
#define WATCHDOG_A55_TIMEOUT_PIPED_1 37
#define WATCHDOG_A55_TIMEOUT_PIPED_2 38
#define WATCHDOG_A55_TIMEOUT_PIPED_3 39
#define A55_PERI_MAILBOX_INTERRUPT_PIPED_2 40
#define A55_PERI_MAILBOX_INTERRUPT_PIPED_3 41
#define CBDDE_DONE_INTR_0 42
#define CBDDE_ERR_INTR_0 43
#define RUE_IRQ 44
#define OIF_IRQ 45
#define CB_DONE_INTR_0 46
#define QSFP_INTERRUPT 47
#define XCORR_DONE_INT_PIPED 48
#define MB_SPI0_TO_A55 49
#define ALT_A55_AHB_ERROR_INDICATION_PIPED 50
#define NCNTHPIRQ_0 10
#define NCNTPNSIRQ_0 14
#define NCNTPSIRQ_0 13
#define NCNTVIRQ_0 11
#define NCNTHVIRQ_0 12
#define NCNTHPIRQ_1 10
#define NCNTPNSIRQ_1 14
#define NCNTPSIRQ_1 13
#define NCNTVIRQ_1 11
#define NCNTHVIRQ_1 12
#define NCNTHPIRQ_2 10
#define NCNTPNSIRQ_2 14
#define NCNTPSIRQ_2 13
#define NCNTVIRQ_2 11
#define NCNTHVIRQ_2 12
#define NCNTHPIRQ_3 10
#define NCNTPNSIRQ_3 14
#define NCNTPSIRQ_3 13
#define NCNTVIRQ_3 11
#define NCNTHVIRQ_3 12
#define NVCPUMNTIRQ_0 9
#define NVCPUMNTIRQ_1 9
#define NVCPUMNTIRQ_2 9
#define NVCPUMNTIRQ_3 9
#define NPMUIRQ_0 7
#define NPMUIRQ_1 7
#define NPMUIRQ_2 7
#define NPMUIRQ_3 7
#define NCLUSTERPMUIRQ 51
#define GIC_PMU_INT 52
#define POSTED_HRESP_LVL_A55_PIPED 53
#define FF_FEATURE_DONE_PIPED 54
#define FF_PROGRAM_DONE_PIPED 55
#define XCORR_ECC_ERROR_IRQ_PIPED 56
#define XCORR_ECC_ERROR_WARNING_PIPED 57
#define XCORR_DATA_REQUEST_INT_PIPED 58
#define TEMP_SENSOR_INT0 59
#define TEMP_SENSOR_INT1 60
#define RFFE_0_INT_SYNC 61
#define RFFE_1_INT_SYNC 62
#define DYINGGASPDETECTION_POWERCONTROL 63
#define GPIO_TO_GIC_SYNC_0 64
#define GPIO_TO_GIC_SYNC_1 65
#define GPIO_TO_GIC_SYNC_2 66
#define GPIO_TO_GIC_SYNC_3 67
#define GPIO_TO_GIC_SYNC_4 68
#define GPIO_TO_GIC_SYNC_5 69
#define GPIO_TO_GIC_SYNC_6 70
#define GPIO_TO_GIC_SYNC_7 71
#define GPIO_TO_GIC_SYNC_8 72
#define GPIO_TO_GIC_SYNC_9 73
#define GPIO_TO_GIC_SYNC_10 74
#define GPIO_TO_GIC_SYNC_11 75
#define GPIO_TO_GIC_SYNC_12 76
#define GPIO_TO_GIC_SYNC_13 77
#define GPIO_TO_GIC_SYNC_14 78
#define GPIO_TO_GIC_SYNC_15 79
#define GPIO_TO_GIC_SYNC_16 80
#define GPIO_TO_GIC_SYNC_17 81
#define GPIO_TO_GIC_SYNC_18 82
#define GPIO_TO_GIC_SYNC_19 83
#define GPIO_TO_GIC_SYNC_20 84
#define GPIO_TO_GIC_SYNC_21 85
#define GPIO_TO_GIC_SYNC_22 86
#define GPIO_TO_GIC_SYNC_23 87
#define PIMC0_EXT_IRQ_0 88
#define PIMC0_EXT_IRQ_1 89
#define NCOMMIRQ_0 6
#define NCOMMIRQ_1 6
#define NCOMMIRQ_2 6
#define NCOMMIRQ_3 6
#define CTIIRQ_0 8
#define CTIIRQ_1 8
#define CTIIRQ_2 8
#define CTIIRQ_3 8
#define PIMC1_EXT_IRQ_0 90
#define PIMC1_EXT_IRQ_1 91
#define A55_TRU_INTR0 92
#define A55_TRU_INTR1 93
#define A55_TRU_INTR2 94
#define A55_TRU_INTR3 95
#define O_PDS_TX0_ARM_IRQ_0 96
#define O_PDS_TX0_ARM_IRQ_1 97
#define O_PDS_TX0_ARM_IRQ_2 98
#define O_PDS_TX0_ARM_IRQ_3 99
#define O_PDS_TX0_ARM_IRQ_4 100
#define O_PDS_TX0_ARM_IRQ_5 101
#define O_PDS_TX0_ARM_IRQ_6 102
#define O_PDS_TX0_ARM_IRQ_7 103
#define O_PDS_TX1_ARM_IRQ_0 104
#define O_PDS_TX1_ARM_IRQ_1 105
#define O_PDS_TX1_ARM_IRQ_2 106
#define O_PDS_TX1_ARM_IRQ_3 107
#define O_PDS_TX1_ARM_IRQ_4 108
#define O_PDS_TX1_ARM_IRQ_5 109
#define O_PDS_TX1_ARM_IRQ_6 110
#define O_PDS_TX1_ARM_IRQ_7 111
#define O_PDS_TX2_ARM_IRQ_0 112
#define O_PDS_TX2_ARM_IRQ_1 113
#define O_PDS_TX2_ARM_IRQ_2 114
#define O_PDS_TX2_ARM_IRQ_3 115
#define O_PDS_TX2_ARM_IRQ_4 116
#define O_PDS_TX2_ARM_IRQ_5 117
#define O_PDS_TX2_ARM_IRQ_6 118
#define O_PDS_TX2_ARM_IRQ_7 119
#define O_PDS_TX3_ARM_IRQ_0 120
#define O_PDS_TX3_ARM_IRQ_1 121
#define O_PDS_TX3_ARM_IRQ_2 122
#define O_PDS_TX3_ARM_IRQ_3 123
#define O_PDS_TX3_ARM_IRQ_4 124
#define O_PDS_TX3_ARM_IRQ_5 125
#define O_PDS_TX3_ARM_IRQ_6 126
#define O_PDS_TX3_ARM_IRQ_7 127
#define RFFE_2_INT_SYNC 128
#define RFFE_3_INT_SYNC 129
#define W_SD_INTR_PIPED 130
#define W_SD_WAKEUP_INTR_PIPED 131
#define PIMC2_EXT_IRQ_0 132
#define PIMC2_EXT_IRQ_1 133
#define PIMC3_EXT_IRQ_0 134
#define PIMC3_EXT_IRQ_1 135
#define ANT_CAL_INTRPT 136
#define DDR_EVENT_COUNT_OVERFLOW_OR_HW_EN_EXPIRY_INTR 137
#define O_DFI_INTERNAL_ERR_INTR 138
#define O_DFI_PHYUPD_ERR_INTR 139
#define O_DFI_ALERT_ERR_INTR 140
#define O_ECC_AP_ERR_INTR 141
#define O_ECC_AP_ERR_INTR_FAULT 142
#define ECC_CORRECTED_ERR_INTR 143
#define ECC_CORRECTED_ERR_INTR_FAULT 144
#define O_ECC_UNCORRECTED_ERR_INTR 145
#define O_ECC_UNCORRECTED_ERR_INTR_FAULT 146
#define SBR_DONE_INTR 147
#define O_DWC_DDRPHY_INT_N 148
#define I2C_IRQ_S2F_PIPED_0 149
#define I2C_IRQ_S2F_PIPED_1 150
#define I2C_IRQ_S2F_PIPED_2 151
#define I2C_IRQ_S2F_PIPED_3 152
#define I2C_IRQ_S2F_PIPED_4 153
#define I2C_IRQ_S2F_PIPED_5 154
#define I2C_IRQ_S2F_PIPED_6 155
#define I2C_IRQ_S2F_PIPED_7 156
#define MACSEC_IRQ_0 157
#define MACSEC_IRQ_1 158
#define RADIO_CONTROL_INTRPT 159
#define O_PDS_RX0_ARM_IRQ_0 160
#define O_PDS_RX0_ARM_IRQ_1 161
#define O_PDS_RX0_ARM_IRQ_2 162
#define O_PDS_RX0_ARM_IRQ_3 163
#define O_PDS_RX0_ARM_IRQ_4 164
#define O_PDS_RX0_ARM_IRQ_5 165
#define O_PDS_RX0_ARM_IRQ_6 166
#define O_PDS_RX0_ARM_IRQ_7 167
#define O_PDS_RX1_ARM_IRQ_0 168
#define O_PDS_RX1_ARM_IRQ_1 169
#define O_PDS_RX1_ARM_IRQ_2 170
#define O_PDS_RX1_ARM_IRQ_3 171
#define O_PDS_RX1_ARM_IRQ_4 172
#define O_PDS_RX1_ARM_IRQ_5 173
#define O_PDS_RX1_ARM_IRQ_6 174
#define O_PDS_RX1_ARM_IRQ_7 175
#define O_PDS_RX2_ARM_IRQ_0 176
#define O_PDS_RX2_ARM_IRQ_1 177
#define O_PDS_RX2_ARM_IRQ_2 178
#define O_PDS_RX2_ARM_IRQ_3 179
#define O_PDS_RX2_ARM_IRQ_4 180
#define O_PDS_RX2_ARM_IRQ_5 181
#define O_PDS_RX2_ARM_IRQ_6 182
#define O_PDS_RX2_ARM_IRQ_7 183
#define O_PDS_RX3_ARM_IRQ_0 184
#define O_PDS_RX3_ARM_IRQ_1 185
#define O_PDS_RX3_ARM_IRQ_2 186
#define O_PDS_RX3_ARM_IRQ_3 187
#define O_PDS_RX3_ARM_IRQ_4 188
#define O_PDS_RX3_ARM_IRQ_5 189
#define O_PDS_RX3_ARM_IRQ_6 190
#define O_PDS_RX3_ARM_IRQ_7 191
#define NFAULTIRQ_0 192
#define NFAULTIRQ_1 193
#define NFAULTIRQ_2 194
#define NFAULTIRQ_3 195
#define NFAULTIRQ_4 196
#define C2C_SWU_INTR 197
#define ETH_IRQ_TX_TIMESTAMP_0 198
#define ETH_IRQ_TX_TIMESTAMP_1 199
#define MMI_SWU_INTR 200
#define TOD_IRQ 201
#define A55_PERI_SWU_INTR_PIPED 203
#define NERRIRQ_0 204
#define NERRIRQ_1 205
#define NERRIRQ_2 206
#define NERRIRQ_3 207
#define NERRIRQ_4 208
#define TELE_TS_OVERFLOW_INTERRUPT 209
#define MS_DDE_ERR_INTR_GATED_0 210
#define MS_DDE_ERR_INTR_GATED_1 211
#define MS_DDE_ERR_INTR_GATED_2 212
#define MS_DDE_ERR_INTR_GATED_3 213
#define MS_DDE_DONE_INTR_GATED_0 214
#define MS_DDE_DONE_INTR_GATED_1 215
#define MS_DDE_DONE_INTR_GATED_2 216
#define MS_DDE_DONE_INTR_GATED_3 217
#define MS_STAT_DDE_ERR_INTR_GATED_0 218
#define MS_STAT_DDE_ERR_INTR_GATED_1 219
#define DEBUG_DDE_ERR_INTR_0 220
#define DEBUG_DDE_ERR_INTR_1 221
#define MS_STAT_DDE_DONE_INTR_GATED_0 222
#define MS_STAT_DDE_DONE_INTR_GATED_1 223
#define O_PDS_ORX0_ARM_IRQ_0 224
#define O_PDS_ORX0_ARM_IRQ_1 225
#define O_PDS_ORX0_ARM_IRQ_2 226
#define O_PDS_ORX0_ARM_IRQ_3 227
#define O_PDS_ORX0_ARM_IRQ_4 228
#define O_PDS_ORX0_ARM_IRQ_5 229
#define O_PDS_ORX0_ARM_IRQ_6 230
#define O_PDS_ORX0_ARM_IRQ_7 231
#define DEBUG_DDE_DONE_INTR_0 232
#define DEBUG_DDE_DONE_INTR_1 233
#define IRQ_SPI_QUAD_RX_DDEERR_PIPED 234
#define IRQ_SPI_QUAD_TX_DDEERR_PIPED 235
#define IRQ_SPI_QUAD_TX_PIPED 236
#define IRQ_SPI_QUAD_RX_PIPED 237
#define IRQ_SPI_QUAD_ERR_PIPED 238
#define IRQ_SPI_QUAD_STAT_PIPED 239
#define I_STREAM_PROC_INTERRUPT_ARM_0 240
#define I_STREAM_PROC_INTERRUPT_ARM_1 241
#define I_STREAM_PROC_INTERRUPT_ARM_2 242
#define I_STREAM_PROC_INTERRUPT_ARM_3 243
#define I_STREAM_PROC_INTERRUPT_ARM_4 244
#define I_STREAM_PROC_INTERRUPT_ARM_5 245
#define I_STREAM_PROC_INTERRUPT_ARM_6 246
#define I_STREAM_PROC_INTERRUPT_ARM_7 247
#define I_PDS_TX0_INTR_IRQ_1 248
#define I_PDS_TX1_INTR_IRQ_1 249
#define I_PDS_TX2_INTR_IRQ_1 250
#define I_PDS_TX3_INTR_IRQ_1 251
#define NIC_DMA_RX_STATUS_INTR_GATED_0 252
#define NIC_DMA_RX_STATUS_INTR_GATED_1 253
#define NIC_DMA_RX_ERR_INTR_GATED_0 254
#define NIC_DMA_RX_ERR_INTR_GATED_1 255
#define TX0_DFE_IRQ_0 256
#define TX0_DFE_IRQ_1 257
#define TX0_DFE_IRQ_2 258
#define TX0_DFE_IRQ_3 259
#define TX0_DFE_IRQ_4 260
#define TX0_DFE_IRQ_5 261
#define TX0_DFE_IRQ_6 262
#define TX0_DFE_IRQ_7 263
#define TX0_DFE_IRQ_8 264
#define TX1_DFE_IRQ_0 265
#define TX1_DFE_IRQ_1 266
#define TX1_DFE_IRQ_2 267
#define TX1_DFE_IRQ_3 268
#define TX1_DFE_IRQ_4 269
#define TX1_DFE_IRQ_5 270
#define TX1_DFE_IRQ_6 271
#define TX1_DFE_IRQ_7 272
#define TX1_DFE_IRQ_8 273
#define EAST_RFPLL_PLL_LOCKED_SYNC 274
#define WEST_RFPLL_PLL_LOCKED_SYNC 275
#define CLKPLL_PLL_LOCKED_SYNC 276
#define DDR_CL_SWU_INTR 278
#define DDR_DL_SWU_INTR 279
#define INJECT_DBG_ERROR 280
#define INJECT_DBG_STAT 281
#define I_M4_ARM_AHB_ERROR_INDICATION_0 282
#define I_M4_ARM_AHB_ERROR_INDICATION_1 283
#define DEBUG_DDE_DONE_INTR_2 284
#define DEBUG_DDE_ERR_INTR_2 285
#define ANTENNA_CAL_DDE_ERR_INTR_0 286
#define ANTENNA_CAL_DDE_DONE_INTR_0 287
#define MDMA_CH0_DONE_INTR_4 288
#define MDMA_CH0_ERR_INTR_4 289
#define MDMA_CH1_DONE_INTR_4 290
#define MDMA_CH1_ERR_INTR_4 291
#define MDMA_CH0_DONE_INTR_5 292
#define MDMA_CH0_ERR_INTR_5 293
#define MDMA_CH1_DONE_INTR_5 294
#define MDMA_CH1_ERR_INTR_5 295
#define C2C_NON_CRIT_INTR 296
#define C2C_CRIT_INTR 297
#define EMAC_1G_SBD_INTR_PIPED 298
#define EMAC_1G_SBD_PERCH_TX_INTR_PIPED 299
#define EMAC_1G_SBD_PERCH_RX_INTR_PIPED 300
#define CLOCK_STATUS_IN_0 301
#define CLOCK_STATUS_IN_1 302
#define SPI_REG_MAIN_STREAMPROC_ERROR_STATUS 303
#define RS_TO_A55_GIC_TRU_0 304
#define RS_TO_A55_GIC_TRU_1 305
#define RS_TO_A55_GIC_TRU_2 306
#define RS_TO_A55_GIC_TRU_3 307
#define RS_TO_A55_GIC_TRU_4 308
#define RS_TO_A55_GIC_TRU_5 309
#define RS_TO_A55_GIC_TRU_6 310
#define RS_TO_A55_GIC_TRU_7 311
#define RS_TO_A55_GIC_TRU_8 312
#define RS_TO_A55_GIC_TRU_9 313
#define RS_TO_A55_GIC_TRU_10 314
#define RS_TO_A55_GIC_TRU_11 315
#define RS_TO_A55_GIC_TRU_12 316
#define RS_TO_A55_GIC_TRU_13 317
#define RS_TO_A55_GIC_TRU_14 318
#define RS_TO_A55_GIC_TRU_15 319
#define RS_TO_A55_GIC_TRU_16 320
#define RS_TO_A55_GIC_TRU_17 321
#define RS_TO_A55_GIC_TRU_18 322
#define RS_TO_A55_GIC_TRU_19 323
#define RS_TO_A55_GIC_TRU_20 324
#define RS_TO_A55_GIC_TRU_21 325
#define RS_TO_A55_GIC_TRU_22 326
#define RS_TO_A55_GIC_TRU_23 327
#define RS_TO_A55_GIC_TRU_24 328
#define RS_TO_A55_GIC_TRU_25 329
#define RS_TO_A55_GIC_TRU_26 330
#define RS_TO_A55_GIC_TRU_27 331
#define RS_TO_A55_GIC_TRU_28 332
#define RS_TO_A55_GIC_TRU_29 333
#define RS_TO_A55_GIC_TRU_30 334
#define RS_TO_A55_GIC_TRU_31 335
#define O_PDS_ORX0_INTR_IRQ_3 336
#define IRQ_SPI_1_RX_DDEERR_PIPED 337
#define IRQ_SPI_1_TX_DDEERR_PIPED 338
#define IRQ_SPI_1_TX_PIPED 339
#define IRQ_SPI_1_RX_PIPED 340
#define IRQ_SPI_1_ERR_PIPED 341
#define IRQ_SPI_1_STAT_PIPED 342
#define IRQ_SPI_2_RX_DDEERR_PIPED 343
#define IRQ_SPI_2_TX_DDEERR_PIPED 344
#define IRQ_SPI_2_TX_PIPED 345
#define IRQ_SPI_2_RX_PIPED 346
#define IRQ_SPI_2_ERR_PIPED 347
#define IRQ_SPI_2_STAT_PIPED 348
#define IRQ_SPI_3_RX_DDEERR_PIPED 349
#define IRQ_SPI_3_TX_DDEERR_PIPED 350
#define IRQ_SPI_3_TX_PIPED 351
#define IRQ_SPI_3_RX_PIPED 352
#define IRQ_SPI_3_ERR_PIPED 353
#define IRQ_SPI_3_STAT_PIPED 354
#define IRQ_SPI_4_RX_DDEERR_PIPED 355
#define IRQ_SPI_4_TX_DDEERR_PIPED 356
#define IRQ_SPI_4_TX_PIPED 357
#define IRQ_SPI_4_RX_PIPED 358
#define IRQ_SPI_4_ERR_PIPED 359
#define IRQ_SPI_4_STAT_PIPED 360
#define IRQ_SPI_5_RX_DDEERR_PIPED 361
#define IRQ_SPI_5_TX_DDEERR_PIPED 362
#define IRQ_SPI_5_TX_PIPED 363
#define IRQ_SPI_5_RX_PIPED 364
#define IRQ_SPI_5_ERR_PIPED 365
#define IRQ_SPI_5_STAT_PIPED 366
#define IRQ_SPI_6_RX_DDEERR_PIPED 367
#define IRQ_SPI_6_TX_DDEERR_PIPED 368
#define IRQ_SPI_6_TX_PIPED 369
#define IRQ_SPI_6_RX_PIPED 370
#define IRQ_SPI_6_ERR_PIPED 371
#define IRQ_SPI_6_STAT_PIPED 372
#define W_INTR_PIPED 373
#define W_WAKEUP_INTR_PIPED 374
#define GNSS_INTERRUPT 375
#define NIC_DMA_TX_STATUS_INTR_GATED_0 376
#define NIC_DMA_TX_STATUS_INTR_GATED_1 377
#define NIC_DMA_TX_ERR_INTR_GATED_0 378
#define NIC_DMA_TX_ERR_INTR_GATED_1 379
#define GP_INTERRUPT_SYNC_0 380
#define GP_INTERRUPT_SYNC_1 381
#define SPU_IRQ0 382
#define SPU_IRQ1 383
#define SPU_IRQ2 384
#define SPU_IRQ3 385
#define SPU_IRQ4 386
#define TE_HREQ_ACK_IRQ_PIPED 387
#define TE_ERESP_RDY_IRQ_PIPED 388
#define TE_FAULT_GP_INTR_PIPED 389
#define TE_H_HINF_IRQ_PIPED 390
#define O_DL_ANT_CAL_CAP_DONE_INTRPT 391
#define O_DL_ANT_CAL_DDE_DONE_INTRPT 392
#define O_UL_ANT_CAL_CAP_DONE_INTRPT 393
#define O_UL_ANT_CAL_DDE_DONE_INTRPT 394
#define O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_0 395
#define O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_1 396
#define O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_2 397
#define O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_3 398
#define O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_4 399
#define O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_5 400
#define O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_6 401
#define O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_7 402
#define O_UL_ANT_CAL_DDE_ANT_DONE_INTRPT_0 403
#define O_UL_ANT_CAL_DDE_ANT_DONE_INTRPT_1 404
#define O_UL_ANT_CAL_DDE_ANT_DONE_INTRPT_2 405
#define O_UL_ANT_CAL_DDE_ANT_DONE_INTRPT_3 406
#define GPIO_TO_GIC_SYNC_24 407
#define GPIO_TO_GIC_SYNC_25 408
#define GPIO_TO_GIC_SYNC_26 409
#define GPIO_TO_GIC_SYNC_27 410
#define GPIO_TO_GIC_SYNC_28 411
#define GPIO_TO_GIC_SYNC_29 412
#define GPIO_TO_GIC_SYNC_30 413
#define GPIO_TO_GIC_SYNC_31 414
#define C2C_OUT_HW_INTERRUPT_16 415     /* L4_SCBINIT_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_17 416     /* L4_ECC_WRN_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_18 417     /* L4_ECC_ERR_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_19 418     /* L4_SCBINIT_INTR_1 */
#define C2C_OUT_HW_INTERRUPT_20 419     /* L4_ECC_WRN_INTR_1 */
#define C2C_OUT_HW_INTERRUPT_21 420     /* L4_ECC_ERR_INTR_1 */
#define C2C_OUT_HW_INTERRUPT_22 421     /* L4_SCBINIT_INTR_2 */
#define C2C_OUT_HW_INTERRUPT_23 422     /* L4_ECC_WRN_INTR_2 */
#define C2C_OUT_HW_INTERRUPT_24 423     /* L4_ECC_ERR_INTR_2 */
#define C2C_OUT_HW_INTERRUPT_25 424     /* MDMA_CH0_DONE_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_26 425     /* MDMA_CH0_ERR_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_27 426     /* MDMA_CH1_DONE_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_28 427     /* MDMA_CH1_ERR_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_29 428     /* MDMA_CH0_DONE_INTR_1 */
#define C2C_OUT_HW_INTERRUPT_30 429     /* MDMA_CH0_ERR_INTR_1 */
#define C2C_OUT_HW_INTERRUPT_31 430     /* MDMA_CH1_DONE_INTR_1 */
#define C2C_OUT_HW_INTERRUPT_32 431     /* MDMA_CH1_ERR_INTR_1 */
#define C2C_OUT_HW_INTERRUPT_33 432     /* MDMA_CH0_DONE_INTR_2 */
#define C2C_OUT_HW_INTERRUPT_34 433     /* MDMA_CH0_ERR_INTR_2 */
#define C2C_OUT_HW_INTERRUPT_35 434     /* MDMA_CH1_DONE_INTR_2 */
#define C2C_OUT_HW_INTERRUPT_36 435     /* MDMA_CH1_ERR_INTR_2 */
#define C2C_OUT_HW_INTERRUPT_37 436     /* MDMA_CH0_DONE_INTR_3 */
#define C2C_OUT_HW_INTERRUPT_38 437     /* MDMA_CH0_ERR_INTR_3 */
#define C2C_OUT_HW_INTERRUPT_39 438     /* MDMA_CH1_DONE_INTR_3 */
#define C2C_OUT_HW_INTERRUPT_40 439     /* MDMA_CH1_ERR_INTR_3 */
#define C2C_OUT_HW_INTERRUPT_41 440     /* A55_PERI_MAILBOX_INTERRUPT_PIPED_2 */
#define C2C_OUT_HW_INTERRUPT_42 441     /* A55_PERI_MAILBOX_INTERRUPT_PIPED_3 */
#define C2C_OUT_HW_INTERRUPT_43 442     /* CBDDE_DONE_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_44 443     /* CBDDE_ERR_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_45 444     /* RUE_IRQ */
#define C2C_OUT_HW_INTERRUPT_46 445     /* OIF_IRQ */
#define C2C_OUT_HW_INTERRUPT_47 446     /* CB_DONE_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_48 447     /* QSFP_INTERRUPT */
#define C2C_OUT_HW_INTERRUPT_49 448     /* ALT_A55_AHB_ERROR_INDICATION_PIPED */
#define C2C_OUT_HW_INTERRUPT_50 449     /* POSTED_HRESP_LVL_A55_PIPED */
#define C2C_OUT_HW_INTERRUPT_51 450     /* TEMP_SENSOR_INT0 */
#define C2C_OUT_HW_INTERRUPT_52 451     /* TEMP_SENSOR_INT1 */
#define C2C_OUT_HW_INTERRUPT_53 452     /* RFFE_0_INT_SYNC */
#define C2C_OUT_HW_INTERRUPT_54 453     /* RFFE_1_INT_SYNC */
#define C2C_OUT_HW_INTERRUPT_55 454     /* GPIO_TO_GIC_SYNC_0 */
#define C2C_OUT_HW_INTERRUPT_56 455     /* GPIO_TO_GIC_SYNC_1 */
#define C2C_OUT_HW_INTERRUPT_57 456     /* GPIO_TO_GIC_SYNC_2 */
#define C2C_OUT_HW_INTERRUPT_58 457     /* GPIO_TO_GIC_SYNC_3 */
#define C2C_OUT_HW_INTERRUPT_59 458     /* GPIO_TO_GIC_SYNC_4 */
#define C2C_OUT_HW_INTERRUPT_60 459     /* GPIO_TO_GIC_SYNC_5 */
#define C2C_OUT_HW_INTERRUPT_61 460     /* GPIO_TO_GIC_SYNC_6 */
#define C2C_OUT_HW_INTERRUPT_62 461     /* GPIO_TO_GIC_SYNC_7 */
#define C2C_OUT_HW_INTERRUPT_63 462     /* GPIO_TO_GIC_SYNC_8 */
#define C2C_OUT_HW_INTERRUPT_64 463     /* GPIO_TO_GIC_SYNC_9 */
#define C2C_OUT_HW_INTERRUPT_65 464     /* GPIO_TO_GIC_SYNC_10 */
#define C2C_OUT_HW_INTERRUPT_66 465     /* GPIO_TO_GIC_SYNC_11 */
#define C2C_OUT_HW_INTERRUPT_67 466     /* GPIO_TO_GIC_SYNC_12 */
#define C2C_OUT_HW_INTERRUPT_68 467     /* GPIO_TO_GIC_SYNC_13 */
#define C2C_OUT_HW_INTERRUPT_69 468     /* GPIO_TO_GIC_SYNC_14 */
#define C2C_OUT_HW_INTERRUPT_70 469     /* GPIO_TO_GIC_SYNC_15 */
#define C2C_OUT_HW_INTERRUPT_71 470     /* GPIO_TO_GIC_SYNC_16 */
#define C2C_OUT_HW_INTERRUPT_72 471     /* GPIO_TO_GIC_SYNC_17 */
#define C2C_OUT_HW_INTERRUPT_73 472     /* GPIO_TO_GIC_SYNC_18 */
#define C2C_OUT_HW_INTERRUPT_74 473     /* GPIO_TO_GIC_SYNC_19 */
#define C2C_OUT_HW_INTERRUPT_75 474     /* GPIO_TO_GIC_SYNC_20 */
#define C2C_OUT_HW_INTERRUPT_76 475     /* GPIO_TO_GIC_SYNC_21 */
#define C2C_OUT_HW_INTERRUPT_77 476     /* GPIO_TO_GIC_SYNC_22 */
#define C2C_OUT_HW_INTERRUPT_78 477     /* GPIO_TO_GIC_SYNC_23 */
#define C2C_OUT_HW_INTERRUPT_79 478     /* PIMC0_EXT_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_80 479     /* PIMC0_EXT_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_81 480     /* PIMC1_EXT_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_82 481     /* PIMC1_EXT_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_83 482     /* A55_TRU_INTR0 */
#define C2C_OUT_HW_INTERRUPT_84 483     /* A55_TRU_INTR1 */
#define C2C_OUT_HW_INTERRUPT_85 484     /* A55_TRU_INTR2 */
#define C2C_OUT_HW_INTERRUPT_86 485     /* A55_TRU_INTR3 */
#define C2C_OUT_HW_INTERRUPT_87 486     /* RFFE_2_INT_SYNC */
#define C2C_OUT_HW_INTERRUPT_88 487     /* RFFE_3_INT_SYNC */
#define C2C_OUT_HW_INTERRUPT_89 488     /* PIMC2_EXT_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_90 489     /* PIMC2_EXT_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_91 490     /* PIMC3_EXT_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_92 491     /* PIMC3_EXT_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_93 492     /* ANT_CAL_INTRPT */
#define C2C_OUT_HW_INTERRUPT_94 493     /* I2C_IRQ_S2F_PIPED_0 */
#define C2C_OUT_HW_INTERRUPT_95 494     /* I2C_IRQ_S2F_PIPED_1 */
#define C2C_OUT_HW_INTERRUPT_96 495     /* I2C_IRQ_S2F_PIPED_2 */
#define C2C_OUT_HW_INTERRUPT_97 496     /* I2C_IRQ_S2F_PIPED_3 */
#define C2C_OUT_HW_INTERRUPT_98 497     /* I2C_IRQ_S2F_PIPED_4 */
#define C2C_OUT_HW_INTERRUPT_99 498     /* I2C_IRQ_S2F_PIPED_5 */
#define C2C_OUT_HW_INTERRUPT_100 499    /* I2C_IRQ_S2F_PIPED_6 */
#define C2C_OUT_HW_INTERRUPT_101 500    /* I2C_IRQ_S2F_PIPED_7 */
#define PL011_UART_INTR_0 501
#define PL011_UART_INTR_1 502
#define PL011_UART_INTR_2 503
#define PL011_UART_INTR_3 504
#define SERDES_INTERRUPT_SYNC 505
#define ETHPLL_LOCKED_SYNC 506
#define ARM0_MEMORY_ECC_ERROR 507
#define ARM1_MEMORY_ECC_ERROR 508
#define ML_DPD_DONE_INTR_PIPED 509
#define ML_DPD_ERR_INTR_PIPED 510
#define C2C_OUT_HW_INTERRUPT_102 511    /* MACSEC_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_103 512    /* MACSEC_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_104 513    /* RADIO_CONTROL_INTRPT */
#define C2C_OUT_HW_INTERRUPT_105 514    /* ETH_IRQ_TX_TIMESTAMP_0 */
#define C2C_OUT_HW_INTERRUPT_106 515    /* ETH_IRQ_TX_TIMESTAMP_1 */
#define C2C_OUT_HW_INTERRUPT_107 516    /* TELE_TS_OVERFLOW_INTERRUPT */
#define C2C_OUT_HW_INTERRUPT_108 517    /* MS_DDE_ERR_INTR_GATED_0 */
#define C2C_OUT_HW_INTERRUPT_109 518    /* MS_DDE_ERR_INTR_GATED_1 */
#define C2C_OUT_HW_INTERRUPT_110 519    /* MS_DDE_ERR_INTR_GATED_2 */
#define C2C_OUT_HW_INTERRUPT_111 520    /* MS_DDE_ERR_INTR_GATED_3 */
#define C2C_OUT_HW_INTERRUPT_112 521    /* MS_DDE_DONE_INTR_GATED_0 */
#define C2C_OUT_HW_INTERRUPT_113 522    /* MS_DDE_DONE_INTR_GATED_1 */
#define C2C_OUT_HW_INTERRUPT_114 523    /* MS_DDE_DONE_INTR_GATED_2 */
#define C2C_OUT_HW_INTERRUPT_115 524    /* MS_DDE_DONE_INTR_GATED_3 */
#define C2C_OUT_HW_INTERRUPT_116 525    /* MS_STAT_DDE_ERR_INTR_GATED_0 */
#define C2C_OUT_HW_INTERRUPT_117 526    /* MS_STAT_DDE_ERR_INTR_GATED_1 */
#define C2C_OUT_HW_INTERRUPT_118 527    /* DEBUG_DDE_ERR_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_119 528    /* DEBUG_DDE_ERR_INTR_1 */
#define C2C_OUT_HW_INTERRUPT_120 529    /* MS_STAT_DDE_DONE_INTR_GATED_0 */
#define C2C_OUT_HW_INTERRUPT_121 530    /* MS_STAT_DDE_DONE_INTR_GATED_1 */
#define TZCINT_DDR 531
#define TZCINT_L4_0 532
#define TZCINT_L4_1 533
#define TZCINT_L4_2 534
#define TX_ORX_MAP_CHANGE 535
#define PIMC_DDE_DONE_INTR_0 536
#define PIMC_DDE_ERR_INTR_0 537
#define GPINT_INTERRUPT_SECONDARY_TO_PRIMARY 538
#define RTC_INT 539
#define C2C_OUT_HW_INTERRUPT_122 540    /* DEBUG_DDE_DONE_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_123 541    /* DEBUG_DDE_DONE_INTR_1 */
#define C2C_OUT_HW_INTERRUPT_124 542    /* I_STREAM_PROC_INTERRUPT_ARM_0 */
#define C2C_OUT_HW_INTERRUPT_125 543    /* I_STREAM_PROC_INTERRUPT_ARM_1 */
#define C2C_OUT_HW_INTERRUPT_126 544    /* I_STREAM_PROC_INTERRUPT_ARM_2 */
#define C2C_OUT_HW_INTERRUPT_127 545    /* I_STREAM_PROC_INTERRUPT_ARM_3 */
#define C2C_OUT_HW_INTERRUPT_128 546    /* I_STREAM_PROC_INTERRUPT_ARM_4 */
#define C2C_OUT_HW_INTERRUPT_129 547    /* I_STREAM_PROC_INTERRUPT_ARM_5 */
#define C2C_OUT_HW_INTERRUPT_130 548    /* I_STREAM_PROC_INTERRUPT_ARM_6 */
#define C2C_OUT_HW_INTERRUPT_131 549    /* I_STREAM_PROC_INTERRUPT_ARM_7 */
#define C2C_OUT_HW_INTERRUPT_132 550    /* MSP_RX_STATUS_INTR_GATED_0 */
#define C2C_OUT_HW_INTERRUPT_133 551    /* MSP_RX_STATUS_INTR_GATED_1 */
#define C2C_OUT_HW_INTERRUPT_134 552    /* MSP_RX_ERR_INTR_GATED_0 */
#define C2C_OUT_HW_INTERRUPT_135 553    /* MSP_RX_ERR_INTR_GATED_1 */
#define C2C_OUT_HW_INTERRUPT_136 554    /* TX0_DFE_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_137 555    /* TX0_DFE_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_138 556    /* TX0_DFE_IRQ_2 */
#define C2C_OUT_HW_INTERRUPT_139 557    /* TX0_DFE_IRQ_3 */
#define C2C_OUT_HW_INTERRUPT_140 558    /* TX0_DFE_IRQ_4 */
#define C2C_OUT_HW_INTERRUPT_141 559    /* TX0_DFE_IRQ_5 */
#define C2C_OUT_HW_INTERRUPT_142 560    /* TX0_DFE_IRQ_6 */
#define C2C_OUT_HW_INTERRUPT_143 561    /* TX0_DFE_IRQ_7 */
#define C2C_OUT_HW_INTERRUPT_144 562    /* TX0_DFE_IRQ_8 */
#define C2C_OUT_HW_INTERRUPT_145 563    /* TX1_DFE_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_146 564    /* TX1_DFE_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_147 565    /* TX1_DFE_IRQ_2 */
#define C2C_OUT_HW_INTERRUPT_148 566    /* TX1_DFE_IRQ_3 */
#define C2C_OUT_HW_INTERRUPT_149 567    /* TX1_DFE_IRQ_4 */
#define C2C_OUT_HW_INTERRUPT_150 568    /* TX1_DFE_IRQ_5 */
#define C2C_OUT_HW_INTERRUPT_151 569    /* TX1_DFE_IRQ_6 */
#define C2C_OUT_HW_INTERRUPT_152 570    /* TX1_DFE_IRQ_7 */
#define C2C_OUT_HW_INTERRUPT_153 571    /* TX1_DFE_IRQ_8 */
#define C2C_OUT_HW_INTERRUPT_154 572    /* EAST_RFPLL_PLL_LOCKED_SYNC */
#define C2C_OUT_HW_INTERRUPT_155 573    /* WEST_RFPLL_PLL_LOCKED_SYNC */
#define C2C_OUT_HW_INTERRUPT_156 574    /* CLKPLL_PLL_LOCKED_SYNC */
#define C2C_OUT_HW_INTERRUPT_157 575    /* INJECT_DBG_ERROR */
#define C2C_OUT_HW_INTERRUPT_158 576    /* INJECT_DBG_STAT */
#define C2C_OUT_HW_INTERRUPT_159 577    /* DEBUG_DDE_DONE_INTR_2 */
#define C2C_OUT_HW_INTERRUPT_160 578    /* DEBUG_DDE_ERR_INTR_2 */
#define C2C_OUT_HW_INTERRUPT_161 579    /* ANTENNA_CAL_DDE_ERR_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_162 580    /* ANTENNA_CAL_DDE_DONE_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_163 581    /* MDMA_CH0_DONE_INTR_4 */
#define C2C_OUT_HW_INTERRUPT_164 582    /* MDMA_CH0_ERR_INTR_4 */
#define C2C_OUT_HW_INTERRUPT_165 583    /* MDMA_CH1_DONE_INTR_4 */
#define C2C_OUT_HW_INTERRUPT_166 584    /* MDMA_CH1_ERR_INTR_4 */
#define C2C_OUT_HW_INTERRUPT_167 585    /* MDMA_CH0_DONE_INTR_5 */
#define C2C_OUT_HW_INTERRUPT_168 586    /* MDMA_CH0_ERR_INTR_5 */
#define C2C_OUT_HW_INTERRUPT_169 587    /* MDMA_CH1_DONE_INTR_5 */
#define C2C_OUT_HW_INTERRUPT_170 588    /* MDMA_CH1_ERR_INTR_5 */
#define C2C_OUT_HW_INTERRUPT_171 589    /* C2C_NON_CRIT_INTR */
#define C2C_OUT_HW_INTERRUPT_172 590    /* EMAC_1G_SBD_INTR_PIPED */
#define C2C_OUT_HW_INTERRUPT_173 591    /* EMAC_1G_SBD_PERCH_TX_INTR_PIPED */
#define C2C_OUT_HW_INTERRUPT_174 592    /* EMAC_1G_SBD_PERCH_RX_INTR_PIPED */
#define C2C_OUT_HW_INTERRUPT_175 593    /* SPI_REG_MAIN_STREAMPROC_ERROR_STATUS */
#define C2C_OUT_HW_INTERRUPT_176 594    /* RS_TO_A55_GIC_TRU_0 */
#define C2C_OUT_HW_INTERRUPT_177 595    /* RS_TO_A55_GIC_TRU_1 */
#define C2C_OUT_HW_INTERRUPT_178 596    /* RS_TO_A55_GIC_TRU_2 */
#define C2C_OUT_HW_INTERRUPT_179 597    /* RS_TO_A55_GIC_TRU_3 */
#define C2C_OUT_HW_INTERRUPT_180 598    /* RS_TO_A55_GIC_TRU_4 */
#define C2C_OUT_HW_INTERRUPT_181 599    /* RS_TO_A55_GIC_TRU_5 */
#define C2C_OUT_HW_INTERRUPT_182 600    /* RS_TO_A55_GIC_TRU_6 */
#define C2C_OUT_HW_INTERRUPT_183 601    /* RS_TO_A55_GIC_TRU_7 */
#define C2C_OUT_HW_INTERRUPT_184 602    /* RS_TO_A55_GIC_TRU_8 */
#define C2C_OUT_HW_INTERRUPT_185 603    /* RS_TO_A55_GIC_TRU_9 */
#define C2C_OUT_HW_INTERRUPT_186 604    /* RS_TO_A55_GIC_TRU_10 */
#define C2C_OUT_HW_INTERRUPT_187 605    /* RS_TO_A55_GIC_TRU_11 */
#define C2C_OUT_HW_INTERRUPT_188 606    /* RS_TO_A55_GIC_TRU_12 */
#define C2C_OUT_HW_INTERRUPT_189 607    /* RS_TO_A55_GIC_TRU_13 */
#define C2C_OUT_HW_INTERRUPT_190 608    /* RS_TO_A55_GIC_TRU_14 */
#define C2C_OUT_HW_INTERRUPT_191 609    /* RS_TO_A55_GIC_TRU_15 */
#define C2C_OUT_HW_INTERRUPT_192 610    /* O_PDS_ORX0_INTR_IRQ_3 */
#define C2C_OUT_HW_INTERRUPT_193 611    /* MSP_TX_STATUS_INTR_GATED_0 */
#define C2C_OUT_HW_INTERRUPT_194 612    /* MSP_TX_STATUS_INTR_GATED_1 */
#define C2C_OUT_HW_INTERRUPT_195 613    /* MSP_TX_ERR_INTR_GATED_0 */
#define C2C_OUT_HW_INTERRUPT_196 614    /* MSP_TX_ERR_INTR_GATED_1 */
#define C2C_OUT_HW_INTERRUPT_197 615    /* GP_INTERRUPT_SYNC_1 */
#define C2C_OUT_HW_INTERRUPT_198 616    /* SPU_IRQ0 */
#define C2C_OUT_HW_INTERRUPT_199 617    /* SPU_IRQ1 */
#define C2C_OUT_HW_INTERRUPT_200 618    /* SPU_IRQ2 */
#define C2C_OUT_HW_INTERRUPT_201 619    /* SPU_IRQ3 */
#define C2C_OUT_HW_INTERRUPT_202 620    /* SPU_IRQ4 */
#define C2C_OUT_HW_INTERRUPT_203 621    /* TE_HREQ_ACK_IRQ_PIPED */
#define C2C_OUT_HW_INTERRUPT_204 622    /* TE_ERESP_RDY_IRQ_PIPED */
#define C2C_OUT_HW_INTERRUPT_205 623    /* TE_FAULT_GP_INTR_PIPED */
#define C2C_OUT_HW_INTERRUPT_206 624    /* TE_H_HINF_IRQ_PIPED */
#define C2C_OUT_HW_INTERRUPT_207 625    /* O_DL_ANT_CAL_CAP_DONE_INTRPT */
#define C2C_OUT_HW_INTERRUPT_208 626    /* O_DL_ANT_CAL_DDE_DONE_INTRPT */
#define C2C_OUT_HW_INTERRUPT_209 627    /* O_UL_ANT_CAL_CAP_DONE_INTRPT */
#define C2C_OUT_HW_INTERRUPT_210 628    /* O_UL_ANT_CAL_DDE_DONE_INTRPT */
#define C2C_OUT_HW_INTERRUPT_211 629    /* O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_0 */
#define C2C_OUT_HW_INTERRUPT_212 630    /* O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_1 */
#define C2C_OUT_HW_INTERRUPT_213 631    /* O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_2 */
#define C2C_OUT_HW_INTERRUPT_214 632    /* O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_3 */
#define C2C_OUT_HW_INTERRUPT_215 633    /* O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_4 */
#define C2C_OUT_HW_INTERRUPT_216 634    /* O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_5 */
#define C2C_OUT_HW_INTERRUPT_217 635    /* O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_6 */
#define C2C_OUT_HW_INTERRUPT_218 636    /* O_DL_ANT_CAL_DDE_ANT_DONE_INTRPT_7 */
#define C2C_OUT_HW_INTERRUPT_219 637    /* O_UL_ANT_CAL_DDE_ANT_DONE_INTRPT_0 */
#define C2C_OUT_HW_INTERRUPT_220 638    /* O_UL_ANT_CAL_DDE_ANT_DONE_INTRPT_1 */
#define C2C_OUT_HW_INTERRUPT_221 639    /* O_UL_ANT_CAL_DDE_ANT_DONE_INTRPT_2 */
#define C2C_OUT_HW_INTERRUPT_222 640    /* O_UL_ANT_CAL_DDE_ANT_DONE_INTRPT_3 */
#define C2C_OUT_HW_INTERRUPT_223 641    /* GPIO_TO_GIC_SYNC_24 */
#define C2C_OUT_HW_INTERRUPT_224 642    /* GPIO_TO_GIC_SYNC_25 */
#define C2C_OUT_HW_INTERRUPT_225 643    /* GPIO_TO_GIC_SYNC_26 */
#define C2C_OUT_HW_INTERRUPT_226 644    /* GPIO_TO_GIC_SYNC_27 */
#define C2C_OUT_HW_INTERRUPT_227 645    /* GPIO_TO_GIC_SYNC_28 */
#define C2C_OUT_HW_INTERRUPT_228 646    /* GPIO_TO_GIC_SYNC_29 */
#define C2C_OUT_HW_INTERRUPT_229 647    /* GPIO_TO_GIC_SYNC_30 */
#define C2C_OUT_HW_INTERRUPT_230 648    /* GPIO_TO_GIC_SYNC_31 */
#define C2C_OUT_HW_INTERRUPT_231 649    /* ETHPLL_LOCKED_SYNC */
#define C2C_OUT_HW_INTERRUPT_232 650    /* ARM0_MEMORY_ECC_ERROR */
#define C2C_OUT_HW_INTERRUPT_233 651    /* ARM1_MEMORY_ECC_ERROR */
#define C2C_OUT_HW_INTERRUPT_234 652    /* ML_DPD_DONE_INTR_PIPED */
#define C2C_OUT_HW_INTERRUPT_235 653    /* ML_DPD_ERR_INTR_PIPED */
#define C2C_OUT_HW_INTERRUPT_236 654    /* TZCINT_DDR */
#define C2C_OUT_HW_INTERRUPT_237 655    /* TZCINT_L4_0 */
#define C2C_OUT_HW_INTERRUPT_238 656    /* TZCINT_L4_1 */
#define C2C_OUT_HW_INTERRUPT_239 657    /* TZCINT_L4_2 */
#define C2C_OUT_HW_INTERRUPT_240 658    /* PIMC_DDE_DONE_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_241 659    /* PIMC_DDE_ERR_INTR_0 */
#define C2C_OUT_HW_INTERRUPT_242 660    /* V_UART_INTR_0_1 */
#define C2C_OUT_HW_INTERRUPT_243 661    /* V_UART_INTR_1_1 */
#define C2C_OUT_HW_INTERRUPT_244 662    /* I_ALT_M4_AHB_ERROR_INDICATION */
#define C2C_OUT_HW_INTERRUPT_245 663    /* TX2_DFE_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_246 664    /* TX2_DFE_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_247 665    /* TX2_DFE_IRQ_2 */
#define C2C_OUT_HW_INTERRUPT_248 666    /* TX2_DFE_IRQ_3 */
#define C2C_OUT_HW_INTERRUPT_249 667    /* TX2_DFE_IRQ_4 */
#define C2C_OUT_HW_INTERRUPT_250 668    /* TX2_DFE_IRQ_5 */
#define C2C_OUT_HW_INTERRUPT_251 669    /* TX2_DFE_IRQ_6 */
#define C2C_OUT_HW_INTERRUPT_252 670    /* TX2_DFE_IRQ_7 */
#define C2C_OUT_HW_INTERRUPT_253 671    /* TX2_DFE_IRQ_8 */
#define C2C_OUT_HW_INTERRUPT_254 672    /* TX3_DFE_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_255 673    /* TX3_DFE_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_256 674    /* TX3_DFE_IRQ_2 */
#define C2C_OUT_HW_INTERRUPT_257 675    /* TX3_DFE_IRQ_3 */
#define C2C_OUT_HW_INTERRUPT_258 676    /* TX3_DFE_IRQ_4 */
#define C2C_OUT_HW_INTERRUPT_259 677    /* TX3_DFE_IRQ_5 */
#define C2C_OUT_HW_INTERRUPT_260 678    /* TX3_DFE_IRQ_6 */
#define C2C_OUT_HW_INTERRUPT_261 679    /* TX3_DFE_IRQ_7 */
#define C2C_OUT_HW_INTERRUPT_262 680    /* TX3_DFE_IRQ_8 */
#define C2C_OUT_HW_INTERRUPT_263 681    /* O_CDDC_RSSI_READY_TXRX_0_IRQ_0,O_CDDC_RSSI_READY_TXRX_1_IRQ_0,O_CDDC_RSSI_READY_TXRX_2_IRQ_0,O_CDDC_RSSI_READY_TXRX_3_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_264 682    /* O_CDDC_RSSI_READY_TXRX_0_IRQ_1,O_CDDC_RSSI_READY_TXRX_1_IRQ_1,O_CDDC_RSSI_READY_TXRX_2_IRQ_1,O_CDDC_RSSI_READY_TXRX_3_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_265 683    /* O_CDDC_RSSI_READY_TXRX_0_IRQ_2,O_CDDC_RSSI_READY_TXRX_1_IRQ_2,O_CDDC_RSSI_READY_TXRX_2_IRQ_2,O_CDDC_RSSI_READY_TXRX_3_IRQ_2 */
#define C2C_OUT_HW_INTERRUPT_266 684    /* O_CDDC_RSSI_READY_TXRX_0_IRQ_3,O_CDDC_RSSI_READY_TXRX_1_IRQ_3,O_CDDC_RSSI_READY_TXRX_2_IRQ_3,O_CDDC_RSSI_READY_TXRX_3_IRQ_3 */
#define C2C_OUT_HW_INTERRUPT_267 685    /* O_CDDC_RSSI_READY_TXRX_0_IRQ_4,O_CDDC_RSSI_READY_TXRX_1_IRQ_4,O_CDDC_RSSI_READY_TXRX_2_IRQ_4,O_CDDC_RSSI_READY_TXRX_3_IRQ_4 */
#define C2C_OUT_HW_INTERRUPT_268 686    /* O_CDDC_RSSI_READY_TXRX_0_IRQ_5,O_CDDC_RSSI_READY_TXRX_1_IRQ_5,O_CDDC_RSSI_READY_TXRX_2_IRQ_5,O_CDDC_RSSI_READY_TXRX_3_IRQ_5 */
#define C2C_OUT_HW_INTERRUPT_269 687    /* O_CDDC_RSSI_READY_TXRX_0_IRQ_6,O_CDDC_RSSI_READY_TXRX_1_IRQ_6,O_CDDC_RSSI_READY_TXRX_2_IRQ_6,O_CDDC_RSSI_READY_TXRX_3_IRQ_6 */
#define C2C_OUT_HW_INTERRUPT_270 688    /* O_CDDC_RSSI_READY_TXRX_0_IRQ_7,O_CDDC_RSSI_READY_TXRX_1_IRQ_7,O_CDDC_RSSI_READY_TXRX_2_IRQ_7,O_CDDC_RSSI_READY_TXRX_3_IRQ_7 */
#define C2C_OUT_HW_INTERRUPT_271 689    /* I_APD_HIGH_TXRX_0,I_APD_HIGH_TXRX_1,I_APD_HIGH_TXRX_2,I_APD_HIGH_TXRX_3 */
#define V_UART_INTR_0_0 690
#define V_UART_INTR_0_1 691
#define V_UART_INTR_1_1 692
#define TX2_DFE_IRQ_0 693
#define TX2_DFE_IRQ_1 694
#define TX2_DFE_IRQ_2 695
#define TX2_DFE_IRQ_3 696
#define TX2_DFE_IRQ_4 697
#define TX2_DFE_IRQ_5 698
#define TX2_DFE_IRQ_6 699
#define TX2_DFE_IRQ_7 700
#define TX2_DFE_IRQ_8 701
#define TX3_DFE_IRQ_0 702
#define TX3_DFE_IRQ_1 703
#define TX3_DFE_IRQ_2 704
#define TX3_DFE_IRQ_3 705
#define TX3_DFE_IRQ_4 706
#define TX3_DFE_IRQ_5 707
#define TX3_DFE_IRQ_6 708
#define TX3_DFE_IRQ_7 709
#define TX3_DFE_IRQ_8 710
#define C2C_OUT_HW_INTERRUPT_272 711    /* I_APD_LOW_TXRX_0,I_APD_LOW_TXRX_1,I_APD_LOW_TXRX_2,I_APD_LOW_TXRX_3 */
#define C2C_OUT_HW_INTERRUPT_273 712    /* I_HB2_HIGH_TXRX_0,I_HB2_HIGH_TXRX_1,I_HB2_HIGH_TXRX_2,I_HB2_HIGH_TXRX_3 */
#define C2C_OUT_HW_INTERRUPT_274 713    /* I_HB2_LOW_TXRX_0,I_HB2_LOW_TXRX_1,I_HB2_LOW_TXRX_2,I_HB2_LOW_TXRX_3 */
#define C2C_OUT_HW_INTERRUPT_275 714    /* CAPTURE_DBG_ERROR_0 */
#define C2C_OUT_HW_INTERRUPT_276 715    /* CAPTURE_DBG_STAT_0 */
#define C2C_OUT_HW_INTERRUPT_277 716    /* CAPTURE_DBG_ERROR_1 */
#define C2C_OUT_HW_INTERRUPT_278 717    /* CAPTURE_DBG_STAT_1 */
#define C2C_OUT_HW_INTERRUPT_279 718    /* ETH_IRQ_TX_TIMESTAMP_FIFO_FULL_0 */
#define C2C_OUT_HW_INTERRUPT_280 719    /* ETH_IRQ_TX_TIMESTAMP_FIFO_FULL_1 */
#define C2C_OUT_HW_INTERRUPT_281 720    /* O_CDUC_TSSI_READY_TXRX_0_IRQ_0,O_CDUC_TSSI_READY_TXRX_1_IRQ_0,O_CDUC_TSSI_READY_TXRX_2_IRQ_0,O_CDUC_TSSI_READY_TXRX_3_IRQ_0 */
#define C2C_OUT_HW_INTERRUPT_282 721    /* O_CDUC_TSSI_READY_TXRX_0_IRQ_1,O_CDUC_TSSI_READY_TXRX_1_IRQ_1,O_CDUC_TSSI_READY_TXRX_2_IRQ_1,O_CDUC_TSSI_READY_TXRX_3_IRQ_1 */
#define C2C_OUT_HW_INTERRUPT_283 722    /* O_CDUC_TSSI_READY_TXRX_0_IRQ_2,O_CDUC_TSSI_READY_TXRX_1_IRQ_2,O_CDUC_TSSI_READY_TXRX_2_IRQ_2,O_CDUC_TSSI_READY_TXRX_3_IRQ_2 */
#define C2C_OUT_HW_INTERRUPT_284 723    /* O_CDUC_TSSI_READY_TXRX_0_IRQ_3,O_CDUC_TSSI_READY_TXRX_1_IRQ_3,O_CDUC_TSSI_READY_TXRX_2_IRQ_3,O_CDUC_TSSI_READY_TXRX_3_IRQ_3 */
#define C2C_OUT_HW_INTERRUPT_285 724    /* O_CDUC_TSSI_READY_TXRX_0_IRQ_4,O_CDUC_TSSI_READY_TXRX_1_IRQ_4,O_CDUC_TSSI_READY_TXRX_2_IRQ_4,O_CDUC_TSSI_READY_TXRX_3_IRQ_4 */
#define C2C_OUT_HW_INTERRUPT_286 725    /* O_CDUC_TSSI_READY_TXRX_0_IRQ_5,O_CDUC_TSSI_READY_TXRX_1_IRQ_5,O_CDUC_TSSI_READY_TXRX_2_IRQ_5,O_CDUC_TSSI_READY_TXRX_3_IRQ_5 */
#define C2C_OUT_HW_INTERRUPT_287 726    /* O_CDUC_TSSI_READY_TXRX_0_IRQ_6,O_CDUC_TSSI_READY_TXRX_1_IRQ_6,O_CDUC_TSSI_READY_TXRX_2_IRQ_6,O_CDUC_TSSI_READY_TXRX_3_IRQ_6 */
#define C2C_OUT_HW_INTERRUPT_288 727    /* O_CDUC_TSSI_READY_TXRX_0_IRQ_7,O_CDUC_TSSI_READY_TXRX_1_IRQ_7,O_CDUC_TSSI_READY_TXRX_2_IRQ_7,O_CDUC_TSSI_READY_TXRX_3_IRQ_7 */
#define C2C_OUT_HW_INTERRUPT_289 728    /* RC_DYN_GLBL_CNTRL_INTRPT */
#define C2C_OUT_HW_INTERRUPT_290 729    /* TX0_DFE_IRQ_9 */
#define C2C_OUT_HW_INTERRUPT_291 730    /* TX0_DFE_IRQ_10 */
#define C2C_OUT_HW_INTERRUPT_292 731    /* TX0_DFE_IRQ_11 */
#define C2C_OUT_HW_INTERRUPT_293 732    /* TX0_DFE_IRQ_12 */
#define C2C_OUT_HW_INTERRUPT_294 733    /* TX1_DFE_IRQ_9 */
#define C2C_OUT_HW_INTERRUPT_295 734    /* TX1_DFE_IRQ_10 */
#define C2C_OUT_HW_INTERRUPT_296 735    /* TX1_DFE_IRQ_11 */
#define C2C_OUT_HW_INTERRUPT_297 736    /* TX1_DFE_IRQ_12 */
#define C2C_OUT_HW_INTERRUPT_298 737    /* TX2_DFE_IRQ_9 */
#define C2C_OUT_HW_INTERRUPT_299 738    /* TX2_DFE_IRQ_10 */
#define C2C_OUT_HW_INTERRUPT_300 739    /* TX2_DFE_IRQ_11 */
#define C2C_OUT_HW_INTERRUPT_301 740    /* TX2_DFE_IRQ_12 */
#define C2C_OUT_HW_INTERRUPT_302 741    /* TX3_DFE_IRQ_9 */
#define C2C_OUT_HW_INTERRUPT_303 742    /* TX3_DFE_IRQ_10 */
#define C2C_OUT_HW_INTERRUPT_304 743    /* TX3_DFE_IRQ_11 */
#define C2C_OUT_HW_INTERRUPT_305 744    /* TX3_DFE_IRQ_12 */
#define C2C_OUT_HW_INTERRUPT_306 745    /* RC_DYN_CNTRL0_INTRPT */
#define C2C_OUT_HW_INTERRUPT_307 746    /* RC_DYN_CNTRL1_INTRPT */
#define C2C_OUT_HW_INTERRUPT_308 747    /* RC_DYN_CNTRL2_INTRPT */
#define C2C_OUT_HW_INTERRUPT_309 748    /* RC_DYN_CNTRL1_INTRPT */
#define C2C_OUT_HW_INTERRUPT_310 749    /* Not connected */
#define C2C_OUT_HW_INTERRUPT_311 750    /* Not connected */
#define C2C_OUT_HW_INTERRUPT_312 751    /* Not connected */
#define C2C_OUT_HW_INTERRUPT_313 752    /* Not connected */
#define C2C_OUT_HW_INTERRUPT_314 753    /* Not connected */
#define C2C_OUT_HW_INTERRUPT_315 754    /* Not connected */
#define C2C_OUT_HW_INTERRUPT_316 755    /* Not connected */
#define C2C_OUT_HW_INTERRUPT_317 756    /* Not connected */
#define C2C_OUT_HW_INTERRUPT_318 757    /* Not connected */
#define C2C_OUT_HW_INTERRUPT_319 758    /* Not connected */
#define O_CDDC_RSSI_READY_TXRX_0_IRQ_0 759
#define O_CDDC_RSSI_READY_TXRX_1_IRQ_0 759
#define O_CDDC_RSSI_READY_TXRX_2_IRQ_0 759
#define O_CDDC_RSSI_READY_TXRX_3_IRQ_0 759
#define O_CDDC_RSSI_READY_TXRX_0_IRQ_1 760
#define O_CDDC_RSSI_READY_TXRX_1_IRQ_1 760
#define O_CDDC_RSSI_READY_TXRX_2_IRQ_1 760
#define O_CDDC_RSSI_READY_TXRX_3_IRQ_1 760
#define O_CDDC_RSSI_READY_TXRX_0_IRQ_2 761
#define O_CDDC_RSSI_READY_TXRX_1_IRQ_2 761
#define O_CDDC_RSSI_READY_TXRX_2_IRQ_2 761
#define O_CDDC_RSSI_READY_TXRX_3_IRQ_2 761
#define O_CDDC_RSSI_READY_TXRX_0_IRQ_3 762
#define O_CDDC_RSSI_READY_TXRX_1_IRQ_3 762
#define O_CDDC_RSSI_READY_TXRX_2_IRQ_3 762
#define O_CDDC_RSSI_READY_TXRX_3_IRQ_3 762
#define O_CDDC_RSSI_READY_TXRX_0_IRQ_4 763
#define O_CDDC_RSSI_READY_TXRX_1_IRQ_4 763
#define O_CDDC_RSSI_READY_TXRX_2_IRQ_4 763
#define O_CDDC_RSSI_READY_TXRX_3_IRQ_4 763
#define O_CDDC_RSSI_READY_TXRX_0_IRQ_5 764
#define O_CDDC_RSSI_READY_TXRX_1_IRQ_5 764
#define O_CDDC_RSSI_READY_TXRX_2_IRQ_5 764
#define O_CDDC_RSSI_READY_TXRX_3_IRQ_5 764
#define O_CDDC_RSSI_READY_TXRX_0_IRQ_6 765
#define O_CDDC_RSSI_READY_TXRX_1_IRQ_6 765
#define O_CDDC_RSSI_READY_TXRX_2_IRQ_6 765
#define O_CDDC_RSSI_READY_TXRX_3_IRQ_6 765
#define O_CDDC_RSSI_READY_TXRX_0_IRQ_7 766
#define O_CDDC_RSSI_READY_TXRX_1_IRQ_7 766
#define O_CDDC_RSSI_READY_TXRX_2_IRQ_7 766
#define O_CDDC_RSSI_READY_TXRX_3_IRQ_7 766
#define I_APD_HIGH_TXRX_0 767
#define I_APD_HIGH_TXRX_1 767
#define I_APD_HIGH_TXRX_2 767
#define I_APD_HIGH_TXRX_3 767
#define I_APD_LOW_TXRX_0 768
#define I_APD_LOW_TXRX_1 768
#define I_APD_LOW_TXRX_2 768
#define I_APD_LOW_TXRX_3 768
#define I_HB2_HIGH_TXRX_0 769
#define I_HB2_HIGH_TXRX_1 769
#define I_HB2_HIGH_TXRX_2 769
#define I_HB2_HIGH_TXRX_3 769
#define I_HB2_LOW_TXRX_0 770
#define I_HB2_LOW_TXRX_1 770
#define I_HB2_LOW_TXRX_2 770
#define I_HB2_LOW_TXRX_3 770
#define CAPTURE_DBG_ERROR_0 771
#define CAPTURE_DBG_STAT_0 772
#define CAPTURE_DBG_ERROR_1 773
#define CAPTURE_DBG_STAT_1 774
#define A55_PERI_MDMA_CH0_DONE_INTR_PIPED_0 775
#define A55_PERI_MDMA_CH0_DONE_INTR_PIPED_1 776
#define A55_PERI_MDMA_CH0_ERR_INTR_PIPED_0 777
#define A55_PERI_MDMA_CH0_ERR_INTR_PIPED_1 778
#define A55_PERI_MDMA_CH1_DONE_INTR_PIPED_0 779
#define A55_PERI_MDMA_CH1_DONE_INTR_PIPED_1 780
#define A55_PERI_MDMA_CH1_ERR_INTR_PIPED_0 781
#define A55_PERI_MDMA_CH1_ERR_INTR_PIPED_1 782
#define ETH_IRQ_MAC_RX_ERROR_0 783
#define ETH_IRQ_MAC_RX_ERROR_1 784
#define ETH_IRQ_MAC_TX_ERROR_0 785
#define ETH_IRQ_MAC_TX_ERROR_1 786
#define ETH_IRQ_PCS_RX_ERROR_0 787
#define ETH_IRQ_PCS_RX_ERROR_1 788
#define ETH_IRQ_TX_TIMESTAMP_FIFO_FULL_0 789
#define ETH_IRQ_TX_TIMESTAMP_FIFO_FULL_1 790
#define O_PDS_TX0_NPD_ARM_IRQ_0 791
#define O_PDS_TX1_NPD_ARM_IRQ_0 791
#define O_PDS_TX2_NPD_ARM_IRQ_0 791
#define O_PDS_TX3_NPD_ARM_IRQ_0 791
#define O_PDS_TX0_NPD_ARM_IRQ_1 792
#define O_PDS_TX1_NPD_ARM_IRQ_1 792
#define O_PDS_TX2_NPD_ARM_IRQ_1 792
#define O_PDS_TX3_NPD_ARM_IRQ_1 792
#define O_PDS_TX0_NPD_ARM_IRQ_2 793
#define O_PDS_TX1_NPD_ARM_IRQ_2 793
#define O_PDS_TX2_NPD_ARM_IRQ_2 793
#define O_PDS_TX3_NPD_ARM_IRQ_2 793
#define O_PDS_TX0_NPD_ARM_IRQ_3 794
#define O_PDS_TX1_NPD_ARM_IRQ_3 794
#define O_PDS_TX2_NPD_ARM_IRQ_3 794
#define O_PDS_TX3_NPD_ARM_IRQ_3 794
#define O_PDS_TX0_NPD_ARM_IRQ_4 795
#define O_PDS_TX1_NPD_ARM_IRQ_4 795
#define O_PDS_TX2_NPD_ARM_IRQ_4 795
#define O_PDS_TX3_NPD_ARM_IRQ_4 795
#define O_PDS_TX0_NPD_ARM_IRQ_5 796
#define O_PDS_TX1_NPD_ARM_IRQ_5 796
#define O_PDS_TX2_NPD_ARM_IRQ_5 796
#define O_PDS_TX3_NPD_ARM_IRQ_5 796
#define O_PDS_TX0_NPD_ARM_IRQ_6 797
#define O_PDS_TX1_NPD_ARM_IRQ_6 797
#define O_PDS_TX2_NPD_ARM_IRQ_6 797
#define O_PDS_TX3_NPD_ARM_IRQ_6 797
#define O_PDS_TX0_NPD_ARM_IRQ_7 798
#define O_PDS_TX1_NPD_ARM_IRQ_7 798
#define O_PDS_TX2_NPD_ARM_IRQ_7 798
#define O_PDS_TX3_NPD_ARM_IRQ_7 798
#define O_PDS_TX0_NPD_ARM_IRQ_8 799
#define O_PDS_TX1_NPD_ARM_IRQ_8 799
#define O_PDS_TX2_NPD_ARM_IRQ_8 799
#define O_PDS_TX3_NPD_ARM_IRQ_8 799
#define O_CDUC_TSSI_READY_TXRX_0_IRQ_0 800
#define O_CDUC_TSSI_READY_TXRX_1_IRQ_0 800
#define O_CDUC_TSSI_READY_TXRX_2_IRQ_0 800
#define O_CDUC_TSSI_READY_TXRX_3_IRQ_0 800
#define O_CDUC_TSSI_READY_TXRX_0_IRQ_1 801
#define O_CDUC_TSSI_READY_TXRX_1_IRQ_1 801
#define O_CDUC_TSSI_READY_TXRX_2_IRQ_1 801
#define O_CDUC_TSSI_READY_TXRX_3_IRQ_1 801
#define O_CDUC_TSSI_READY_TXRX_0_IRQ_2 802
#define O_CDUC_TSSI_READY_TXRX_1_IRQ_2 802
#define O_CDUC_TSSI_READY_TXRX_2_IRQ_2 802
#define O_CDUC_TSSI_READY_TXRX_3_IRQ_2 802
#define O_CDUC_TSSI_READY_TXRX_0_IRQ_3 803
#define O_CDUC_TSSI_READY_TXRX_1_IRQ_3 803
#define O_CDUC_TSSI_READY_TXRX_2_IRQ_3 803
#define O_CDUC_TSSI_READY_TXRX_3_IRQ_3 803
#define O_CDUC_TSSI_READY_TXRX_0_IRQ_4 804
#define O_CDUC_TSSI_READY_TXRX_1_IRQ_4 804
#define O_CDUC_TSSI_READY_TXRX_2_IRQ_4 804
#define O_CDUC_TSSI_READY_TXRX_3_IRQ_4 804
#define O_CDUC_TSSI_READY_TXRX_0_IRQ_5 805
#define O_CDUC_TSSI_READY_TXRX_1_IRQ_5 805
#define O_CDUC_TSSI_READY_TXRX_2_IRQ_5 805
#define O_CDUC_TSSI_READY_TXRX_3_IRQ_5 805
#define O_CDUC_TSSI_READY_TXRX_0_IRQ_6 806
#define O_CDUC_TSSI_READY_TXRX_1_IRQ_6 806
#define O_CDUC_TSSI_READY_TXRX_2_IRQ_6 806
#define O_CDUC_TSSI_READY_TXRX_3_IRQ_6 806
#define O_CDUC_TSSI_READY_TXRX_0_IRQ_7 807
#define O_CDUC_TSSI_READY_TXRX_1_IRQ_7 807
#define O_CDUC_TSSI_READY_TXRX_2_IRQ_7 807
#define O_CDUC_TSSI_READY_TXRX_3_IRQ_7 807
#define I_M4_ARM_WATCHDOG_TIMEOUT_0 808
#define I_M4_ARM_WATCHDOG_TIMEOUT_1 809
#define RC_DYN_GLBL_CNTRL_INTRPT 810
#define TX0_DFE_IRQ_9 811
#define TX0_DFE_IRQ_10 812
#define TX0_DFE_IRQ_11 813
#define TX0_DFE_IRQ_12 814
#define TX1_DFE_IRQ_9 815
#define TX1_DFE_IRQ_10 816
#define TX1_DFE_IRQ_11 817
#define TX1_DFE_IRQ_12 818
#define TX2_DFE_IRQ_9 819
#define TX2_DFE_IRQ_10 820
#define TX2_DFE_IRQ_11 821
#define TX2_DFE_IRQ_12 822
#define TX3_DFE_IRQ_9 823
#define TX3_DFE_IRQ_10 824
#define TX3_DFE_IRQ_11 825
#define TX3_DFE_IRQ_12 826
#define I_PDS_TX0_INTR_IRQ_8 827
#define I_PDS_TX1_INTR_IRQ_8 828
#define I_PDS_TX2_INTR_IRQ_8 829
#define I_PDS_TX3_INTR_IRQ_8 830
#define I_PDS_TX0_INTR_IRQ_9 831
#define I_PDS_TX1_INTR_IRQ_9 832
#define I_PDS_TX2_INTR_IRQ_9 833
#define I_PDS_TX3_INTR_IRQ_9 834
#define RC_DYN_CNTRL0_INTRPT 835
#define RC_DYN_CNTRL1_INTRPT 836
#define RC_DYN_CNTRL2_INTRPT 837
#define I_SBET_ARM_INTERRUPT 838

#endif /* __ADI_ADRV906X_IRQ_DEF_H__ */
