$date
	Sat Oct 22 23:22:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#936872
b100 !
1"
#936874
b100 &
b100 %
1$
#936875
0"
#936878
b10 &
b10 %
#936882
b1 &
b1 %
1#
#936886
b0 &
0#
b0 %
0$
#1979273
b10011 !
1"
#1979274
b10011 &
b10011 %
1$
#1979275
0"
#1979278
b111010 &
b111010 %
#1979282
b11101 &
b11101 %
#1979286
b1011000 &
b1011000 %
#1979290
b101100 &
b101100 %
#1979294
b10110 &
b10110 %
#1979298
b1011 &
b1011 %
#1979302
b100010 &
b100010 %
#1979306
b10001 &
b10001 %
#1979310
b110100 &
b110100 %
#1979314
b11010 &
b11010 %
#1979318
b1101 &
b1101 %
#1979322
b101000 &
b101000 %
#1979326
b10100 &
b10100 %
#1979330
b1010 &
b1010 %
#1979334
b101 &
b101 %
#1979338
b10000 &
b10000 %
#1979342
b1000 &
b1000 %
#1979346
b100 &
b100 %
#1979350
b10 &
b10 %
#1979354
b1 &
b1 %
1#
#1979358
b0 &
0#
b0 %
0$
#2998202
b11000 &
b11000 %
1$
b11000 !
1"
#2998203
0"
#2998206
b1100 &
b1100 %
#2998210
b110 &
b110 %
#2998214
b11 &
b11 %
#2998218
b1010 &
b1010 %
#2998222
b101 &
b101 %
#2998226
b10000 &
b10000 %
#2998230
b1000 &
b1000 %
#2998234
b100 &
b100 %
#2998238
b10 &
b10 %
#2998242
b1 &
b1 %
1#
#2998246
b0 &
0#
b0 %
0$
#4500012
