#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  8 20:47:15 2019
# Process ID: 1092
# Current directory: F:/COD/lab2/DIV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4680 F:\COD\lab2\DIV\DIV.xpr
# Log file: F:/COD/lab2/DIV/vivado.log
# Journal file: F:/COD/lab2/DIV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/COD/lab2/DIV/DIV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 766.883 ; gain = 85.914
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: DIV
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 877.430 ; gain = 67.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DIV' [F:/COD/lab2/DIV/DIV.srcs/sources_1/new/DIV.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/COD/lab2/DIV/DIV.srcs/sources_1/new/DIV.v:69]
WARNING: [Synth 8-5788] Register x_temp_reg in module DIV is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/COD/lab2/DIV/DIV.srcs/sources_1/new/DIV.v:52]
WARNING: [Synth 8-5788] Register y_temp_reg in module DIV is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/COD/lab2/DIV/DIV.srcs/sources_1/new/DIV.v:58]
INFO: [Synth 8-6155] done synthesizing module 'DIV' (1#1) [F:/COD/lab2/DIV/DIV.srcs/sources_1/new/DIV.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 904.223 ; gain = 94.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 904.223 ; gain = 94.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 904.223 ; gain = 94.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/COD/lab2/DIV/DIV.srcs/constrs_1/new/DIV.xdc]
Finished Parsing XDC File [F:/COD/lab2/DIV/DIV.srcs/constrs_1/new/DIV.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1275.945 ; gain = 465.727
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1275.945 ; gain = 465.727
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 21:14:15 2019...
