==41187== Cachegrind, a cache and branch-prediction profiler
==41187== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==41187== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==41187== Command: ./stitch .
==41187== 
--41187-- warning: L3 cache found, using its data for the LL simulation.
--41187-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--41187-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==41187== Cannot map memory to grow brk segment in thread #1 to 0x427f000
==41187== (see section Limitations in user manual)
==41187== 
==41187== Process terminating with default action of signal 15 (SIGTERM)
==41187==    at 0x10CCB0: getANMS (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41187==    by 0x108B1E: main (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41187== 
==41187== I   refs:      166,285,453
==41187== I1  misses:        341,600
==41187== LLi misses:          1,379
==41187== I1  miss rate:        0.21%
==41187== LLi miss rate:        0.00%
==41187== 
==41187== D   refs:       45,510,434  (32,715,485 rd   + 12,794,949 wr)
==41187== D1  misses:      5,585,244  ( 3,321,616 rd   +  2,263,628 wr)
==41187== LLd misses:         23,892  (     2,247 rd   +     21,645 wr)
==41187== D1  miss rate:        12.3% (      10.2%     +       17.7%  )
==41187== LLd miss rate:         0.1% (       0.0%     +        0.2%  )
==41187== 
==41187== LL refs:         5,926,844  ( 3,663,216 rd   +  2,263,628 wr)
==41187== LL misses:          25,271  (     3,626 rd   +     21,645 wr)
==41187== LL miss rate:          0.0% (       0.0%     +        0.2%  )
