;redcode
;assert 1
	SPL -9, @-72
	MOV -1, <-26
	SUB 421, 1
	ADD 270, 60
	ADD 270, 60
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB -12, @10
	SUB -1, <-0
	JMN <910, 30
	SUB <0, @-8
	SUB <0, @-8
	SUB 910, 30
	SUB 700, 600
	JMN 910, 30
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	JMN <910, 30
	SUB #0, -13
	SUB 700, 600
	DJN @100, 10
	SUB <0, @-8
	SUB <0, @-8
	SUB <0, @-8
	SUB <0, @-8
	SUB <0, @-8
	SUB <0, @-8
	DJN @100, 10
	SUB -1, <-0
	JMN 910, 30
	JMN 910, 30
	JMN 910, 30
	JMN 910, 30
	JMN 910, 30
	SUB -1, <-0
	JMN 910, 30
	ADD <129, 109
	SUB -1, <-0
	JMN 910, 30
	SPL -9, @-72
	SUB -1, <-0
	JMN 910, 30
	SUB -1, <-0
	SUB -1, <-0
	JMN 910, 30
	SUB -12, @10
	ADD 270, 60
	SLT 300, 90
	MOV -7, <-20
	SPL 0, <-742
