--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Sch1_lab401.twx Sch1_lab401.ncd -o Sch1_lab401.twr
Sch1_lab401.pcf -ucf Sch1_lab401.ucf

Design file:              Sch1_lab401.ncd
Physical constraint file: Sch1_lab401.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock F50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN0        |    4.117(R)|   -0.074(R)|XLXN_9            |   0.000|
SW<7>       |    1.813(R)|    0.087(R)|XLXN_9            |   0.000|
------------+------------+------------+------------------+--------+

Clock F50MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SEG<0>      |   11.624(R)|XLXN_9            |   0.000|
SEG<1>      |   10.709(R)|XLXN_9            |   0.000|
SEG<2>      |   10.807(R)|XLXN_9            |   0.000|
SEG<3>      |   11.613(R)|XLXN_9            |   0.000|
SEG<4>      |   10.884(R)|XLXN_9            |   0.000|
SEG<5>      |   10.890(R)|XLXN_9            |   0.000|
SEG<6>      |   10.558(R)|XLXN_9            |   0.000|
SEG<7>      |    8.281(R)|XLXN_9            |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock F50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
F50MHz         |    5.296|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED<0>         |    4.792|
SW<1>          |LED<1>         |    4.261|
SW<2>          |LED<2>         |    4.261|
SW<3>          |LED<3>         |    4.742|
SW<4>          |LED<4>         |    5.936|
SW<4>          |SEG<7>         |    7.088|
SW<5>          |LED<5>         |    4.847|
SW<5>          |SEG<7>         |    7.129|
SW<6>          |LED<6>         |    7.929|
SW<7>          |LED<7>         |    6.477|
---------------+---------------+---------+


Analysis completed Wed Feb 28 16:11:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



