
<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 04/07/25/49/2025 15:49</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
<tr>
<th align="center">Name</th>
<th align="left">Tests</th>
<th align="center">Max Job Runtime</th>
<th align="center">Simulated Time</th>
<th align="center">Passing</th>
<th align="center">Total</th>
<th align="center">Pass Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">ccc_getstatus</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L47">ccc_getstatus</a></td>
<td align="center">1.91414</td>
<td align="center">3571.21000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_setdasa</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L81">ccc_setdasa</a></td>
<td align="center">2.37458</td>
<td align="center">5565.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_rstdaa</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L132">ccc_rstdaa</a></td>
<td align="center">1.56130</td>
<td align="center">1787.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_getbcr</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L168">ccc_getbcr</a></td>
<td align="center">1.73293</td>
<td align="center">2987.13000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_getdcr</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L186">ccc_getdcr</a></td>
<td align="center">1.73126</td>
<td align="center">2985.13000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_getmwl</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L202">ccc_getmwl</a></td>
<td align="center">1.85376</td>
<td align="center">3561.21000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_getmrl</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L220">ccc_getmrl</a></td>
<td align="center">1.99725</td>
<td align="center">4137.29000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_setaasa</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L239">ccc_setaasa</a></td>
<td align="center">1.48061</td>
<td align="center">1753.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_getpid</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L262">ccc_getpid</a></td>
<td align="center">2.41902</td>
<td align="center">5867.53000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_enec_disec_direct</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L295">ccc_enec_disec_direct</a></td>
<td align="center">2.46276</td>
<td align="center">5591.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_enec_disec_bcast</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L329">ccc_enec_disec_bcast</a></td>
<td align="center">2.14981</td>
<td align="center">4261.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_setmwl_direct</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L359">ccc_setmwl_direct</a></td>
<td align="center">1.88317</td>
<td align="center">3563.05000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_setmrl_direct</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L378">ccc_setmrl_direct</a></td>
<td align="center">1.87208</td>
<td align="center">3561.05000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_setmwl_bcast</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L397">ccc_setmwl_bcast</a></td>
<td align="center">1.72503</td>
<td align="center">2895.43000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_setmrl_bcast</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L416">ccc_setmrl_bcast</a></td>
<td align="center">1.70729</td>
<td align="center">2895.43000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_rstact_direct</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L435">ccc_rstact_direct</a></td>
<td align="center">2.84153</td>
<td align="center">6362.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_rstact_bcast</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L467">ccc_rstact_bcast</a></td>
<td align="center">2.68867</td>
<td align="center">5698.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_direct_multiple_wr</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L492">ccc_direct_multiple_wr</a></td>
<td align="center">3.16256</td>
<td align="center">9015.91000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ccc_direct_multiple_rd</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_ccc.py#L532">ccc_direct_multiple_rd</a></td>
<td align="center">4.15265</td>
<td align="center">12250.52000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center"></td>
<td align="left"><strong>TOTAL</strong></td>
<td align="center"></td>
<td align="center"></td>
<td align="center">38</td>
<td align="center">38</td>
<td align="center">100.00 %</td>
</tr>
</tbody>
</table>
<h3>Testplan Progress</h3>
<table class="dv">
<thead>
<tr>
<th align="center">Total</th>
<th align="center">Written</th>
<th align="center">Passing</th>
<th align="center">Progress</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">19</td>
<td align="center">19</td>
<td align="center">19</td>
<td align="center">100.00 %</td>
</tr>
</tbody>
</table>

</center>
            
