ARM GAS  /tmp/cc4bimKg.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"lv_mem.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.lv_mem_walker,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	lv_mem_walker:
  25              	.LVL0:
  26              	.LFB37:
  27              		.file 1 "Middlewares/lvgl/src/misc/lv_mem.c"
   1:Middlewares/lvgl/src/misc/lv_mem.c **** /**
   2:Middlewares/lvgl/src/misc/lv_mem.c ****  * @file lv_mem.c
   3:Middlewares/lvgl/src/misc/lv_mem.c ****  * General and portable implementation of malloc and free.
   4:Middlewares/lvgl/src/misc/lv_mem.c ****  * The dynamic memory monitoring is also supported.
   5:Middlewares/lvgl/src/misc/lv_mem.c ****  */
   6:Middlewares/lvgl/src/misc/lv_mem.c **** 
   7:Middlewares/lvgl/src/misc/lv_mem.c **** /*********************
   8:Middlewares/lvgl/src/misc/lv_mem.c ****  *      INCLUDES
   9:Middlewares/lvgl/src/misc/lv_mem.c ****  *********************/
  10:Middlewares/lvgl/src/misc/lv_mem.c **** #include "lv_mem.h"
  11:Middlewares/lvgl/src/misc/lv_mem.c **** #include "lv_tlsf.h"
  12:Middlewares/lvgl/src/misc/lv_mem.c **** #include "lv_gc.h"
  13:Middlewares/lvgl/src/misc/lv_mem.c **** #include "lv_assert.h"
  14:Middlewares/lvgl/src/misc/lv_mem.c **** #include <string.h>
  15:Middlewares/lvgl/src/misc/lv_mem.c **** 
  16:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM != 0
  17:Middlewares/lvgl/src/misc/lv_mem.c ****     #include LV_MEM_CUSTOM_INCLUDE
  18:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  19:Middlewares/lvgl/src/misc/lv_mem.c **** 
  20:Middlewares/lvgl/src/misc/lv_mem.c **** 
  21:Middlewares/lvgl/src/misc/lv_mem.c **** /*********************
  22:Middlewares/lvgl/src/misc/lv_mem.c ****  *      DEFINES
  23:Middlewares/lvgl/src/misc/lv_mem.c ****  *********************/
  24:Middlewares/lvgl/src/misc/lv_mem.c **** /*memset the allocated memories to 0xaa and freed memories to 0xbb (just for testing purposes)*/
  25:Middlewares/lvgl/src/misc/lv_mem.c **** #ifndef LV_MEM_ADD_JUNK
  26:Middlewares/lvgl/src/misc/lv_mem.c **** #  define LV_MEM_ADD_JUNK  0
  27:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  28:Middlewares/lvgl/src/misc/lv_mem.c **** 
  29:Middlewares/lvgl/src/misc/lv_mem.c **** #ifdef LV_ARCH_64
  30:Middlewares/lvgl/src/misc/lv_mem.c **** #  define MEM_UNIT         uint64_t
  31:Middlewares/lvgl/src/misc/lv_mem.c **** #  define ALIGN_MASK       0x7
ARM GAS  /tmp/cc4bimKg.s 			page 2


  32:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  33:Middlewares/lvgl/src/misc/lv_mem.c **** #  define MEM_UNIT         uint32_t
  34:Middlewares/lvgl/src/misc/lv_mem.c **** #  define ALIGN_MASK       0x7
  35:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  36:Middlewares/lvgl/src/misc/lv_mem.c **** 
  37:Middlewares/lvgl/src/misc/lv_mem.c **** #define ZERO_MEM_SENTINEL  0xa1b2c3d4
  38:Middlewares/lvgl/src/misc/lv_mem.c **** 
  39:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  40:Middlewares/lvgl/src/misc/lv_mem.c ****  *      TYPEDEFS
  41:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  42:Middlewares/lvgl/src/misc/lv_mem.c **** 
  43:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  44:Middlewares/lvgl/src/misc/lv_mem.c ****  *  STATIC PROTOTYPES
  45:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  46:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
  47:Middlewares/lvgl/src/misc/lv_mem.c ****     static void lv_mem_walker(void * ptr, size_t size, int used, void * user);
  48:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  49:Middlewares/lvgl/src/misc/lv_mem.c **** 
  50:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  51:Middlewares/lvgl/src/misc/lv_mem.c ****  *  STATIC VARIABLES
  52:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  53:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
  54:Middlewares/lvgl/src/misc/lv_mem.c ****     static lv_tlsf_t tlsf;
  55:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  56:Middlewares/lvgl/src/misc/lv_mem.c **** 
  57:Middlewares/lvgl/src/misc/lv_mem.c **** static uint32_t zero_mem = ZERO_MEM_SENTINEL; /*Give the address of this variable if 0 byte should 
  58:Middlewares/lvgl/src/misc/lv_mem.c **** 
  59:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  60:Middlewares/lvgl/src/misc/lv_mem.c ****  *      MACROS
  61:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  62:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_LOG_TRACE_MEM
  63:Middlewares/lvgl/src/misc/lv_mem.c **** #  define MEM_TRACE(...) LV_LOG_TRACE( __VA_ARGS__)
  64:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  65:Middlewares/lvgl/src/misc/lv_mem.c **** #  define MEM_TRACE(...)
  66:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  67:Middlewares/lvgl/src/misc/lv_mem.c **** 
  68:Middlewares/lvgl/src/misc/lv_mem.c **** #define COPY32 *d32 = *s32; d32++; s32++;
  69:Middlewares/lvgl/src/misc/lv_mem.c **** #define COPY8 *d8 = *s8; d8++; s8++;
  70:Middlewares/lvgl/src/misc/lv_mem.c **** #define SET32(x) *d32 = x; d32++;
  71:Middlewares/lvgl/src/misc/lv_mem.c **** #define SET8(x) *d8 = x; d8++;
  72:Middlewares/lvgl/src/misc/lv_mem.c **** #define REPEAT8(expr) expr expr expr expr expr expr expr expr
  73:Middlewares/lvgl/src/misc/lv_mem.c **** 
  74:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  75:Middlewares/lvgl/src/misc/lv_mem.c ****  *   GLOBAL FUNCTIONS
  76:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  77:Middlewares/lvgl/src/misc/lv_mem.c **** 
  78:Middlewares/lvgl/src/misc/lv_mem.c **** /**
  79:Middlewares/lvgl/src/misc/lv_mem.c ****  * Initialize the dyn_mem module (work memory and other variables)
  80:Middlewares/lvgl/src/misc/lv_mem.c ****  */
  81:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_init(void)
  82:Middlewares/lvgl/src/misc/lv_mem.c **** {
  83:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
  84:Middlewares/lvgl/src/misc/lv_mem.c **** 
  85:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_ADR == 0
  86:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Allocate a large array to store the dynamically allocated data*/
  87:Middlewares/lvgl/src/misc/lv_mem.c ****     static LV_ATTRIBUTE_LARGE_RAM_ARRAY MEM_UNIT work_mem_int[LV_MEM_SIZE / sizeof(MEM_UNIT)];
  88:Middlewares/lvgl/src/misc/lv_mem.c ****     tlsf = lv_tlsf_create_with_pool((void *)work_mem_int, LV_MEM_SIZE);
ARM GAS  /tmp/cc4bimKg.s 			page 3


  89:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  90:Middlewares/lvgl/src/misc/lv_mem.c ****     tlsf = lv_tlsf_create_with_pool((void *)LV_MEM_ADR, LV_MEM_SIZE);
  91:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  92:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  93:Middlewares/lvgl/src/misc/lv_mem.c **** 
  94:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_ADD_JUNK
  95:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_LOG_WARN("LV_MEM_ADD_JUNK is enabled which makes LVGL much slower")
  96:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  97:Middlewares/lvgl/src/misc/lv_mem.c **** }
  98:Middlewares/lvgl/src/misc/lv_mem.c **** 
  99:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 100:Middlewares/lvgl/src/misc/lv_mem.c ****  * Clean up the memory buffer which frees all the allocated memories.
 101:Middlewares/lvgl/src/misc/lv_mem.c ****  * @note It work only if `LV_MEM_CUSTOM == 0`
 102:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 103:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_deinit(void)
 104:Middlewares/lvgl/src/misc/lv_mem.c **** {
 105:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 106:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_tlsf_destroy(tlsf);
 107:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_mem_init();
 108:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 109:Middlewares/lvgl/src/misc/lv_mem.c **** }
 110:Middlewares/lvgl/src/misc/lv_mem.c **** 
 111:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 112:Middlewares/lvgl/src/misc/lv_mem.c ****  * Allocate a memory dynamically
 113:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param size size of the memory to allocate in bytes
 114:Middlewares/lvgl/src/misc/lv_mem.c ****  * @return pointer to the allocated memory
 115:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 116:Middlewares/lvgl/src/misc/lv_mem.c **** void * lv_mem_alloc(size_t size)
 117:Middlewares/lvgl/src/misc/lv_mem.c **** {
 118:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocating %d bytes", size);
 119:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) {
 120:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 121:Middlewares/lvgl/src/misc/lv_mem.c ****         return &zero_mem;
 122:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 123:Middlewares/lvgl/src/misc/lv_mem.c **** 
 124:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 125:Middlewares/lvgl/src/misc/lv_mem.c ****     void * alloc = lv_tlsf_malloc(tlsf, size);
 126:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 127:Middlewares/lvgl/src/misc/lv_mem.c ****     void * alloc = LV_MEM_CUSTOM_ALLOC(size);
 128:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 129:Middlewares/lvgl/src/misc/lv_mem.c **** 
 130:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_ADD_JUNK
 131:Middlewares/lvgl/src/misc/lv_mem.c ****     if(alloc != NULL) lv_memset(alloc, 0xaa, size);
 132:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 133:Middlewares/lvgl/src/misc/lv_mem.c **** 
 134:Middlewares/lvgl/src/misc/lv_mem.c ****     if(alloc == NULL) {
 135:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory (%d bytes)", size);
 136:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_monitor_t mon;
 137:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_monitor(&mon);
 138:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("used: %6d (%3d %%), frag: %3d %%, biggest free: %6d",
 139:Middlewares/lvgl/src/misc/lv_mem.c ****                (int)mon.total_size - mon.free_size, mon.used_pct, mon.frag_pct,
 140:Middlewares/lvgl/src/misc/lv_mem.c ****                (int)mon.free_biggest_size);
 141:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 142:Middlewares/lvgl/src/misc/lv_mem.c **** 
 143:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocated at %p", alloc);
 144:Middlewares/lvgl/src/misc/lv_mem.c ****     return alloc;
 145:Middlewares/lvgl/src/misc/lv_mem.c **** }
ARM GAS  /tmp/cc4bimKg.s 			page 4


 146:Middlewares/lvgl/src/misc/lv_mem.c **** 
 147:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 148:Middlewares/lvgl/src/misc/lv_mem.c ****  * Free an allocated data
 149:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param data pointer to an allocated memory
 150:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 151:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_free(void * data)
 152:Middlewares/lvgl/src/misc/lv_mem.c **** {
 153:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("freeing %p", data);
 154:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == &zero_mem) return;
 155:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == NULL) return;
 156:Middlewares/lvgl/src/misc/lv_mem.c **** 
 157:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 158:Middlewares/lvgl/src/misc/lv_mem.c **** #  if LV_MEM_ADD_JUNK
 159:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_memset(data, 0xbb, lv_tlsf_block_size(data));
 160:Middlewares/lvgl/src/misc/lv_mem.c **** #  endif
 161:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_tlsf_free(tlsf, data);
 162:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 163:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_MEM_CUSTOM_FREE(data);
 164:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 165:Middlewares/lvgl/src/misc/lv_mem.c **** }
 166:Middlewares/lvgl/src/misc/lv_mem.c **** 
 167:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 168:Middlewares/lvgl/src/misc/lv_mem.c ****  * Reallocate a memory with a new size. The old content will be kept.
 169:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param data pointer to an allocated memory.
 170:Middlewares/lvgl/src/misc/lv_mem.c ****  * Its content will be copied to the new memory block and freed
 171:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param new_size the desired new size in byte
 172:Middlewares/lvgl/src/misc/lv_mem.c ****  * @return pointer to the new memory
 173:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 174:Middlewares/lvgl/src/misc/lv_mem.c **** void * lv_mem_realloc(void * data_p, size_t new_size)
 175:Middlewares/lvgl/src/misc/lv_mem.c **** {
 176:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("reallocating %p with %d size", data_p, new_size);
 177:Middlewares/lvgl/src/misc/lv_mem.c ****     if(new_size == 0) {
 178:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 179:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_free(data_p);
 180:Middlewares/lvgl/src/misc/lv_mem.c ****         return &zero_mem;
 181:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 182:Middlewares/lvgl/src/misc/lv_mem.c **** 
 183:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data_p == &zero_mem) return lv_mem_alloc(new_size);
 184:Middlewares/lvgl/src/misc/lv_mem.c **** 
 185:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 186:Middlewares/lvgl/src/misc/lv_mem.c ****     void * new_p = lv_tlsf_realloc(tlsf, data_p, new_size);
 187:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 188:Middlewares/lvgl/src/misc/lv_mem.c ****     void * new_p = LV_MEM_CUSTOM_REALLOC(data_p, new_size);
 189:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 190:Middlewares/lvgl/src/misc/lv_mem.c ****     if(new_p == NULL) {
 191:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory");
 192:Middlewares/lvgl/src/misc/lv_mem.c ****         return NULL;
 193:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 194:Middlewares/lvgl/src/misc/lv_mem.c **** 
 195:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocated at %p", new_p);
 196:Middlewares/lvgl/src/misc/lv_mem.c ****     return new_p;
 197:Middlewares/lvgl/src/misc/lv_mem.c **** }
 198:Middlewares/lvgl/src/misc/lv_mem.c **** 
 199:Middlewares/lvgl/src/misc/lv_mem.c **** lv_res_t lv_mem_test(void)
 200:Middlewares/lvgl/src/misc/lv_mem.c **** {
 201:Middlewares/lvgl/src/misc/lv_mem.c ****     if(zero_mem != ZERO_MEM_SENTINEL) {
 202:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("zero_mem is written");
ARM GAS  /tmp/cc4bimKg.s 			page 5


 203:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_RES_INV;
 204:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 205:Middlewares/lvgl/src/misc/lv_mem.c **** 
 206:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 207:Middlewares/lvgl/src/misc/lv_mem.c ****     if(lv_tlsf_check(tlsf)) {
 208:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("failed");
 209:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_RES_INV;
 210:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 211:Middlewares/lvgl/src/misc/lv_mem.c **** 
 212:Middlewares/lvgl/src/misc/lv_mem.c ****     if (lv_tlsf_check_pool(lv_tlsf_get_pool(tlsf))) {
 213:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("pool failed");
 214:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_RES_INV;
 215:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 216:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 217:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("passed");
 218:Middlewares/lvgl/src/misc/lv_mem.c ****     return LV_RES_OK;
 219:Middlewares/lvgl/src/misc/lv_mem.c **** }
 220:Middlewares/lvgl/src/misc/lv_mem.c **** 
 221:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 222:Middlewares/lvgl/src/misc/lv_mem.c ****  * Give information about the work memory of dynamic allocation
 223:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param mon_p pointer to a dm_mon_p variable,
 224:Middlewares/lvgl/src/misc/lv_mem.c ****  *              the result of the analysis will be stored here
 225:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 226:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_monitor(lv_mem_monitor_t * mon_p)
 227:Middlewares/lvgl/src/misc/lv_mem.c **** {
 228:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Init the data*/
 229:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_memset(mon_p, 0, sizeof(lv_mem_monitor_t));
 230:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 231:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("begin");
 232:Middlewares/lvgl/src/misc/lv_mem.c **** 
 233:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_tlsf_walk_pool(lv_tlsf_get_pool(tlsf), lv_mem_walker, mon_p);
 234:Middlewares/lvgl/src/misc/lv_mem.c **** 
 235:Middlewares/lvgl/src/misc/lv_mem.c ****     mon_p->total_size = LV_MEM_SIZE;
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     mon_p->used_pct = 100 - (100U * mon_p->free_size) / mon_p->total_size;
 237:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = mon_p->free_biggest_size * 100U / mon_p->free_size;
 239:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 240:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 241:Middlewares/lvgl/src/misc/lv_mem.c ****     else {
 242:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 0; /*no fragmentation if all the RAM is used*/
 243:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 244:Middlewares/lvgl/src/misc/lv_mem.c **** 
 245:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("finished");
 246:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 247:Middlewares/lvgl/src/misc/lv_mem.c **** }
 248:Middlewares/lvgl/src/misc/lv_mem.c **** 
 249:Middlewares/lvgl/src/misc/lv_mem.c **** 
 250:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 251:Middlewares/lvgl/src/misc/lv_mem.c ****  * Get a temporal buffer with the given size.
 252:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param size the required size
 253:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 254:Middlewares/lvgl/src/misc/lv_mem.c **** void * lv_mem_buf_get(uint32_t size)
 255:Middlewares/lvgl/src/misc/lv_mem.c **** {
 256:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) return NULL;
 257:Middlewares/lvgl/src/misc/lv_mem.c **** 
 258:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("begin, getting %d bytes", size);
 259:Middlewares/lvgl/src/misc/lv_mem.c **** 
ARM GAS  /tmp/cc4bimKg.s 			page 6


 260:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Try to find a free buffer with suitable size*/
 261:Middlewares/lvgl/src/misc/lv_mem.c ****     int8_t i_guess = -1;
 262:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 263:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 264:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 LV_GC_ROOT(lv_mem_buf[i]).used = 1;
 266:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 267:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 268:Middlewares/lvgl/src/misc/lv_mem.c ****             else if(i_guess < 0) {
 269:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 270:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 271:Middlewares/lvgl/src/misc/lv_mem.c ****             /*If size of `i` is closer to `size` prefer it*/
 272:Middlewares/lvgl/src/misc/lv_mem.c ****             else if(LV_GC_ROOT(lv_mem_buf[i]).size < LV_GC_ROOT(lv_mem_buf[i_guess]).size) {
 273:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 274:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 275:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 276:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 277:Middlewares/lvgl/src/misc/lv_mem.c **** 
 278:Middlewares/lvgl/src/misc/lv_mem.c ****     if(i_guess >= 0) {
 279:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_GC_ROOT(lv_mem_buf[i_guess]).used = 1;
 280:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("returning already allocated buffer (buffer id: %d, address: %p)", i_guess, LV_GC
 281:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_GC_ROOT(lv_mem_buf[i_guess]).p;
 282:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 283:Middlewares/lvgl/src/misc/lv_mem.c **** 
 284:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Reallocate a free buffer*/
 285:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 286:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 287:Middlewares/lvgl/src/misc/lv_mem.c ****             /*if this fails you probably need to increase your LV_MEM_SIZE/heap size*/
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             void * buf = lv_mem_realloc(LV_GC_ROOT(lv_mem_buf[i]).p, size);
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
 290:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 291:Middlewares/lvgl/src/misc/lv_mem.c **** 
 292:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 1;
 293:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = size;
 294:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p    = buf;
 295:Middlewares/lvgl/src/misc/lv_mem.c ****             MEM_TRACE("allocated (buffer id: %d, address: %p)", i, LV_GC_ROOT(lv_mem_buf[i]).p);
 296:Middlewares/lvgl/src/misc/lv_mem.c ****             return LV_GC_ROOT(lv_mem_buf[i]).p;
 297:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 298:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 299:Middlewares/lvgl/src/misc/lv_mem.c **** 
 300:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_LOG_ERROR("no more buffers. (increase LV_MEM_BUF_MAX_NUM)");
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_ASSERT_MSG(false, "No more buffers. Increase LV_MEM_BUF_MAX_NUM.");
 302:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
 303:Middlewares/lvgl/src/misc/lv_mem.c **** }
 304:Middlewares/lvgl/src/misc/lv_mem.c **** 
 305:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 306:Middlewares/lvgl/src/misc/lv_mem.c ****  * Release a memory buffer
 307:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param p buffer to release
 308:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 309:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_buf_release(void * p)
 310:Middlewares/lvgl/src/misc/lv_mem.c **** {
 311:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("begin (address: %p)", p);
 312:Middlewares/lvgl/src/misc/lv_mem.c **** 
 313:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 314:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 315:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 316:Middlewares/lvgl/src/misc/lv_mem.c ****             return;
ARM GAS  /tmp/cc4bimKg.s 			page 7


 317:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 318:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 319:Middlewares/lvgl/src/misc/lv_mem.c **** 
 320:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_LOG_ERROR("p is not a known buffer")
 321:Middlewares/lvgl/src/misc/lv_mem.c **** }
 322:Middlewares/lvgl/src/misc/lv_mem.c **** 
 323:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 324:Middlewares/lvgl/src/misc/lv_mem.c ****  * Free all memory buffers
 325:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 326:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_buf_free_all(void)
 327:Middlewares/lvgl/src/misc/lv_mem.c **** {
 328:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 329:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 330:Middlewares/lvgl/src/misc/lv_mem.c ****             lv_mem_free(LV_GC_ROOT(lv_mem_buf[i]).p);
 331:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p = NULL;
 332:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 333:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = 0;
 334:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 335:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 336:Middlewares/lvgl/src/misc/lv_mem.c **** }
 337:Middlewares/lvgl/src/misc/lv_mem.c **** 
 338:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEMCPY_MEMSET_STD == 0
 339:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 340:Middlewares/lvgl/src/misc/lv_mem.c ****  * Same as `memcpy` but optimized for 4 byte operation.
 341:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param dst pointer to the destination buffer
 342:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param src pointer to the source buffer
 343:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param len number of byte to copy
 344:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 345:Middlewares/lvgl/src/misc/lv_mem.c **** LV_ATTRIBUTE_FAST_MEM void * lv_memcpy(void * dst, const void * src, size_t len)
 346:Middlewares/lvgl/src/misc/lv_mem.c **** {
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = dst;
 348:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 349:Middlewares/lvgl/src/misc/lv_mem.c **** 
 350:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_uintptr_t d_align = (lv_uintptr_t)d8 & ALIGN_MASK;
 351:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_uintptr_t s_align = (lv_uintptr_t)s8 & ALIGN_MASK;
 352:Middlewares/lvgl/src/misc/lv_mem.c **** 
 353:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Byte copy for unaligned memories*/
 354:Middlewares/lvgl/src/misc/lv_mem.c ****     if(s_align != d_align) {
 355:Middlewares/lvgl/src/misc/lv_mem.c ****         while(len > 32) {
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 360:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 361:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 362:Middlewares/lvgl/src/misc/lv_mem.c ****         while(len) {
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8
 364:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 365:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 366:Middlewares/lvgl/src/misc/lv_mem.c ****         return dst;
 367:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 368:Middlewares/lvgl/src/misc/lv_mem.c **** 
 369:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Make the memories aligned*/
 370:Middlewares/lvgl/src/misc/lv_mem.c ****     if(d_align) {
 371:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 372:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8;
ARM GAS  /tmp/cc4bimKg.s 			page 8


 374:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 375:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 376:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 377:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 378:Middlewares/lvgl/src/misc/lv_mem.c **** 
 379:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t * d32 = (uint32_t *)d8;
 380:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint32_t * s32 = (uint32_t *)s8;
 381:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 32) {
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(COPY32)
 383:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 384:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 385:Middlewares/lvgl/src/misc/lv_mem.c **** 
 386:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 4) {
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         COPY32;
 388:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 389:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 390:Middlewares/lvgl/src/misc/lv_mem.c **** 
 391:Middlewares/lvgl/src/misc/lv_mem.c ****     d8 = (uint8_t *)d32;
 392:Middlewares/lvgl/src/misc/lv_mem.c ****     s8 = (const uint8_t *)s32;
 393:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len) {
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         COPY8
 395:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 396:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 397:Middlewares/lvgl/src/misc/lv_mem.c **** 
 398:Middlewares/lvgl/src/misc/lv_mem.c ****     return dst;
 399:Middlewares/lvgl/src/misc/lv_mem.c **** }
 400:Middlewares/lvgl/src/misc/lv_mem.c **** 
 401:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 402:Middlewares/lvgl/src/misc/lv_mem.c ****  * Same as `memset` but optimized for 4 byte operation.
 403:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param dst pointer to the destination buffer
 404:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param v value to set [0..255]
 405:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param len number of byte to set
 406:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 407:Middlewares/lvgl/src/misc/lv_mem.c **** LV_ATTRIBUTE_FAST_MEM void lv_memset(void * dst, uint8_t v, size_t len)
 408:Middlewares/lvgl/src/misc/lv_mem.c **** {
 409:Middlewares/lvgl/src/misc/lv_mem.c **** 
 410:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
 411:Middlewares/lvgl/src/misc/lv_mem.c **** 
 412:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 413:Middlewares/lvgl/src/misc/lv_mem.c **** 
 414:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Make the address aligned*/
 415:Middlewares/lvgl/src/misc/lv_mem.c ****     if(d_align) {
 416:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 417:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 418:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(v);
 419:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 420:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 421:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 422:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 423:Middlewares/lvgl/src/misc/lv_mem.c **** 
 424:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t v32 = (uint32_t)v + ((uint32_t)v << 8) + ((uint32_t)v << 16) + ((uint32_t)v << 24);
 425:Middlewares/lvgl/src/misc/lv_mem.c **** 
 426:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t * d32 = (uint32_t *)d8;
 427:Middlewares/lvgl/src/misc/lv_mem.c **** 
 428:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 32) {
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
 430:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
ARM GAS  /tmp/cc4bimKg.s 			page 9


 431:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 432:Middlewares/lvgl/src/misc/lv_mem.c **** 
 433:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 4) {
 434:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(v32);
 435:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 436:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 437:Middlewares/lvgl/src/misc/lv_mem.c **** 
 438:Middlewares/lvgl/src/misc/lv_mem.c ****     d8 = (uint8_t *)d32;
 439:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len) {
 440:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(v);
 441:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 442:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 443:Middlewares/lvgl/src/misc/lv_mem.c **** }
 444:Middlewares/lvgl/src/misc/lv_mem.c **** 
 445:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 446:Middlewares/lvgl/src/misc/lv_mem.c ****  * Same as `memset(dst, 0x00, len)` but optimized for 4 byte operation.
 447:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param dst pointer to the destination buffer
 448:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param len number of byte to set
 449:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 450:Middlewares/lvgl/src/misc/lv_mem.c **** LV_ATTRIBUTE_FAST_MEM void lv_memset_00(void * dst, size_t len)
 451:Middlewares/lvgl/src/misc/lv_mem.c **** {
 452:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
 453:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 454:Middlewares/lvgl/src/misc/lv_mem.c **** 
 455:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Make the address aligned*/
 456:Middlewares/lvgl/src/misc/lv_mem.c ****     if(d_align) {
 457:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 458:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 459:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0);
 460:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 461:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 462:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 463:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 464:Middlewares/lvgl/src/misc/lv_mem.c **** 
 465:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t * d32 = (uint32_t *)d8;
 466:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 32) {
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0));
 468:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 469:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 470:Middlewares/lvgl/src/misc/lv_mem.c **** 
 471:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 4) {
 472:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(0);
 473:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 474:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 475:Middlewares/lvgl/src/misc/lv_mem.c **** 
 476:Middlewares/lvgl/src/misc/lv_mem.c ****     d8 = (uint8_t *)d32;
 477:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len) {
 478:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(0);
 479:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 480:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 481:Middlewares/lvgl/src/misc/lv_mem.c **** }
 482:Middlewares/lvgl/src/misc/lv_mem.c **** 
 483:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 484:Middlewares/lvgl/src/misc/lv_mem.c ****  * Same as `memset(dst, 0xFF, len)` but optimized for 4 byte operation.
 485:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param dst pointer to the destination buffer
 486:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param len number of byte to set
 487:Middlewares/lvgl/src/misc/lv_mem.c ****  */
ARM GAS  /tmp/cc4bimKg.s 			page 10


 488:Middlewares/lvgl/src/misc/lv_mem.c **** LV_ATTRIBUTE_FAST_MEM void lv_memset_ff(void * dst, size_t len)
 489:Middlewares/lvgl/src/misc/lv_mem.c **** {
 490:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
 491:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 492:Middlewares/lvgl/src/misc/lv_mem.c **** 
 493:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Make the address aligned*/
 494:Middlewares/lvgl/src/misc/lv_mem.c ****     if(d_align) {
 495:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 496:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 497:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0xFF);
 498:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 499:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 500:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 501:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 502:Middlewares/lvgl/src/misc/lv_mem.c **** 
 503:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t * d32 = (uint32_t *)d8;
 504:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 32) {
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0xFFFFFFFF));
 506:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 507:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 508:Middlewares/lvgl/src/misc/lv_mem.c **** 
 509:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 4) {
 510:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(0xFFFFFFFF);
 511:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 512:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 513:Middlewares/lvgl/src/misc/lv_mem.c **** 
 514:Middlewares/lvgl/src/misc/lv_mem.c ****     d8 = (uint8_t *)d32;
 515:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len) {
 516:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(0xFF);
 517:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 518:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 519:Middlewares/lvgl/src/misc/lv_mem.c **** }
 520:Middlewares/lvgl/src/misc/lv_mem.c **** 
 521:Middlewares/lvgl/src/misc/lv_mem.c **** #endif /*LV_MEMCPY_MEMSET_STD*/
 522:Middlewares/lvgl/src/misc/lv_mem.c **** 
 523:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
 524:Middlewares/lvgl/src/misc/lv_mem.c ****  *   STATIC FUNCTIONS
 525:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
 526:Middlewares/lvgl/src/misc/lv_mem.c **** 
 527:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 528:Middlewares/lvgl/src/misc/lv_mem.c **** static void lv_mem_walker(void * ptr, size_t size, int used, void * user)
 529:Middlewares/lvgl/src/misc/lv_mem.c **** {
  28              		.loc 1 529 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 530:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_UNUSED(ptr);
  33              		.loc 1 530 5 view .LVU1
 531:Middlewares/lvgl/src/misc/lv_mem.c **** 
 532:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_mem_monitor_t * mon_p = user;
  34              		.loc 1 532 5 view .LVU2
 533:Middlewares/lvgl/src/misc/lv_mem.c ****     if(used) {
  35              		.loc 1 533 5 view .LVU3
  36              		.loc 1 533 7 is_stmt 0 view .LVU4
  37 0000 1AB1     		cbz	r2, .L2
 534:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->used_cnt++;
ARM GAS  /tmp/cc4bimKg.s 			page 11


  38              		.loc 1 534 9 is_stmt 1 view .LVU5
  39              		.loc 1 534 14 is_stmt 0 view .LVU6
  40 0002 1A69     		ldr	r2, [r3, #16]
  41              	.LVL1:
  42              		.loc 1 534 24 view .LVU7
  43 0004 0132     		adds	r2, r2, #1
  44 0006 1A61     		str	r2, [r3, #16]
  45 0008 7047     		bx	lr
  46              	.LVL2:
  47              	.L2:
 535:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 536:Middlewares/lvgl/src/misc/lv_mem.c ****     else {
 537:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->free_cnt++;
  48              		.loc 1 537 9 is_stmt 1 view .LVU8
  49              		.loc 1 537 14 is_stmt 0 view .LVU9
  50 000a 5A68     		ldr	r2, [r3, #4]
  51              	.LVL3:
  52              		.loc 1 537 24 view .LVU10
  53 000c 0132     		adds	r2, r2, #1
  54 000e 5A60     		str	r2, [r3, #4]
 538:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->free_size += size;
  55              		.loc 1 538 9 is_stmt 1 view .LVU11
  56              		.loc 1 538 26 is_stmt 0 view .LVU12
  57 0010 9A68     		ldr	r2, [r3, #8]
  58 0012 0A44     		add	r2, r2, r1
  59 0014 9A60     		str	r2, [r3, #8]
 539:Middlewares/lvgl/src/misc/lv_mem.c ****         if(size > mon_p->free_biggest_size)
  60              		.loc 1 539 9 is_stmt 1 view .LVU13
  61              		.loc 1 539 24 is_stmt 0 view .LVU14
  62 0016 DA68     		ldr	r2, [r3, #12]
  63              		.loc 1 539 11 view .LVU15
  64 0018 8A42     		cmp	r2, r1
  65 001a 00D2     		bcs	.L1
 540:Middlewares/lvgl/src/misc/lv_mem.c ****             mon_p->free_biggest_size = size;
  66              		.loc 1 540 13 is_stmt 1 view .LVU16
  67              		.loc 1 540 38 is_stmt 0 view .LVU17
  68 001c D960     		str	r1, [r3, #12]
  69              	.L1:
 541:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 542:Middlewares/lvgl/src/misc/lv_mem.c **** }
  70              		.loc 1 542 1 view .LVU18
  71 001e 7047     		bx	lr
  72              		.cfi_endproc
  73              	.LFE37:
  75              		.section	.text.lv_mem_init,"ax",%progbits
  76              		.align	1
  77              		.global	lv_mem_init
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	lv_mem_init:
  83              	.LFB23:
  82:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
  84              		.loc 1 82 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc4bimKg.s 			page 12


  88 0000 08B5     		push	{r3, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 8
  91              		.cfi_offset 3, -8
  92              		.cfi_offset 14, -4
  87:Middlewares/lvgl/src/misc/lv_mem.c ****     tlsf = lv_tlsf_create_with_pool((void *)work_mem_int, LV_MEM_SIZE);
  93              		.loc 1 87 5 view .LVU20
  88:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  94              		.loc 1 88 5 view .LVU21
  88:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  95              		.loc 1 88 12 is_stmt 0 view .LVU22
  96 0002 4FF48041 		mov	r1, #16384
  97 0006 0348     		ldr	r0, .L6
  98 0008 FFF7FEFF 		bl	lv_tlsf_create_with_pool
  99              	.LVL4:
  88:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 100              		.loc 1 88 10 view .LVU23
 101 000c 024B     		ldr	r3, .L6+4
 102 000e 1860     		str	r0, [r3]
  97:Middlewares/lvgl/src/misc/lv_mem.c **** 
 103              		.loc 1 97 1 view .LVU24
 104 0010 08BD     		pop	{r3, pc}
 105              	.L7:
 106 0012 00BF     		.align	2
 107              	.L6:
 108 0014 00000000 		.word	work_mem_int.0
 109 0018 00000000 		.word	.LANCHOR0
 110              		.cfi_endproc
 111              	.LFE23:
 113              		.section	.text.lv_mem_deinit,"ax",%progbits
 114              		.align	1
 115              		.global	lv_mem_deinit
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 120              	lv_mem_deinit:
 121              	.LFB24:
 104:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 122              		.loc 1 104 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126 0000 08B5     		push	{r3, lr}
 127              	.LCFI1:
 128              		.cfi_def_cfa_offset 8
 129              		.cfi_offset 3, -8
 130              		.cfi_offset 14, -4
 106:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_mem_init();
 131              		.loc 1 106 5 view .LVU26
 132 0002 034B     		ldr	r3, .L10
 133 0004 1868     		ldr	r0, [r3]
 134 0006 FFF7FEFF 		bl	lv_tlsf_destroy
 135              	.LVL5:
 107:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 136              		.loc 1 107 5 view .LVU27
 137 000a FFF7FEFF 		bl	lv_mem_init
 138              	.LVL6:
ARM GAS  /tmp/cc4bimKg.s 			page 13


 109:Middlewares/lvgl/src/misc/lv_mem.c **** 
 139              		.loc 1 109 1 is_stmt 0 view .LVU28
 140 000e 08BD     		pop	{r3, pc}
 141              	.L11:
 142              		.align	2
 143              	.L10:
 144 0010 00000000 		.word	.LANCHOR0
 145              		.cfi_endproc
 146              	.LFE24:
 148              		.section	.text.lv_mem_free,"ax",%progbits
 149              		.align	1
 150              		.global	lv_mem_free
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	lv_mem_free:
 156              	.LVL7:
 157              	.LFB26:
 152:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("freeing %p", data);
 158              		.loc 1 152 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 152:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("freeing %p", data);
 162              		.loc 1 152 1 is_stmt 0 view .LVU30
 163 0000 08B5     		push	{r3, lr}
 164              	.LCFI2:
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 3, -8
 167              		.cfi_offset 14, -4
 153:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == &zero_mem) return;
 168              		.loc 1 153 34 is_stmt 1 view .LVU31
 154:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == NULL) return;
 169              		.loc 1 154 5 view .LVU32
 154:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == NULL) return;
 170              		.loc 1 154 7 is_stmt 0 view .LVU33
 171 0002 054B     		ldr	r3, .L15
 172 0004 9842     		cmp	r0, r3
 173 0006 05D0     		beq	.L12
 174 0008 0146     		mov	r1, r0
 155:Middlewares/lvgl/src/misc/lv_mem.c **** 
 175              		.loc 1 155 5 is_stmt 1 view .LVU34
 155:Middlewares/lvgl/src/misc/lv_mem.c **** 
 176              		.loc 1 155 7 is_stmt 0 view .LVU35
 177 000a 18B1     		cbz	r0, .L12
 161:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 178              		.loc 1 161 5 is_stmt 1 view .LVU36
 179 000c 034B     		ldr	r3, .L15+4
 180 000e 1868     		ldr	r0, [r3]
 181              	.LVL8:
 161:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 182              		.loc 1 161 5 is_stmt 0 view .LVU37
 183 0010 FFF7FEFF 		bl	lv_tlsf_free
 184              	.LVL9:
 185              	.L12:
 165:Middlewares/lvgl/src/misc/lv_mem.c **** 
 186              		.loc 1 165 1 view .LVU38
ARM GAS  /tmp/cc4bimKg.s 			page 14


 187 0014 08BD     		pop	{r3, pc}
 188              	.L16:
 189 0016 00BF     		.align	2
 190              	.L15:
 191 0018 00000000 		.word	.LANCHOR1
 192 001c 00000000 		.word	.LANCHOR0
 193              		.cfi_endproc
 194              	.LFE26:
 196              		.section	.text.lv_mem_test,"ax",%progbits
 197              		.align	1
 198              		.global	lv_mem_test
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 203              	lv_mem_test:
 204              	.LFB28:
 200:Middlewares/lvgl/src/misc/lv_mem.c ****     if(zero_mem != ZERO_MEM_SENTINEL) {
 205              		.loc 1 200 1 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209 0000 08B5     		push	{r3, lr}
 210              	.LCFI3:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 3, -8
 213              		.cfi_offset 14, -4
 201:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("zero_mem is written");
 214              		.loc 1 201 5 view .LVU40
 201:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("zero_mem is written");
 215              		.loc 1 201 17 is_stmt 0 view .LVU41
 216 0002 0C4B     		ldr	r3, .L25
 217 0004 1A68     		ldr	r2, [r3]
 201:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("zero_mem is written");
 218              		.loc 1 201 7 view .LVU42
 219 0006 0C4B     		ldr	r3, .L25+4
 220 0008 9A42     		cmp	r2, r3
 221 000a 01D0     		beq	.L23
 203:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 222              		.loc 1 203 16 view .LVU43
 223 000c 0020     		movs	r0, #0
 224              	.L18:
 219:Middlewares/lvgl/src/misc/lv_mem.c **** 
 225              		.loc 1 219 1 view .LVU44
 226 000e 08BD     		pop	{r3, pc}
 227              	.L23:
 207:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("failed");
 228              		.loc 1 207 5 is_stmt 1 view .LVU45
 207:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("failed");
 229              		.loc 1 207 8 is_stmt 0 view .LVU46
 230 0010 0A4B     		ldr	r3, .L25+8
 231 0012 1868     		ldr	r0, [r3]
 232 0014 FFF7FEFF 		bl	lv_tlsf_check
 233              	.LVL10:
 207:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("failed");
 234              		.loc 1 207 7 view .LVU47
 235 0018 08B1     		cbz	r0, .L24
 209:Middlewares/lvgl/src/misc/lv_mem.c ****     }
ARM GAS  /tmp/cc4bimKg.s 			page 15


 236              		.loc 1 209 16 view .LVU48
 237 001a 0020     		movs	r0, #0
 238 001c F7E7     		b	.L18
 239              	.L24:
 212:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("pool failed");
 240              		.loc 1 212 5 is_stmt 1 view .LVU49
 212:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("pool failed");
 241              		.loc 1 212 9 is_stmt 0 view .LVU50
 242 001e 074B     		ldr	r3, .L25+8
 243 0020 1868     		ldr	r0, [r3]
 244 0022 FFF7FEFF 		bl	lv_tlsf_get_pool
 245              	.LVL11:
 246 0026 FFF7FEFF 		bl	lv_tlsf_check_pool
 247              	.LVL12:
 212:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("pool failed");
 248              		.loc 1 212 8 view .LVU51
 249 002a 08B9     		cbnz	r0, .L21
 218:Middlewares/lvgl/src/misc/lv_mem.c **** }
 250              		.loc 1 218 12 view .LVU52
 251 002c 0120     		movs	r0, #1
 252 002e EEE7     		b	.L18
 253              	.L21:
 214:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 254              		.loc 1 214 16 view .LVU53
 255 0030 0020     		movs	r0, #0
 256 0032 ECE7     		b	.L18
 257              	.L26:
 258              		.align	2
 259              	.L25:
 260 0034 00000000 		.word	.LANCHOR1
 261 0038 D4C3B2A1 		.word	-1582119980
 262 003c 00000000 		.word	.LANCHOR0
 263              		.cfi_endproc
 264              	.LFE28:
 266              		.section	.text.lv_mem_buf_release,"ax",%progbits
 267              		.align	1
 268              		.global	lv_mem_buf_release
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	lv_mem_buf_release:
 274              	.LVL13:
 275              	.LFB31:
 310:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("begin (address: %p)", p);
 276              		.loc 1 310 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		@ link register save eliminated.
 311:Middlewares/lvgl/src/misc/lv_mem.c **** 
 281              		.loc 1 311 40 view .LVU55
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 282              		.loc 1 313 5 view .LVU56
 283              	.LBB2:
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 284              		.loc 1 313 9 view .LVU57
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
ARM GAS  /tmp/cc4bimKg.s 			page 16


 285              		.loc 1 313 17 is_stmt 0 view .LVU58
 286 0000 0023     		movs	r3, #0
 287              	.LVL14:
 288              	.L28:
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 289              		.loc 1 313 24 is_stmt 1 discriminator 1 view .LVU59
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 290              		.loc 1 313 5 is_stmt 0 discriminator 1 view .LVU60
 291 0002 0F2B     		cmp	r3, #15
 292 0004 10D8     		bhi	.L32
 314:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 293              		.loc 1 314 9 is_stmt 1 view .LVU61
 314:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 294              		.loc 1 314 37 is_stmt 0 view .LVU62
 295 0006 1946     		mov	r1, r3
 296 0008 084A     		ldr	r2, .L34
 297 000a 52F83320 		ldr	r2, [r2, r3, lsl #3]
 314:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 298              		.loc 1 314 11 view .LVU63
 299 000e 8242     		cmp	r2, r0
 300 0010 02D0     		beq	.L33
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 301              		.loc 1 313 48 is_stmt 1 discriminator 2 view .LVU64
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 302              		.loc 1 313 49 is_stmt 0 discriminator 2 view .LVU65
 303 0012 0133     		adds	r3, r3, #1
 304              	.LVL15:
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 305              		.loc 1 313 49 discriminator 2 view .LVU66
 306 0014 DBB2     		uxtb	r3, r3
 307              	.LVL16:
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 308              		.loc 1 313 49 discriminator 2 view .LVU67
 309 0016 F4E7     		b	.L28
 310              	.L33:
 315:Middlewares/lvgl/src/misc/lv_mem.c ****             return;
 311              		.loc 1 315 13 is_stmt 1 view .LVU68
 315:Middlewares/lvgl/src/misc/lv_mem.c ****             return;
 312              		.loc 1 315 44 is_stmt 0 view .LVU69
 313 0018 044B     		ldr	r3, .L34
 314              	.LVL17:
 315:Middlewares/lvgl/src/misc/lv_mem.c ****             return;
 315              		.loc 1 315 44 view .LVU70
 316 001a 03EBC101 		add	r1, r3, r1, lsl #3
 317 001e 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 318 0020 6FF30003 		bfc	r3, #0, #1
 319 0024 8B71     		strb	r3, [r1, #6]
 316:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 320              		.loc 1 316 13 is_stmt 1 view .LVU71
 321 0026 7047     		bx	lr
 322              	.LVL18:
 323              	.L32:
 316:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 324              		.loc 1 316 13 is_stmt 0 view .LVU72
 325              	.LBE2:
 321:Middlewares/lvgl/src/misc/lv_mem.c **** 
 326              		.loc 1 321 1 view .LVU73
ARM GAS  /tmp/cc4bimKg.s 			page 17


 327 0028 7047     		bx	lr
 328              	.L35:
 329 002a 00BF     		.align	2
 330              	.L34:
 331 002c 00000000 		.word	lv_mem_buf
 332              		.cfi_endproc
 333              	.LFE31:
 335              		.section	.text.lv_mem_buf_free_all,"ax",%progbits
 336              		.align	1
 337              		.global	lv_mem_buf_free_all
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	lv_mem_buf_free_all:
 343              	.LFB32:
 327:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 344              		.loc 1 327 1 is_stmt 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348 0000 10B5     		push	{r4, lr}
 349              	.LCFI4:
 350              		.cfi_def_cfa_offset 8
 351              		.cfi_offset 4, -8
 352              		.cfi_offset 14, -4
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 353              		.loc 1 328 5 view .LVU75
 354              	.LBB3:
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 355              		.loc 1 328 9 view .LVU76
 356              	.LVL19:
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 357              		.loc 1 328 17 is_stmt 0 view .LVU77
 358 0002 0024     		movs	r4, #0
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 359              		.loc 1 328 5 view .LVU78
 360 0004 01E0     		b	.L37
 361              	.LVL20:
 362              	.L38:
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 363              		.loc 1 328 48 is_stmt 1 discriminator 2 view .LVU79
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 364              		.loc 1 328 49 is_stmt 0 discriminator 2 view .LVU80
 365 0006 0134     		adds	r4, r4, #1
 366              	.LVL21:
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 367              		.loc 1 328 49 discriminator 2 view .LVU81
 368 0008 E4B2     		uxtb	r4, r4
 369              	.LVL22:
 370              	.L37:
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 371              		.loc 1 328 24 is_stmt 1 discriminator 1 view .LVU82
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 372              		.loc 1 328 5 is_stmt 0 discriminator 1 view .LVU83
 373 000a 0F2C     		cmp	r4, #15
 374 000c 12D8     		bhi	.L41
 329:Middlewares/lvgl/src/misc/lv_mem.c ****             lv_mem_free(LV_GC_ROOT(lv_mem_buf[i]).p);
ARM GAS  /tmp/cc4bimKg.s 			page 18


 375              		.loc 1 329 9 is_stmt 1 view .LVU84
 329:Middlewares/lvgl/src/misc/lv_mem.c ****             lv_mem_free(LV_GC_ROOT(lv_mem_buf[i]).p);
 376              		.loc 1 329 37 is_stmt 0 view .LVU85
 377 000e 0A4B     		ldr	r3, .L42
 378 0010 53F83400 		ldr	r0, [r3, r4, lsl #3]
 329:Middlewares/lvgl/src/misc/lv_mem.c ****             lv_mem_free(LV_GC_ROOT(lv_mem_buf[i]).p);
 379              		.loc 1 329 11 view .LVU86
 380 0014 0028     		cmp	r0, #0
 381 0016 F6D0     		beq	.L38
 330:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p = NULL;
 382              		.loc 1 330 13 is_stmt 1 view .LVU87
 383 0018 FFF7FEFF 		bl	lv_mem_free
 384              	.LVL23:
 331:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 385              		.loc 1 331 13 view .LVU88
 331:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 386              		.loc 1 331 41 is_stmt 0 view .LVU89
 387 001c 064B     		ldr	r3, .L42
 388 001e 0022     		movs	r2, #0
 389 0020 43F83420 		str	r2, [r3, r4, lsl #3]
 332:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = 0;
 390              		.loc 1 332 13 is_stmt 1 view .LVU90
 332:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = 0;
 391              		.loc 1 332 44 is_stmt 0 view .LVU91
 392 0024 03EBC403 		add	r3, r3, r4, lsl #3
 393 0028 9979     		ldrb	r1, [r3, #6]	@ zero_extendqisi2
 394 002a 62F30001 		bfi	r1, r2, #0, #1
 395 002e 9971     		strb	r1, [r3, #6]
 333:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 396              		.loc 1 333 13 is_stmt 1 view .LVU92
 333:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 397              		.loc 1 333 44 is_stmt 0 view .LVU93
 398 0030 9A80     		strh	r2, [r3, #4]	@ movhi
 399 0032 E8E7     		b	.L38
 400              	.L41:
 401              	.LBE3:
 336:Middlewares/lvgl/src/misc/lv_mem.c **** 
 402              		.loc 1 336 1 view .LVU94
 403 0034 10BD     		pop	{r4, pc}
 404              	.LVL24:
 405              	.L43:
 336:Middlewares/lvgl/src/misc/lv_mem.c **** 
 406              		.loc 1 336 1 view .LVU95
 407 0036 00BF     		.align	2
 408              	.L42:
 409 0038 00000000 		.word	lv_mem_buf
 410              		.cfi_endproc
 411              	.LFE32:
 413              		.section	.text.lv_memcpy,"ax",%progbits
 414              		.align	1
 415              		.global	lv_memcpy
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	lv_memcpy:
 421              	.LVL25:
 422              	.LFB33:
ARM GAS  /tmp/cc4bimKg.s 			page 19


 346:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = dst;
 423              		.loc 1 346 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 346:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = dst;
 428              		.loc 1 346 1 is_stmt 0 view .LVU97
 429 0000 10B4     		push	{r4}
 430              	.LCFI5:
 431              		.cfi_def_cfa_offset 4
 432              		.cfi_offset 4, -4
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 433              		.loc 1 347 5 is_stmt 1 view .LVU98
 434              	.LVL26:
 348:Middlewares/lvgl/src/misc/lv_mem.c **** 
 435              		.loc 1 348 5 view .LVU99
 350:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_uintptr_t s_align = (lv_uintptr_t)s8 & ALIGN_MASK;
 436              		.loc 1 350 5 view .LVU100
 350:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_uintptr_t s_align = (lv_uintptr_t)s8 & ALIGN_MASK;
 437              		.loc 1 350 18 is_stmt 0 view .LVU101
 438 0002 00F00703 		and	r3, r0, #7
 439              	.LVL27:
 351:Middlewares/lvgl/src/misc/lv_mem.c **** 
 440              		.loc 1 351 5 is_stmt 1 view .LVU102
 351:Middlewares/lvgl/src/misc/lv_mem.c **** 
 441              		.loc 1 351 18 is_stmt 0 view .LVU103
 442 0006 01F00704 		and	r4, r1, #7
 443              	.LVL28:
 354:Middlewares/lvgl/src/misc/lv_mem.c ****         while(len > 32) {
 444              		.loc 1 354 5 is_stmt 1 view .LVU104
 354:Middlewares/lvgl/src/misc/lv_mem.c ****         while(len > 32) {
 445              		.loc 1 354 7 is_stmt 0 view .LVU105
 446 000a A342     		cmp	r3, r4
 447 000c 40F09B80 		bne	.L60
 370:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 448              		.loc 1 370 5 is_stmt 1 view .LVU106
 370:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 449              		.loc 1 370 7 is_stmt 0 view .LVU107
 450 0010 002B     		cmp	r3, #0
 451 0012 00F0BA80 		beq	.L61
 371:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 452              		.loc 1 371 9 is_stmt 1 view .LVU108
 371:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 453              		.loc 1 371 17 is_stmt 0 view .LVU109
 454 0016 C3F1080C 		rsb	ip, r3, #8
 455              	.LVL29:
 372:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8;
 456              		.loc 1 372 9 is_stmt 1 view .LVU110
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 457              		.loc 1 347 15 is_stmt 0 view .LVU111
 458 001a 0346     		mov	r3, r0
 459              	.LVL30:
 460              	.L52:
 372:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8;
 461              		.loc 1 372 14 is_stmt 1 view .LVU112
 462 001c BCF1000F 		cmp	ip, #0
ARM GAS  /tmp/cc4bimKg.s 			page 20


 463 0020 18BF     		it	ne
 464 0022 002A     		cmpne	r2, #0
 465 0024 00F0AE80 		beq	.L54
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 466              		.loc 1 373 13 view .LVU113
 467 0028 11F8014B 		ldrb	r4, [r1], #1	@ zero_extendqisi2
 468              	.LVL31:
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 469              		.loc 1 373 13 is_stmt 0 view .LVU114
 470 002c 03F8014B 		strb	r4, [r3], #1
 471              	.LVL32:
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 472              		.loc 1 373 13 is_stmt 1 view .LVU115
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 473              		.loc 1 373 13 view .LVU116
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 474              		.loc 1 373 18 view .LVU117
 374:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 475              		.loc 1 374 13 view .LVU118
 374:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 476              		.loc 1 374 20 is_stmt 0 view .LVU119
 477 0030 0CF1FF3C 		add	ip, ip, #-1
 478              	.LVL33:
 375:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 479              		.loc 1 375 13 is_stmt 1 view .LVU120
 375:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 480              		.loc 1 375 16 is_stmt 0 view .LVU121
 481 0034 013A     		subs	r2, r2, #1
 482              	.LVL34:
 375:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 483              		.loc 1 375 16 view .LVU122
 484 0036 F1E7     		b	.L52
 485              	.LVL35:
 486              	.L47:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 487              		.loc 1 356 13 is_stmt 1 view .LVU123
 488 0038 91F800C0 		ldrb	ip, [r1]	@ zero_extendqisi2
 489 003c 83F800C0 		strb	ip, [r3]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 490              		.loc 1 356 13 view .LVU124
 491              	.LVL36:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 492              		.loc 1 356 13 view .LVU125
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 493              		.loc 1 356 13 view .LVU126
 494 0040 91F801C0 		ldrb	ip, [r1, #1]	@ zero_extendqisi2
 495 0044 83F801C0 		strb	ip, [r3, #1]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 496              		.loc 1 356 13 view .LVU127
 497              	.LVL37:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 498              		.loc 1 356 13 view .LVU128
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 499              		.loc 1 356 13 view .LVU129
 500 0048 91F802C0 		ldrb	ip, [r1, #2]	@ zero_extendqisi2
 501 004c 83F802C0 		strb	ip, [r3, #2]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
ARM GAS  /tmp/cc4bimKg.s 			page 21


 502              		.loc 1 356 13 view .LVU130
 503              	.LVL38:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 504              		.loc 1 356 13 view .LVU131
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 505              		.loc 1 356 13 view .LVU132
 506 0050 91F803C0 		ldrb	ip, [r1, #3]	@ zero_extendqisi2
 507 0054 83F803C0 		strb	ip, [r3, #3]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 508              		.loc 1 356 13 view .LVU133
 509              	.LVL39:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 510              		.loc 1 356 13 view .LVU134
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 511              		.loc 1 356 13 view .LVU135
 512 0058 91F804C0 		ldrb	ip, [r1, #4]	@ zero_extendqisi2
 513 005c 83F804C0 		strb	ip, [r3, #4]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 514              		.loc 1 356 13 view .LVU136
 515              	.LVL40:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 516              		.loc 1 356 13 view .LVU137
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 517              		.loc 1 356 13 view .LVU138
 518 0060 91F805C0 		ldrb	ip, [r1, #5]	@ zero_extendqisi2
 519 0064 83F805C0 		strb	ip, [r3, #5]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 520              		.loc 1 356 13 view .LVU139
 521              	.LVL41:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 522              		.loc 1 356 13 view .LVU140
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 523              		.loc 1 356 13 view .LVU141
 524 0068 91F806C0 		ldrb	ip, [r1, #6]	@ zero_extendqisi2
 525 006c 83F806C0 		strb	ip, [r3, #6]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 526              		.loc 1 356 13 view .LVU142
 527              	.LVL42:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 528              		.loc 1 356 13 view .LVU143
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 529              		.loc 1 356 13 view .LVU144
 530 0070 91F807C0 		ldrb	ip, [r1, #7]	@ zero_extendqisi2
 531 0074 83F807C0 		strb	ip, [r3, #7]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 532              		.loc 1 356 13 view .LVU145
 533              	.LVL43:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 534              		.loc 1 356 13 view .LVU146
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 535              		.loc 1 356 27 view .LVU147
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 536              		.loc 1 357 13 view .LVU148
 537 0078 91F808C0 		ldrb	ip, [r1, #8]	@ zero_extendqisi2
 538 007c 83F808C0 		strb	ip, [r3, #8]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 539              		.loc 1 357 13 view .LVU149
ARM GAS  /tmp/cc4bimKg.s 			page 22


 540              	.LVL44:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 541              		.loc 1 357 13 view .LVU150
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 542              		.loc 1 357 13 view .LVU151
 543 0080 91F809C0 		ldrb	ip, [r1, #9]	@ zero_extendqisi2
 544 0084 83F809C0 		strb	ip, [r3, #9]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 545              		.loc 1 357 13 view .LVU152
 546              	.LVL45:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 547              		.loc 1 357 13 view .LVU153
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 548              		.loc 1 357 13 view .LVU154
 549 0088 91F80AC0 		ldrb	ip, [r1, #10]	@ zero_extendqisi2
 550 008c 83F80AC0 		strb	ip, [r3, #10]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 551              		.loc 1 357 13 view .LVU155
 552              	.LVL46:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 553              		.loc 1 357 13 view .LVU156
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 554              		.loc 1 357 13 view .LVU157
 555 0090 91F80BC0 		ldrb	ip, [r1, #11]	@ zero_extendqisi2
 556 0094 83F80BC0 		strb	ip, [r3, #11]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 557              		.loc 1 357 13 view .LVU158
 558              	.LVL47:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 559              		.loc 1 357 13 view .LVU159
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 560              		.loc 1 357 13 view .LVU160
 561 0098 91F80CC0 		ldrb	ip, [r1, #12]	@ zero_extendqisi2
 562 009c 83F80CC0 		strb	ip, [r3, #12]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 563              		.loc 1 357 13 view .LVU161
 564              	.LVL48:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 565              		.loc 1 357 13 view .LVU162
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 566              		.loc 1 357 13 view .LVU163
 567 00a0 91F80DC0 		ldrb	ip, [r1, #13]	@ zero_extendqisi2
 568 00a4 83F80DC0 		strb	ip, [r3, #13]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 569              		.loc 1 357 13 view .LVU164
 570              	.LVL49:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 571              		.loc 1 357 13 view .LVU165
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 572              		.loc 1 357 13 view .LVU166
 573 00a8 91F80EC0 		ldrb	ip, [r1, #14]	@ zero_extendqisi2
 574 00ac 83F80EC0 		strb	ip, [r3, #14]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 575              		.loc 1 357 13 view .LVU167
 576              	.LVL50:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 577              		.loc 1 357 13 view .LVU168
ARM GAS  /tmp/cc4bimKg.s 			page 23


 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 578              		.loc 1 357 13 view .LVU169
 579 00b0 91F80FC0 		ldrb	ip, [r1, #15]	@ zero_extendqisi2
 580 00b4 83F80FC0 		strb	ip, [r3, #15]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 581              		.loc 1 357 13 view .LVU170
 582              	.LVL51:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 583              		.loc 1 357 13 view .LVU171
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 584              		.loc 1 357 27 view .LVU172
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 585              		.loc 1 358 13 view .LVU173
 586 00b8 91F810C0 		ldrb	ip, [r1, #16]	@ zero_extendqisi2
 587 00bc 83F810C0 		strb	ip, [r3, #16]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 588              		.loc 1 358 13 view .LVU174
 589              	.LVL52:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 590              		.loc 1 358 13 view .LVU175
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 591              		.loc 1 358 13 view .LVU176
 592 00c0 91F811C0 		ldrb	ip, [r1, #17]	@ zero_extendqisi2
 593 00c4 83F811C0 		strb	ip, [r3, #17]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 594              		.loc 1 358 13 view .LVU177
 595              	.LVL53:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 596              		.loc 1 358 13 view .LVU178
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 597              		.loc 1 358 13 view .LVU179
 598 00c8 91F812C0 		ldrb	ip, [r1, #18]	@ zero_extendqisi2
 599 00cc 83F812C0 		strb	ip, [r3, #18]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 600              		.loc 1 358 13 view .LVU180
 601              	.LVL54:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 602              		.loc 1 358 13 view .LVU181
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 603              		.loc 1 358 13 view .LVU182
 604 00d0 91F813C0 		ldrb	ip, [r1, #19]	@ zero_extendqisi2
 605 00d4 83F813C0 		strb	ip, [r3, #19]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 606              		.loc 1 358 13 view .LVU183
 607              	.LVL55:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 608              		.loc 1 358 13 view .LVU184
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 609              		.loc 1 358 13 view .LVU185
 610 00d8 91F814C0 		ldrb	ip, [r1, #20]	@ zero_extendqisi2
 611 00dc 83F814C0 		strb	ip, [r3, #20]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 612              		.loc 1 358 13 view .LVU186
 613              	.LVL56:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 614              		.loc 1 358 13 view .LVU187
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
ARM GAS  /tmp/cc4bimKg.s 			page 24


 615              		.loc 1 358 13 view .LVU188
 616 00e0 91F815C0 		ldrb	ip, [r1, #21]	@ zero_extendqisi2
 617 00e4 83F815C0 		strb	ip, [r3, #21]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 618              		.loc 1 358 13 view .LVU189
 619              	.LVL57:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 620              		.loc 1 358 13 view .LVU190
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 621              		.loc 1 358 13 view .LVU191
 622 00e8 91F816C0 		ldrb	ip, [r1, #22]	@ zero_extendqisi2
 623 00ec 83F816C0 		strb	ip, [r3, #22]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 624              		.loc 1 358 13 view .LVU192
 625              	.LVL58:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 626              		.loc 1 358 13 view .LVU193
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 627              		.loc 1 358 13 view .LVU194
 628 00f0 91F817C0 		ldrb	ip, [r1, #23]	@ zero_extendqisi2
 629 00f4 83F817C0 		strb	ip, [r3, #23]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 630              		.loc 1 358 13 view .LVU195
 631              	.LVL59:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 632              		.loc 1 358 13 view .LVU196
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 633              		.loc 1 358 27 view .LVU197
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 634              		.loc 1 359 13 view .LVU198
 635 00f8 91F818C0 		ldrb	ip, [r1, #24]	@ zero_extendqisi2
 636 00fc 83F818C0 		strb	ip, [r3, #24]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 637              		.loc 1 359 13 view .LVU199
 638              	.LVL60:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 639              		.loc 1 359 13 view .LVU200
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 640              		.loc 1 359 13 view .LVU201
 641 0100 91F819C0 		ldrb	ip, [r1, #25]	@ zero_extendqisi2
 642 0104 83F819C0 		strb	ip, [r3, #25]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 643              		.loc 1 359 13 view .LVU202
 644              	.LVL61:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 645              		.loc 1 359 13 view .LVU203
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 646              		.loc 1 359 13 view .LVU204
 647 0108 91F81AC0 		ldrb	ip, [r1, #26]	@ zero_extendqisi2
 648 010c 83F81AC0 		strb	ip, [r3, #26]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 649              		.loc 1 359 13 view .LVU205
 650              	.LVL62:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 651              		.loc 1 359 13 view .LVU206
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 652              		.loc 1 359 13 view .LVU207
ARM GAS  /tmp/cc4bimKg.s 			page 25


 653 0110 91F81BC0 		ldrb	ip, [r1, #27]	@ zero_extendqisi2
 654 0114 83F81BC0 		strb	ip, [r3, #27]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 655              		.loc 1 359 13 view .LVU208
 656              	.LVL63:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 657              		.loc 1 359 13 view .LVU209
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 658              		.loc 1 359 13 view .LVU210
 659 0118 91F81CC0 		ldrb	ip, [r1, #28]	@ zero_extendqisi2
 660 011c 83F81CC0 		strb	ip, [r3, #28]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 661              		.loc 1 359 13 view .LVU211
 662              	.LVL64:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 663              		.loc 1 359 13 view .LVU212
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 664              		.loc 1 359 13 view .LVU213
 665 0120 91F81DC0 		ldrb	ip, [r1, #29]	@ zero_extendqisi2
 666 0124 83F81DC0 		strb	ip, [r3, #29]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 667              		.loc 1 359 13 view .LVU214
 668              	.LVL65:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 669              		.loc 1 359 13 view .LVU215
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 670              		.loc 1 359 13 view .LVU216
 671 0128 91F81EC0 		ldrb	ip, [r1, #30]	@ zero_extendqisi2
 672 012c 83F81EC0 		strb	ip, [r3, #30]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 673              		.loc 1 359 13 view .LVU217
 674              	.LVL66:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 675              		.loc 1 359 13 view .LVU218
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 676              		.loc 1 359 13 view .LVU219
 677 0130 91F81FC0 		ldrb	ip, [r1, #31]	@ zero_extendqisi2
 678 0134 83F81FC0 		strb	ip, [r3, #31]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 679              		.loc 1 359 13 view .LVU220
 680 0138 2033     		adds	r3, r3, #32
 681              	.LVL67:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 682              		.loc 1 359 13 view .LVU221
 683 013a 2031     		adds	r1, r1, #32
 684              	.LVL68:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 685              		.loc 1 359 27 view .LVU222
 360:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 686              		.loc 1 360 13 view .LVU223
 360:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 687              		.loc 1 360 17 is_stmt 0 view .LVU224
 688 013c 203A     		subs	r2, r2, #32
 689              	.LVL69:
 690              	.L45:
 355:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 691              		.loc 1 355 14 is_stmt 1 view .LVU225
ARM GAS  /tmp/cc4bimKg.s 			page 26


 692 013e 202A     		cmp	r2, #32
 693 0140 3FF67AAF 		bhi	.L47
 355:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 694              		.loc 1 355 14 is_stmt 0 view .LVU226
 695 0144 06E0     		b	.L48
 696              	.LVL70:
 697              	.L60:
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 698              		.loc 1 347 15 view .LVU227
 699 0146 0346     		mov	r3, r0
 700              	.LVL71:
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 701              		.loc 1 347 15 view .LVU228
 702 0148 F9E7     		b	.L45
 703              	.LVL72:
 704              	.L49:
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 705              		.loc 1 363 13 is_stmt 1 view .LVU229
 706 014a 11F801CB 		ldrb	ip, [r1], #1	@ zero_extendqisi2
 707              	.LVL73:
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 708              		.loc 1 363 13 is_stmt 0 view .LVU230
 709 014e 03F801CB 		strb	ip, [r3], #1
 710              	.LVL74:
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 711              		.loc 1 363 13 is_stmt 1 view .LVU231
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 712              		.loc 1 363 13 view .LVU232
 364:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 713              		.loc 1 364 13 view .LVU233
 364:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 714              		.loc 1 364 16 is_stmt 0 view .LVU234
 715 0152 013A     		subs	r2, r2, #1
 716              	.LVL75:
 717              	.L48:
 362:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8
 718              		.loc 1 362 14 is_stmt 1 view .LVU235
 719 0154 002A     		cmp	r2, #0
 720 0156 F8D1     		bne	.L49
 721              	.LVL76:
 722              	.L50:
 399:Middlewares/lvgl/src/misc/lv_mem.c **** 
 723              		.loc 1 399 1 is_stmt 0 view .LVU236
 724 0158 5DF8044B 		ldr	r4, [sp], #4
 725              	.LCFI6:
 726              		.cfi_remember_state
 727              		.cfi_restore 4
 728              		.cfi_def_cfa_offset 0
 729 015c 7047     		bx	lr
 730              	.LVL77:
 731              	.L55:
 732              	.LCFI7:
 733              		.cfi_restore_state
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 734              		.loc 1 382 9 is_stmt 1 view .LVU237
 735 015e 0C68     		ldr	r4, [r1]
 736 0160 1C60     		str	r4, [r3]
ARM GAS  /tmp/cc4bimKg.s 			page 27


 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 737              		.loc 1 382 9 view .LVU238
 738              	.LVL78:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 739              		.loc 1 382 9 view .LVU239
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 740              		.loc 1 382 9 view .LVU240
 741 0162 4C68     		ldr	r4, [r1, #4]
 742 0164 5C60     		str	r4, [r3, #4]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 743              		.loc 1 382 9 view .LVU241
 744              	.LVL79:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 745              		.loc 1 382 9 view .LVU242
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 746              		.loc 1 382 9 view .LVU243
 747 0166 8C68     		ldr	r4, [r1, #8]
 748 0168 9C60     		str	r4, [r3, #8]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 749              		.loc 1 382 9 view .LVU244
 750              	.LVL80:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 751              		.loc 1 382 9 view .LVU245
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 752              		.loc 1 382 9 view .LVU246
 753 016a CC68     		ldr	r4, [r1, #12]
 754 016c DC60     		str	r4, [r3, #12]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 755              		.loc 1 382 9 view .LVU247
 756              	.LVL81:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 757              		.loc 1 382 9 view .LVU248
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 758              		.loc 1 382 9 view .LVU249
 759 016e 0C69     		ldr	r4, [r1, #16]
 760 0170 1C61     		str	r4, [r3, #16]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 761              		.loc 1 382 9 view .LVU250
 762              	.LVL82:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 763              		.loc 1 382 9 view .LVU251
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 764              		.loc 1 382 9 view .LVU252
 765 0172 4C69     		ldr	r4, [r1, #20]
 766 0174 5C61     		str	r4, [r3, #20]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 767              		.loc 1 382 9 view .LVU253
 768              	.LVL83:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 769              		.loc 1 382 9 view .LVU254
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 770              		.loc 1 382 9 view .LVU255
 771 0176 8C69     		ldr	r4, [r1, #24]
 772 0178 9C61     		str	r4, [r3, #24]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 773              		.loc 1 382 9 view .LVU256
 774              	.LVL84:
ARM GAS  /tmp/cc4bimKg.s 			page 28


 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 775              		.loc 1 382 9 view .LVU257
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 776              		.loc 1 382 9 view .LVU258
 777 017a CC69     		ldr	r4, [r1, #28]
 778 017c DC61     		str	r4, [r3, #28]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 779              		.loc 1 382 9 view .LVU259
 780 017e 2033     		adds	r3, r3, #32
 781              	.LVL85:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 782              		.loc 1 382 9 view .LVU260
 783 0180 2031     		adds	r1, r1, #32
 784              	.LVL86:
 383:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 785              		.loc 1 383 9 view .LVU261
 383:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 786              		.loc 1 383 13 is_stmt 0 view .LVU262
 787 0182 203A     		subs	r2, r2, #32
 788              	.LVL87:
 789              	.L54:
 381:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(COPY32)
 790              		.loc 1 381 10 is_stmt 1 view .LVU263
 791 0184 202A     		cmp	r2, #32
 792 0186 EAD8     		bhi	.L55
 381:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(COPY32)
 793              		.loc 1 381 10 is_stmt 0 view .LVU264
 794 0188 06E0     		b	.L56
 795              	.LVL88:
 796              	.L61:
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 797              		.loc 1 347 15 view .LVU265
 798 018a 0346     		mov	r3, r0
 799              	.LVL89:
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 800              		.loc 1 347 15 view .LVU266
 801 018c FAE7     		b	.L54
 802              	.LVL90:
 803              	.L57:
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 804              		.loc 1 387 9 is_stmt 1 view .LVU267
 805 018e 51F8044B 		ldr	r4, [r1], #4
 806              	.LVL91:
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 807              		.loc 1 387 9 is_stmt 0 view .LVU268
 808 0192 43F8044B 		str	r4, [r3], #4
 809              	.LVL92:
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 810              		.loc 1 387 9 is_stmt 1 view .LVU269
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 811              		.loc 1 387 9 view .LVU270
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 812              		.loc 1 387 15 view .LVU271
 388:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 813              		.loc 1 388 9 view .LVU272
 388:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 814              		.loc 1 388 13 is_stmt 0 view .LVU273
ARM GAS  /tmp/cc4bimKg.s 			page 29


 815 0196 043A     		subs	r2, r2, #4
 816              	.LVL93:
 817              	.L56:
 386:Middlewares/lvgl/src/misc/lv_mem.c ****         COPY32;
 818              		.loc 1 386 10 is_stmt 1 view .LVU274
 819 0198 042A     		cmp	r2, #4
 820 019a F8D8     		bhi	.L57
 821              	.LVL94:
 822              	.L58:
 393:Middlewares/lvgl/src/misc/lv_mem.c ****         COPY8
 823              		.loc 1 393 10 view .LVU275
 824 019c 002A     		cmp	r2, #0
 825 019e DBD0     		beq	.L50
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 826              		.loc 1 394 9 view .LVU276
 827 01a0 11F8014B 		ldrb	r4, [r1], #1	@ zero_extendqisi2
 828              	.LVL95:
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 829              		.loc 1 394 9 is_stmt 0 view .LVU277
 830 01a4 03F8014B 		strb	r4, [r3], #1
 831              	.LVL96:
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 832              		.loc 1 394 9 is_stmt 1 view .LVU278
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 833              		.loc 1 394 9 view .LVU279
 395:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 834              		.loc 1 395 9 view .LVU280
 395:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 835              		.loc 1 395 12 is_stmt 0 view .LVU281
 836 01a8 013A     		subs	r2, r2, #1
 837              	.LVL97:
 395:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 838              		.loc 1 395 12 view .LVU282
 839 01aa F7E7     		b	.L58
 840              		.cfi_endproc
 841              	.LFE33:
 843              		.section	.text.lv_memset,"ax",%progbits
 844              		.align	1
 845              		.global	lv_memset
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	lv_memset:
 851              	.LVL98:
 852              	.LFB34:
 408:Middlewares/lvgl/src/misc/lv_mem.c **** 
 853              		.loc 1 408 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
 410:Middlewares/lvgl/src/misc/lv_mem.c **** 
 858              		.loc 1 410 5 view .LVU284
 412:Middlewares/lvgl/src/misc/lv_mem.c **** 
 859              		.loc 1 412 5 view .LVU285
 415:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 860              		.loc 1 415 5 view .LVU286
ARM GAS  /tmp/cc4bimKg.s 			page 30


 415:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 861              		.loc 1 415 7 is_stmt 0 view .LVU287
 862 0000 10F00703 		ands	r3, r0, #7
 863              	.LVL99:
 415:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 864              		.loc 1 415 7 view .LVU288
 865 0004 0AD0     		beq	.L65
 416:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 866              		.loc 1 416 9 is_stmt 1 view .LVU289
 416:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 867              		.loc 1 416 17 is_stmt 0 view .LVU290
 868 0006 C3F10803 		rsb	r3, r3, #8
 869              	.LVL100:
 417:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(v);
 870              		.loc 1 417 9 is_stmt 1 view .LVU291
 871              	.L66:
 417:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(v);
 872              		.loc 1 417 14 view .LVU292
 873 000a 002B     		cmp	r3, #0
 874 000c 18BF     		it	ne
 875 000e 002A     		cmpne	r2, #0
 876 0010 04D0     		beq	.L65
 418:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 877              		.loc 1 418 13 view .LVU293
 878 0012 00F8011B 		strb	r1, [r0], #1
 879              	.LVL101:
 418:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 880              		.loc 1 418 13 view .LVU294
 418:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 881              		.loc 1 418 20 view .LVU295
 419:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 882              		.loc 1 419 13 view .LVU296
 419:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 883              		.loc 1 419 16 is_stmt 0 view .LVU297
 884 0016 013A     		subs	r2, r2, #1
 885              	.LVL102:
 420:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 886              		.loc 1 420 13 is_stmt 1 view .LVU298
 420:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 887              		.loc 1 420 20 is_stmt 0 view .LVU299
 888 0018 013B     		subs	r3, r3, #1
 889              	.LVL103:
 420:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 890              		.loc 1 420 20 view .LVU300
 891 001a F6E7     		b	.L66
 892              	.L65:
 424:Middlewares/lvgl/src/misc/lv_mem.c **** 
 893              		.loc 1 424 5 is_stmt 1 view .LVU301
 424:Middlewares/lvgl/src/misc/lv_mem.c **** 
 894              		.loc 1 424 32 is_stmt 0 view .LVU302
 895 001c 01EB0123 		add	r3, r1, r1, lsl #8
 896              	.LVL104:
 424:Middlewares/lvgl/src/misc/lv_mem.c **** 
 897              		.loc 1 424 53 view .LVU303
 898 0020 03EB0143 		add	r3, r3, r1, lsl #16
 424:Middlewares/lvgl/src/misc/lv_mem.c **** 
 899              		.loc 1 424 14 view .LVU304
ARM GAS  /tmp/cc4bimKg.s 			page 31


 900 0024 03EB0163 		add	r3, r3, r1, lsl #24
 901              	.LVL105:
 426:Middlewares/lvgl/src/misc/lv_mem.c **** 
 902              		.loc 1 426 5 is_stmt 1 view .LVU305
 428:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
 903              		.loc 1 428 5 view .LVU306
 428:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
 904              		.loc 1 428 10 is_stmt 0 view .LVU307
 905 0028 09E0     		b	.L68
 906              	.LVL106:
 907              	.L69:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 908              		.loc 1 429 9 is_stmt 1 view .LVU308
 909 002a 0360     		str	r3, [r0]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 910              		.loc 1 429 9 view .LVU309
 911              	.LVL107:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 912              		.loc 1 429 9 view .LVU310
 913 002c 4360     		str	r3, [r0, #4]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 914              		.loc 1 429 9 view .LVU311
 915              	.LVL108:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 916              		.loc 1 429 9 view .LVU312
 917 002e 8360     		str	r3, [r0, #8]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 918              		.loc 1 429 9 view .LVU313
 919              	.LVL109:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 920              		.loc 1 429 9 view .LVU314
 921 0030 C360     		str	r3, [r0, #12]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 922              		.loc 1 429 9 view .LVU315
 923              	.LVL110:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 924              		.loc 1 429 9 view .LVU316
 925 0032 0361     		str	r3, [r0, #16]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 926              		.loc 1 429 9 view .LVU317
 927              	.LVL111:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 928              		.loc 1 429 9 view .LVU318
 929 0034 4361     		str	r3, [r0, #20]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 930              		.loc 1 429 9 view .LVU319
 931              	.LVL112:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 932              		.loc 1 429 9 view .LVU320
 933 0036 8361     		str	r3, [r0, #24]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 934              		.loc 1 429 9 view .LVU321
 935              	.LVL113:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 936              		.loc 1 429 9 view .LVU322
 937 0038 C361     		str	r3, [r0, #28]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
ARM GAS  /tmp/cc4bimKg.s 			page 32


 938              		.loc 1 429 9 view .LVU323
 939 003a 2030     		adds	r0, r0, #32
 940              	.LVL114:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 941              		.loc 1 429 28 view .LVU324
 430:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 942              		.loc 1 430 9 view .LVU325
 430:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 943              		.loc 1 430 13 is_stmt 0 view .LVU326
 944 003c 203A     		subs	r2, r2, #32
 945              	.LVL115:
 946              	.L68:
 428:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
 947              		.loc 1 428 10 is_stmt 1 view .LVU327
 948 003e 202A     		cmp	r2, #32
 949 0040 F3D8     		bhi	.L69
 428:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
 950              		.loc 1 428 10 is_stmt 0 view .LVU328
 951 0042 02E0     		b	.L70
 952              	.L71:
 434:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 953              		.loc 1 434 9 is_stmt 1 view .LVU329
 954 0044 40F8043B 		str	r3, [r0], #4
 955              	.LVL116:
 434:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 956              		.loc 1 434 9 view .LVU330
 434:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 957              		.loc 1 434 19 view .LVU331
 435:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 958              		.loc 1 435 9 view .LVU332
 435:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 959              		.loc 1 435 13 is_stmt 0 view .LVU333
 960 0048 043A     		subs	r2, r2, #4
 961              	.LVL117:
 962              	.L70:
 433:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(v32);
 963              		.loc 1 433 10 is_stmt 1 view .LVU334
 964 004a 042A     		cmp	r2, #4
 965 004c FAD8     		bhi	.L71
 966              	.LVL118:
 967              	.L72:
 439:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(v);
 968              		.loc 1 439 10 view .LVU335
 969 004e 1AB1     		cbz	r2, .L74
 440:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 970              		.loc 1 440 9 view .LVU336
 971 0050 00F8011B 		strb	r1, [r0], #1
 972              	.LVL119:
 440:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 973              		.loc 1 440 9 view .LVU337
 440:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 974              		.loc 1 440 16 view .LVU338
 441:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 975              		.loc 1 441 9 view .LVU339
 441:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 976              		.loc 1 441 12 is_stmt 0 view .LVU340
 977 0054 013A     		subs	r2, r2, #1
ARM GAS  /tmp/cc4bimKg.s 			page 33


 978              	.LVL120:
 441:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 979              		.loc 1 441 12 view .LVU341
 980 0056 FAE7     		b	.L72
 981              	.L74:
 443:Middlewares/lvgl/src/misc/lv_mem.c **** 
 982              		.loc 1 443 1 view .LVU342
 983 0058 7047     		bx	lr
 984              		.cfi_endproc
 985              	.LFE34:
 987              		.section	.text.lv_mem_monitor,"ax",%progbits
 988              		.align	1
 989              		.global	lv_mem_monitor
 990              		.syntax unified
 991              		.thumb
 992              		.thumb_func
 994              	lv_mem_monitor:
 995              	.LVL121:
 996              	.LFB29:
 227:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Init the data*/
 997              		.loc 1 227 1 is_stmt 1 view -0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 227:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Init the data*/
 1001              		.loc 1 227 1 is_stmt 0 view .LVU344
 1002 0000 10B5     		push	{r4, lr}
 1003              	.LCFI8:
 1004              		.cfi_def_cfa_offset 8
 1005              		.cfi_offset 4, -8
 1006              		.cfi_offset 14, -4
 1007 0002 0446     		mov	r4, r0
 229:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 1008              		.loc 1 229 5 is_stmt 1 view .LVU345
 1009 0004 1C22     		movs	r2, #28
 1010 0006 0021     		movs	r1, #0
 1011 0008 FFF7FEFF 		bl	lv_memset
 1012              	.LVL122:
 231:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1013              		.loc 1 231 23 view .LVU346
 233:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1014              		.loc 1 233 5 view .LVU347
 1015 000c 114B     		ldr	r3, .L79
 1016 000e 1868     		ldr	r0, [r3]
 1017 0010 FFF7FEFF 		bl	lv_tlsf_get_pool
 1018              	.LVL123:
 1019 0014 2246     		mov	r2, r4
 1020 0016 1049     		ldr	r1, .L79+4
 1021 0018 FFF7FEFF 		bl	lv_tlsf_walk_pool
 1022              	.LVL124:
 235:Middlewares/lvgl/src/misc/lv_mem.c ****     mon_p->used_pct = 100 - (100U * mon_p->free_size) / mon_p->total_size;
 1023              		.loc 1 235 5 view .LVU348
 235:Middlewares/lvgl/src/misc/lv_mem.c ****     mon_p->used_pct = 100 - (100U * mon_p->free_size) / mon_p->total_size;
 1024              		.loc 1 235 23 is_stmt 0 view .LVU349
 1025 001c 4FF48043 		mov	r3, #16384
 1026 0020 2360     		str	r3, [r4]
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
ARM GAS  /tmp/cc4bimKg.s 			page 34


 1027              		.loc 1 236 5 is_stmt 1 view .LVU350
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1028              		.loc 1 236 42 is_stmt 0 view .LVU351
 1029 0022 A168     		ldr	r1, [r4, #8]
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1030              		.loc 1 236 35 view .LVU352
 1031 0024 6423     		movs	r3, #100
 1032 0026 01FB03F3 		mul	r3, r1, r3
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1033              		.loc 1 236 55 view .LVU353
 1034 002a 9B0B     		lsrs	r3, r3, #14
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1035              		.loc 1 236 27 view .LVU354
 1036 002c C3F16403 		rsb	r3, r3, #100
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1037              		.loc 1 236 21 view .LVU355
 1038 0030 2376     		strb	r3, [r4, #24]
 237:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = mon_p->free_biggest_size * 100U / mon_p->free_size;
 1039              		.loc 1 237 5 is_stmt 1 view .LVU356
 237:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = mon_p->free_biggest_size * 100U / mon_p->free_size;
 1040              		.loc 1 237 7 is_stmt 0 view .LVU357
 1041 0032 59B1     		cbz	r1, .L76
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1042              		.loc 1 238 9 is_stmt 1 view .LVU358
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1043              		.loc 1 238 32 is_stmt 0 view .LVU359
 1044 0034 E268     		ldr	r2, [r4, #12]
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1045              		.loc 1 238 52 view .LVU360
 1046 0036 6423     		movs	r3, #100
 1047 0038 02FB03F3 		mul	r3, r2, r3
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1048              		.loc 1 238 59 view .LVU361
 1049 003c B3FBF1F3 		udiv	r3, r3, r1
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1050              		.loc 1 238 25 view .LVU362
 1051 0040 DBB2     		uxtb	r3, r3
 1052 0042 6376     		strb	r3, [r4, #25]
 239:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1053              		.loc 1 239 9 is_stmt 1 view .LVU363
 239:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1054              		.loc 1 239 31 is_stmt 0 view .LVU364
 1055 0044 C3F16403 		rsb	r3, r3, #100
 239:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1056              		.loc 1 239 25 view .LVU365
 1057 0048 6376     		strb	r3, [r4, #25]
 1058              	.L75:
 247:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1059              		.loc 1 247 1 view .LVU366
 1060 004a 10BD     		pop	{r4, pc}
 1061              	.LVL125:
 1062              	.L76:
 242:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1063              		.loc 1 242 9 is_stmt 1 view .LVU367
 242:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1064              		.loc 1 242 25 is_stmt 0 view .LVU368
 1065 004c 0023     		movs	r3, #0
ARM GAS  /tmp/cc4bimKg.s 			page 35


 1066 004e 6376     		strb	r3, [r4, #25]
 245:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 1067              		.loc 1 245 26 is_stmt 1 view .LVU369
 247:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1068              		.loc 1 247 1 is_stmt 0 view .LVU370
 1069 0050 FBE7     		b	.L75
 1070              	.L80:
 1071 0052 00BF     		.align	2
 1072              	.L79:
 1073 0054 00000000 		.word	.LANCHOR0
 1074 0058 00000000 		.word	lv_mem_walker
 1075              		.cfi_endproc
 1076              	.LFE29:
 1078              		.section	.text.lv_mem_alloc,"ax",%progbits
 1079              		.align	1
 1080              		.global	lv_mem_alloc
 1081              		.syntax unified
 1082              		.thumb
 1083              		.thumb_func
 1085              	lv_mem_alloc:
 1086              	.LVL126:
 1087              	.LFB25:
 117:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocating %d bytes", size);
 1088              		.loc 1 117 1 is_stmt 1 view -0
 1089              		.cfi_startproc
 1090              		@ args = 0, pretend = 0, frame = 32
 1091              		@ frame_needed = 0, uses_anonymous_args = 0
 117:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocating %d bytes", size);
 1092              		.loc 1 117 1 is_stmt 0 view .LVU372
 1093 0000 10B5     		push	{r4, lr}
 1094              	.LCFI9:
 1095              		.cfi_def_cfa_offset 8
 1096              		.cfi_offset 4, -8
 1097              		.cfi_offset 14, -4
 1098 0002 88B0     		sub	sp, sp, #32
 1099              	.LCFI10:
 1100              		.cfi_def_cfa_offset 40
 118:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) {
 1101              		.loc 1 118 43 is_stmt 1 view .LVU373
 119:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 1102              		.loc 1 119 5 view .LVU374
 119:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 1103              		.loc 1 119 7 is_stmt 0 view .LVU375
 1104 0004 18B9     		cbnz	r0, .L85
 121:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1105              		.loc 1 121 16 view .LVU376
 1106 0006 084C     		ldr	r4, .L86
 1107              	.LVL127:
 1108              	.L81:
 145:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1109              		.loc 1 145 1 view .LVU377
 1110 0008 2046     		mov	r0, r4
 1111 000a 08B0     		add	sp, sp, #32
 1112              	.LCFI11:
 1113              		.cfi_remember_state
 1114              		.cfi_def_cfa_offset 8
 1115              		@ sp needed
ARM GAS  /tmp/cc4bimKg.s 			page 36


 1116 000c 10BD     		pop	{r4, pc}
 1117              	.LVL128:
 1118              	.L85:
 1119              	.LCFI12:
 1120              		.cfi_restore_state
 145:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1121              		.loc 1 145 1 view .LVU378
 1122 000e 0146     		mov	r1, r0
 125:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1123              		.loc 1 125 5 is_stmt 1 view .LVU379
 125:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1124              		.loc 1 125 20 is_stmt 0 view .LVU380
 1125 0010 064B     		ldr	r3, .L86+4
 1126 0012 1868     		ldr	r0, [r3]
 1127              	.LVL129:
 125:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1128              		.loc 1 125 20 view .LVU381
 1129 0014 FFF7FEFF 		bl	lv_tlsf_malloc
 1130              	.LVL130:
 134:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory (%d bytes)", size);
 1131              		.loc 1 134 5 is_stmt 1 view .LVU382
 134:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory (%d bytes)", size);
 1132              		.loc 1 134 7 is_stmt 0 view .LVU383
 1133 0018 0446     		mov	r4, r0
 1134 001a 0028     		cmp	r0, #0
 1135 001c F4D1     		bne	.L81
 1136              	.LBB4:
 135:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_monitor_t mon;
 1137              		.loc 1 135 66 is_stmt 1 view .LVU384
 136:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_monitor(&mon);
 1138              		.loc 1 136 9 view .LVU385
 137:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("used: %6d (%3d %%), frag: %3d %%, biggest free: %6d",
 1139              		.loc 1 137 9 view .LVU386
 1140 001e 01A8     		add	r0, sp, #4
 1141              	.LVL131:
 137:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("used: %6d (%3d %%), frag: %3d %%, biggest free: %6d",
 1142              		.loc 1 137 9 is_stmt 0 view .LVU387
 1143 0020 FFF7FEFF 		bl	lv_mem_monitor
 1144              	.LVL132:
 140:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1145              		.loc 1 140 43 is_stmt 1 view .LVU388
 1146 0024 F0E7     		b	.L81
 1147              	.L87:
 1148 0026 00BF     		.align	2
 1149              	.L86:
 1150 0028 00000000 		.word	.LANCHOR1
 1151 002c 00000000 		.word	.LANCHOR0
 1152              	.LBE4:
 1153              		.cfi_endproc
 1154              	.LFE25:
 1156              		.section	.text.lv_mem_realloc,"ax",%progbits
 1157              		.align	1
 1158              		.global	lv_mem_realloc
 1159              		.syntax unified
 1160              		.thumb
 1161              		.thumb_func
 1163              	lv_mem_realloc:
ARM GAS  /tmp/cc4bimKg.s 			page 37


 1164              	.LVL133:
 1165              	.LFB27:
 175:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("reallocating %p with %d size", data_p, new_size);
 1166              		.loc 1 175 1 view -0
 1167              		.cfi_startproc
 1168              		@ args = 0, pretend = 0, frame = 0
 1169              		@ frame_needed = 0, uses_anonymous_args = 0
 175:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("reallocating %p with %d size", data_p, new_size);
 1170              		.loc 1 175 1 is_stmt 0 view .LVU390
 1171 0000 08B5     		push	{r3, lr}
 1172              	.LCFI13:
 1173              		.cfi_def_cfa_offset 8
 1174              		.cfi_offset 3, -8
 1175              		.cfi_offset 14, -4
 176:Middlewares/lvgl/src/misc/lv_mem.c ****     if(new_size == 0) {
 1176              		.loc 1 176 64 is_stmt 1 view .LVU391
 177:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 1177              		.loc 1 177 5 view .LVU392
 177:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 1178              		.loc 1 177 7 is_stmt 0 view .LVU393
 1179 0002 49B1     		cbz	r1, .L93
 1180 0004 0A46     		mov	r2, r1
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1181              		.loc 1 183 5 is_stmt 1 view .LVU394
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1182              		.loc 1 183 7 is_stmt 0 view .LVU395
 1183 0006 084B     		ldr	r3, .L95
 1184 0008 9842     		cmp	r0, r3
 1185 000a 09D0     		beq	.L94
 186:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1186              		.loc 1 186 5 is_stmt 1 view .LVU396
 186:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1187              		.loc 1 186 20 is_stmt 0 view .LVU397
 1188 000c 0146     		mov	r1, r0
 1189              	.LVL134:
 186:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1190              		.loc 1 186 20 view .LVU398
 1191 000e 074B     		ldr	r3, .L95+4
 1192 0010 1868     		ldr	r0, [r3]
 1193              	.LVL135:
 186:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1194              		.loc 1 186 20 view .LVU399
 1195 0012 FFF7FEFF 		bl	lv_tlsf_realloc
 1196              	.LVL136:
 190:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory");
 1197              		.loc 1 190 5 is_stmt 1 view .LVU400
 1198              	.L88:
 197:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1199              		.loc 1 197 1 is_stmt 0 view .LVU401
 1200 0016 08BD     		pop	{r3, pc}
 1201              	.LVL137:
 1202              	.L93:
 178:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_free(data_p);
 1203              		.loc 1 178 36 is_stmt 1 view .LVU402
 179:Middlewares/lvgl/src/misc/lv_mem.c ****         return &zero_mem;
 1204              		.loc 1 179 9 view .LVU403
 1205 0018 FFF7FEFF 		bl	lv_mem_free
ARM GAS  /tmp/cc4bimKg.s 			page 38


 1206              	.LVL138:
 180:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1207              		.loc 1 180 9 view .LVU404
 180:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1208              		.loc 1 180 16 is_stmt 0 view .LVU405
 1209 001c 0248     		ldr	r0, .L95
 1210 001e FAE7     		b	.L88
 1211              	.LVL139:
 1212              	.L94:
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1213              		.loc 1 183 29 is_stmt 1 discriminator 1 view .LVU406
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1214              		.loc 1 183 36 is_stmt 0 discriminator 1 view .LVU407
 1215 0020 0846     		mov	r0, r1
 1216              	.LVL140:
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1217              		.loc 1 183 36 discriminator 1 view .LVU408
 1218 0022 FFF7FEFF 		bl	lv_mem_alloc
 1219              	.LVL141:
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1220              		.loc 1 183 36 discriminator 1 view .LVU409
 1221 0026 F6E7     		b	.L88
 1222              	.L96:
 1223              		.align	2
 1224              	.L95:
 1225 0028 00000000 		.word	.LANCHOR1
 1226 002c 00000000 		.word	.LANCHOR0
 1227              		.cfi_endproc
 1228              	.LFE27:
 1230              		.section	.text.lv_mem_buf_get,"ax",%progbits
 1231              		.align	1
 1232              		.global	lv_mem_buf_get
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	lv_mem_buf_get:
 1238              	.LVL142:
 1239              	.LFB30:
 255:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) return NULL;
 1240              		.loc 1 255 1 is_stmt 1 view -0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 0
 1243              		@ frame_needed = 0, uses_anonymous_args = 0
 256:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1244              		.loc 1 256 5 view .LVU411
 256:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1245              		.loc 1 256 7 is_stmt 0 view .LVU412
 1246 0000 0028     		cmp	r0, #0
 1247 0002 5BD0     		beq	.L110
 255:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) return NULL;
 1248              		.loc 1 255 1 view .LVU413
 1249 0004 38B5     		push	{r3, r4, r5, lr}
 1250              	.LCFI14:
 1251              		.cfi_def_cfa_offset 16
 1252              		.cfi_offset 3, -16
 1253              		.cfi_offset 4, -12
 1254              		.cfi_offset 5, -8
ARM GAS  /tmp/cc4bimKg.s 			page 39


 1255              		.cfi_offset 14, -4
 1256 0006 0446     		mov	r4, r0
 1257              	.LBB5:
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1258              		.loc 1 262 17 view .LVU414
 1259 0008 0023     		movs	r3, #0
 1260              	.LBE5:
 261:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 1261              		.loc 1 261 12 view .LVU415
 1262 000a 4FF0FF30 		mov	r0, #-1
 1263              	.LVL143:
 261:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 1264              		.loc 1 261 12 view .LVU416
 1265 000e 0CE0     		b	.L99
 1266              	.LVL144:
 1267              	.L117:
 1268              	.LBB6:
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 1269              		.loc 1 265 17 is_stmt 1 view .LVU417
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 1270              		.loc 1 265 48 is_stmt 0 view .LVU418
 1271 0010 2B4A     		ldr	r2, .L121
 1272 0012 02EBC300 		add	r0, r2, r3, lsl #3
 1273              	.LVL145:
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 1274              		.loc 1 265 48 view .LVU419
 1275 0016 8379     		ldrb	r3, [r0, #6]	@ zero_extendqisi2
 1276              	.LVL146:
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 1277              		.loc 1 265 48 view .LVU420
 1278 0018 43F00103 		orr	r3, r3, #1
 1279 001c 8371     		strb	r3, [r0, #6]
 266:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1280              		.loc 1 266 17 is_stmt 1 view .LVU421
 266:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1281              		.loc 1 266 49 is_stmt 0 view .LVU422
 1282 001e 52F83100 		ldr	r0, [r2, r1, lsl #3]
 1283 0022 36E0     		b	.L97
 1284              	.LVL147:
 1285              	.L118:
 269:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1286              		.loc 1 269 17 is_stmt 1 view .LVU423
 269:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1287              		.loc 1 269 25 is_stmt 0 view .LVU424
 1288 0024 58B2     		sxtb	r0, r3
 1289              	.LVL148:
 1290              	.L100:
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1291              		.loc 1 262 48 is_stmt 1 discriminator 2 view .LVU425
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1292              		.loc 1 262 49 is_stmt 0 discriminator 2 view .LVU426
 1293 0026 0133     		adds	r3, r3, #1
 1294              	.LVL149:
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1295              		.loc 1 262 49 discriminator 2 view .LVU427
 1296 0028 DBB2     		uxtb	r3, r3
 1297              	.LVL150:
ARM GAS  /tmp/cc4bimKg.s 			page 40


 1298              	.L99:
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1299              		.loc 1 262 24 is_stmt 1 discriminator 1 view .LVU428
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1300              		.loc 1 262 5 is_stmt 0 discriminator 1 view .LVU429
 1301 002a 0F2B     		cmp	r3, #15
 1302 002c 18D8     		bhi	.L116
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1303              		.loc 1 263 9 is_stmt 1 view .LVU430
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1304              		.loc 1 263 37 is_stmt 0 view .LVU431
 1305 002e 1946     		mov	r1, r3
 1306 0030 234A     		ldr	r2, .L121
 1307 0032 02EBC302 		add	r2, r2, r3, lsl #3
 1308 0036 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1309              		.loc 1 263 11 view .LVU432
 1310 0038 12F0010F 		tst	r2, #1
 1311 003c F3D1     		bne	.L100
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1312              		.loc 1 263 76 discriminator 1 view .LVU433
 1313 003e 204A     		ldr	r2, .L121
 1314 0040 02EBC302 		add	r2, r2, r3, lsl #3
 1315 0044 9288     		ldrh	r2, [r2, #4]
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1316              		.loc 1 263 48 discriminator 1 view .LVU434
 1317 0046 A242     		cmp	r2, r4
 1318 0048 EDD3     		bcc	.L100
 264:Middlewares/lvgl/src/misc/lv_mem.c ****                 LV_GC_ROOT(lv_mem_buf[i]).used = 1;
 1319              		.loc 1 264 13 is_stmt 1 view .LVU435
 264:Middlewares/lvgl/src/misc/lv_mem.c ****                 LV_GC_ROOT(lv_mem_buf[i]).used = 1;
 1320              		.loc 1 264 15 is_stmt 0 view .LVU436
 1321 004a E1D0     		beq	.L117
 268:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1322              		.loc 1 268 18 is_stmt 1 view .LVU437
 268:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1323              		.loc 1 268 20 is_stmt 0 view .LVU438
 1324 004c 0028     		cmp	r0, #0
 1325 004e E9DB     		blt	.L118
 272:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1326              		.loc 1 272 18 is_stmt 1 view .LVU439
 272:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1327              		.loc 1 272 85 is_stmt 0 view .LVU440
 1328 0050 1B49     		ldr	r1, .L121
 1329 0052 01EBC001 		add	r1, r1, r0, lsl #3
 1330 0056 8988     		ldrh	r1, [r1, #4]
 272:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1331              		.loc 1 272 20 view .LVU441
 1332 0058 8A42     		cmp	r2, r1
 1333 005a E4D2     		bcs	.L100
 273:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1334              		.loc 1 273 17 is_stmt 1 view .LVU442
 273:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1335              		.loc 1 273 25 is_stmt 0 view .LVU443
 1336 005c 58B2     		sxtb	r0, r3
 1337              	.LVL151:
 273:Middlewares/lvgl/src/misc/lv_mem.c ****             }
ARM GAS  /tmp/cc4bimKg.s 			page 41


 1338              		.loc 1 273 25 view .LVU444
 1339 005e E2E7     		b	.L100
 1340              	.L116:
 273:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1341              		.loc 1 273 25 view .LVU445
 1342              	.LBE6:
 278:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_GC_ROOT(lv_mem_buf[i_guess]).used = 1;
 1343              		.loc 1 278 5 is_stmt 1 view .LVU446
 278:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_GC_ROOT(lv_mem_buf[i_guess]).used = 1;
 1344              		.loc 1 278 7 is_stmt 0 view .LVU447
 1345 0060 0028     		cmp	r0, #0
 1346 0062 0DDA     		bge	.L119
 1347              	.LBB7:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1348              		.loc 1 285 17 view .LVU448
 1349 0064 0023     		movs	r3, #0
 1350              	.LVL152:
 1351              	.L104:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1352              		.loc 1 285 24 is_stmt 1 discriminator 1 view .LVU449
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1353              		.loc 1 285 5 is_stmt 0 discriminator 1 view .LVU450
 1354 0066 0F2B     		cmp	r3, #15
 1355 0068 27D8     		bhi	.L109
 286:Middlewares/lvgl/src/misc/lv_mem.c ****             /*if this fails you probably need to increase your LV_MEM_SIZE/heap size*/
 1356              		.loc 1 286 9 is_stmt 1 view .LVU451
 286:Middlewares/lvgl/src/misc/lv_mem.c ****             /*if this fails you probably need to increase your LV_MEM_SIZE/heap size*/
 1357              		.loc 1 286 37 is_stmt 0 view .LVU452
 1358 006a 1D46     		mov	r5, r3
 1359 006c 144A     		ldr	r2, .L121
 1360 006e 02EBC302 		add	r2, r2, r3, lsl #3
 1361 0072 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 286:Middlewares/lvgl/src/misc/lv_mem.c ****             /*if this fails you probably need to increase your LV_MEM_SIZE/heap size*/
 1362              		.loc 1 286 11 view .LVU453
 1363 0074 12F0010F 		tst	r2, #1
 1364 0078 0CD0     		beq	.L120
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1365              		.loc 1 285 48 is_stmt 1 discriminator 2 view .LVU454
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1366              		.loc 1 285 49 is_stmt 0 discriminator 2 view .LVU455
 1367 007a 0133     		adds	r3, r3, #1
 1368              	.LVL153:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1369              		.loc 1 285 49 discriminator 2 view .LVU456
 1370 007c DBB2     		uxtb	r3, r3
 1371              	.LVL154:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1372              		.loc 1 285 49 discriminator 2 view .LVU457
 1373 007e F2E7     		b	.L104
 1374              	.LVL155:
 1375              	.L119:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1376              		.loc 1 285 49 discriminator 2 view .LVU458
 1377              	.LBE7:
 279:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("returning already allocated buffer (buffer id: %d, address: %p)", i_guess, LV_GC
 1378              		.loc 1 279 9 is_stmt 1 view .LVU459
 279:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("returning already allocated buffer (buffer id: %d, address: %p)", i_guess, LV_GC
ARM GAS  /tmp/cc4bimKg.s 			page 42


 1379              		.loc 1 279 46 is_stmt 0 view .LVU460
 1380 0080 0F4A     		ldr	r2, .L121
 1381 0082 02EBC001 		add	r1, r2, r0, lsl #3
 1382 0086 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 1383              	.LVL156:
 279:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("returning already allocated buffer (buffer id: %d, address: %p)", i_guess, LV_GC
 1384              		.loc 1 279 46 view .LVU461
 1385 0088 43F00103 		orr	r3, r3, #1
 1386 008c 8B71     		strb	r3, [r1, #6]
 280:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_GC_ROOT(lv_mem_buf[i_guess]).p;
 1387              		.loc 1 280 129 is_stmt 1 view .LVU462
 281:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1388              		.loc 1 281 9 view .LVU463
 281:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1389              		.loc 1 281 47 is_stmt 0 view .LVU464
 1390 008e 52F83000 		ldr	r0, [r2, r0, lsl #3]
 1391              	.LVL157:
 1392              	.L97:
 303:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1393              		.loc 1 303 1 view .LVU465
 1394 0092 38BD     		pop	{r3, r4, r5, pc}
 1395              	.LVL158:
 1396              	.L120:
 1397              	.LBB9:
 1398              	.LBB8:
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
 1399              		.loc 1 288 13 is_stmt 1 view .LVU466
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
 1400              		.loc 1 288 26 is_stmt 0 view .LVU467
 1401 0094 2146     		mov	r1, r4
 1402 0096 0A4B     		ldr	r3, .L121
 1403              	.LVL159:
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
 1404              		.loc 1 288 26 view .LVU468
 1405 0098 53F83500 		ldr	r0, [r3, r5, lsl #3]
 1406              	.LVL160:
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
 1407              		.loc 1 288 26 view .LVU469
 1408 009c FFF7FEFF 		bl	lv_mem_realloc
 1409              	.LVL161:
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1410              		.loc 1 289 13 is_stmt 1 view .LVU470
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1411              		.loc 1 289 13 view .LVU471
 1412 00a0 50B1     		cbz	r0, .L107
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1413              		.loc 1 289 13 view .LVU472
 290:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1414              		.loc 1 290 13 view .LVU473
 292:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = size;
 1415              		.loc 1 292 13 view .LVU474
 292:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = size;
 1416              		.loc 1 292 44 is_stmt 0 view .LVU475
 1417 00a2 0749     		ldr	r1, .L121
 1418 00a4 01EBC503 		add	r3, r1, r5, lsl #3
 1419 00a8 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 1420 00aa 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/cc4bimKg.s 			page 43


 1421 00ae 9A71     		strb	r2, [r3, #6]
 293:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p    = buf;
 1422              		.loc 1 293 13 is_stmt 1 view .LVU476
 293:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p    = buf;
 1423              		.loc 1 293 44 is_stmt 0 view .LVU477
 1424 00b0 9C80     		strh	r4, [r3, #4]	@ movhi
 294:Middlewares/lvgl/src/misc/lv_mem.c ****             MEM_TRACE("allocated (buffer id: %d, address: %p)", i, LV_GC_ROOT(lv_mem_buf[i]).p);
 1425              		.loc 1 294 13 is_stmt 1 view .LVU478
 294:Middlewares/lvgl/src/misc/lv_mem.c ****             MEM_TRACE("allocated (buffer id: %d, address: %p)", i, LV_GC_ROOT(lv_mem_buf[i]).p);
 1426              		.loc 1 294 44 is_stmt 0 view .LVU479
 1427 00b2 41F83500 		str	r0, [r1, r5, lsl #3]
 295:Middlewares/lvgl/src/misc/lv_mem.c ****             return LV_GC_ROOT(lv_mem_buf[i]).p;
 1428              		.loc 1 295 96 is_stmt 1 view .LVU480
 296:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1429              		.loc 1 296 13 view .LVU481
 296:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1430              		.loc 1 296 45 is_stmt 0 view .LVU482
 1431 00b6 ECE7     		b	.L97
 1432              	.L107:
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1433              		.loc 1 289 13 is_stmt 1 discriminator 1 view .LVU483
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1434              		.loc 1 289 13 discriminator 1 view .LVU484
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1435              		.loc 1 289 13 discriminator 1 view .LVU485
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1436              		.loc 1 289 13 discriminator 1 view .LVU486
 1437 00b8 FEE7     		b	.L107
 1438              	.LVL162:
 1439              	.L109:
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1440              		.loc 1 289 13 is_stmt 0 discriminator 1 view .LVU487
 1441              	.LBE8:
 1442              	.LBE9:
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
 1443              		.loc 1 301 5 is_stmt 1 discriminator 2 view .LVU488
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
 1444              		.loc 1 301 5 discriminator 2 view .LVU489
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
 1445              		.loc 1 301 5 discriminator 2 view .LVU490
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
 1446              		.loc 1 301 5 discriminator 2 view .LVU491
 1447 00ba FEE7     		b	.L109
 1448              	.LVL163:
 1449              	.L110:
 1450              	.LCFI15:
 1451              		.cfi_def_cfa_offset 0
 1452              		.cfi_restore 3
 1453              		.cfi_restore 4
 1454              		.cfi_restore 5
 1455              		.cfi_restore 14
 256:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1456              		.loc 1 256 26 is_stmt 0 view .LVU492
 1457 00bc 0020     		movs	r0, #0
 1458              	.LVL164:
 303:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1459              		.loc 1 303 1 view .LVU493
ARM GAS  /tmp/cc4bimKg.s 			page 44


 1460 00be 7047     		bx	lr
 1461              	.L122:
 1462              		.align	2
 1463              	.L121:
 1464 00c0 00000000 		.word	lv_mem_buf
 1465              		.cfi_endproc
 1466              	.LFE30:
 1468              		.section	.text.lv_memset_00,"ax",%progbits
 1469              		.align	1
 1470              		.global	lv_memset_00
 1471              		.syntax unified
 1472              		.thumb
 1473              		.thumb_func
 1475              	lv_memset_00:
 1476              	.LVL165:
 1477              	.LFB35:
 451:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
 1478              		.loc 1 451 1 is_stmt 1 view -0
 1479              		.cfi_startproc
 1480              		@ args = 0, pretend = 0, frame = 0
 1481              		@ frame_needed = 0, uses_anonymous_args = 0
 1482              		@ link register save eliminated.
 452:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 1483              		.loc 1 452 5 view .LVU495
 453:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1484              		.loc 1 453 5 view .LVU496
 456:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1485              		.loc 1 456 5 view .LVU497
 456:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1486              		.loc 1 456 7 is_stmt 0 view .LVU498
 1487 0000 10F00703 		ands	r3, r0, #7
 1488              	.LVL166:
 456:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1489              		.loc 1 456 7 view .LVU499
 1490 0004 16D0     		beq	.L127
 457:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 1491              		.loc 1 457 9 is_stmt 1 view .LVU500
 457:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 1492              		.loc 1 457 17 is_stmt 0 view .LVU501
 1493 0006 C3F10803 		rsb	r3, r3, #8
 1494              	.LVL167:
 458:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0);
 1495              		.loc 1 458 9 is_stmt 1 view .LVU502
 1496              	.L125:
 458:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0);
 1497              		.loc 1 458 14 view .LVU503
 1498 000a 002B     		cmp	r3, #0
 1499 000c 18BF     		it	ne
 1500 000e 0029     		cmpne	r1, #0
 1501 0010 10D0     		beq	.L127
 459:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1502              		.loc 1 459 13 view .LVU504
 1503 0012 0022     		movs	r2, #0
 1504 0014 00F8012B 		strb	r2, [r0], #1
 1505              	.LVL168:
 459:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1506              		.loc 1 459 13 view .LVU505
ARM GAS  /tmp/cc4bimKg.s 			page 45


 459:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1507              		.loc 1 459 20 view .LVU506
 460:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 1508              		.loc 1 460 13 view .LVU507
 460:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 1509              		.loc 1 460 16 is_stmt 0 view .LVU508
 1510 0018 0139     		subs	r1, r1, #1
 1511              	.LVL169:
 461:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1512              		.loc 1 461 13 is_stmt 1 view .LVU509
 461:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1513              		.loc 1 461 20 is_stmt 0 view .LVU510
 1514 001a 013B     		subs	r3, r3, #1
 1515              	.LVL170:
 461:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1516              		.loc 1 461 20 view .LVU511
 1517 001c F5E7     		b	.L125
 1518              	.LVL171:
 1519              	.L128:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1520              		.loc 1 467 9 is_stmt 1 view .LVU512
 1521 001e 0023     		movs	r3, #0
 1522 0020 0360     		str	r3, [r0]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1523              		.loc 1 467 9 view .LVU513
 1524              	.LVL172:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1525              		.loc 1 467 9 view .LVU514
 1526 0022 4360     		str	r3, [r0, #4]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1527              		.loc 1 467 9 view .LVU515
 1528              	.LVL173:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1529              		.loc 1 467 9 view .LVU516
 1530 0024 8360     		str	r3, [r0, #8]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1531              		.loc 1 467 9 view .LVU517
 1532              	.LVL174:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1533              		.loc 1 467 9 view .LVU518
 1534 0026 C360     		str	r3, [r0, #12]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1535              		.loc 1 467 9 view .LVU519
 1536              	.LVL175:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1537              		.loc 1 467 9 view .LVU520
 1538 0028 0361     		str	r3, [r0, #16]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1539              		.loc 1 467 9 view .LVU521
 1540              	.LVL176:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1541              		.loc 1 467 9 view .LVU522
 1542 002a 4361     		str	r3, [r0, #20]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1543              		.loc 1 467 9 view .LVU523
 1544              	.LVL177:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
ARM GAS  /tmp/cc4bimKg.s 			page 46


 1545              		.loc 1 467 9 view .LVU524
 1546 002c 8361     		str	r3, [r0, #24]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1547              		.loc 1 467 9 view .LVU525
 1548              	.LVL178:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1549              		.loc 1 467 9 view .LVU526
 1550 002e C361     		str	r3, [r0, #28]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1551              		.loc 1 467 9 view .LVU527
 1552 0030 2030     		adds	r0, r0, #32
 1553              	.LVL179:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1554              		.loc 1 467 26 view .LVU528
 468:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1555              		.loc 1 468 9 view .LVU529
 468:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1556              		.loc 1 468 13 is_stmt 0 view .LVU530
 1557 0032 2039     		subs	r1, r1, #32
 1558              	.LVL180:
 1559              	.L127:
 466:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0));
 1560              		.loc 1 466 10 is_stmt 1 view .LVU531
 1561 0034 2029     		cmp	r1, #32
 1562 0036 F2D8     		bhi	.L128
 466:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0));
 1563              		.loc 1 466 10 is_stmt 0 view .LVU532
 1564 0038 03E0     		b	.L129
 1565              	.L130:
 472:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1566              		.loc 1 472 9 is_stmt 1 view .LVU533
 1567 003a 0023     		movs	r3, #0
 1568 003c 40F8043B 		str	r3, [r0], #4
 1569              	.LVL181:
 472:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1570              		.loc 1 472 9 view .LVU534
 472:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1571              		.loc 1 472 17 view .LVU535
 473:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1572              		.loc 1 473 9 view .LVU536
 473:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1573              		.loc 1 473 13 is_stmt 0 view .LVU537
 1574 0040 0439     		subs	r1, r1, #4
 1575              	.LVL182:
 1576              	.L129:
 471:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(0);
 1577              		.loc 1 471 10 is_stmt 1 view .LVU538
 1578 0042 0429     		cmp	r1, #4
 1579 0044 F9D8     		bhi	.L130
 1580              	.LVL183:
 1581              	.L131:
 477:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(0);
 1582              		.loc 1 477 10 view .LVU539
 1583 0046 21B1     		cbz	r1, .L133
 478:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1584              		.loc 1 478 9 view .LVU540
 1585 0048 0023     		movs	r3, #0
ARM GAS  /tmp/cc4bimKg.s 			page 47


 1586 004a 00F8013B 		strb	r3, [r0], #1
 1587              	.LVL184:
 478:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1588              		.loc 1 478 9 view .LVU541
 478:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1589              		.loc 1 478 16 view .LVU542
 479:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1590              		.loc 1 479 9 view .LVU543
 479:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1591              		.loc 1 479 12 is_stmt 0 view .LVU544
 1592 004e 0139     		subs	r1, r1, #1
 1593              	.LVL185:
 479:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1594              		.loc 1 479 12 view .LVU545
 1595 0050 F9E7     		b	.L131
 1596              	.L133:
 481:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1597              		.loc 1 481 1 view .LVU546
 1598 0052 7047     		bx	lr
 1599              		.cfi_endproc
 1600              	.LFE35:
 1602              		.section	.text.lv_memset_ff,"ax",%progbits
 1603              		.align	1
 1604              		.global	lv_memset_ff
 1605              		.syntax unified
 1606              		.thumb
 1607              		.thumb_func
 1609              	lv_memset_ff:
 1610              	.LVL186:
 1611              	.LFB36:
 489:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
 1612              		.loc 1 489 1 is_stmt 1 view -0
 1613              		.cfi_startproc
 1614              		@ args = 0, pretend = 0, frame = 0
 1615              		@ frame_needed = 0, uses_anonymous_args = 0
 1616              		@ link register save eliminated.
 490:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 1617              		.loc 1 490 5 view .LVU548
 491:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1618              		.loc 1 491 5 view .LVU549
 494:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1619              		.loc 1 494 5 view .LVU550
 494:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1620              		.loc 1 494 7 is_stmt 0 view .LVU551
 1621 0000 10F00703 		ands	r3, r0, #7
 1622              	.LVL187:
 494:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1623              		.loc 1 494 7 view .LVU552
 1624 0004 17D0     		beq	.L138
 495:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 1625              		.loc 1 495 9 is_stmt 1 view .LVU553
 495:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 1626              		.loc 1 495 17 is_stmt 0 view .LVU554
 1627 0006 C3F10803 		rsb	r3, r3, #8
 1628              	.LVL188:
 496:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0xFF);
 1629              		.loc 1 496 9 is_stmt 1 view .LVU555
ARM GAS  /tmp/cc4bimKg.s 			page 48


 1630              	.L136:
 496:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0xFF);
 1631              		.loc 1 496 14 view .LVU556
 1632 000a 002B     		cmp	r3, #0
 1633 000c 18BF     		it	ne
 1634 000e 0029     		cmpne	r1, #0
 1635 0010 11D0     		beq	.L138
 497:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1636              		.loc 1 497 13 view .LVU557
 1637 0012 FF22     		movs	r2, #255
 1638 0014 00F8012B 		strb	r2, [r0], #1
 1639              	.LVL189:
 497:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1640              		.loc 1 497 13 view .LVU558
 497:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1641              		.loc 1 497 23 view .LVU559
 498:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 1642              		.loc 1 498 13 view .LVU560
 498:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 1643              		.loc 1 498 16 is_stmt 0 view .LVU561
 1644 0018 0139     		subs	r1, r1, #1
 1645              	.LVL190:
 499:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1646              		.loc 1 499 13 is_stmt 1 view .LVU562
 499:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1647              		.loc 1 499 20 is_stmt 0 view .LVU563
 1648 001a 013B     		subs	r3, r3, #1
 1649              	.LVL191:
 499:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1650              		.loc 1 499 20 view .LVU564
 1651 001c F5E7     		b	.L136
 1652              	.LVL192:
 1653              	.L139:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1654              		.loc 1 505 9 is_stmt 1 view .LVU565
 1655 001e 4FF0FF33 		mov	r3, #-1
 1656 0022 0360     		str	r3, [r0]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1657              		.loc 1 505 9 view .LVU566
 1658              	.LVL193:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1659              		.loc 1 505 9 view .LVU567
 1660 0024 4360     		str	r3, [r0, #4]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1661              		.loc 1 505 9 view .LVU568
 1662              	.LVL194:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1663              		.loc 1 505 9 view .LVU569
 1664 0026 8360     		str	r3, [r0, #8]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1665              		.loc 1 505 9 view .LVU570
 1666              	.LVL195:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1667              		.loc 1 505 9 view .LVU571
 1668 0028 C360     		str	r3, [r0, #12]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1669              		.loc 1 505 9 view .LVU572
ARM GAS  /tmp/cc4bimKg.s 			page 49


 1670              	.LVL196:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1671              		.loc 1 505 9 view .LVU573
 1672 002a 0361     		str	r3, [r0, #16]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1673              		.loc 1 505 9 view .LVU574
 1674              	.LVL197:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1675              		.loc 1 505 9 view .LVU575
 1676 002c 4361     		str	r3, [r0, #20]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1677              		.loc 1 505 9 view .LVU576
 1678              	.LVL198:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1679              		.loc 1 505 9 view .LVU577
 1680 002e 8361     		str	r3, [r0, #24]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1681              		.loc 1 505 9 view .LVU578
 1682              	.LVL199:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1683              		.loc 1 505 9 view .LVU579
 1684 0030 C361     		str	r3, [r0, #28]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1685              		.loc 1 505 9 view .LVU580
 1686 0032 2030     		adds	r0, r0, #32
 1687              	.LVL200:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1688              		.loc 1 505 35 view .LVU581
 506:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1689              		.loc 1 506 9 view .LVU582
 506:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1690              		.loc 1 506 13 is_stmt 0 view .LVU583
 1691 0034 2039     		subs	r1, r1, #32
 1692              	.LVL201:
 1693              	.L138:
 504:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0xFFFFFFFF));
 1694              		.loc 1 504 10 is_stmt 1 view .LVU584
 1695 0036 2029     		cmp	r1, #32
 1696 0038 F1D8     		bhi	.L139
 504:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0xFFFFFFFF));
 1697              		.loc 1 504 10 is_stmt 0 view .LVU585
 1698 003a 04E0     		b	.L140
 1699              	.L141:
 510:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1700              		.loc 1 510 9 is_stmt 1 view .LVU586
 1701 003c 4FF0FF33 		mov	r3, #-1
 1702 0040 40F8043B 		str	r3, [r0], #4
 1703              	.LVL202:
 510:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1704              		.loc 1 510 9 view .LVU587
 510:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1705              		.loc 1 510 26 view .LVU588
 511:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1706              		.loc 1 511 9 view .LVU589
 511:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1707              		.loc 1 511 13 is_stmt 0 view .LVU590
 1708 0044 0439     		subs	r1, r1, #4
ARM GAS  /tmp/cc4bimKg.s 			page 50


 1709              	.LVL203:
 1710              	.L140:
 509:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(0xFFFFFFFF);
 1711              		.loc 1 509 10 is_stmt 1 view .LVU591
 1712 0046 0429     		cmp	r1, #4
 1713 0048 F8D8     		bhi	.L141
 1714              	.LVL204:
 1715              	.L142:
 515:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(0xFF);
 1716              		.loc 1 515 10 view .LVU592
 1717 004a 21B1     		cbz	r1, .L144
 516:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1718              		.loc 1 516 9 view .LVU593
 1719 004c FF23     		movs	r3, #255
 1720 004e 00F8013B 		strb	r3, [r0], #1
 1721              	.LVL205:
 516:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1722              		.loc 1 516 9 view .LVU594
 516:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1723              		.loc 1 516 19 view .LVU595
 517:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1724              		.loc 1 517 9 view .LVU596
 517:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1725              		.loc 1 517 12 is_stmt 0 view .LVU597
 1726 0052 0139     		subs	r1, r1, #1
 1727              	.LVL206:
 517:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1728              		.loc 1 517 12 view .LVU598
 1729 0054 F9E7     		b	.L142
 1730              	.L144:
 519:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1731              		.loc 1 519 1 view .LVU599
 1732 0056 7047     		bx	lr
 1733              		.cfi_endproc
 1734              	.LFE36:
 1736              		.section	.bss.tlsf,"aw",%nobits
 1737              		.align	2
 1738              		.set	.LANCHOR0,. + 0
 1741              	tlsf:
 1742 0000 00000000 		.space	4
 1743              		.section	.bss.work_mem_int.0,"aw",%nobits
 1744              		.align	2
 1747              	work_mem_int.0:
 1748 0000 00000000 		.space	16384
 1748      00000000 
 1748      00000000 
 1748      00000000 
 1748      00000000 
 1749              		.section	.data.zero_mem,"aw"
 1750              		.align	2
 1751              		.set	.LANCHOR1,. + 0
 1754              	zero_mem:
 1755 0000 D4C3B2A1 		.word	-1582119980
 1756              		.text
 1757              	.Letext0:
 1758              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1759              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/cc4bimKg.s 			page 51


 1760              		.file 4 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1761              		.file 5 "Middlewares/lvgl/src/misc/lv_types.h"
 1762              		.file 6 "Middlewares/lvgl/src/misc/lv_mem.h"
 1763              		.file 7 "Middlewares/lvgl/src/misc/lv_tlsf.h"
 1764              		.file 8 "Middlewares/lvgl/src/misc/lv_gc.h"
ARM GAS  /tmp/cc4bimKg.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lv_mem.c
     /tmp/cc4bimKg.s:19     .text.lv_mem_walker:0000000000000000 $t
     /tmp/cc4bimKg.s:24     .text.lv_mem_walker:0000000000000000 lv_mem_walker
     /tmp/cc4bimKg.s:76     .text.lv_mem_init:0000000000000000 $t
     /tmp/cc4bimKg.s:82     .text.lv_mem_init:0000000000000000 lv_mem_init
     /tmp/cc4bimKg.s:108    .text.lv_mem_init:0000000000000014 $d
     /tmp/cc4bimKg.s:1747   .bss.work_mem_int.0:0000000000000000 work_mem_int.0
     /tmp/cc4bimKg.s:114    .text.lv_mem_deinit:0000000000000000 $t
     /tmp/cc4bimKg.s:120    .text.lv_mem_deinit:0000000000000000 lv_mem_deinit
     /tmp/cc4bimKg.s:144    .text.lv_mem_deinit:0000000000000010 $d
     /tmp/cc4bimKg.s:149    .text.lv_mem_free:0000000000000000 $t
     /tmp/cc4bimKg.s:155    .text.lv_mem_free:0000000000000000 lv_mem_free
     /tmp/cc4bimKg.s:191    .text.lv_mem_free:0000000000000018 $d
     /tmp/cc4bimKg.s:197    .text.lv_mem_test:0000000000000000 $t
     /tmp/cc4bimKg.s:203    .text.lv_mem_test:0000000000000000 lv_mem_test
     /tmp/cc4bimKg.s:260    .text.lv_mem_test:0000000000000034 $d
     /tmp/cc4bimKg.s:267    .text.lv_mem_buf_release:0000000000000000 $t
     /tmp/cc4bimKg.s:273    .text.lv_mem_buf_release:0000000000000000 lv_mem_buf_release
     /tmp/cc4bimKg.s:331    .text.lv_mem_buf_release:000000000000002c $d
     /tmp/cc4bimKg.s:336    .text.lv_mem_buf_free_all:0000000000000000 $t
     /tmp/cc4bimKg.s:342    .text.lv_mem_buf_free_all:0000000000000000 lv_mem_buf_free_all
     /tmp/cc4bimKg.s:409    .text.lv_mem_buf_free_all:0000000000000038 $d
     /tmp/cc4bimKg.s:414    .text.lv_memcpy:0000000000000000 $t
     /tmp/cc4bimKg.s:420    .text.lv_memcpy:0000000000000000 lv_memcpy
     /tmp/cc4bimKg.s:844    .text.lv_memset:0000000000000000 $t
     /tmp/cc4bimKg.s:850    .text.lv_memset:0000000000000000 lv_memset
     /tmp/cc4bimKg.s:988    .text.lv_mem_monitor:0000000000000000 $t
     /tmp/cc4bimKg.s:994    .text.lv_mem_monitor:0000000000000000 lv_mem_monitor
     /tmp/cc4bimKg.s:1073   .text.lv_mem_monitor:0000000000000054 $d
     /tmp/cc4bimKg.s:1079   .text.lv_mem_alloc:0000000000000000 $t
     /tmp/cc4bimKg.s:1085   .text.lv_mem_alloc:0000000000000000 lv_mem_alloc
     /tmp/cc4bimKg.s:1150   .text.lv_mem_alloc:0000000000000028 $d
     /tmp/cc4bimKg.s:1157   .text.lv_mem_realloc:0000000000000000 $t
     /tmp/cc4bimKg.s:1163   .text.lv_mem_realloc:0000000000000000 lv_mem_realloc
     /tmp/cc4bimKg.s:1225   .text.lv_mem_realloc:0000000000000028 $d
     /tmp/cc4bimKg.s:1231   .text.lv_mem_buf_get:0000000000000000 $t
     /tmp/cc4bimKg.s:1237   .text.lv_mem_buf_get:0000000000000000 lv_mem_buf_get
     /tmp/cc4bimKg.s:1464   .text.lv_mem_buf_get:00000000000000c0 $d
     /tmp/cc4bimKg.s:1469   .text.lv_memset_00:0000000000000000 $t
     /tmp/cc4bimKg.s:1475   .text.lv_memset_00:0000000000000000 lv_memset_00
     /tmp/cc4bimKg.s:1603   .text.lv_memset_ff:0000000000000000 $t
     /tmp/cc4bimKg.s:1609   .text.lv_memset_ff:0000000000000000 lv_memset_ff
     /tmp/cc4bimKg.s:1737   .bss.tlsf:0000000000000000 $d
     /tmp/cc4bimKg.s:1741   .bss.tlsf:0000000000000000 tlsf
     /tmp/cc4bimKg.s:1744   .bss.work_mem_int.0:0000000000000000 $d
     /tmp/cc4bimKg.s:1750   .data.zero_mem:0000000000000000 $d
     /tmp/cc4bimKg.s:1754   .data.zero_mem:0000000000000000 zero_mem

UNDEFINED SYMBOLS
lv_tlsf_create_with_pool
lv_tlsf_destroy
lv_tlsf_free
lv_tlsf_check
lv_tlsf_get_pool
lv_tlsf_check_pool
lv_mem_buf
ARM GAS  /tmp/cc4bimKg.s 			page 53


lv_tlsf_walk_pool
lv_tlsf_malloc
lv_tlsf_realloc
