{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667723373863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667723373872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 11:29:33 2022 " "Processing started: Sun Nov 06 11:29:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667723373872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1667723373872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NIOS -c NIOS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NIOS -c NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1667723373872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1667723374445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_6_1200mv_85c_slow.vo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_6_1200mv_85c_slow.vo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723375089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_6_1200mv_0c_slow.vo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_6_1200mv_0c_slow.vo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723375251 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_min_1200mv_0c_fast.vo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_min_1200mv_0c_fast.vo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723375403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS.vo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS.vo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723375565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_6_1200mv_85c_v_slow.sdo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_6_1200mv_85c_v_slow.sdo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723375697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_6_1200mv_0c_v_slow.sdo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_6_1200mv_0c_v_slow.sdo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723375828 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_min_1200mv_0c_v_fast.sdo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_min_1200mv_0c_v_fast.sdo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723375956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_v.sdo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_v.sdo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723376094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667723376801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 11:29:36 2022 " "Processing ended: Sun Nov 06 11:29:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667723376801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667723376801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667723376801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1667723376801 ""}
