{"vcs1":{"timestamp_begin":1747329505.301365275, "rt":9.99, "ut":10.08, "st":0.64}}
{"vcselab":{"timestamp_begin":1747329515.376943142, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747329515.811169598, "rt":0.42, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747329504.671098086}
{"VCS_COMP_START_TIME": 1747329504.671098086}
{"VCS_COMP_END_TIME": 1747329516.365555140}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486692}}
{"vcselab": {"peak_mem": 183884}}
