set ::env(PDK) "gf180mcuD"
set ::env(PDKPATH) "/home/passant/OpenLane/pdks/gf180mcuD"
set ::env(STD_CELL_LIBRARY) "gf180mcu_fd_sc_mcu7t5v0"
set ::env(SCLPATH) "/home/passant/OpenLane/pdks/gf180mcuD/gf180mcu_fd_sc_mcu7t5v0"
set ::env(DESIGN_DIR) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper"
set ::env(DESIGN_NAME) "user_project_wrapper"
set ::env(VERILOG_FILES) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/../../verilog/rtl/defines.v /home/passant/efabless/gf180_upw/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v"
set ::env(CLOCK_PORT) "wb_clk_i"
set ::env(CLOCK_NET) "mprj.clk"
set ::env(CLOCK_PERIOD) "25"
set ::env(MACRO_PLACEMENT_CFG) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/macro.cfg"
set ::env(VERILOG_FILES_BLACKBOX) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/../../verilog/gl/user_proj_example.v"
set ::env(EXTRA_LEFS) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/../../lef/user_proj_example.lef"
set ::env(EXTRA_GDS_FILES) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/../../gds/user_proj_example.gds"
set ::env(EXTRA_LIBS) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/../../lib/user_proj_example.lib"
set ::env(EXTRA_SPEFS) "user_proj_example /home/passant/efabless/gf180_upw/openlane/user_project_wrapper/../../spef/multicorner/user_proj_example.min.spef /home/passant/efabless/gf180_upw/openlane/user_project_wrapper/../../spef/multicorner/user_proj_example.nom.spef /home/passant/efabless/gf180_upw/openlane/user_project_wrapper/../../spef/multicorner/user_proj_example.max.spef"
set ::env(FP_PDN_MACRO_HOOKS) "mprj vdd vss vdd vss"
set ::env(QUIT_ON_SYNTH_CHECKS) "0"
set ::env(FP_PDN_CHECK_NODES) "0"
set ::env(SYNTH_ELABORATE_ONLY) "1"
set ::env(PL_RANDOM_GLB_PLACEMENT) "1"
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) "0"
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) "0"
set ::env(GLB_RESIZER_DESIGN_OPTIMIZATIONS) "0"
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) "0"
set ::env(PL_RESIZER_BUFFER_INPUT_PORTS) "0"
set ::env(FP_PDN_ENABLE_RAILS) "0"
set ::env(GRT_REPAIR_ANTENNAS) "0"
set ::env(DIODE_INSERTION_STRATEGY) "0"
set ::env(DIODE_ON_PORTS) "None"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "0"
set ::env(RUN_FILL_INSERTION) "0"
set ::env(RUN_TAP_DECAP_INSERTION) "0"
set ::env(RUN_CTS) "0"
set ::env(MAGIC_ZEROIZE_ORIGIN) "0"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 2980.2 2980.2"
set ::env(CORE_AREA) "12 12 2968.2 2968.2"
set ::env(RUN_CVC) "0"
set ::env(FP_PIN_ORDER_CFG) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/pin_order.cfg"
set ::env(UNIT) "2.4"
set ::env(FP_IO_VEXTEND) "4.8"
set ::env(FP_IO_HEXTEND) "4.8"
set ::env(FP_IO_VLENGTH) "2.4"
set ::env(FP_IO_HLENGTH) "2.4"
set ::env(FP_IO_VTHICKNESS_MULT) "4"
set ::env(FP_IO_HTHICKNESS_MULT) "4"
set ::env(FP_PDN_CORE_RING) "1"
set ::env(FP_PDN_CORE_RING_VWIDTH) "3.1"
set ::env(FP_PDN_CORE_RING_HWIDTH) "3.1"
set ::env(FP_PDN_CORE_RING_VOFFSET) "14"
set ::env(FP_PDN_CORE_RING_HOFFSET) "16"
set ::env(FP_PDN_CORE_RING_VSPACING) "1.7"
set ::env(FP_PDN_CORE_RING_HSPACING) "1.7"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(FP_PDN_HPITCH_MULT) "1"
set ::env(FP_PDN_HPITCH) "90.0"
set ::env(FP_PDN_VWIDTH) "3.1"
set ::env(FP_PDN_HWIDTH) "3.1"
set ::env(FP_PDN_VSPACING) "15.5"
set ::env(FP_PDN_HSPACING) "26.9"
set ::env(VDD_NETS) "vdd"
set ::env(GND_NETS) "vss"
set ::env(SYNTH_USE_PG_PINS_DEFINES) "USE_POWER_PINS"
set ::env(RUN_LINTER) "0"
set ::env(FP_DEF_TEMPLATE) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/fixed_dont_change/user_project_wrapper.def"
set ::env(BASE_SDC_FILE) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/base_user_project_wrapper.sdc"
set ::env(SIGNOFF_SDC_FILE) "/home/passant/efabless/gf180_upw/openlane/user_project_wrapper/signoff.sdc"
