LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY circuit2 IS

PORT( sel : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
i0,i1,i2,i3 : IN STD_LOGIC;
dataout : OUT STD_LOGIC);
END circuit2 ;

ARCHITECTURE dataflow OF circuit2 IS

BEGIN

dataout <= i0 WHEN sel = "00"
ELSE i1 WHEN sel = "01"
ELSE i2 WHEN sel = "10"
ELSE i3 WHEN sel = "11"
ELSE 'X';

END dataflow;