// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3
sys = {
    lineSize = 64;
    frequency = 2400;

    cores = {
        core = {
            type = "OOO";
            cores = NUMBER_CORES;
            icache = "l1i";
            dcache = "l1d";
        };
    };

    caches = {
        l1d = {
            caches = NUMBER_CORES;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i = {
            caches = NUMBER_CORES;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            latency = 3;
        };


        l2 = {
            //type = "Timing";
            caches = NUMBER_CORES;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i|l1d";
        };

        l3 = {
            type = "Timing";
            caches = 1;
            banks = 16;
            size = 8388608;
            latency = 27;

            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            };

            children = "l2";
        };
    };

    mem = {
        type = "Ramulator";
        ramulatorConfig = "ramulator-configs/HMC-config.cfg";
        latency = 1;
    };
};

sim = {
    pimMode = false;
    stats = "STATS_PATH";
    phaseLength = 1000;
    maxOffloadInstrs = 1000000000L;
    maxTotalInstrs = 1000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
    gmMBytes = 8192;
    pinOptions = "-ifeellucky";
    deadlockDetection = false;
};

process0 = {
    command = COMMAND_STRING
    startFastForwarded = True;
};
