Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:31:00 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.953ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.910ns (32.675%)  route 1.875ns (67.325%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 4.616 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.983ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.479     5.995    st/E[0]
    SLICE_X3Y143         FDRE                                         r  st/data2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.017     4.616    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y143                                                      r  st/data2_reg[11]/C
                         clock pessimism              0.499     5.115    
                         clock uncertainty           -0.035     5.080    
    SLICE_X3Y143         FDRE (Setup_FDRE_C_CE)      -0.038     5.042    st/data2_reg[11]
  -------------------------------------------------------------------
                         required time                          5.042    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 -0.953    

Slack (VIOLATED) :        -0.953ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.910ns (32.675%)  route 1.875ns (67.325%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 4.616 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.983ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.479     5.995    st/E[0]
    SLICE_X3Y143         FDRE                                         r  st/key2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.017     4.616    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y143                                                      r  st/key2_reg[3]/C
                         clock pessimism              0.499     5.115    
                         clock uncertainty           -0.035     5.080    
    SLICE_X3Y143         FDRE (Setup_FDRE_C_CE)      -0.038     5.042    st/key2_reg[3]
  -------------------------------------------------------------------
                         required time                          5.042    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 -0.953    

Slack (VIOLATED) :        -0.953ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.910ns (32.675%)  route 1.875ns (67.325%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 4.616 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.983ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.479     5.995    st/E[0]
    SLICE_X3Y143         FDRE                                         r  st/key2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.017     4.616    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y143                                                      r  st/key2_reg[6]/C
                         clock pessimism              0.499     5.115    
                         clock uncertainty           -0.035     5.080    
    SLICE_X3Y143         FDRE (Setup_FDRE_C_CE)      -0.038     5.042    st/key2_reg[6]
  -------------------------------------------------------------------
                         required time                          5.042    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 -0.953    

Slack (VIOLATED) :        -0.935ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.910ns (32.888%)  route 1.857ns (67.112%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 4.616 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.983ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.461     5.977    st/E[0]
    SLICE_X3Y142         FDRE                                         r  st/key2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.017     4.616    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y142                                                      r  st/key2_reg[14]/C
                         clock pessimism              0.499     5.115    
                         clock uncertainty           -0.035     5.080    
    SLICE_X3Y142         FDRE (Setup_FDRE_C_CE)      -0.038     5.042    st/key2_reg[14]
  -------------------------------------------------------------------
                         required time                          5.042    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.935ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.910ns (32.888%)  route 1.857ns (67.112%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 4.616 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.983ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.461     5.977    st/E[0]
    SLICE_X3Y142         FDRE                                         r  st/key2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.017     4.616    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y142                                                      r  st/key2_reg[2]/C
                         clock pessimism              0.499     5.115    
                         clock uncertainty           -0.035     5.080    
    SLICE_X3Y142         FDRE (Setup_FDRE_C_CE)      -0.038     5.042    st/key2_reg[2]
  -------------------------------------------------------------------
                         required time                          5.042    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.935ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.910ns (32.888%)  route 1.857ns (67.112%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 4.616 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.983ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.461     5.977    st/E[0]
    SLICE_X3Y142         FDRE                                         r  st/key2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.017     4.616    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y142                                                      r  st/key2_reg[7]/C
                         clock pessimism              0.499     5.115    
                         clock uncertainty           -0.035     5.080    
    SLICE_X3Y142         FDRE (Setup_FDRE_C_CE)      -0.038     5.042    st/key2_reg[7]
  -------------------------------------------------------------------
                         required time                          5.042    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.910ns (32.581%)  route 1.883ns (67.419%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 4.622 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.983ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.487     6.003    st/E[0]
    SLICE_X4Y144         FDRE                                         r  st/key3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.023     4.622    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y144                                                      r  st/key3_reg[1]/C
                         clock pessimism              0.538     5.160    
                         clock uncertainty           -0.035     5.124    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.038     5.086    st/key3_reg[1]
  -------------------------------------------------------------------
                         required time                          5.086    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.910ns (32.581%)  route 1.883ns (67.419%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 4.622 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.983ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.487     6.003    st/E[0]
    SLICE_X4Y144         FDRE                                         r  st/key3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.023     4.622    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y144                                                      r  st/key3_reg[2]/C
                         clock pessimism              0.538     5.160    
                         clock uncertainty           -0.035     5.124    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.038     5.086    st/key3_reg[2]
  -------------------------------------------------------------------
                         required time                          5.086    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.910ns (32.581%)  route 1.883ns (67.419%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 4.622 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.983ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.487     6.003    st/E[0]
    SLICE_X4Y144         FDRE                                         r  st/key3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.023     4.622    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y144                                                      r  st/key3_reg[6]/C
                         clock pessimism              0.538     5.160    
                         clock uncertainty           -0.035     5.124    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.038     5.086    st/key3_reg[6]
  -------------------------------------------------------------------
                         required time                          5.086    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.910ns (33.272%)  route 1.825ns (66.728%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 4.616 - 2.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.077ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.983ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.263     3.210    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.312 r  st/key6_reg[17]/Q
                         net (fo=2, estimated)        0.343     3.655    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.153     3.808 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.810    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.178 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, estimated)        0.446     4.624    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.035     4.659 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.119     4.778    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.812 f  ri/full1_i_3/O
                         net (fo=80, estimated)       0.270     5.082    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.116 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.216     5.332    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.184     5.516 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.429     5.945    st/E[0]
    SLICE_X3Y155         FDRE                                         r  st/data3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     2.540    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.599 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, estimated)     2.017     4.616    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y155                                                      r  st/data3_reg[11]/C
                         clock pessimism              0.499     5.115    
                         clock uncertainty           -0.035     5.080    
    SLICE_X3Y155         FDRE (Setup_FDRE_C_CE)      -0.038     5.042    st/data3_reg[11]
  -------------------------------------------------------------------
                         required time                          5.042    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                 -0.903    




