<stg><name>Loop_1_proc1_Pipeline_ps_i</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %trunc_ln145_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln145_3

]]></Node>
<StgValue><ssdm name="trunc_ln145_3_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %trunc_ln145_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln145_2

]]></Node>
<StgValue><ssdm name="trunc_ln145_2_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_25_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %tmp_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_24_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %tmp_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_23_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %tmp_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_22_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %tmp_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_21_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %tmp_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_20_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %tmp_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_19_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %tmp_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_18_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %tmp_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_17_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %tmp_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_16_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %tmp_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_15_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %tmp_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_14_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %tempB_a_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tempB_a_1

]]></Node>
<StgValue><ssdm name="tempB_a_1_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %tempB_a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tempB_a

]]></Node>
<StgValue><ssdm name="tempB_a_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:17 %zext_ln23_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc42:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="5">
<![CDATA[
for.inc42:1 %trunc_ln26 = trunc i5 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc42:2 %icmp_ln26 = icmp_eq  i5 %i_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc42:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc42:4 %add_ln26 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc42:5 %br_ln26 = br i1 %icmp_ln26, void %for.inc42.split, void %for.inc48.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc42.split:1 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln26, i6 %zext_ln23_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
for.inc42.split:2 %p_cast = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:3 %A_addr = getelementptr i32 %A, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="10">
<![CDATA[
for.inc42.split:8 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc42.split:87 %store_ln26 = store i5 %add_ln26, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="10">
<![CDATA[
for.inc42.split:8 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:9 %mul_ln28 = mul i32 %A_load, i32 %tempB_a_read

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:14 %mul_ln28_1 = mul i32 %A_load, i32 %tempB_a_1_read

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:19 %mul_ln28_2 = mul i32 %A_load, i32 %tmp_14_read

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:24 %mul_ln28_3 = mul i32 %A_load, i32 %tmp_15_read

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:29 %mul_ln28_4 = mul i32 %A_load, i32 %tmp_16_read

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:34 %mul_ln28_5 = mul i32 %A_load, i32 %tmp_17_read

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:39 %mul_ln28_6 = mul i32 %A_load, i32 %tmp_18_read

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:44 %mul_ln28_7 = mul i32 %A_load, i32 %tmp_19_read

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:49 %mul_ln28_8 = mul i32 %A_load, i32 %tmp_20_read

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:54 %mul_ln28_9 = mul i32 %A_load, i32 %tmp_21_read

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:59 %mul_ln28_10 = mul i32 %A_load, i32 %tmp_22_read

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:64 %mul_ln28_11 = mul i32 %A_load, i32 %tmp_23_read

]]></Node>
<StgValue><ssdm name="mul_ln28_11"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:69 %mul_ln28_12 = mul i32 %A_load, i32 %tmp_24_read

]]></Node>
<StgValue><ssdm name="mul_ln28_12"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:74 %mul_ln28_13 = mul i32 %A_load, i32 %tmp_25_read

]]></Node>
<StgValue><ssdm name="mul_ln28_13"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:79 %mul_ln28_14 = mul i32 %A_load, i32 %trunc_ln145_2_read

]]></Node>
<StgValue><ssdm name="mul_ln28_14"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:84 %mul_ln28_15 = mul i32 %A_load, i32 %trunc_ln145_3_read

]]></Node>
<StgValue><ssdm name="mul_ln28_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
for.inc42.split:0 %zext_ln26 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:6 %AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:7 %AB_load = load i4 %AB_addr

]]></Node>
<StgValue><ssdm name="AB_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:9 %mul_ln28 = mul i32 %A_load, i32 %tempB_a_read

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:12 %AB_1_addr = getelementptr i32 %AB_1, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_1_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:13 %AB_1_load = load i4 %AB_1_addr

]]></Node>
<StgValue><ssdm name="AB_1_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:14 %mul_ln28_1 = mul i32 %A_load, i32 %tempB_a_1_read

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:17 %AB_2_addr = getelementptr i32 %AB_2, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_2_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:18 %AB_2_load = load i4 %AB_2_addr

]]></Node>
<StgValue><ssdm name="AB_2_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:19 %mul_ln28_2 = mul i32 %A_load, i32 %tmp_14_read

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:22 %AB_3_addr = getelementptr i32 %AB_3, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:23 %AB_3_load = load i4 %AB_3_addr

]]></Node>
<StgValue><ssdm name="AB_3_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:24 %mul_ln28_3 = mul i32 %A_load, i32 %tmp_15_read

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:27 %AB_4_addr = getelementptr i32 %AB_4, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_4_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:28 %AB_4_load = load i4 %AB_4_addr

]]></Node>
<StgValue><ssdm name="AB_4_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:29 %mul_ln28_4 = mul i32 %A_load, i32 %tmp_16_read

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:32 %AB_5_addr = getelementptr i32 %AB_5, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_5_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:33 %AB_5_load = load i4 %AB_5_addr

]]></Node>
<StgValue><ssdm name="AB_5_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:34 %mul_ln28_5 = mul i32 %A_load, i32 %tmp_17_read

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:37 %AB_6_addr = getelementptr i32 %AB_6, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_6_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:38 %AB_6_load = load i4 %AB_6_addr

]]></Node>
<StgValue><ssdm name="AB_6_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:39 %mul_ln28_6 = mul i32 %A_load, i32 %tmp_18_read

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:42 %AB_7_addr = getelementptr i32 %AB_7, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_7_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:43 %AB_7_load = load i4 %AB_7_addr

]]></Node>
<StgValue><ssdm name="AB_7_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:44 %mul_ln28_7 = mul i32 %A_load, i32 %tmp_19_read

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:47 %AB_8_addr = getelementptr i32 %AB_8, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_8_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:48 %AB_8_load = load i4 %AB_8_addr

]]></Node>
<StgValue><ssdm name="AB_8_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:49 %mul_ln28_8 = mul i32 %A_load, i32 %tmp_20_read

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:52 %AB_9_addr = getelementptr i32 %AB_9, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_9_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:53 %AB_9_load = load i4 %AB_9_addr

]]></Node>
<StgValue><ssdm name="AB_9_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:54 %mul_ln28_9 = mul i32 %A_load, i32 %tmp_21_read

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:57 %AB_10_addr = getelementptr i32 %AB_10, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_10_addr"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:58 %AB_10_load = load i4 %AB_10_addr

]]></Node>
<StgValue><ssdm name="AB_10_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:59 %mul_ln28_10 = mul i32 %A_load, i32 %tmp_22_read

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:62 %AB_11_addr = getelementptr i32 %AB_11, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_11_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:63 %AB_11_load = load i4 %AB_11_addr

]]></Node>
<StgValue><ssdm name="AB_11_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:64 %mul_ln28_11 = mul i32 %A_load, i32 %tmp_23_read

]]></Node>
<StgValue><ssdm name="mul_ln28_11"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:67 %AB_12_addr = getelementptr i32 %AB_12, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_12_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:68 %AB_12_load = load i4 %AB_12_addr

]]></Node>
<StgValue><ssdm name="AB_12_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:69 %mul_ln28_12 = mul i32 %A_load, i32 %tmp_24_read

]]></Node>
<StgValue><ssdm name="mul_ln28_12"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:72 %AB_13_addr = getelementptr i32 %AB_13, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_13_addr"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:73 %AB_13_load = load i4 %AB_13_addr

]]></Node>
<StgValue><ssdm name="AB_13_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:74 %mul_ln28_13 = mul i32 %A_load, i32 %tmp_25_read

]]></Node>
<StgValue><ssdm name="mul_ln28_13"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:77 %AB_14_addr = getelementptr i32 %AB_14, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_14_addr"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:78 %AB_14_load = load i4 %AB_14_addr

]]></Node>
<StgValue><ssdm name="AB_14_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:79 %mul_ln28_14 = mul i32 %A_load, i32 %trunc_ln145_2_read

]]></Node>
<StgValue><ssdm name="mul_ln28_14"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:82 %AB_15_addr = getelementptr i32 %AB_15, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="AB_15_addr"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:83 %AB_15_load = load i4 %AB_15_addr

]]></Node>
<StgValue><ssdm name="AB_15_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:84 %mul_ln28_15 = mul i32 %A_load, i32 %trunc_ln145_3_read

]]></Node>
<StgValue><ssdm name="mul_ln28_15"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0">
<![CDATA[
for.inc48.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc42.split:4 %specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc42.split:5 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:7 %AB_load = load i4 %AB_addr

]]></Node>
<StgValue><ssdm name="AB_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:10 %add_ln28 = add i32 %AB_load, i32 %mul_ln28

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:11 %store_ln28 = store i32 %add_ln28, i4 %AB_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:13 %AB_1_load = load i4 %AB_1_addr

]]></Node>
<StgValue><ssdm name="AB_1_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:15 %add_ln28_1 = add i32 %AB_1_load, i32 %mul_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:16 %store_ln28 = store i32 %add_ln28_1, i4 %AB_1_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:18 %AB_2_load = load i4 %AB_2_addr

]]></Node>
<StgValue><ssdm name="AB_2_load"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:20 %add_ln28_2 = add i32 %AB_2_load, i32 %mul_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:21 %store_ln28 = store i32 %add_ln28_2, i4 %AB_2_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:23 %AB_3_load = load i4 %AB_3_addr

]]></Node>
<StgValue><ssdm name="AB_3_load"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:25 %add_ln28_3 = add i32 %AB_3_load, i32 %mul_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:26 %store_ln28 = store i32 %add_ln28_3, i4 %AB_3_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:28 %AB_4_load = load i4 %AB_4_addr

]]></Node>
<StgValue><ssdm name="AB_4_load"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:30 %add_ln28_4 = add i32 %AB_4_load, i32 %mul_ln28_4

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:31 %store_ln28 = store i32 %add_ln28_4, i4 %AB_4_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:33 %AB_5_load = load i4 %AB_5_addr

]]></Node>
<StgValue><ssdm name="AB_5_load"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:35 %add_ln28_5 = add i32 %AB_5_load, i32 %mul_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:36 %store_ln28 = store i32 %add_ln28_5, i4 %AB_5_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:38 %AB_6_load = load i4 %AB_6_addr

]]></Node>
<StgValue><ssdm name="AB_6_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:40 %add_ln28_6 = add i32 %AB_6_load, i32 %mul_ln28_6

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:41 %store_ln28 = store i32 %add_ln28_6, i4 %AB_6_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:43 %AB_7_load = load i4 %AB_7_addr

]]></Node>
<StgValue><ssdm name="AB_7_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:45 %add_ln28_7 = add i32 %AB_7_load, i32 %mul_ln28_7

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:46 %store_ln28 = store i32 %add_ln28_7, i4 %AB_7_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:48 %AB_8_load = load i4 %AB_8_addr

]]></Node>
<StgValue><ssdm name="AB_8_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:50 %add_ln28_8 = add i32 %AB_8_load, i32 %mul_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:51 %store_ln28 = store i32 %add_ln28_8, i4 %AB_8_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:53 %AB_9_load = load i4 %AB_9_addr

]]></Node>
<StgValue><ssdm name="AB_9_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:55 %add_ln28_9 = add i32 %AB_9_load, i32 %mul_ln28_9

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:56 %store_ln28 = store i32 %add_ln28_9, i4 %AB_9_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:58 %AB_10_load = load i4 %AB_10_addr

]]></Node>
<StgValue><ssdm name="AB_10_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:60 %add_ln28_10 = add i32 %AB_10_load, i32 %mul_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_10"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:61 %store_ln28 = store i32 %add_ln28_10, i4 %AB_10_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:63 %AB_11_load = load i4 %AB_11_addr

]]></Node>
<StgValue><ssdm name="AB_11_load"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:65 %add_ln28_11 = add i32 %AB_11_load, i32 %mul_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln28_11"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:66 %store_ln28 = store i32 %add_ln28_11, i4 %AB_11_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:68 %AB_12_load = load i4 %AB_12_addr

]]></Node>
<StgValue><ssdm name="AB_12_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:70 %add_ln28_12 = add i32 %AB_12_load, i32 %mul_ln28_12

]]></Node>
<StgValue><ssdm name="add_ln28_12"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:71 %store_ln28 = store i32 %add_ln28_12, i4 %AB_12_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:73 %AB_13_load = load i4 %AB_13_addr

]]></Node>
<StgValue><ssdm name="AB_13_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:75 %add_ln28_13 = add i32 %AB_13_load, i32 %mul_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln28_13"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:76 %store_ln28 = store i32 %add_ln28_13, i4 %AB_13_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:78 %AB_14_load = load i4 %AB_14_addr

]]></Node>
<StgValue><ssdm name="AB_14_load"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:80 %add_ln28_14 = add i32 %AB_14_load, i32 %mul_ln28_14

]]></Node>
<StgValue><ssdm name="add_ln28_14"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:81 %store_ln28 = store i32 %add_ln28_14, i4 %AB_14_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="4">
<![CDATA[
for.inc42.split:83 %AB_15_load = load i4 %AB_15_addr

]]></Node>
<StgValue><ssdm name="AB_15_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42.split:85 %add_ln28_15 = add i32 %AB_15_load, i32 %mul_ln28_15

]]></Node>
<StgValue><ssdm name="add_ln28_15"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc42.split:86 %store_ln28 = store i32 %add_ln28_15, i4 %AB_15_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.inc42.split:88 %br_ln26 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="172" name="zext_ln23" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln23"/></StgValue>
</port>
<port id="173" name="AB_15" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="174" name="AB_14" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="AB_13" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="176" name="AB_12" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="AB_11" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="AB_10" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="AB_9" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="AB_8" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="AB_7" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="AB_6" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="AB_5" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="AB_4" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="AB_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="186" name="AB_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="187" name="AB_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="188" name="AB" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="189" name="tempB_a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tempB_a"/></StgValue>
</port>
<port id="190" name="tempB_a_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tempB_a_1"/></StgValue>
</port>
<port id="191" name="tmp_14" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_14"/></StgValue>
</port>
<port id="192" name="tmp_15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_15"/></StgValue>
</port>
<port id="193" name="tmp_16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_16"/></StgValue>
</port>
<port id="194" name="tmp_17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_17"/></StgValue>
</port>
<port id="195" name="tmp_18" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_18"/></StgValue>
</port>
<port id="196" name="tmp_19" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_19"/></StgValue>
</port>
<port id="197" name="tmp_20" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_20"/></StgValue>
</port>
<port id="198" name="tmp_21" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_21"/></StgValue>
</port>
<port id="199" name="tmp_22" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_22"/></StgValue>
</port>
<port id="200" name="tmp_23" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_23"/></StgValue>
</port>
<port id="201" name="tmp_24" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_24"/></StgValue>
</port>
<port id="202" name="tmp_25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_25"/></StgValue>
</port>
<port id="203" name="trunc_ln145_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</port>
<port id="204" name="trunc_ln145_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln145_3"/></StgValue>
</port>
<port id="205" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="207" from="StgValue_206" to="i" fromId="206" toId="8">
</dataflow>
<dataflow id="209" from="_ssdm_op_Read.ap_auto.i32" to="trunc_ln145_3_read" fromId="208" toId="9">
</dataflow>
<dataflow id="210" from="trunc_ln145_3" to="trunc_ln145_3_read" fromId="204" toId="9">
</dataflow>
<dataflow id="211" from="_ssdm_op_Read.ap_auto.i32" to="trunc_ln145_2_read" fromId="208" toId="10">
</dataflow>
<dataflow id="212" from="trunc_ln145_2" to="trunc_ln145_2_read" fromId="203" toId="10">
</dataflow>
<dataflow id="213" from="_ssdm_op_Read.ap_auto.i32" to="tmp_25_read" fromId="208" toId="11">
</dataflow>
<dataflow id="214" from="tmp_25" to="tmp_25_read" fromId="202" toId="11">
</dataflow>
<dataflow id="215" from="_ssdm_op_Read.ap_auto.i32" to="tmp_24_read" fromId="208" toId="12">
</dataflow>
<dataflow id="216" from="tmp_24" to="tmp_24_read" fromId="201" toId="12">
</dataflow>
<dataflow id="217" from="_ssdm_op_Read.ap_auto.i32" to="tmp_23_read" fromId="208" toId="13">
</dataflow>
<dataflow id="218" from="tmp_23" to="tmp_23_read" fromId="200" toId="13">
</dataflow>
<dataflow id="219" from="_ssdm_op_Read.ap_auto.i32" to="tmp_22_read" fromId="208" toId="14">
</dataflow>
<dataflow id="220" from="tmp_22" to="tmp_22_read" fromId="199" toId="14">
</dataflow>
<dataflow id="221" from="_ssdm_op_Read.ap_auto.i32" to="tmp_21_read" fromId="208" toId="15">
</dataflow>
<dataflow id="222" from="tmp_21" to="tmp_21_read" fromId="198" toId="15">
</dataflow>
<dataflow id="223" from="_ssdm_op_Read.ap_auto.i32" to="tmp_20_read" fromId="208" toId="16">
</dataflow>
<dataflow id="224" from="tmp_20" to="tmp_20_read" fromId="197" toId="16">
</dataflow>
<dataflow id="225" from="_ssdm_op_Read.ap_auto.i32" to="tmp_19_read" fromId="208" toId="17">
</dataflow>
<dataflow id="226" from="tmp_19" to="tmp_19_read" fromId="196" toId="17">
</dataflow>
<dataflow id="227" from="_ssdm_op_Read.ap_auto.i32" to="tmp_18_read" fromId="208" toId="18">
</dataflow>
<dataflow id="228" from="tmp_18" to="tmp_18_read" fromId="195" toId="18">
</dataflow>
<dataflow id="229" from="_ssdm_op_Read.ap_auto.i32" to="tmp_17_read" fromId="208" toId="19">
</dataflow>
<dataflow id="230" from="tmp_17" to="tmp_17_read" fromId="194" toId="19">
</dataflow>
<dataflow id="231" from="_ssdm_op_Read.ap_auto.i32" to="tmp_16_read" fromId="208" toId="20">
</dataflow>
<dataflow id="232" from="tmp_16" to="tmp_16_read" fromId="193" toId="20">
</dataflow>
<dataflow id="233" from="_ssdm_op_Read.ap_auto.i32" to="tmp_15_read" fromId="208" toId="21">
</dataflow>
<dataflow id="234" from="tmp_15" to="tmp_15_read" fromId="192" toId="21">
</dataflow>
<dataflow id="235" from="_ssdm_op_Read.ap_auto.i32" to="tmp_14_read" fromId="208" toId="22">
</dataflow>
<dataflow id="236" from="tmp_14" to="tmp_14_read" fromId="191" toId="22">
</dataflow>
<dataflow id="237" from="_ssdm_op_Read.ap_auto.i32" to="tempB_a_1_read" fromId="208" toId="23">
</dataflow>
<dataflow id="238" from="tempB_a_1" to="tempB_a_1_read" fromId="190" toId="23">
</dataflow>
<dataflow id="239" from="_ssdm_op_Read.ap_auto.i32" to="tempB_a_read" fromId="208" toId="24">
</dataflow>
<dataflow id="240" from="tempB_a" to="tempB_a_read" fromId="189" toId="24">
</dataflow>
<dataflow id="242" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln23_read" fromId="241" toId="25">
</dataflow>
<dataflow id="243" from="zext_ln23" to="zext_ln23_read" fromId="172" toId="25">
</dataflow>
<dataflow id="245" from="StgValue_244" to="store_ln0" fromId="244" toId="26">
</dataflow>
<dataflow id="246" from="i" to="store_ln0" fromId="8" toId="26">
</dataflow>
<dataflow id="247" from="i" to="i_1" fromId="8" toId="28">
</dataflow>
<dataflow id="248" from="i_1" to="trunc_ln26" fromId="28" toId="29">
</dataflow>
<dataflow id="249" from="i_1" to="icmp_ln26" fromId="28" toId="30">
</dataflow>
<dataflow id="251" from="StgValue_250" to="icmp_ln26" fromId="250" toId="30">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="252" toId="31">
</dataflow>
<dataflow id="255" from="StgValue_254" to="empty" fromId="254" toId="31">
</dataflow>
<dataflow id="256" from="StgValue_254" to="empty" fromId="254" toId="31">
</dataflow>
<dataflow id="257" from="StgValue_254" to="empty" fromId="254" toId="31">
</dataflow>
<dataflow id="258" from="i_1" to="add_ln26" fromId="28" toId="32">
</dataflow>
<dataflow id="260" from="StgValue_259" to="add_ln26" fromId="259" toId="32">
</dataflow>
<dataflow id="261" from="icmp_ln26" to="br_ln26" fromId="30" toId="33">
</dataflow>
<dataflow id="263" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="tmp" fromId="262" toId="34">
</dataflow>
<dataflow id="264" from="trunc_ln26" to="tmp" fromId="29" toId="34">
</dataflow>
<dataflow id="265" from="zext_ln23_read" to="tmp" fromId="25" toId="34">
</dataflow>
<dataflow id="266" from="tmp" to="p_cast" fromId="34" toId="35">
</dataflow>
<dataflow id="267" from="A" to="A_addr" fromId="205" toId="36">
</dataflow>
<dataflow id="269" from="StgValue_268" to="A_addr" fromId="268" toId="36">
</dataflow>
<dataflow id="270" from="p_cast" to="A_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="271" from="A_addr" to="A_load" fromId="36" toId="37">
</dataflow>
<dataflow id="272" from="add_ln26" to="store_ln26" fromId="32" toId="38">
</dataflow>
<dataflow id="273" from="i" to="store_ln26" fromId="8" toId="38">
</dataflow>
<dataflow id="274" from="A_addr" to="A_load" fromId="36" toId="39">
</dataflow>
<dataflow id="275" from="A_load" to="mul_ln28" fromId="39" toId="40">
</dataflow>
<dataflow id="276" from="tempB_a_read" to="mul_ln28" fromId="24" toId="40">
</dataflow>
<dataflow id="277" from="A_load" to="mul_ln28_1" fromId="39" toId="41">
</dataflow>
<dataflow id="278" from="tempB_a_1_read" to="mul_ln28_1" fromId="23" toId="41">
</dataflow>
<dataflow id="279" from="A_load" to="mul_ln28_2" fromId="39" toId="42">
</dataflow>
<dataflow id="280" from="tmp_14_read" to="mul_ln28_2" fromId="22" toId="42">
</dataflow>
<dataflow id="281" from="A_load" to="mul_ln28_3" fromId="39" toId="43">
</dataflow>
<dataflow id="282" from="tmp_15_read" to="mul_ln28_3" fromId="21" toId="43">
</dataflow>
<dataflow id="283" from="A_load" to="mul_ln28_4" fromId="39" toId="44">
</dataflow>
<dataflow id="284" from="tmp_16_read" to="mul_ln28_4" fromId="20" toId="44">
</dataflow>
<dataflow id="285" from="A_load" to="mul_ln28_5" fromId="39" toId="45">
</dataflow>
<dataflow id="286" from="tmp_17_read" to="mul_ln28_5" fromId="19" toId="45">
</dataflow>
<dataflow id="287" from="A_load" to="mul_ln28_6" fromId="39" toId="46">
</dataflow>
<dataflow id="288" from="tmp_18_read" to="mul_ln28_6" fromId="18" toId="46">
</dataflow>
<dataflow id="289" from="A_load" to="mul_ln28_7" fromId="39" toId="47">
</dataflow>
<dataflow id="290" from="tmp_19_read" to="mul_ln28_7" fromId="17" toId="47">
</dataflow>
<dataflow id="291" from="A_load" to="mul_ln28_8" fromId="39" toId="48">
</dataflow>
<dataflow id="292" from="tmp_20_read" to="mul_ln28_8" fromId="16" toId="48">
</dataflow>
<dataflow id="293" from="A_load" to="mul_ln28_9" fromId="39" toId="49">
</dataflow>
<dataflow id="294" from="tmp_21_read" to="mul_ln28_9" fromId="15" toId="49">
</dataflow>
<dataflow id="295" from="A_load" to="mul_ln28_10" fromId="39" toId="50">
</dataflow>
<dataflow id="296" from="tmp_22_read" to="mul_ln28_10" fromId="14" toId="50">
</dataflow>
<dataflow id="297" from="A_load" to="mul_ln28_11" fromId="39" toId="51">
</dataflow>
<dataflow id="298" from="tmp_23_read" to="mul_ln28_11" fromId="13" toId="51">
</dataflow>
<dataflow id="299" from="A_load" to="mul_ln28_12" fromId="39" toId="52">
</dataflow>
<dataflow id="300" from="tmp_24_read" to="mul_ln28_12" fromId="12" toId="52">
</dataflow>
<dataflow id="301" from="A_load" to="mul_ln28_13" fromId="39" toId="53">
</dataflow>
<dataflow id="302" from="tmp_25_read" to="mul_ln28_13" fromId="11" toId="53">
</dataflow>
<dataflow id="303" from="A_load" to="mul_ln28_14" fromId="39" toId="54">
</dataflow>
<dataflow id="304" from="trunc_ln145_2_read" to="mul_ln28_14" fromId="10" toId="54">
</dataflow>
<dataflow id="305" from="A_load" to="mul_ln28_15" fromId="39" toId="55">
</dataflow>
<dataflow id="306" from="trunc_ln145_3_read" to="mul_ln28_15" fromId="9" toId="55">
</dataflow>
<dataflow id="307" from="i_1" to="zext_ln26" fromId="28" toId="56">
</dataflow>
<dataflow id="308" from="AB" to="AB_addr" fromId="188" toId="57">
</dataflow>
<dataflow id="309" from="StgValue_268" to="AB_addr" fromId="268" toId="57">
</dataflow>
<dataflow id="310" from="zext_ln26" to="AB_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="311" from="AB_addr" to="AB_load" fromId="57" toId="58">
</dataflow>
<dataflow id="312" from="A_load" to="mul_ln28" fromId="39" toId="59">
</dataflow>
<dataflow id="313" from="tempB_a_read" to="mul_ln28" fromId="24" toId="59">
</dataflow>
<dataflow id="314" from="AB_1" to="AB_1_addr" fromId="187" toId="60">
</dataflow>
<dataflow id="315" from="StgValue_268" to="AB_1_addr" fromId="268" toId="60">
</dataflow>
<dataflow id="316" from="zext_ln26" to="AB_1_addr" fromId="56" toId="60">
</dataflow>
<dataflow id="317" from="AB_1_addr" to="AB_1_load" fromId="60" toId="61">
</dataflow>
<dataflow id="318" from="A_load" to="mul_ln28_1" fromId="39" toId="62">
</dataflow>
<dataflow id="319" from="tempB_a_1_read" to="mul_ln28_1" fromId="23" toId="62">
</dataflow>
<dataflow id="320" from="AB_2" to="AB_2_addr" fromId="186" toId="63">
</dataflow>
<dataflow id="321" from="StgValue_268" to="AB_2_addr" fromId="268" toId="63">
</dataflow>
<dataflow id="322" from="zext_ln26" to="AB_2_addr" fromId="56" toId="63">
</dataflow>
<dataflow id="323" from="AB_2_addr" to="AB_2_load" fromId="63" toId="64">
</dataflow>
<dataflow id="324" from="A_load" to="mul_ln28_2" fromId="39" toId="65">
</dataflow>
<dataflow id="325" from="tmp_14_read" to="mul_ln28_2" fromId="22" toId="65">
</dataflow>
<dataflow id="326" from="AB_3" to="AB_3_addr" fromId="185" toId="66">
</dataflow>
<dataflow id="327" from="StgValue_268" to="AB_3_addr" fromId="268" toId="66">
</dataflow>
<dataflow id="328" from="zext_ln26" to="AB_3_addr" fromId="56" toId="66">
</dataflow>
<dataflow id="329" from="AB_3_addr" to="AB_3_load" fromId="66" toId="67">
</dataflow>
<dataflow id="330" from="A_load" to="mul_ln28_3" fromId="39" toId="68">
</dataflow>
<dataflow id="331" from="tmp_15_read" to="mul_ln28_3" fromId="21" toId="68">
</dataflow>
<dataflow id="332" from="AB_4" to="AB_4_addr" fromId="184" toId="69">
</dataflow>
<dataflow id="333" from="StgValue_268" to="AB_4_addr" fromId="268" toId="69">
</dataflow>
<dataflow id="334" from="zext_ln26" to="AB_4_addr" fromId="56" toId="69">
</dataflow>
<dataflow id="335" from="AB_4_addr" to="AB_4_load" fromId="69" toId="70">
</dataflow>
<dataflow id="336" from="A_load" to="mul_ln28_4" fromId="39" toId="71">
</dataflow>
<dataflow id="337" from="tmp_16_read" to="mul_ln28_4" fromId="20" toId="71">
</dataflow>
<dataflow id="338" from="AB_5" to="AB_5_addr" fromId="183" toId="72">
</dataflow>
<dataflow id="339" from="StgValue_268" to="AB_5_addr" fromId="268" toId="72">
</dataflow>
<dataflow id="340" from="zext_ln26" to="AB_5_addr" fromId="56" toId="72">
</dataflow>
<dataflow id="341" from="AB_5_addr" to="AB_5_load" fromId="72" toId="73">
</dataflow>
<dataflow id="342" from="A_load" to="mul_ln28_5" fromId="39" toId="74">
</dataflow>
<dataflow id="343" from="tmp_17_read" to="mul_ln28_5" fromId="19" toId="74">
</dataflow>
<dataflow id="344" from="AB_6" to="AB_6_addr" fromId="182" toId="75">
</dataflow>
<dataflow id="345" from="StgValue_268" to="AB_6_addr" fromId="268" toId="75">
</dataflow>
<dataflow id="346" from="zext_ln26" to="AB_6_addr" fromId="56" toId="75">
</dataflow>
<dataflow id="347" from="AB_6_addr" to="AB_6_load" fromId="75" toId="76">
</dataflow>
<dataflow id="348" from="A_load" to="mul_ln28_6" fromId="39" toId="77">
</dataflow>
<dataflow id="349" from="tmp_18_read" to="mul_ln28_6" fromId="18" toId="77">
</dataflow>
<dataflow id="350" from="AB_7" to="AB_7_addr" fromId="181" toId="78">
</dataflow>
<dataflow id="351" from="StgValue_268" to="AB_7_addr" fromId="268" toId="78">
</dataflow>
<dataflow id="352" from="zext_ln26" to="AB_7_addr" fromId="56" toId="78">
</dataflow>
<dataflow id="353" from="AB_7_addr" to="AB_7_load" fromId="78" toId="79">
</dataflow>
<dataflow id="354" from="A_load" to="mul_ln28_7" fromId="39" toId="80">
</dataflow>
<dataflow id="355" from="tmp_19_read" to="mul_ln28_7" fromId="17" toId="80">
</dataflow>
<dataflow id="356" from="AB_8" to="AB_8_addr" fromId="180" toId="81">
</dataflow>
<dataflow id="357" from="StgValue_268" to="AB_8_addr" fromId="268" toId="81">
</dataflow>
<dataflow id="358" from="zext_ln26" to="AB_8_addr" fromId="56" toId="81">
</dataflow>
<dataflow id="359" from="AB_8_addr" to="AB_8_load" fromId="81" toId="82">
</dataflow>
<dataflow id="360" from="A_load" to="mul_ln28_8" fromId="39" toId="83">
</dataflow>
<dataflow id="361" from="tmp_20_read" to="mul_ln28_8" fromId="16" toId="83">
</dataflow>
<dataflow id="362" from="AB_9" to="AB_9_addr" fromId="179" toId="84">
</dataflow>
<dataflow id="363" from="StgValue_268" to="AB_9_addr" fromId="268" toId="84">
</dataflow>
<dataflow id="364" from="zext_ln26" to="AB_9_addr" fromId="56" toId="84">
</dataflow>
<dataflow id="365" from="AB_9_addr" to="AB_9_load" fromId="84" toId="85">
</dataflow>
<dataflow id="366" from="A_load" to="mul_ln28_9" fromId="39" toId="86">
</dataflow>
<dataflow id="367" from="tmp_21_read" to="mul_ln28_9" fromId="15" toId="86">
</dataflow>
<dataflow id="368" from="AB_10" to="AB_10_addr" fromId="178" toId="87">
</dataflow>
<dataflow id="369" from="StgValue_268" to="AB_10_addr" fromId="268" toId="87">
</dataflow>
<dataflow id="370" from="zext_ln26" to="AB_10_addr" fromId="56" toId="87">
</dataflow>
<dataflow id="371" from="AB_10_addr" to="AB_10_load" fromId="87" toId="88">
</dataflow>
<dataflow id="372" from="A_load" to="mul_ln28_10" fromId="39" toId="89">
</dataflow>
<dataflow id="373" from="tmp_22_read" to="mul_ln28_10" fromId="14" toId="89">
</dataflow>
<dataflow id="374" from="AB_11" to="AB_11_addr" fromId="177" toId="90">
</dataflow>
<dataflow id="375" from="StgValue_268" to="AB_11_addr" fromId="268" toId="90">
</dataflow>
<dataflow id="376" from="zext_ln26" to="AB_11_addr" fromId="56" toId="90">
</dataflow>
<dataflow id="377" from="AB_11_addr" to="AB_11_load" fromId="90" toId="91">
</dataflow>
<dataflow id="378" from="A_load" to="mul_ln28_11" fromId="39" toId="92">
</dataflow>
<dataflow id="379" from="tmp_23_read" to="mul_ln28_11" fromId="13" toId="92">
</dataflow>
<dataflow id="380" from="AB_12" to="AB_12_addr" fromId="176" toId="93">
</dataflow>
<dataflow id="381" from="StgValue_268" to="AB_12_addr" fromId="268" toId="93">
</dataflow>
<dataflow id="382" from="zext_ln26" to="AB_12_addr" fromId="56" toId="93">
</dataflow>
<dataflow id="383" from="AB_12_addr" to="AB_12_load" fromId="93" toId="94">
</dataflow>
<dataflow id="384" from="A_load" to="mul_ln28_12" fromId="39" toId="95">
</dataflow>
<dataflow id="385" from="tmp_24_read" to="mul_ln28_12" fromId="12" toId="95">
</dataflow>
<dataflow id="386" from="AB_13" to="AB_13_addr" fromId="175" toId="96">
</dataflow>
<dataflow id="387" from="StgValue_268" to="AB_13_addr" fromId="268" toId="96">
</dataflow>
<dataflow id="388" from="zext_ln26" to="AB_13_addr" fromId="56" toId="96">
</dataflow>
<dataflow id="389" from="AB_13_addr" to="AB_13_load" fromId="96" toId="97">
</dataflow>
<dataflow id="390" from="A_load" to="mul_ln28_13" fromId="39" toId="98">
</dataflow>
<dataflow id="391" from="tmp_25_read" to="mul_ln28_13" fromId="11" toId="98">
</dataflow>
<dataflow id="392" from="AB_14" to="AB_14_addr" fromId="174" toId="99">
</dataflow>
<dataflow id="393" from="StgValue_268" to="AB_14_addr" fromId="268" toId="99">
</dataflow>
<dataflow id="394" from="zext_ln26" to="AB_14_addr" fromId="56" toId="99">
</dataflow>
<dataflow id="395" from="AB_14_addr" to="AB_14_load" fromId="99" toId="100">
</dataflow>
<dataflow id="396" from="A_load" to="mul_ln28_14" fromId="39" toId="101">
</dataflow>
<dataflow id="397" from="trunc_ln145_2_read" to="mul_ln28_14" fromId="10" toId="101">
</dataflow>
<dataflow id="398" from="AB_15" to="AB_15_addr" fromId="173" toId="102">
</dataflow>
<dataflow id="399" from="StgValue_268" to="AB_15_addr" fromId="268" toId="102">
</dataflow>
<dataflow id="400" from="zext_ln26" to="AB_15_addr" fromId="56" toId="102">
</dataflow>
<dataflow id="401" from="AB_15_addr" to="AB_15_load" fromId="102" toId="103">
</dataflow>
<dataflow id="402" from="A_load" to="mul_ln28_15" fromId="39" toId="104">
</dataflow>
<dataflow id="403" from="trunc_ln145_3_read" to="mul_ln28_15" fromId="9" toId="104">
</dataflow>
<dataflow id="405" from="_ssdm_op_SpecPipeline" to="specpipeline_ln7" fromId="404" toId="105">
</dataflow>
<dataflow id="406" from="StgValue_206" to="specpipeline_ln7" fromId="206" toId="105">
</dataflow>
<dataflow id="408" from="StgValue_407" to="specpipeline_ln7" fromId="407" toId="105">
</dataflow>
<dataflow id="409" from="StgValue_407" to="specpipeline_ln7" fromId="407" toId="105">
</dataflow>
<dataflow id="410" from="StgValue_407" to="specpipeline_ln7" fromId="407" toId="105">
</dataflow>
<dataflow id="412" from="empty" to="specpipeline_ln7" fromId="411" toId="105">
</dataflow>
<dataflow id="414" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="413" toId="106">
</dataflow>
<dataflow id="416" from="empty_5" to="specloopname_ln26" fromId="415" toId="106">
</dataflow>
<dataflow id="417" from="AB_addr" to="AB_load" fromId="57" toId="107">
</dataflow>
<dataflow id="418" from="AB_load" to="add_ln28" fromId="107" toId="108">
</dataflow>
<dataflow id="419" from="mul_ln28" to="add_ln28" fromId="59" toId="108">
</dataflow>
<dataflow id="420" from="add_ln28" to="store_ln28" fromId="108" toId="109">
</dataflow>
<dataflow id="421" from="AB_addr" to="store_ln28" fromId="57" toId="109">
</dataflow>
<dataflow id="422" from="AB_1_addr" to="AB_1_load" fromId="60" toId="110">
</dataflow>
<dataflow id="423" from="AB_1_load" to="add_ln28_1" fromId="110" toId="111">
</dataflow>
<dataflow id="424" from="mul_ln28_1" to="add_ln28_1" fromId="62" toId="111">
</dataflow>
<dataflow id="425" from="add_ln28_1" to="store_ln28" fromId="111" toId="112">
</dataflow>
<dataflow id="426" from="AB_1_addr" to="store_ln28" fromId="60" toId="112">
</dataflow>
<dataflow id="427" from="AB_2_addr" to="AB_2_load" fromId="63" toId="113">
</dataflow>
<dataflow id="428" from="AB_2_load" to="add_ln28_2" fromId="113" toId="114">
</dataflow>
<dataflow id="429" from="mul_ln28_2" to="add_ln28_2" fromId="65" toId="114">
</dataflow>
<dataflow id="430" from="add_ln28_2" to="store_ln28" fromId="114" toId="115">
</dataflow>
<dataflow id="431" from="AB_2_addr" to="store_ln28" fromId="63" toId="115">
</dataflow>
<dataflow id="432" from="AB_3_addr" to="AB_3_load" fromId="66" toId="116">
</dataflow>
<dataflow id="433" from="AB_3_load" to="add_ln28_3" fromId="116" toId="117">
</dataflow>
<dataflow id="434" from="mul_ln28_3" to="add_ln28_3" fromId="68" toId="117">
</dataflow>
<dataflow id="435" from="add_ln28_3" to="store_ln28" fromId="117" toId="118">
</dataflow>
<dataflow id="436" from="AB_3_addr" to="store_ln28" fromId="66" toId="118">
</dataflow>
<dataflow id="437" from="AB_4_addr" to="AB_4_load" fromId="69" toId="119">
</dataflow>
<dataflow id="438" from="AB_4_load" to="add_ln28_4" fromId="119" toId="120">
</dataflow>
<dataflow id="439" from="mul_ln28_4" to="add_ln28_4" fromId="71" toId="120">
</dataflow>
<dataflow id="440" from="add_ln28_4" to="store_ln28" fromId="120" toId="121">
</dataflow>
<dataflow id="441" from="AB_4_addr" to="store_ln28" fromId="69" toId="121">
</dataflow>
<dataflow id="442" from="AB_5_addr" to="AB_5_load" fromId="72" toId="122">
</dataflow>
<dataflow id="443" from="AB_5_load" to="add_ln28_5" fromId="122" toId="123">
</dataflow>
<dataflow id="444" from="mul_ln28_5" to="add_ln28_5" fromId="74" toId="123">
</dataflow>
<dataflow id="445" from="add_ln28_5" to="store_ln28" fromId="123" toId="124">
</dataflow>
<dataflow id="446" from="AB_5_addr" to="store_ln28" fromId="72" toId="124">
</dataflow>
<dataflow id="447" from="AB_6_addr" to="AB_6_load" fromId="75" toId="125">
</dataflow>
<dataflow id="448" from="AB_6_load" to="add_ln28_6" fromId="125" toId="126">
</dataflow>
<dataflow id="449" from="mul_ln28_6" to="add_ln28_6" fromId="77" toId="126">
</dataflow>
<dataflow id="450" from="add_ln28_6" to="store_ln28" fromId="126" toId="127">
</dataflow>
<dataflow id="451" from="AB_6_addr" to="store_ln28" fromId="75" toId="127">
</dataflow>
<dataflow id="452" from="AB_7_addr" to="AB_7_load" fromId="78" toId="128">
</dataflow>
<dataflow id="453" from="AB_7_load" to="add_ln28_7" fromId="128" toId="129">
</dataflow>
<dataflow id="454" from="mul_ln28_7" to="add_ln28_7" fromId="80" toId="129">
</dataflow>
<dataflow id="455" from="add_ln28_7" to="store_ln28" fromId="129" toId="130">
</dataflow>
<dataflow id="456" from="AB_7_addr" to="store_ln28" fromId="78" toId="130">
</dataflow>
<dataflow id="457" from="AB_8_addr" to="AB_8_load" fromId="81" toId="131">
</dataflow>
<dataflow id="458" from="AB_8_load" to="add_ln28_8" fromId="131" toId="132">
</dataflow>
<dataflow id="459" from="mul_ln28_8" to="add_ln28_8" fromId="83" toId="132">
</dataflow>
<dataflow id="460" from="add_ln28_8" to="store_ln28" fromId="132" toId="133">
</dataflow>
<dataflow id="461" from="AB_8_addr" to="store_ln28" fromId="81" toId="133">
</dataflow>
<dataflow id="462" from="AB_9_addr" to="AB_9_load" fromId="84" toId="134">
</dataflow>
<dataflow id="463" from="AB_9_load" to="add_ln28_9" fromId="134" toId="135">
</dataflow>
<dataflow id="464" from="mul_ln28_9" to="add_ln28_9" fromId="86" toId="135">
</dataflow>
<dataflow id="465" from="add_ln28_9" to="store_ln28" fromId="135" toId="136">
</dataflow>
<dataflow id="466" from="AB_9_addr" to="store_ln28" fromId="84" toId="136">
</dataflow>
<dataflow id="467" from="AB_10_addr" to="AB_10_load" fromId="87" toId="137">
</dataflow>
<dataflow id="468" from="AB_10_load" to="add_ln28_10" fromId="137" toId="138">
</dataflow>
<dataflow id="469" from="mul_ln28_10" to="add_ln28_10" fromId="89" toId="138">
</dataflow>
<dataflow id="470" from="add_ln28_10" to="store_ln28" fromId="138" toId="139">
</dataflow>
<dataflow id="471" from="AB_10_addr" to="store_ln28" fromId="87" toId="139">
</dataflow>
<dataflow id="472" from="AB_11_addr" to="AB_11_load" fromId="90" toId="140">
</dataflow>
<dataflow id="473" from="AB_11_load" to="add_ln28_11" fromId="140" toId="141">
</dataflow>
<dataflow id="474" from="mul_ln28_11" to="add_ln28_11" fromId="92" toId="141">
</dataflow>
<dataflow id="475" from="add_ln28_11" to="store_ln28" fromId="141" toId="142">
</dataflow>
<dataflow id="476" from="AB_11_addr" to="store_ln28" fromId="90" toId="142">
</dataflow>
<dataflow id="477" from="AB_12_addr" to="AB_12_load" fromId="93" toId="143">
</dataflow>
<dataflow id="478" from="AB_12_load" to="add_ln28_12" fromId="143" toId="144">
</dataflow>
<dataflow id="479" from="mul_ln28_12" to="add_ln28_12" fromId="95" toId="144">
</dataflow>
<dataflow id="480" from="add_ln28_12" to="store_ln28" fromId="144" toId="145">
</dataflow>
<dataflow id="481" from="AB_12_addr" to="store_ln28" fromId="93" toId="145">
</dataflow>
<dataflow id="482" from="AB_13_addr" to="AB_13_load" fromId="96" toId="146">
</dataflow>
<dataflow id="483" from="AB_13_load" to="add_ln28_13" fromId="146" toId="147">
</dataflow>
<dataflow id="484" from="mul_ln28_13" to="add_ln28_13" fromId="98" toId="147">
</dataflow>
<dataflow id="485" from="add_ln28_13" to="store_ln28" fromId="147" toId="148">
</dataflow>
<dataflow id="486" from="AB_13_addr" to="store_ln28" fromId="96" toId="148">
</dataflow>
<dataflow id="487" from="AB_14_addr" to="AB_14_load" fromId="99" toId="149">
</dataflow>
<dataflow id="488" from="AB_14_load" to="add_ln28_14" fromId="149" toId="150">
</dataflow>
<dataflow id="489" from="mul_ln28_14" to="add_ln28_14" fromId="101" toId="150">
</dataflow>
<dataflow id="490" from="add_ln28_14" to="store_ln28" fromId="150" toId="151">
</dataflow>
<dataflow id="491" from="AB_14_addr" to="store_ln28" fromId="99" toId="151">
</dataflow>
<dataflow id="492" from="AB_15_addr" to="AB_15_load" fromId="102" toId="152">
</dataflow>
<dataflow id="493" from="AB_15_load" to="add_ln28_15" fromId="152" toId="153">
</dataflow>
<dataflow id="494" from="mul_ln28_15" to="add_ln28_15" fromId="104" toId="153">
</dataflow>
<dataflow id="495" from="add_ln28_15" to="store_ln28" fromId="153" toId="154">
</dataflow>
<dataflow id="496" from="AB_15_addr" to="store_ln28" fromId="102" toId="154">
</dataflow>
<dataflow id="497" from="icmp_ln26" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="498" from="icmp_ln26" to="StgValue_5" fromId="30" toId="5">
</dataflow>
</dataflows>


</stg>
