
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ./sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c3540.ckt: 0.1s 0.1s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for creating dummy nodes ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for generating fault list ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for compute reachability ./sample_circuits/c3540.ckt: 0.0s 0.1s
T'11010000101101011101000101111111111110110001010110 1'
T'11101111101110001001011011101110000101010101111011 0'
T'11111100000000010011010000000100001011010100101101 0'
T'10000101011001101100001100111110110100000000110010 1'
T'11001000000010101100100001101111111110111010011001 0'
T'11111111101101101111000011001110000011111001111001 1'
T'11011110100011111010110101000111001010011011011111 1'
T'01110011101110001101000100011111110110000111111101 0'
T'11110011111111001100110000011110001101000111111011 0'
T'11110000101111100110010101101111011110100111111100 1'
T'00111000000001011010111101100010001100011010111010 1'
T'11111101111111110101110101111111111100011110010110 1'
T'11010000011101000011001110001110111111100011111110 1'
T'11101010110100010001000111011100010110011001001001 1'
T'11011111111101010110001001011111111111011011011000 1'
T'11000000001001010101000100011001011011111010111111 0'
T'11011010000001101101100000001111011111100101110110 1'
T'10111100000011111111101111100111101011111100011100 1'
T'11110111010010011001010001010101010111010010111010 1'
T'11100110010001010110010101110111000011010100000111 1'
T'10111000010001000011100010010001000001000101001000 1'
T'11010000101111011100001000001110011011000111100010 1'
T'11110000101001010010101111101111111100111110011101 1'
T'10111000000010110100110111010111110010010101100100 1'
T'00000001110011100010011111111111111011101000111000 0'
T'11111111111110101001101011111111100010111011001111 1'
T'11111000000011100010010101101111111110001111011101 0'
T'11001001110000101001000111101100000101000000011011 1'
T'01001100110100011010100110010000100110101011011100 1'
T'11011011100000011001100111110010101000110010001101 1'
T'10111000000011011001110111101111111101111000000100 1'
T'11110001000101100000100000111000111011101010100111 1'
T'01110100011010001111000010000101010100101001111001 1'
T'11110010111101111110010101100011100101101001111100 1'
T'11011000000011011101010111001111111110100110011101 1'
T'11111011101111101111100000101111111110101000011101 1'
T'11110110010100000001100100101110001011100110011001 1'
T'11111111110111011000100111110111110000011011101101 1'
T'10100000000011100011100001011111111111011101001000 0'
T'11111011011111111111010111110111110110100100101111 1'
T'11111011101100011111110111001111000000100010010011 1'
T'11110000001100010000111000101110000010110000111110 1'
T'11111010111111101001010101111111111001110011101111 1'
T'11110110111111001101100000110110011011100011011111 1'
T'01111000000010000111101011011111111111011110001000 1'
T'11111111101101011110110100111001110111001001101100 1'
T'11111110011110000101101111010001011100101010000010 0'
T'10111000111110111111001000010111111111100011000010 1'
T'11111101011010001000010011100111011101001000000110 1'
T'11110111000011111000100001101111111111110111011110 1'
T'11111010111010101110011101000011000100011101111011 1'
T'11111000010010001101100001111111111110101010011101 0'
T'10100111101111000100110010010001011010100001100110 1'
T'11011100100010010011110111011011110001000100111001 1'
T'11111000001010111101100001101001011111010111110100 0'
T'10111000000010101001110110110111011001010001110100 1'
T'11110000110011101110010011000011010011100110000111 1'
T'11101101111111111011010100001100000111100011100010 1'
T'11101111111011000100000101011000111100010111011001 1'
T'11101110111110101111110101111111111100101101001101 1'
T'11011111011111000001100100100011110100011000101001 1'
T'10010011111010101111010000011110111110000011001010 1'
T'01111000000010111001000001011111111110101011110010 0'
T'11110100101101111101110111111111111111011000011011 1'
T'10101011001011011000000011101110100010110011110111 1'
T'10111000000011110110010101110111110000101010011100 1'
T'01101001101110101001001111111000010100011100100000 1'
T'11111010000011110010100001111011100100111100000101 0'
T'11111111111110001011010111101111100101100111101111 1'
T'11110001000001000001110100110001101101101111111111 0'
T'10100001011011000000011101101111101101110011111111 1'
T'00101001101011001111000100001111011111000001110001 1'
T'11000000000010001011100101011000100001011111111000 1'
T'11100110111111000101011100101101111110100011111101 1'
T'11111111011111111110000101110110111100111000111111 1'
T'00101000000011111111100011111011111110010011010100 1'
T'11111000000011001101001111100101100011110111111101 0'
T'11101000110111011010110111011110001111001000001100 1'
T'11101000111001110101011011001100110010000100011001 1'
T'11101101101111010001111010001100010000111000111111 0'
T'11011001111100000011110111111000001101011101101000 1'
T'11010001000111001100011011000111010011011000100011 1'
T'11101010000001011011101010000001011111111111100000 1'

#number of aborted faults = 0

#number of redundant faults = 0

#number of calling podem1 = 44

#total number of backtracks = 9739
#atpg: cputime for test pattern generation ./sample_circuits/c3540.ckt: 62.6s 62.7s
