{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710191590483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710191590483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 18:13:10 2024 " "Processing started: Mon Mar 11 18:13:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710191590483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191590483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neorv32_top -c neorv32_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off neorv32_top -c neorv32_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191590483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710191590978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710191590978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/mem/neorv32_imem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/mem/neorv32_imem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "../RTL/neorv32/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_imem.default.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/mem/neorv32_dmem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/mem/neorv32_dmem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "../RTL/neorv32/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_dmem.default.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_test_setup_approm-neorv32_test_setup_approm_rtl " "Found design unit 1: neorv32_test_setup_approm-neorv32_test_setup_approm_rtl" {  } { { "../../neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599537 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_test_setup_approm " "Found entity 1: neorv32_test_setup_approm" {  } { { "../../neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "../RTL/neorv32/neorv32_xirq.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_xirq.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599540 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "../RTL/neorv32/neorv32_xirq.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_xirq.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_wishbone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_wishbone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wishbone-neorv32_wishbone_rtl " "Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl" {  } { { "../RTL/neorv32/neorv32_wishbone.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_wishbone.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599543 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wishbone " "Found entity 1: neorv32_wishbone" {  } { { "../RTL/neorv32/neorv32_wishbone.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_wishbone.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "../RTL/neorv32/neorv32_wdt.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_wdt.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599545 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "../RTL/neorv32/neorv32_wdt.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_wdt.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "../RTL/neorv32/neorv32_uart.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_uart.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599549 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "../RTL/neorv32/neorv32_uart.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_uart.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "../RTL/neorv32/neorv32_twi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_twi.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599551 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "../RTL/neorv32/neorv32_twi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_twi.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "../RTL/neorv32/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599554 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "../RTL/neorv32/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd" 249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599554 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "../RTL/neorv32/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599554 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "../RTL/neorv32/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599554 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "../RTL/neorv32/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599554 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "../RTL/neorv32/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "../RTL/neorv32/neorv32_sysinfo.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_sysinfo.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599556 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "../RTL/neorv32/neorv32_sysinfo.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_sysinfo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "../RTL/neorv32/neorv32_spi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_spi.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599559 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "../RTL/neorv32/neorv32_spi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_spi.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "../RTL/neorv32/neorv32_slink.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_slink.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599562 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "../RTL/neorv32/neorv32_slink.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_slink.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "../RTL/neorv32/neorv32_pwm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_pwm.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599564 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "../RTL/neorv32/neorv32_pwm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_pwm.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "../RTL/neorv32/neorv32_neoled.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_neoled.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599568 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "../RTL/neorv32/neorv32_neoled.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_neoled.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "../RTL/neorv32/neorv32_mtime.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_mtime.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599571 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "../RTL/neorv32/neorv32_mtime.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_mtime.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_imem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_imem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "../RTL/neorv32/neorv32_imem.entity.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_imem.entity.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_icache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_icache-neorv32_icache_rtl " "Found design unit 1: neorv32_icache-neorv32_icache_rtl" {  } { { "../RTL/neorv32/neorv32_icache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_icache.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599577 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_icache_memory-neorv32_icache_memory_rtl " "Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl" {  } { { "../RTL/neorv32/neorv32_icache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_icache.vhd" 411 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599577 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_icache " "Found entity 1: neorv32_icache" {  } { { "../RTL/neorv32/neorv32_icache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_icache.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599577 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_icache_memory " "Found entity 2: neorv32_icache_memory" {  } { { "../RTL/neorv32/neorv32_icache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_icache.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "../RTL/neorv32/neorv32_gptmr.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_gptmr.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599580 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "../RTL/neorv32/neorv32_gptmr.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_gptmr.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "../RTL/neorv32/neorv32_gpio.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_gpio.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599582 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "../RTL/neorv32/neorv32_gpio.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_gpio.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "../RTL/neorv32/neorv32_fifo.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_fifo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599585 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "../RTL/neorv32/neorv32_fifo.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_dmem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_dmem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "../RTL/neorv32/neorv32_dmem.entity.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_dmem.entity.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "../RTL/neorv32/neorv32_debug_dtm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_debug_dtm.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599591 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "../RTL/neorv32/neorv32_debug_dtm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_debug_dtm.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "../RTL/neorv32/neorv32_debug_dm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_debug_dm.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599594 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "../RTL/neorv32/neorv32_debug_dm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_debug_dm.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_regfile.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599596 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "../RTL/neorv32/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_regfile.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_decompressor.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599599 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "../RTL/neorv32/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_decompressor.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_shifter.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599601 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "../RTL/neorv32/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_shifter.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_muldiv.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599604 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "../RTL/neorv32/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_muldiv.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599608 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd" 1233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599608 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd" 1614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599608 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "../RTL/neorv32/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599608 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "../RTL/neorv32/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd" 1211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599608 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "../RTL/neorv32/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd" 1594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_bitmanip.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599610 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "../RTL/neorv32/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_bitmanip.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599617 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_bus-neorv32_cpu_bus_rtl " "Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599620 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_bus " "Found entity 1: neorv32_cpu_bus" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "../RTL/neorv32/neorv32_cpu_alu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_alu.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599623 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "../RTL/neorv32/neorv32_cpu_alu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "../RTL/neorv32/neorv32_cpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599626 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "../RTL/neorv32/neorv32_cpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "../RTL/neorv32/neorv32_cfs.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cfs.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599628 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "../RTL/neorv32/neorv32_cfs.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cfs.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_busswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_busswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_busswitch-neorv32_busswitch_rtl " "Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl" {  } { { "../RTL/neorv32/neorv32_busswitch.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_busswitch.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599631 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_busswitch " "Found entity 1: neorv32_busswitch" {  } { { "../RTL/neorv32/neorv32_busswitch.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_busswitch.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_bus_keeper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_bus_keeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_keeper-neorv32_bus_keeper_rtl " "Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl" {  } { { "../RTL/neorv32/neorv32_bus_keeper.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_bus_keeper.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599634 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_keeper " "Found entity 1: neorv32_bus_keeper" {  } { { "../RTL/neorv32/neorv32_bus_keeper.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_bus_keeper.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image " "Found design unit 1: neorv32_bootloader_image" {  } { { "../RTL/neorv32/neorv32_bootloader_image.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_bootloader_image.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "../RTL/neorv32/neorv32_boot_rom.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_boot_rom.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599641 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "../RTL/neorv32/neorv32_boot_rom.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_boot_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image " "Found design unit 1: neorv32_application_image" {  } { { "../RTL/neorv32/neorv32_application_image.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_application_image.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package " "Found design unit 1: neorv32_package" {  } { { "../RTL/neorv32/neorv32_package.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_package.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599649 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "../RTL/neorv32/neorv32_package.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_package.vhd" 2105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/lab_aoc/rtl/neorv32/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "../RTL/neorv32/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 228 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599653 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "../RTL/neorv32/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191599653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191599653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neorv32_test_setup_approm " "Elaborating entity \"neorv32_test_setup_approm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710191599864 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_package.vhd(1049) " "VHDL Subtype or Type Declaration warning at neorv32_package.vhd(1049): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_package.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_package.vhd" 1049 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599866 "|neorv32_test_setup_approm"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_package.vhd(1059) " "VHDL Subtype or Type Declaration warning at neorv32_package.vhd(1059): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_package.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_package.vhd" 1059 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599866 "|neorv32_test_setup_approm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "../../neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" "neorv32_top_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599868 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_top.vhd(205) " "VHDL Subtype or Type Declaration warning at neorv32_top.vhd(205): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 205 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599871 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_top.vhd(219) " "VHDL Subtype or Type Declaration warning at neorv32_top.vhd(219): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 219 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599871 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_gen neorv32_top.vhd(249) " "Verilog HDL or VHDL warning at neorv32_top.vhd(249): object \"clk_gen\" assigned a value but never read" {  } { { "../RTL/neorv32/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710191599871 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmi neorv32_top.vhd(299) " "Verilog HDL or VHDL warning at neorv32_top.vhd(299): object \"dmi\" assigned a value but never read" {  } { { "../RTL/neorv32/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710191599872 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR IO Configuration: GPIO MTIME \" neorv32_top.vhd(348) " "VHDL Assertion Statement at neorv32_top.vhd(348): assertion is false - report \"NEORV32 PROCESSOR IO Configuration: GPIO MTIME \" (NOTE)" {  } { { "../RTL/neorv32/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 348 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710191599872 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Direct boot from memory (processor-internal IMEM).\" neorv32_top.vhd(372) " "VHDL Assertion Statement at neorv32_top.vhd(372): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Direct boot from memory (processor-internal IMEM).\" (NOTE)" {  } { { "../RTL/neorv32/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 372 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710191599872 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "neorv32_top.vhd(1216) " "VHDL warning at neorv32_top.vhd(1216): ignored assignment of value to null range" {  } { { "../RTL/neorv32/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 1216 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599872 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\"" {  } { { "../RTL/neorv32/neorv32_top.vhd" "neorv32_cpu_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599873 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU ISA Configuration (MARCH): RV32IMC_Zicsr_Zicntr\" neorv32_cpu.vhd(170) " "VHDL Assertion Statement at neorv32_cpu.vhd(170): assertion is false - report \"NEORV32 CPU ISA Configuration (MARCH): RV32IMC_Zicsr_Zicntr\" (NOTE)" {  } { { "../RTL/neorv32/neorv32_cpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd" 170 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710191599879 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default, might reduce area). Set package constant <dedicated_reset_c> = TRUE to configure a DEFINED reset value for all CPU registers.\" neorv32_cpu.vhd(192) " "VHDL Assertion Statement at neorv32_cpu.vhd(192): assertion is false - report \"NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default, might reduce area). Set package constant <dedicated_reset_c> = TRUE to configure a DEFINED reset value for all CPU registers.\" (NOTE)" {  } { { "../RTL/neorv32/neorv32_cpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd" 192 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710191599879 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "../RTL/neorv32/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599880 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(266) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(266): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 266 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(267) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(267): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 267 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(269) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(269): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 269 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(270) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(270): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 270 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(271) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(271): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 271 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(272) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(272): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 272 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(298) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(298): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 298 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(368) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(368): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 368 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2371) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2371): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 2371 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2333) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2333): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 2333 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "neorv32_cpu_control.vhd(2399) " "VHDL warning at neorv32_cpu_control.vhd(2399): ignored assignment of value to null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 2399 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "neorv32_cpu_control.vhd(2403) " "VHDL warning at neorv32_cpu_control.vhd(2403): ignored assignment of value to null range" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 2403 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599895 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:instr_prefetch_buffer " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:instr_prefetch_buffer\"" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "instr_prefetch_buffer" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst\"" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "../RTL/neorv32/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "../RTL/neorv32/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "../RTL/neorv32/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_alu.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "../RTL/neorv32/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_alu.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_bus neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst " "Elaborating entity \"neorv32_cpu_bus\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst\"" {  } { { "../RTL/neorv32/neorv32_cpu.vhd" "neorv32_cpu_bus_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599917 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(150) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(150): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 150 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599922 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(156) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(156): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 156 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599922 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(157) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(157): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 157 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599922 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(158) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(158): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 158 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599922 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(159) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(159): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 159 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599922 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(160) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(160): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 160 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599922 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(474) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(474): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 474 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599922 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(462) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(462): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 462 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599922 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(487) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(487): subtype or type has null range" {  } { { "../RTL/neorv32/neorv32_cpu_bus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd" 487 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710191599922 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_busswitch neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst " "Elaborating entity \"neorv32_busswitch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst\"" {  } { { "../RTL/neorv32/neorv32_top.vhd" "neorv32_busswitch_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_keeper neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst " "Elaborating entity \"neorv32_bus_keeper\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst\"" {  } { { "../RTL/neorv32/neorv32_top.vhd" "neorv32_bus_keeper_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "../RTL/neorv32/neorv32_top.vhd" "\\neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599930 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" neorv32_imem.default.vhd(89) " "VHDL Assertion Statement at neorv32_imem.default.vhd(89): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" (NOTE)" {  } { { "../RTL/neorv32/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_imem.default.vhd" 89 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710191599949 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as ROM (16384 bytes), pre-initialized with application (3468 bytes).\" neorv32_imem.default.vhd(90) " "VHDL Assertion Statement at neorv32_imem.default.vhd(90): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as ROM (16384 bytes), pre-initialized with application (3468 bytes).\" (NOTE)" {  } { { "../RTL/neorv32/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_imem.default.vhd" 90 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710191599949 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "../RTL/neorv32/neorv32_top.vhd" "\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599951 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" neorv32_dmem.default.vhd(72) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(72): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" (NOTE)" {  } { { "../RTL/neorv32/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_dmem.default.vhd" 72 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710191599953 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 8192 bytes).\" neorv32_dmem.default.vhd(73) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(73): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 8192 bytes).\" (NOTE)" {  } { { "../RTL/neorv32/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_dmem.default.vhd" 73 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710191599953 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "../RTL/neorv32/neorv32_top.vhd" "\\neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "../RTL/neorv32/neorv32_top.vhd" "\\neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst\"" {  } { { "../RTL/neorv32/neorv32_top.vhd" "neorv32_sysinfo_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191599961 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710191601582 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710191601582 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710191601582 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710191601583 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710191606111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710191606111 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710191606111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191606166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606166 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710191606166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8nt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8nt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8nt1 " "Found entity 1: altsyncram_8nt1" {  } { { "db/altsyncram_8nt1.tdf" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/NEORV32/db/altsyncram_8nt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191606210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191606210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191606220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710191606220 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710191606220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cad1 " "Found entity 1: altsyncram_cad1" {  } { { "db/altsyncram_cad1.tdf" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/NEORV32/db/altsyncram_cad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191606257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191606257 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1710191606825 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 389 -1 0 } } { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 233 -1 0 } } { "../RTL/neorv32/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd" 346 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710191606916 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710191606916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710191609575 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710191628155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710191628512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191628512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5857 " "Implemented 5857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710191628796 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710191628796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5783 " "Implemented 5783 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710191628796 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710191628796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710191628796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710191628836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 18:13:48 2024 " "Processing ended: Mon Mar 11 18:13:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710191628836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710191628836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710191628836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191628836 ""}
