set_property PACKAGE_PIN R18 [get_ports ddr2_ras_n]
set_property PACKAGE_PIN P18 [get_ports ddr2_odt]
set_property PACKAGE_PIN F20 [get_ports ddr2_reset_n]
set_property PACKAGE_PIN V21 [get_ports {ddr2_dqs_p[3]}]
set_property PACKAGE_PIN R19 [get_ports ddr2_we_n]
set_property PACKAGE_PIN M19 [get_ports {ddr2_addr[0]}]
set_property PACKAGE_PIN M18 [get_ports {ddr2_addr[1]}]
set_property PACKAGE_PIN K19 [get_ports {ddr2_addr[2]}]
set_property PACKAGE_PIN L19 [get_ports {ddr2_addr[3]}]
set_property PACKAGE_PIN K17 [get_ports {ddr2_addr[4]}]
set_property PACKAGE_PIN K18 [get_ports {ddr2_addr[5]}]
set_property PACKAGE_PIN J16 [get_ports {ddr2_addr[6]}]
set_property PACKAGE_PIN J17 [get_ports {ddr2_addr[7]}]
set_property PACKAGE_PIN J18 [get_ports {ddr2_addr[8]}]
set_property PACKAGE_PIN H18 [get_ports {ddr2_addr[9]}]
set_property PACKAGE_PIN J20 [get_ports {ddr2_addr[10]}]
set_property PACKAGE_PIN G18 [get_ports {ddr2_addr[11]}]
set_property PACKAGE_PIN H19 [get_ports {ddr2_addr[12]}]
set_property PACKAGE_PIN G19 [get_ports {ddr2_addr[14]}]
set_property PACKAGE_PIN F19 [get_ports {ddr2_addr[13]}]
set_property PACKAGE_PIN L16 [get_ports {ddr2_ba[0]}]
set_property PACKAGE_PIN L17 [get_ports {ddr2_ba[1]}]
set_property PACKAGE_PIN M17 [get_ports {ddr2_ba[2]}]
set_property PACKAGE_PIN P20 [get_ports ddr2_cas_n]
set_property PACKAGE_PIN T19 [get_ports ddr2_cke]
set_property PACKAGE_PIN N18 [get_ports ddr2_ck_n]
set_property PACKAGE_PIN N19 [get_ports ddr2_ck_p]
set_property PACKAGE_PIN P17 [get_ports ddr2_cs_n]
set_property PACKAGE_PIN B22 [get_ports {ddr2_dm[0]}]
set_property PACKAGE_PIN H20 [get_ports {ddr2_dm[1]}]
set_property PACKAGE_PIN P22 [get_ports {ddr2_dm[2]}]
set_property PACKAGE_PIN AA21 [get_ports {ddr2_dm[3]}]
set_property PACKAGE_PIN D22 [get_ports {ddr2_dq[0]}]
set_property PACKAGE_PIN C20 [get_ports {ddr2_dq[1]}]
set_property PACKAGE_PIN B21 [get_ports {ddr2_dq[2]}]
set_property PACKAGE_PIN D20 [get_ports {ddr2_dq[3]}]
set_property PACKAGE_PIN E20 [get_ports {ddr2_dq[4]}]
set_property PACKAGE_PIN E22 [get_ports {ddr2_dq[5]}]
set_property PACKAGE_PIN F21 [get_ports {ddr2_dq[6]}]
set_property PACKAGE_PIN F22 [get_ports {ddr2_dq[7]}]
set_property PACKAGE_PIN G21 [get_ports {ddr2_dq[8]}]
set_property PACKAGE_PIN G22 [get_ports {ddr2_dq[9]}]
set_property PACKAGE_PIN L22 [get_ports {ddr2_dq[10]}]
set_property PACKAGE_PIN L21 [get_ports {ddr2_dq[11]}]
set_property PACKAGE_PIN L20 [get_ports {ddr2_dq[12]}]
set_property PACKAGE_PIN K22 [get_ports {ddr2_dq[13]}]
set_property PACKAGE_PIN J22 [get_ports {ddr2_dq[14]}]
set_property PACKAGE_PIN K20 [get_ports {ddr2_dq[15]}]
set_property PACKAGE_PIN M22 [get_ports {ddr2_dq[16]}]
set_property PACKAGE_PIN T20 [get_ports {ddr2_dq[17]}]
set_property PACKAGE_PIN N20 [get_ports {ddr2_dq[18]}]
set_property PACKAGE_PIN T22 [get_ports {ddr2_dq[19]}]
set_property PACKAGE_PIN R20 [get_ports {ddr2_dq[20]}]
set_property PACKAGE_PIN T21 [get_ports {ddr2_dq[21]}]
set_property PACKAGE_PIN M21 [get_ports {ddr2_dq[22]}]
set_property PACKAGE_PIN R22 [get_ports {ddr2_dq[23]}]
set_property PACKAGE_PIN Y20 [get_ports {ddr2_dq[24]}]
set_property PACKAGE_PIN U22 [get_ports {ddr2_dq[25]}]
set_property PACKAGE_PIN AA22 [get_ports {ddr2_dq[26]}]
set_property PACKAGE_PIN U21 [get_ports {ddr2_dq[27]}]
set_property PACKAGE_PIN W22 [get_ports {ddr2_dq[28]}]
set_property PACKAGE_PIN W20 [get_ports {ddr2_dq[29]}]
set_property PACKAGE_PIN V20 [get_ports {ddr2_dq[30]}]
set_property PACKAGE_PIN Y22 [get_ports {ddr2_dq[31]}]
set_property PACKAGE_PIN D21 [get_ports {ddr2_dqs_n[0]}]
set_property PACKAGE_PIN J21 [get_ports {ddr2_dqs_n[1]}]
set_property PACKAGE_PIN P21 [get_ports {ddr2_dqs_n[2]}]
set_property PACKAGE_PIN W21 [get_ports {ddr2_dqs_n[3]}]
set_property PACKAGE_PIN C21 [get_ports {ddr2_dqs_p[0]}]
set_property PACKAGE_PIN H21 [get_ports {ddr2_dqs_p[1]}]
set_property PACKAGE_PIN N21 [get_ports {ddr2_dqs_p[2]}]
set_property PACKAGE_PIN U5 [get_ports pcie_sys_clk_p]
set_property PACKAGE_PIN V5 [get_ports pcie_sys_clk_n]
set_property PACKAGE_PIN Y6 [get_ports pcie_rx_n]
set_property PACKAGE_PIN W6 [get_ports pcie_rx_p]
set_property PACKAGE_PIN Y2 [get_ports pcie_tx_n]
set_property PACKAGE_PIN W2 [get_ports pcie_tx_p]
set_property PACKAGE_PIN U11 [get_ports {user_data_out[0]}]
set_property PACKAGE_PIN U12 [get_ports {user_data_out[1]}]
set_property PACKAGE_PIN U13 [get_ports {user_data_out[2]}]
set_property PACKAGE_PIN V11 [get_ports {user_data_out[3]}]
set_property PACKAGE_PIN V13 [get_ports {user_data_out[4]}]
set_property PACKAGE_PIN V14 [get_ports {user_data_out[5]}]
set_property PACKAGE_PIN V15 [get_ports {user_data_out[6]}]
set_property PACKAGE_PIN V16 [get_ports {user_data_out[7]}]
set_property PACKAGE_PIN Y18 [get_ports com1_dxen]
set_property PACKAGE_PIN Y19 [get_ports com1_rts_n]
set_property PACKAGE_PIN AA16 [get_ports {user_data_in[0]}]
set_property PACKAGE_PIN AA17 [get_ports {user_data_in[1]}]
set_property PACKAGE_PIN AB21 [get_ports com1_cts_n]
set_property PACKAGE_PIN AB22 [get_ports com1_rxd]
set_property PACKAGE_PIN T16 [get_ports com2_ri_n]
set_property PACKAGE_PIN AB16 [get_ports {user_data_in[2]}]
set_property PACKAGE_PIN AB17 [get_ports {user_data_in[3]}]
set_property PACKAGE_PIN AA19 [get_ports com1_txd]
set_property PACKAGE_PIN AA20 [get_ports com1_rxen]
set_property PACKAGE_PIN AB18 [get_ports {user_data_in[4]}]
set_property PACKAGE_PIN AB19 [get_ports {user_data_in[5]}]
set_property PACKAGE_PIN U19 [get_ports com2_rxd]
set_property PACKAGE_PIN V19 [get_ports com2_dtr_n]
set_property PACKAGE_PIN V18 [get_ports com2_dcd_n]
set_property PACKAGE_PIN W18 [get_ports com2_cts_n]
set_property PACKAGE_PIN U17 [get_ports com2_dsr_n]
set_property PACKAGE_PIN U18 [get_ports com2_txd]
set_property PACKAGE_PIN W17 [get_ports {user_data_in[6]}]
set_property PACKAGE_PIN Y17 [get_ports {user_data_in[7]}]
set_property PACKAGE_PIN R3 [get_ports {profinet1_led_in[1]}]
set_property PACKAGE_PIN R2 [get_ports {profinet1_led_in[0]}]
set_property PACKAGE_PIN M3 [get_ports {profinet2_led_in[1]}]
set_property PACKAGE_PIN M2 [get_ports {profinet2_led_in[0]}]
set_property PACKAGE_PIN W16 [get_ports com1_rs485]
set_property PACKAGE_PIN B2 [get_ports sys_rst_n]
set_property PACKAGE_PIN P3 [get_ports {profinet1_led_out[1]}]
set_property PACKAGE_PIN P2 [get_ports {profinet1_led_out[0]}]
set_property PACKAGE_PIN N1 [get_ports {profinet2_led_out[1]}]
set_property PACKAGE_PIN N3 [get_ports {profinet2_led_out[0]}]
set_property PACKAGE_PIN B6 [get_ports {lan1_sdp[0]}]
set_property PACKAGE_PIN B7 [get_ports {lan1_sdp[1]}]
set_property PACKAGE_PIN B8 [get_ports {lan1_sdp[2]}]
set_property PACKAGE_PIN C8 [get_ports {lan1_sdp[3]}]
set_property PACKAGE_PIN J2 [get_ports {lan4_sdp[0]}]
set_property PACKAGE_PIN J3 [get_ports {lan4_sdp[1]}]
set_property PACKAGE_PIN J5 [get_ports {lan4_sdp[2]}]
set_property PACKAGE_PIN K5 [get_ports {lan4_sdp[3]}]
set_property PACKAGE_PIN J1 [get_ports {lpc_ad[0]}]
set_property PACKAGE_PIN K2 [get_ports {lpc_ad[2]}]
set_property PACKAGE_PIN L1 [get_ports {lpc_ad[1]}]
set_property PACKAGE_PIN L2 [get_ports {lpc_ad[3]}]
set_property PACKAGE_PIN T1 [get_ports lpc_clk_24MHz]
set_property PACKAGE_PIN U1 [get_ports serirq]
set_property PACKAGE_PIN M1 [get_ports lpc_frame_n]
set_property PACKAGE_PIN P1 [get_ports sw_diag_n]
set_property PACKAGE_PIN F7 [get_ports profinet2_ncsi_clk]
set_property PACKAGE_PIN E7 [get_ports profinet2_ncsi_crs_dv]
set_property PACKAGE_PIN D7 [get_ports {profinet2_ncsi_rxd[1]}]
set_property PACKAGE_PIN E8 [get_ports {profinet2_ncsi_txd[1]}]
set_property PACKAGE_PIN G7 [get_ports {profinet2_ncsi_rxd[0]}]
set_property PACKAGE_PIN B1 [get_ports {lan1_ncsi_txd[0]}]
set_property PACKAGE_PIN C4 [get_ports {lan1_ncsi_txd[1]}]
set_property PACKAGE_PIN E2 [get_ports {lan4_ncsi_rxd[1]}]
set_property PACKAGE_PIN D1 [get_ports {lan4_ncsi_rxd[0]}]
set_property PACKAGE_PIN C1 [get_ports lan4_ncsi_crs_dv]
set_property PACKAGE_PIN E5 [get_ports {profinet2_ncsi_txd[0]}]
set_property PACKAGE_PIN A5 [get_ports lan4_ncsi_clk]
set_property PACKAGE_PIN D8 [get_ports profinet2_ncsi_tx_en]
set_property PACKAGE_PIN A4 [get_ports lan1_ncsi_clk]
set_property PACKAGE_PIN A1 [get_ports lan1_ncsi_crs_dv]
set_property PACKAGE_PIN C6 [get_ports {lan1_ncsi_rxd[0]}]
set_property PACKAGE_PIN C5 [get_ports {lan1_ncsi_rxd[1]}]
set_property PACKAGE_PIN A2 [get_ports lan1_ncsi_tx_en]
set_property PACKAGE_PIN F2 [get_ports profinet1_ncsi_crs_dv]
set_property PACKAGE_PIN G4 [get_ports {profinet1_ncsi_rxd[0]}]
set_property PACKAGE_PIN G3 [get_ports {profinet1_ncsi_rxd[1]}]
set_property PACKAGE_PIN G2 [get_ports profinet1_ncsi_tx_en]
set_property PACKAGE_PIN H1 [get_ports {profinet1_ncsi_txd[0]}]
set_property PACKAGE_PIN G1 [get_ports {profinet1_ncsi_txd[1]}]
set_property PACKAGE_PIN A6 [get_ports lan2_ncsi_clk]
set_property PACKAGE_PIN A7 [get_ports lan3_ncsi_clk]
set_property PACKAGE_PIN H6 [get_ports {lan2_ncsi_rxd[0]}]
set_property PACKAGE_PIN F5 [get_ports {lan2_ncsi_rxd[1]}]
set_property PACKAGE_PIN H4 [get_ports {lan2_ncsi_txd[0]}]
set_property PACKAGE_PIN H5 [get_ports {lan2_ncsi_txd[1]}]
set_property PACKAGE_PIN G6 [get_ports {lan3_ncsi_rxd[0]}]
set_property PACKAGE_PIN G8 [get_ports {lan3_ncsi_rxd[1]}]
set_property PACKAGE_PIN M8 [get_ports {lan3_ncsi_txd[0]}]
set_property PACKAGE_PIN N8 [get_ports {lan3_ncsi_txd[1]}]
set_property PACKAGE_PIN K8 [get_ports lan3_ncsi_crs_dv]
set_property PACKAGE_PIN H8 [get_ports lan3_ncsi_tx_en]
set_property PACKAGE_PIN L6 [get_ports lan2_ncsi_crs_dv]
set_property PACKAGE_PIN M6 [get_ports lan2_ncsi_tx_en]
set_property PACKAGE_PIN E4 [get_ports {lan4_ncsi_txd[1]}]
set_property PACKAGE_PIN D2 [get_ports lan4_ncsi_tx_en]
set_property PACKAGE_PIN E3 [get_ports {lan4_ncsi_txd[0]}]
set_property PACKAGE_PIN AB11 [get_ports {fpga_rsvd[0]}]
set_property PACKAGE_PIN AB12 [get_ports {fpga_rsvd[1]}]
set_property PACKAGE_PIN AB13 [get_ports {fpga_rsvd[2]}]
set_property PACKAGE_PIN AB14 [get_ports {fpga_rsvd[3]}]
set_property PACKAGE_PIN R7 [get_ports {lan3_sdp[0]}]
set_property PACKAGE_PIN R8 [get_ports {lan3_sdp[1]}]
set_property PACKAGE_PIN P7 [get_ports {lan3_sdp[2]}]
set_property PACKAGE_PIN P8 [get_ports {lan3_sdp[3]}]
set_property PACKAGE_PIN P5 [get_ports {lan2_sdp[0]}]
set_property PACKAGE_PIN P6 [get_ports {lan2_sdp[1]}]
set_property PACKAGE_PIN N6 [get_ports {lan2_sdp[2]}]
set_property PACKAGE_PIN N4 [get_ports {lan2_sdp[3]}]
set_property PACKAGE_PIN U16 [get_ports com2_rts_n]
set_property PACKAGE_PIN Y12 [get_ports host_proc_hot_n]
set_property PACKAGE_PIN F1 [get_ports profinet1_ncsi_clk]
set_property IOSTANDARD LVCMOS33 [get_ports {lan2_sdp[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan2_sdp[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan2_sdp[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan2_sdp[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet2_led_in[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet2_led_in[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan3_sdp[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan3_sdp[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan3_sdp[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan3_sdp[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet2_led_out[1]}]
set_property DRIVE 12 [get_ports {profinet2_led_out[1]}]
set_property SLEW SLOW [get_ports {profinet2_led_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet2_led_out[0]}]
set_property DRIVE 12 [get_ports {profinet2_led_out[0]}]
set_property SLEW SLOW [get_ports {profinet2_led_out[0]}]
set_property DIRECTION IN [get_ports {user_data_in[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[7]}]
set_property DIRECTION IN [get_ports {user_data_in[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[6]}]
set_property DIRECTION IN [get_ports {user_data_in[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[5]}]
set_property DIRECTION IN [get_ports {user_data_in[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[4]}]
set_property DIRECTION IN [get_ports {user_data_in[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[3]}]
set_property DIRECTION IN [get_ports {user_data_in[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[2]}]
set_property DIRECTION IN [get_ports {user_data_in[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[1]}]
set_property DIRECTION IN [get_ports {user_data_in[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_in[0]}]
set_property DIRECTION OUT [get_ports {user_data_out[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[7]}]
set_property DRIVE 8 [get_ports {user_data_out[7]}]
set_property SLEW SLOW [get_ports {user_data_out[7]}]
set_property DIRECTION OUT [get_ports {user_data_out[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[6]}]
set_property DRIVE 8 [get_ports {user_data_out[6]}]
set_property SLEW SLOW [get_ports {user_data_out[6]}]
set_property DIRECTION OUT [get_ports {user_data_out[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[5]}]
set_property DRIVE 8 [get_ports {user_data_out[5]}]
set_property SLEW SLOW [get_ports {user_data_out[5]}]
set_property DIRECTION OUT [get_ports {user_data_out[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[4]}]
set_property DRIVE 8 [get_ports {user_data_out[4]}]
set_property SLEW SLOW [get_ports {user_data_out[4]}]
set_property DIRECTION OUT [get_ports {user_data_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[3]}]
set_property DRIVE 8 [get_ports {user_data_out[3]}]
set_property SLEW SLOW [get_ports {user_data_out[3]}]
set_property DIRECTION OUT [get_ports {user_data_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[2]}]
set_property DRIVE 8 [get_ports {user_data_out[2]}]
set_property SLEW SLOW [get_ports {user_data_out[2]}]
set_property DIRECTION OUT [get_ports {user_data_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[1]}]
set_property DRIVE 8 [get_ports {user_data_out[1]}]
set_property SLEW SLOW [get_ports {user_data_out[1]}]
set_property DIRECTION OUT [get_ports {user_data_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_data_out[0]}]
set_property DRIVE 8 [get_ports {user_data_out[0]}]
set_property SLEW SLOW [get_ports {user_data_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fpga_rsvd[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fpga_rsvd[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fpga_rsvd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fpga_rsvd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet1_led_in[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet1_led_in[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet1_led_out[1]}]
set_property DRIVE 12 [get_ports {profinet1_led_out[1]}]
set_property SLEW SLOW [get_ports {profinet1_led_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet1_led_out[0]}]
set_property DRIVE 12 [get_ports {profinet1_led_out[0]}]
set_property SLEW SLOW [get_ports {profinet1_led_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan1_sdp[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan1_sdp[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan1_sdp[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan1_sdp[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lpc_ad[3]}]
set_property DRIVE 12 [get_ports {lpc_ad[3]}]
set_property SLEW SLOW [get_ports {lpc_ad[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lpc_ad[2]}]
set_property DRIVE 12 [get_ports {lpc_ad[2]}]
set_property SLEW SLOW [get_ports {lpc_ad[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lpc_ad[1]}]
set_property DRIVE 12 [get_ports {lpc_ad[1]}]
set_property SLEW SLOW [get_ports {lpc_ad[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lpc_ad[0]}]
set_property DRIVE 12 [get_ports {lpc_ad[0]}]
set_property SLEW SLOW [get_ports {lpc_ad[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan4_sdp[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan4_sdp[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan4_sdp[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan4_sdp[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports com1_cts_n]
set_property IOSTANDARD LVCMOS33 [get_ports com1_dxen]
set_property IOSTANDARD LVCMOS33 [get_ports com1_rs485]
set_property DRIVE 12 [get_ports com1_rs485]
set_property SLEW SLOW [get_ports com1_rs485]
set_property IOSTANDARD LVCMOS33 [get_ports com1_rts_n]
set_property IOSTANDARD LVCMOS33 [get_ports com1_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports com1_rxen]
set_property IOSTANDARD LVCMOS33 [get_ports com1_txd]
set_property IOSTANDARD LVCMOS33 [get_ports com2_cts_n]
set_property IOSTANDARD LVCMOS33 [get_ports com2_dcd_n]
set_property IOSTANDARD LVCMOS33 [get_ports com2_dsr_n]
set_property IOSTANDARD LVCMOS33 [get_ports com2_dtr_n]
set_property IOSTANDARD LVCMOS33 [get_ports com2_ri_n]
set_property IOSTANDARD LVCMOS33 [get_ports com2_rts_n]
set_property IOSTANDARD LVCMOS33 [get_ports com2_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports com2_txd]
set_property DIRECTION INOUT [get_ports spi_wp_n]
set_property IOSTANDARD LVCMOS33 [get_ports spi_wp_n]
set_property DRIVE 8 [get_ports spi_wp_n]
set_property SLEW SLOW [get_ports spi_wp_n]
set_property DIRECTION INOUT [get_ports spi_sdout]
set_property IOSTANDARD LVCMOS33 [get_ports spi_sdout]
set_property DRIVE 12 [get_ports spi_sdout]
set_property SLEW SLOW [get_ports spi_sdout]
set_property DIRECTION INOUT [get_ports spi_sdin]
set_property IOSTANDARD LVCMOS33 [get_ports spi_sdin]
set_property DRIVE 12 [get_ports spi_sdin]
set_property SLEW SLOW [get_ports spi_sdin]
set_property DIRECTION OUT [get_ports spi_sclk]
set_property IOSTANDARD LVCMOS33 [get_ports spi_sclk]
set_property DRIVE 12 [get_ports spi_sclk]
set_property SLEW SLOW [get_ports spi_sclk]
set_property DIRECTION INOUT [get_ports spi_hold_n]
set_property IOSTANDARD LVCMOS33 [get_ports spi_hold_n]
set_property DRIVE 12 [get_ports spi_hold_n]
set_property SLEW SLOW [get_ports spi_hold_n]
set_property DIRECTION INOUT [get_ports spi_cs_n]
set_property IOSTANDARD LVCMOS33 [get_ports spi_cs_n]
set_property DRIVE 12 [get_ports spi_cs_n]
set_property SLEW SLOW [get_ports spi_cs_n]
set_property IOSTANDARD LVCMOS33 [get_ports serirq]
set_property DRIVE 12 [get_ports serirq]
set_property SLEW SLOW [get_ports serirq]
set_property IOSTANDARD LVCMOS33 [get_ports lpc_clk_24MHz]
set_property DIRECTION IN [get_ports pcie_sys_clk_n]
set_property IOSTANDARD LVCMOS33 [get_ports host_proc_hot_n]
set_property IOSTANDARD LVCMOS33 [get_ports lpc_frame_n]
set_property IOSTANDARD LVCMOS33 [get_ports profinet2_ncsi_clk]
set_property DRIVE 12 [get_ports profinet2_ncsi_clk]
set_property SLEW SLOW [get_ports profinet2_ncsi_clk]
set_property IOSTANDARD LVCMOS33 [get_ports sw_diag_n]
set_property IOSTANDARD LVCMOS33 [get_ports profinet1_ncsi_clk]
set_property DRIVE 12 [get_ports profinet1_ncsi_clk]
set_property SLEW SLOW [get_ports profinet1_ncsi_clk]
set_property DIRECTION IN [get_ports pcie_sys_clk_p]
set_property DIRECTION IN [get_ports sys_rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports sys_rst_n]
set_property DIRECTION IN [get_ports {profinet2_ncsi_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet2_ncsi_rxd[1]}]
set_property DIRECTION IN [get_ports {profinet2_ncsi_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet2_ncsi_rxd[0]}]
#set_property DIRECTION OUT [get_ports {profinet2_ncsi_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet2_ncsi_txd[1]}]
set_property DRIVE 12 [get_ports {profinet2_ncsi_txd[1]}]
set_property SLEW SLOW [get_ports {profinet2_ncsi_txd[1]}]
#set_property DIRECTION OUT [get_ports {profinet2_ncsi_txd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet2_ncsi_txd[0]}]
set_property DRIVE 12 [get_ports {profinet2_ncsi_txd[0]}]
set_property SLEW SLOW [get_ports {profinet2_ncsi_txd[0]}]
set_property DIRECTION IN [get_ports profinet2_ncsi_crs_dv]
set_property IOSTANDARD LVCMOS33 [get_ports profinet2_ncsi_crs_dv]
#set_property DIRECTION OUT [get_ports profinet2_ncsi_tx_en]
set_property IOSTANDARD LVCMOS33 [get_ports profinet2_ncsi_tx_en]
set_property DRIVE 12 [get_ports profinet2_ncsi_tx_en]
set_property SLEW SLOW [get_ports profinet2_ncsi_tx_en]
#set_property DIRECTION OUT [get_ports {profinet1_ncsi_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet1_ncsi_txd[1]}]
set_property DRIVE 12 [get_ports {profinet1_ncsi_txd[1]}]
set_property SLEW SLOW [get_ports {profinet1_ncsi_txd[1]}]
#set_property DIRECTION OUT [get_ports {profinet1_ncsi_txd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet1_ncsi_txd[0]}]
set_property DRIVE 12 [get_ports {profinet1_ncsi_txd[0]}]
set_property SLEW SLOW [get_ports {profinet1_ncsi_txd[0]}]
set_property DIRECTION IN [get_ports {profinet1_ncsi_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet1_ncsi_rxd[1]}]
set_property DIRECTION IN [get_ports {profinet1_ncsi_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {profinet1_ncsi_rxd[0]}]
set_property DIRECTION IN [get_ports profinet1_ncsi_crs_dv]
set_property IOSTANDARD LVCMOS33 [get_ports profinet1_ncsi_crs_dv]
#set_property DIRECTION OUT [get_ports profinet1_ncsi_tx_en]
set_property IOSTANDARD LVCMOS33 [get_ports profinet1_ncsi_tx_en]
set_property DRIVE 12 [get_ports profinet1_ncsi_tx_en]
set_property SLEW SLOW [get_ports profinet1_ncsi_tx_en]
#set_property DIRECTION OUT [get_ports {lan4_ncsi_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan4_ncsi_txd[1]}]
set_property DRIVE 12 [get_ports {lan4_ncsi_txd[1]}]
set_property SLEW SLOW [get_ports {lan4_ncsi_txd[1]}]
#set_property DIRECTION OUT [get_ports {lan4_ncsi_txd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan4_ncsi_txd[0]}]
set_property DRIVE 12 [get_ports {lan4_ncsi_txd[0]}]
set_property SLEW SLOW [get_ports {lan4_ncsi_txd[0]}]
set_property DIRECTION IN [get_ports {lan4_ncsi_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan4_ncsi_rxd[1]}]
set_property DIRECTION IN [get_ports {lan4_ncsi_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan4_ncsi_rxd[0]}]
set_property DIRECTION IN [get_ports lan4_ncsi_crs_dv]
set_property IOSTANDARD LVCMOS33 [get_ports lan4_ncsi_crs_dv]
#set_property DIRECTION OUT [get_ports lan4_ncsi_tx_en]
set_property IOSTANDARD LVCMOS33 [get_ports lan4_ncsi_tx_en]
set_property DRIVE 12 [get_ports lan4_ncsi_tx_en]
set_property SLEW SLOW [get_ports lan4_ncsi_tx_en]
set_property DIRECTION IN [get_ports pcie_rx_n]
set_property DIRECTION IN [get_ports pcie_rx_p]
set_property DIRECTION OUT [get_ports pcie_tx_n]
set_property DIRECTION OUT [get_ports pcie_tx_p]
set_property DIRECTION IN [get_ports {lan2_ncsi_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan2_ncsi_rxd[1]}]
set_property DIRECTION IN [get_ports {lan2_ncsi_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan2_ncsi_rxd[0]}]
set_property DIRECTION OUT [get_ports {lan2_ncsi_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan2_ncsi_txd[1]}]
set_property DRIVE 12 [get_ports {lan2_ncsi_txd[1]}]
set_property SLEW SLOW [get_ports {lan2_ncsi_txd[1]}]
set_property DIRECTION OUT [get_ports {lan2_ncsi_txd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan2_ncsi_txd[0]}]
set_property DRIVE 12 [get_ports {lan2_ncsi_txd[0]}]
set_property SLEW SLOW [get_ports {lan2_ncsi_txd[0]}]
set_property DIRECTION IN [get_ports lan2_ncsi_crs_dv]
set_property IOSTANDARD LVCMOS33 [get_ports lan2_ncsi_crs_dv]
set_property DIRECTION OUT [get_ports lan2_ncsi_tx_en]
set_property IOSTANDARD LVCMOS33 [get_ports lan2_ncsi_tx_en]
set_property DRIVE 12 [get_ports lan2_ncsi_tx_en]
set_property SLEW SLOW [get_ports lan2_ncsi_tx_en]
set_property DIRECTION OUT [get_ports lan1_ncsi_clk]
set_property IOSTANDARD LVCMOS33 [get_ports lan1_ncsi_clk]
set_property DRIVE 12 [get_ports lan1_ncsi_clk]
set_property SLEW SLOW [get_ports lan1_ncsi_clk]
set_property DIRECTION OUT [get_ports lan2_ncsi_clk]
set_property IOSTANDARD LVCMOS33 [get_ports lan2_ncsi_clk]
set_property DRIVE 12 [get_ports lan2_ncsi_clk]
set_property SLEW SLOW [get_ports lan2_ncsi_clk]
set_property DIRECTION OUT [get_ports lan3_ncsi_clk]
set_property IOSTANDARD LVCMOS33 [get_ports lan3_ncsi_clk]
set_property DRIVE 12 [get_ports lan3_ncsi_clk]
set_property SLEW SLOW [get_ports lan3_ncsi_clk]
set_property DIRECTION OUT [get_ports lan4_ncsi_clk]
set_property IOSTANDARD LVCMOS33 [get_ports lan4_ncsi_clk]
set_property DRIVE 12 [get_ports lan4_ncsi_clk]
set_property SLEW SLOW [get_ports lan4_ncsi_clk]
set_property DIRECTION OUT [get_ports {lan1_ncsi_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan1_ncsi_txd[1]}]
set_property DRIVE 12 [get_ports {lan1_ncsi_txd[1]}]
set_property SLEW SLOW [get_ports {lan1_ncsi_txd[1]}]
set_property DIRECTION OUT [get_ports {lan1_ncsi_txd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan1_ncsi_txd[0]}]
set_property DRIVE 12 [get_ports {lan1_ncsi_txd[0]}]
set_property SLEW SLOW [get_ports {lan1_ncsi_txd[0]}]
set_property DIRECTION IN [get_ports {lan1_ncsi_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan1_ncsi_rxd[1]}]
set_property DIRECTION IN [get_ports {lan1_ncsi_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan1_ncsi_rxd[0]}]
set_property DIRECTION IN [get_ports lan1_ncsi_crs_dv]
set_property IOSTANDARD LVCMOS33 [get_ports lan1_ncsi_crs_dv]
set_property DIRECTION OUT [get_ports lan1_ncsi_tx_en]
set_property IOSTANDARD LVCMOS33 [get_ports lan1_ncsi_tx_en]
set_property DRIVE 12 [get_ports lan1_ncsi_tx_en]
set_property SLEW SLOW [get_ports lan1_ncsi_tx_en]
set_property DIRECTION INOUT [get_ports {ddr2_addr[14]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[14]}]
set_property SLEW SLOW [get_ports {ddr2_addr[14]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[13]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[13]}]
set_property SLEW SLOW [get_ports {ddr2_addr[13]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[12]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[12]}]
set_property SLEW SLOW [get_ports {ddr2_addr[12]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[11]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[11]}]
set_property SLEW SLOW [get_ports {ddr2_addr[11]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[10]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[10]}]
set_property SLEW SLOW [get_ports {ddr2_addr[10]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[9]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[9]}]
set_property SLEW SLOW [get_ports {ddr2_addr[9]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[8]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[8]}]
set_property SLEW SLOW [get_ports {ddr2_addr[8]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[7]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[7]}]
set_property SLEW SLOW [get_ports {ddr2_addr[7]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[6]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[6]}]
set_property SLEW SLOW [get_ports {ddr2_addr[6]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[5]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[5]}]
set_property SLEW SLOW [get_ports {ddr2_addr[5]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[4]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[4]}]
set_property SLEW SLOW [get_ports {ddr2_addr[4]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[3]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[3]}]
set_property SLEW SLOW [get_ports {ddr2_addr[3]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[2]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[2]}]
set_property SLEW SLOW [get_ports {ddr2_addr[2]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[1]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[1]}]
set_property SLEW SLOW [get_ports {ddr2_addr[1]}]
set_property DIRECTION INOUT [get_ports {ddr2_addr[0]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_addr[0]}]
set_property SLEW SLOW [get_ports {ddr2_addr[0]}]
set_property DIRECTION INOUT [get_ports {ddr2_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr2_dqs_p[3]}]
set_property SLEW FAST [get_ports {ddr2_dqs_p[3]}]
set_property PULLUP true [get_ports {ddr2_dqs_p[3]}]
set_property DIRECTION INOUT [get_ports {ddr2_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr2_dqs_p[2]}]
set_property SLEW FAST [get_ports {ddr2_dqs_p[2]}]
set_property PULLUP true [get_ports {ddr2_dqs_p[2]}]
set_property DIRECTION INOUT [get_ports {ddr2_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr2_dqs_p[1]}]
set_property SLEW FAST [get_ports {ddr2_dqs_p[1]}]
set_property DIRECTION INOUT [get_ports {ddr2_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr2_dqs_p[0]}]
set_property SLEW FAST [get_ports {ddr2_dqs_p[0]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[31]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[31]}]
set_property SLEW FAST [get_ports {ddr2_dq[31]}]
set_property PULLUP true [get_ports {ddr2_dq[31]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[30]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[30]}]
set_property SLEW FAST [get_ports {ddr2_dq[30]}]
set_property PULLUP true [get_ports {ddr2_dq[30]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[29]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[29]}]
set_property SLEW FAST [get_ports {ddr2_dq[29]}]
set_property PULLUP true [get_ports {ddr2_dq[29]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[28]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[28]}]
set_property SLEW FAST [get_ports {ddr2_dq[28]}]
set_property PULLUP true [get_ports {ddr2_dq[28]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[27]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[27]}]
set_property SLEW FAST [get_ports {ddr2_dq[27]}]
set_property PULLUP true [get_ports {ddr2_dq[27]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[26]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[26]}]
set_property SLEW FAST [get_ports {ddr2_dq[26]}]
set_property PULLUP true [get_ports {ddr2_dq[26]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[25]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[25]}]
set_property SLEW FAST [get_ports {ddr2_dq[25]}]
set_property PULLUP true [get_ports {ddr2_dq[25]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[24]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[24]}]
set_property SLEW FAST [get_ports {ddr2_dq[24]}]
set_property PULLUP true [get_ports {ddr2_dq[24]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[23]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[23]}]
set_property SLEW FAST [get_ports {ddr2_dq[23]}]
set_property PULLUP true [get_ports {ddr2_dq[23]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[22]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[22]}]
set_property SLEW FAST [get_ports {ddr2_dq[22]}]
set_property PULLUP true [get_ports {ddr2_dq[22]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[21]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[21]}]
set_property SLEW FAST [get_ports {ddr2_dq[21]}]
set_property PULLUP true [get_ports {ddr2_dq[21]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[20]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[20]}]
set_property SLEW FAST [get_ports {ddr2_dq[20]}]
set_property PULLUP true [get_ports {ddr2_dq[20]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[19]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[19]}]
set_property SLEW FAST [get_ports {ddr2_dq[19]}]
set_property PULLUP true [get_ports {ddr2_dq[19]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[18]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[18]}]
set_property SLEW FAST [get_ports {ddr2_dq[18]}]
set_property PULLUP true [get_ports {ddr2_dq[18]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[17]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[17]}]
set_property SLEW FAST [get_ports {ddr2_dq[17]}]
set_property PULLUP true [get_ports {ddr2_dq[17]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[16]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[16]}]
set_property SLEW FAST [get_ports {ddr2_dq[16]}]
set_property PULLUP true [get_ports {ddr2_dq[16]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[15]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[15]}]
set_property SLEW FAST [get_ports {ddr2_dq[15]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[14]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[14]}]
set_property SLEW FAST [get_ports {ddr2_dq[14]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[13]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[13]}]
set_property SLEW FAST [get_ports {ddr2_dq[13]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[12]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[12]}]
set_property SLEW FAST [get_ports {ddr2_dq[12]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[11]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[11]}]
set_property SLEW FAST [get_ports {ddr2_dq[11]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[10]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[10]}]
set_property SLEW FAST [get_ports {ddr2_dq[10]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[9]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[9]}]
set_property SLEW FAST [get_ports {ddr2_dq[9]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[8]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[8]}]
set_property SLEW FAST [get_ports {ddr2_dq[8]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[7]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[7]}]
set_property SLEW FAST [get_ports {ddr2_dq[7]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[6]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[6]}]
set_property SLEW FAST [get_ports {ddr2_dq[6]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[5]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[5]}]
set_property SLEW FAST [get_ports {ddr2_dq[5]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[4]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[4]}]
set_property SLEW FAST [get_ports {ddr2_dq[4]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[3]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[3]}]
set_property SLEW FAST [get_ports {ddr2_dq[3]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[2]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[2]}]
set_property SLEW FAST [get_ports {ddr2_dq[2]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[1]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[1]}]
set_property SLEW FAST [get_ports {ddr2_dq[1]}]
set_property DIRECTION INOUT [get_ports {ddr2_dq[0]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dq[0]}]
set_property SLEW FAST [get_ports {ddr2_dq[0]}]
set_property DIRECTION INOUT [get_ports {ddr2_ba[2]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_ba[2]}]
set_property SLEW SLOW [get_ports {ddr2_ba[2]}]
set_property DIRECTION INOUT [get_ports {ddr2_ba[1]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_ba[1]}]
set_property SLEW SLOW [get_ports {ddr2_ba[1]}]
set_property DIRECTION INOUT [get_ports {ddr2_ba[0]}]
set_property IOSTANDARD SSTL18_I [get_ports {ddr2_ba[0]}]
set_property SLEW SLOW [get_ports {ddr2_ba[0]}]
set_property DIRECTION INOUT [get_ports {ddr2_dm[3]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dm[3]}]
set_property SLEW FAST [get_ports {ddr2_dm[3]}]
set_property PULLUP true [get_ports {ddr2_dm[3]}]
set_property DIRECTION INOUT [get_ports {ddr2_dm[2]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dm[2]}]
set_property SLEW FAST [get_ports {ddr2_dm[2]}]
set_property PULLUP true [get_ports {ddr2_dm[2]}]
set_property DIRECTION INOUT [get_ports {ddr2_dm[1]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dm[1]}]
set_property SLEW FAST [get_ports {ddr2_dm[1]}]
set_property DIRECTION INOUT [get_ports {ddr2_dm[0]}]
set_property IOSTANDARD SSTL18_II_T_DCI [get_ports {ddr2_dm[0]}]
set_property SLEW FAST [get_ports {ddr2_dm[0]}]
set_property DIRECTION INOUT [get_ports {ddr2_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr2_dqs_n[3]}]
set_property SLEW FAST [get_ports {ddr2_dqs_n[3]}]
set_property PULLUP true [get_ports {ddr2_dqs_n[3]}]
set_property DIRECTION INOUT [get_ports {ddr2_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr2_dqs_n[2]}]
set_property SLEW FAST [get_ports {ddr2_dqs_n[2]}]
set_property PULLUP true [get_ports {ddr2_dqs_n[2]}]
set_property DIRECTION INOUT [get_ports {ddr2_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr2_dqs_n[1]}]
set_property SLEW FAST [get_ports {ddr2_dqs_n[1]}]
set_property DIRECTION INOUT [get_ports {ddr2_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL18_II_T_DCI [get_ports {ddr2_dqs_n[0]}]
set_property SLEW FAST [get_ports {ddr2_dqs_n[0]}]
set_property DIRECTION INOUT [get_ports ddr2_cas_n]
set_property IOSTANDARD SSTL18_I [get_ports ddr2_cas_n]
set_property SLEW SLOW [get_ports ddr2_cas_n]
set_property DIRECTION INOUT [get_ports ddr2_ck_n]
set_property IOSTANDARD DIFF_SSTL18_I [get_ports ddr2_ck_n]
set_property SLEW FAST [get_ports ddr2_ck_n]
set_property DIRECTION INOUT [get_ports ddr2_ck_p]
set_property IOSTANDARD DIFF_SSTL18_I [get_ports ddr2_ck_p]
set_property SLEW FAST [get_ports ddr2_ck_p]
set_property DIRECTION INOUT [get_ports ddr2_cke]
set_property IOSTANDARD SSTL18_I [get_ports ddr2_cke]
set_property SLEW SLOW [get_ports ddr2_cke]
set_property DIRECTION INOUT [get_ports ddr2_cs_n]
set_property IOSTANDARD SSTL18_I [get_ports ddr2_cs_n]
set_property SLEW SLOW [get_ports ddr2_cs_n]
set_property DIRECTION INOUT [get_ports ddr2_odt]
set_property IOSTANDARD SSTL18_I [get_ports ddr2_odt]
set_property SLEW SLOW [get_ports ddr2_odt]
set_property DIRECTION INOUT [get_ports ddr2_ras_n]
set_property IOSTANDARD SSTL18_I [get_ports ddr2_ras_n]
set_property SLEW SLOW [get_ports ddr2_ras_n]
set_property DIRECTION INOUT [get_ports ddr2_reset_n]
set_property IOSTANDARD SSTL18_I [get_ports ddr2_reset_n]
set_property SLEW FAST [get_ports ddr2_reset_n]
set_property DIRECTION INOUT [get_ports ddr2_we_n]
set_property IOSTANDARD SSTL18_I [get_ports ddr2_we_n]
set_property SLEW SLOW [get_ports ddr2_we_n]
set_property DIRECTION IN [get_ports {lan3_ncsi_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan3_ncsi_rxd[1]}]
set_property DIRECTION IN [get_ports {lan3_ncsi_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan3_ncsi_rxd[0]}]
set_property DIRECTION OUT [get_ports {lan3_ncsi_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan3_ncsi_txd[1]}]
set_property DRIVE 12 [get_ports {lan3_ncsi_txd[1]}]
set_property SLEW SLOW [get_ports {lan3_ncsi_txd[1]}]
set_property DIRECTION OUT [get_ports {lan3_ncsi_txd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lan3_ncsi_txd[0]}]
set_property DRIVE 12 [get_ports {lan3_ncsi_txd[0]}]
set_property SLEW SLOW [get_ports {lan3_ncsi_txd[0]}]
set_property DIRECTION IN [get_ports lan3_ncsi_crs_dv]
set_property IOSTANDARD LVCMOS33 [get_ports lan3_ncsi_crs_dv]
set_property DIRECTION OUT [get_ports lan3_ncsi_tx_en]
set_property IOSTANDARD LVCMOS33 [get_ports lan3_ncsi_tx_en]
set_property DRIVE 12 [get_ports lan3_ncsi_tx_en]
set_property SLEW SLOW [get_ports lan3_ncsi_tx_en]

