{
    "code": "module TopModule (\n    input wire d,\n    input wire ena,\n    output reg q\n);\n\n    always @(*) begin\n        if (ena) begin\n            q = d;\n        end\n        // else: q retains its previous value\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}