// Seed: 751648104
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd19
) (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  _id_2,
    output wor   id_3,
    output tri1  id_4
);
  parameter id_6 = !1;
  assign id_3 = id_2 != id_1;
  wire id_7;
  logic [id_2 : 1] id_8, id_9;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6
  );
  initial begin : LABEL_0
    if (id_6 && id_6 == -1) begin : LABEL_1
      assume (1'b0);
    end else disable id_11;
  end
endmodule
