

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2'
================================================================
* Date:           Fri Nov  8 22:16:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.248 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2510|     2510|  25.100 us|  25.100 us|  2510|  2510|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |     2508|     2508|        10|          1|          1|  2500|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     131|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     256|     216|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     188|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     444|     492|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_6ns_8ns_13_1_1_U2   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |mul_6ns_8ns_13_1_1_U4   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |urem_6ns_3ns_2_10_1_U3  |urem_6ns_3ns_2_10_1  |        0|   0|  128|  68|    0|
    |urem_6ns_3ns_2_10_1_U5  |urem_6ns_3ns_2_10_1  |        0|   0|  128|  68|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   0|  256| 216|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_255_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln32_fu_267_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln33_fu_383_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln35_1_fu_363_p2              |         +|   0|  0|  18|           9|           9|
    |add_ln35_fu_327_p2                |         +|   0|  0|  18|           9|           9|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_249_p2               |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln33_fu_273_p2               |      icmp|   0|  0|  13|           6|           5|
    |select_ln32_1_fu_287_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln32_fu_279_p3             |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 131|          65|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |S_AXIS_TDATA_blk_n                    |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |i_fu_94                               |   9|          2|    6|         12|
    |indvar_flatten_fu_98                  |   9|          2|   12|         24|
    |j_fu_90                               |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   51|        102|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln35_1_reg_459                |   9|   0|    9|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_fu_94                           |   6|   0|    6|          0|
    |indvar_flatten_fu_98              |  12|   0|   12|          0|
    |j_fu_90                           |   6|   0|    6|          0|
    |trunc_ln35_reg_464                |   8|   0|    8|          0|
    |add_ln35_1_reg_459                |  64|  32|    9|          0|
    |trunc_ln35_reg_464                |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 188|  64|   77|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|S_AXIS_TVALID     |   in|    1|        axis|                                     S_AXIS_V_data_V|       pointer|
|S_AXIS_TDATA      |   in|   32|        axis|                                     S_AXIS_V_data_V|       pointer|
|frame_address0    |  out|    9|   ap_memory|                                               frame|         array|
|frame_ce0         |  out|    1|   ap_memory|                                               frame|         array|
|frame_we0         |  out|    1|   ap_memory|                                               frame|         array|
|frame_d0          |  out|    8|   ap_memory|                                               frame|         array|
|frame_1_address0  |  out|    9|   ap_memory|                                             frame_1|         array|
|frame_1_ce0       |  out|    1|   ap_memory|                                             frame_1|         array|
|frame_1_we0       |  out|    1|   ap_memory|                                             frame_1|         array|
|frame_1_d0        |  out|    8|   ap_memory|                                             frame_1|         array|
|frame_2_address0  |  out|    9|   ap_memory|                                             frame_2|         array|
|frame_2_ce0       |  out|    1|   ap_memory|                                             frame_2|         array|
|frame_2_we0       |  out|    1|   ap_memory|                                             frame_2|         array|
|frame_2_d0        |  out|    8|   ap_memory|                                             frame_2|         array|
|frame_3_address0  |  out|    9|   ap_memory|                                             frame_3|         array|
|frame_3_ce0       |  out|    1|   ap_memory|                                             frame_3|         array|
|frame_3_we0       |  out|    1|   ap_memory|                                             frame_3|         array|
|frame_3_d0        |  out|    8|   ap_memory|                                             frame_3|         array|
|frame_4_address0  |  out|    9|   ap_memory|                                             frame_4|         array|
|frame_4_ce0       |  out|    1|   ap_memory|                                             frame_4|         array|
|frame_4_we0       |  out|    1|   ap_memory|                                             frame_4|         array|
|frame_4_d0        |  out|    8|   ap_memory|                                             frame_4|         array|
|frame_5_address0  |  out|    9|   ap_memory|                                             frame_5|         array|
|frame_5_ce0       |  out|    1|   ap_memory|                                             frame_5|         array|
|frame_5_we0       |  out|    1|   ap_memory|                                             frame_5|         array|
|frame_5_d0        |  out|    8|   ap_memory|                                             frame_5|         array|
|frame_6_address0  |  out|    9|   ap_memory|                                             frame_6|         array|
|frame_6_ce0       |  out|    1|   ap_memory|                                             frame_6|         array|
|frame_6_we0       |  out|    1|   ap_memory|                                             frame_6|         array|
|frame_6_d0        |  out|    8|   ap_memory|                                             frame_6|         array|
|frame_7_address0  |  out|    9|   ap_memory|                                             frame_7|         array|
|frame_7_ce0       |  out|    1|   ap_memory|                                             frame_7|         array|
|frame_7_we0       |  out|    1|   ap_memory|                                             frame_7|         array|
|frame_7_d0        |  out|    8|   ap_memory|                                             frame_7|         array|
|frame_8_address0  |  out|    9|   ap_memory|                                             frame_8|         array|
|frame_8_ce0       |  out|    1|   ap_memory|                                             frame_8|         array|
|frame_8_we0       |  out|    1|   ap_memory|                                             frame_8|         array|
|frame_8_d0        |  out|    8|   ap_memory|                                             frame_8|         array|
|S_AXIS_TREADY     |  out|    1|        axis|                                     S_AXIS_V_last_V|       pointer|
|S_AXIS_TLAST      |   in|    1|        axis|                                     S_AXIS_V_last_V|       pointer|
|S_AXIS_TKEEP      |   in|    4|        axis|                                     S_AXIS_V_keep_V|       pointer|
|S_AXIS_TSTRB      |   in|    4|        axis|                                     S_AXIS_V_strb_V|       pointer|
+------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 0, i1 %S_AXIS_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 16 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %S_AXIS_V_last_V, i4 %S_AXIS_V_strb_V, i4 %S_AXIS_V_keep_V, i32 %S_AXIS_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln32 = store i6 0, i6 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 19 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln33 = store i6 0, i6 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 20 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%icmp_ln32 = icmp_eq  i12 %indvar_flatten_load, i12 2500" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 23 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%add_ln32_1 = add i12 %indvar_flatten_load, i12 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 24 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc7, void %VITIS_LOOP_43_5.preheader.exitStub" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 25 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 26 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln32 = add i6 %i_load, i6 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 28 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln33 = icmp_eq  i6 %j_load, i6 50" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i6 0, i6 %j_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 30 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i6 %add_ln32, i6 %i_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 31 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %select_ln32_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 32 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%mul_ln32 = mul i13 %zext_ln32, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 33 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln32, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 34 'partselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %tmp" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp, i4 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 36 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i9 %tmp_33, i9 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 37 'add' 'add_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [10/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 38 'urem' 'urem_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %select_ln32" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 39 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.65ns)   --->   "%mul_ln33 = mul i13 %zext_ln33, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 40 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln33, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 41 'partselect' 'tmp_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %tmp_46" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 42 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i9 %add_ln35, i9 %zext_ln35_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 43 'add' 'add_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [10/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 44 'urem' 'urem_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:34]   --->   Operation 45 'read' 'empty' <Predicate = (!icmp_ln32)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%read_input_data = extractvalue i41 %empty" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:34]   --->   Operation 46 'extractvalue' 'read_input_data' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %read_input_data" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 47 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln33 = add i6 %select_ln32, i6 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 48 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln32 = store i12 %add_ln32_1, i12 %indvar_flatten" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 49 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln32 = store i6 %select_ln32_1, i6 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 50 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln33 = store i6 %add_ln33, i6 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 51 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 52 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 53 [9/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 53 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [9/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 54 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 55 [8/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 55 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [8/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 56 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 57 [7/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 57 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [7/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 58 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.33>
ST_5 : Operation 59 [6/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 59 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [6/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 60 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 61 [5/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 61 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [5/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 62 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 63 [4/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 63 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [4/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 64 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.33>
ST_8 : Operation 65 [3/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 65 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [3/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 66 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.33>
ST_9 : Operation 67 [2/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 67 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [2/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 68 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2500, i64 2500, i64 2500"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 71 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i2 %urem_ln32" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 72 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 73 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i9 %add_ln35_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 74 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%frame_addr = getelementptr i8 %frame, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 75 'getelementptr' 'frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%frame_1_addr = getelementptr i8 %frame_1, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 76 'getelementptr' 'frame_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%frame_2_addr = getelementptr i8 %frame_2, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 77 'getelementptr' 'frame_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%frame_3_addr = getelementptr i8 %frame_3, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 78 'getelementptr' 'frame_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%frame_4_addr = getelementptr i8 %frame_4, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 79 'getelementptr' 'frame_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%frame_5_addr = getelementptr i8 %frame_5, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 80 'getelementptr' 'frame_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%frame_6_addr = getelementptr i8 %frame_6, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 81 'getelementptr' 'frame_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%frame_7_addr = getelementptr i8 %frame_7, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 82 'getelementptr' 'frame_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%frame_8_addr = getelementptr i8 %frame_8, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 83 'getelementptr' 'frame_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 84 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i2 %urem_ln33" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 85 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67.case.2, i2 0, void %arrayidx67.case.0, i2 1, void %arrayidx67.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 86 'switch' 'switch_ln35' <Predicate = true> <Delay = 0.73>
ST_10 : Operation 87 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln33, void %arrayidx67.case.225, i2 0, void %arrayidx67.case.023, i2 1, void %arrayidx67.case.124" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 87 'switch' 'switch_ln35' <Predicate = (trunc_ln32 == 1)> <Delay = 0.73>
ST_10 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_4_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 88 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit22" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 89 'br' 'br_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 == 1)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_3_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 90 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit22" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 91 'br' 'br_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 == 0)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_5_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 92 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit22" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 93 'br' 'br_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 94 'br' 'br_ln35' <Predicate = (trunc_ln32 == 1)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln33, void %arrayidx67.case.220, i2 0, void %arrayidx67.case.018, i2 1, void %arrayidx67.case.119" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 95 'switch' 'switch_ln35' <Predicate = (trunc_ln32 == 0)> <Delay = 0.73>
ST_10 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_1_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 96 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 97 'br' 'br_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 == 1)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 98 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 99 'br' 'br_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 == 0)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_2_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 100 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 101 'br' 'br_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 102 'br' 'br_ln35' <Predicate = (trunc_ln32 == 0)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln33, void %arrayidx67.case.230, i2 0, void %arrayidx67.case.028, i2 1, void %arrayidx67.case.129" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 103 'switch' 'switch_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.73>
ST_10 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_7_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 104 'store' 'store_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit27" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 105 'br' 'br_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 == 1)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_6_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 106 'store' 'store_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit27" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 107 'br' 'br_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 == 0)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_8_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 108 'store' 'store_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit27" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 109 'br' 'br_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 110 'br' 'br_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ frame_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ frame_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ frame_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ frame_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ frame_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ frame_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ frame_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ frame_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ S_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 01000000000]
i                       (alloca             ) [ 01000000000]
indvar_flatten          (alloca             ) [ 01000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
store_ln0               (store              ) [ 00000000000]
store_ln32              (store              ) [ 00000000000]
store_ln33              (store              ) [ 00000000000]
br_ln0                  (br                 ) [ 00000000000]
indvar_flatten_load     (load               ) [ 00000000000]
icmp_ln32               (icmp               ) [ 01111111110]
add_ln32_1              (add                ) [ 00000000000]
br_ln32                 (br                 ) [ 00000000000]
j_load                  (load               ) [ 00000000000]
i_load                  (load               ) [ 00000000000]
add_ln32                (add                ) [ 00000000000]
icmp_ln33               (icmp               ) [ 00000000000]
select_ln32             (select             ) [ 01111111111]
select_ln32_1           (select             ) [ 01111111111]
zext_ln32               (zext               ) [ 00000000000]
mul_ln32                (mul                ) [ 00000000000]
tmp                     (partselect         ) [ 00000000000]
zext_ln35               (zext               ) [ 00000000000]
tmp_33                  (bitconcatenate     ) [ 00000000000]
add_ln35                (add                ) [ 00000000000]
zext_ln33               (zext               ) [ 00000000000]
mul_ln33                (mul                ) [ 00000000000]
tmp_46                  (partselect         ) [ 00000000000]
zext_ln35_1             (zext               ) [ 00000000000]
add_ln35_1              (add                ) [ 01111111111]
empty                   (read               ) [ 00000000000]
read_input_data         (extractvalue       ) [ 00000000000]
trunc_ln35              (trunc              ) [ 01111111111]
add_ln33                (add                ) [ 00000000000]
store_ln32              (store              ) [ 00000000000]
store_ln32              (store              ) [ 00000000000]
store_ln33              (store              ) [ 00000000000]
br_ln33                 (br                 ) [ 00000000000]
specloopname_ln0        (specloopname       ) [ 00000000000]
speclooptripcount_ln0   (speclooptripcount  ) [ 00000000000]
urem_ln32               (urem               ) [ 00000000000]
trunc_ln32              (trunc              ) [ 01000000001]
specpipeline_ln33       (specpipeline       ) [ 00000000000]
zext_ln35_2             (zext               ) [ 00000000000]
frame_addr              (getelementptr      ) [ 00000000000]
frame_1_addr            (getelementptr      ) [ 00000000000]
frame_2_addr            (getelementptr      ) [ 00000000000]
frame_3_addr            (getelementptr      ) [ 00000000000]
frame_4_addr            (getelementptr      ) [ 00000000000]
frame_5_addr            (getelementptr      ) [ 00000000000]
frame_6_addr            (getelementptr      ) [ 00000000000]
frame_7_addr            (getelementptr      ) [ 00000000000]
frame_8_addr            (getelementptr      ) [ 00000000000]
urem_ln33               (urem               ) [ 00000000000]
trunc_ln33              (trunc              ) [ 01000000001]
switch_ln35             (switch             ) [ 00000000000]
switch_ln35             (switch             ) [ 00000000000]
store_ln35              (store              ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
store_ln35              (store              ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
store_ln35              (store              ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
switch_ln35             (switch             ) [ 00000000000]
store_ln35              (store              ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
store_ln35              (store              ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
store_ln35              (store              ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
switch_ln35             (switch             ) [ 00000000000]
store_ln35              (store              ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
store_ln35              (store              ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
store_ln35              (store              ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
br_ln35                 (br                 ) [ 00000000000]
ret_ln0                 (ret                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="frame_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="frame_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="S_AXIS_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="S_AXIS_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="S_AXIS_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="S_AXIS_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="41" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="0" index="3" bw="4" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="frame_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_addr/10 "/>
</bind>
</comp>

<comp id="121" class="1004" name="frame_1_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_1_addr/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="frame_2_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_2_addr/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="frame_3_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_3_addr/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="frame_4_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_4_addr/10 "/>
</bind>
</comp>

<comp id="149" class="1004" name="frame_5_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_5_addr/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="frame_6_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="9" slack="0"/>
<pin id="160" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_6_addr/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="frame_7_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_7_addr/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="frame_8_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_8_addr/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln35_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="9"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln35_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="9"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln35_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="9"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln35_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="9"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln35_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="9"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln35_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="9"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln35_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="9"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln35_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="9"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln35_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="9"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="12" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln32_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln33_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvar_flatten_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln32_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="0" index="1" bw="12" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln32_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="j_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln32_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln33_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="6" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln32_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln32_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln32_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="mul_ln32_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="13" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="0" index="3" bw="5" slack="0"/>
<pin id="310" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln35_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_33_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln35_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln32/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln33_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="mul_ln33_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_46_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="13" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="0" index="3" bw="5" slack="0"/>
<pin id="354" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln35_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln35_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="0" index="1" bw="5" slack="0"/>
<pin id="366" dir="1" index="2" bw="9" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="3" slack="0"/>
<pin id="372" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln33/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="read_input_data_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="41" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="read_input_data/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln35_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln33_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln32_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln32_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="6" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln33_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="0" index="1" bw="6" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln32_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/10 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln35_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="9"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln33_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/10 "/>
</bind>
</comp>

<comp id="424" class="1005" name="j_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="438" class="1005" name="indvar_flatten_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="0"/>
<pin id="440" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln32_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="8"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="449" class="1005" name="select_ln32_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="1"/>
<pin id="451" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="454" class="1005" name="select_ln32_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="1"/>
<pin id="456" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="add_ln35_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="9"/>
<pin id="461" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="trunc_ln35_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="9"/>
<pin id="466" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="72" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="84" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="84" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="84" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="84" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="84" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="84" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="84" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="84" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="84" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="142" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="135" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="149" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="121" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="114" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="128" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="163" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="156" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="170" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="261" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="261" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="273" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="267" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="264" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="299" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="318"><net_src comp="305" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="305" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="315" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="287" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="279" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="64" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="362"><net_src comp="349" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="327" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="279" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="102" pin="5"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="279" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="255" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="287" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="383" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="333" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="419"><net_src comp="408" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="423"><net_src comp="369" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="90" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="434"><net_src comp="94" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="441"><net_src comp="98" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="448"><net_src comp="249" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="279" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="457"><net_src comp="287" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="462"><net_src comp="363" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="467"><net_src comp="379" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="475"><net_src comp="464" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="476"><net_src comp="464" pin="1"/><net_sink comp="225" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: frame | {10 }
	Port: frame_1 | {10 }
	Port: frame_2 | {10 }
	Port: frame_3 | {10 }
	Port: frame_4 | {10 }
	Port: frame_5 | {10 }
	Port: frame_6 | {10 }
	Port: frame_7 | {10 }
	Port: frame_8 | {10 }
	Port: S_AXIS_V_data_V | {}
	Port: S_AXIS_V_keep_V | {}
	Port: S_AXIS_V_strb_V | {}
	Port: S_AXIS_V_last_V | {}
 - Input state : 
	Port: sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 : S_AXIS_V_data_V | {1 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 : S_AXIS_V_keep_V | {1 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 : S_AXIS_V_strb_V | {1 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 : S_AXIS_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln32 : 1
		store_ln33 : 1
		indvar_flatten_load : 1
		icmp_ln32 : 2
		add_ln32_1 : 2
		br_ln32 : 3
		j_load : 1
		i_load : 1
		add_ln32 : 2
		icmp_ln33 : 2
		select_ln32 : 3
		select_ln32_1 : 3
		zext_ln32 : 4
		mul_ln32 : 5
		tmp : 6
		zext_ln35 : 7
		tmp_33 : 7
		add_ln35 : 8
		urem_ln32 : 4
		zext_ln33 : 4
		mul_ln33 : 5
		tmp_46 : 6
		zext_ln35_1 : 7
		add_ln35_1 : 9
		urem_ln33 : 4
		trunc_ln35 : 1
		add_ln33 : 4
		store_ln32 : 3
		store_ln32 : 4
		store_ln33 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		trunc_ln32 : 1
		frame_addr : 1
		frame_1_addr : 1
		frame_2_addr : 1
		frame_3_addr : 1
		frame_4_addr : 1
		frame_5_addr : 1
		frame_6_addr : 1
		frame_7_addr : 1
		frame_8_addr : 1
		trunc_ln33 : 1
		switch_ln35 : 2
		switch_ln35 : 2
		store_ln35 : 2
		store_ln35 : 2
		store_ln35 : 2
		switch_ln35 : 2
		store_ln35 : 2
		store_ln35 : 2
		store_ln35 : 2
		switch_ln35 : 2
		store_ln35 : 2
		store_ln35 : 2
		store_ln35 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   urem   |       grp_fu_333       |    0    |   128   |    68   |
|          |       grp_fu_369       |    0    |   128   |    68   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln32_1_fu_255   |    0    |    0    |    19   |
|          |     add_ln32_fu_267    |    0    |    0    |    13   |
|    add   |     add_ln35_fu_327    |    0    |    0    |    18   |
|          |    add_ln35_1_fu_363   |    0    |    0    |    18   |
|          |     add_ln33_fu_383    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln32_fu_299    |    0    |    0    |    40   |
|          |     mul_ln33_fu_343    |    0    |    0    |    40   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln32_fu_249    |    0    |    0    |    19   |
|          |    icmp_ln33_fu_273    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln32_fu_279   |    0    |    0    |    6    |
|          |  select_ln32_1_fu_287  |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|   read   |    empty_read_fu_102   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln32_fu_295    |    0    |    0    |    0    |
|          |    zext_ln35_fu_315    |    0    |    0    |    0    |
|   zext   |    zext_ln33_fu_339    |    0    |    0    |    0    |
|          |   zext_ln35_1_fu_359   |    0    |    0    |    0    |
|          |   zext_ln35_2_fu_408   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|       tmp_fu_305       |    0    |    0    |    0    |
|          |      tmp_46_fu_349     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_33_fu_319     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|extractvalue| read_input_data_fu_375 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln35_fu_379   |    0    |    0    |    0    |
|   trunc  |    trunc_ln32_fu_404   |    0    |    0    |    0    |
|          |    trunc_ln33_fu_420   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |   256   |   341   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln35_1_reg_459  |    9   |
|       i_reg_431      |    6   |
|   icmp_ln32_reg_445  |    1   |
|indvar_flatten_reg_438|   12   |
|       j_reg_424      |    6   |
| select_ln32_1_reg_454|    6   |
|  select_ln32_reg_449 |    6   |
|  trunc_ln35_reg_464  |    8   |
+----------------------+--------+
|         Total        |   54   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_333 |  p0  |   2  |   6  |   12   ||    9    |
| grp_fu_369 |  p0  |   2  |   6  |   12   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   24   ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   256  |   341  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   54   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   310  |   359  |
+-----------+--------+--------+--------+--------+
