<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</text>
<text>Date: Tue Oct 15 17:24:09 2024
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[3] </cell>
 <cell>(293, 72)</cell>
 <cell>fpga_top_design_0/modulo/data_out_right_up8_inferred_clock_RNI7SRM3_0/U0_YWn_GEast</cell>
 <cell>16</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[7] </cell>
 <cell>(297, 72)</cell>
 <cell>fpga_top_design_0/modulo/data_out_right_up7_inferred_clock_RNI6DIC_0/U0_YWn_GEast</cell>
 <cell>16</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>fpga_top_design_0/modulo/data_out_right_up8_inferred_clock_RNI7SRM3:Y</cell>
 <cell>(486, 126)</cell>
 <cell>GB[3] </cell>
 <cell>fpga_top_design_0/modulo/data_out_right_up8_inferred_clock_RNI7SRM3_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>fpga_top_design_0/modulo/data_out_right_up7_inferred_clock_RNI6DIC:Y</cell>
 <cell>(510, 123)</cell>
 <cell>GB[7] </cell>
 <cell>fpga_top_design_0/modulo/data_out_right_up7_inferred_clock_RNI6DIC_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>CCC Input Connections</name>
<text>(none)</text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> RGB Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[3] </cell>
 <cell>(293, 72)</cell>
 <cell>fpga_top_design_0/modulo/data_out_right_up8_inferred_clock_RNI7SRM3_0/U0_YWn_GEast</cell>
 <cell>16</cell>
 <cell>1</cell>
 <cell>(447, 123)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(447, 126)</cell>
 <cell>8</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[7] </cell>
 <cell>(297, 72)</cell>
 <cell>fpga_top_design_0/modulo/data_out_right_up7_inferred_clock_RNI6DIC_0/U0_YWn_GEast</cell>
 <cell>16</cell>
 <cell>1</cell>
 <cell>(446, 120)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(446, 123)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(446, 126)</cell>
 <cell>3</cell>
</row>
</table>
<text></text>
</section>
</doc>
