// Seed: 173312681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6(1),
        .id_7(1),
        .id_8({1, 1})
    )
);
  inout wire id_5;
  inout wire id_4;
  output wor id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3.id_7 = -1;
  assign id_4 = -1;
  logic id_9;
  assign id_9 = -1'd0;
  logic [7:0] id_10;
  integer id_11;
  ;
  wire id_12;
  logic id_13, id_14, id_15, id_16;
  wire id_17, id_18;
  assign id_10[!1] = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd14,
    parameter id_4 = 32'd13,
    parameter id_7 = 32'd79
) (
    _id_1,
    id_2[-1 : 1],
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  or primCall (id_6, id_14, id_10, id_16);
  output wire id_3;
  output logic [7:0] id_2;
  inout wire _id_1;
  union packed {
    logic id_8[id_4 : -1  +  id_1  +  -1  ==  id_7];
    logic id_9;
    logic id_10;
    logic id_11;
    id_12 id_13;
  }
      id_14, id_15 = id_14.id_9;
  logic id_16;
  ;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_8,
      id_16,
      id_13
  );
endmodule
