# Verilog-Memory&fsm
Verilog code and testbench for 1KB memory with 16bit width.
Verilog code and testbench for 5 state sequence detector
