// Seed: 935415274
module module_0;
  always assume #1  (-1) $signed(8);
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    output supply0 id_3,
    output logic id_4,
    output logic id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri id_8,
    input supply1 id_9,
    output tri id_10
);
  always @(*) id_5 <= id_9;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_5 = id_8 && 1;
    id_4 = id_0;
  end
  final id_4 <= 1'b0;
  parameter id_12 = 1;
  wire id_13;
  wire [-1 : 1 'b0] id_14;
  wor id_15 = -1;
  assign id_4 = -1;
endmodule
