===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.4160 seconds

  ----Wall Time----  ----Name----
    3.6464 ( 11.6%)  FIR Parser
   14.4388 ( 46.0%)  'firrtl.circuit' Pipeline
    1.3419 (  4.3%)    'firrtl.module' Pipeline
    1.2098 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1321 (  0.4%)      LowerCHIRRTL
    0.0994 (  0.3%)    InferWidths
    0.6954 (  2.2%)    InferResets
    0.0203 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0199 (  0.1%)    PrefixModules
    0.6670 (  2.1%)    LowerFIRRTLTypes
    5.9275 ( 18.9%)    'firrtl.module' Pipeline
    0.7694 (  2.4%)      ExpandWhens
    5.1581 ( 16.4%)      Canonicalizer
    0.3715 (  1.2%)    Inliner
    1.0407 (  3.3%)    IMConstProp
    0.0316 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.8357 ( 12.2%)    'firrtl.module' Pipeline
    3.8356 ( 12.2%)      Canonicalizer
    0.3250 (  1.0%)    CreateSiFiveMetadata
    0.1146 (  0.4%)    EmitOMIR
    0.0310 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.4225 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.1214 ( 25.9%)  'hw.module' Pipeline
    0.6581 (  2.1%)    HWCleanup
    1.0614 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.5059 ( 17.5%)    Canonicalizer
    0.0823 (  0.3%)    HWLegalizeModules
    0.8137 (  2.6%)    PrettifyVerilog
    2.7851 (  8.9%)  ExportVerilog
    0.0018 (  0.0%)  Rest
   31.4160 (100.0%)  Total

{
  totalTime: 31.444,
  maxMemory: 618184704
}
