
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/shifter_9.v" into library work
Parsing module <shifter_9>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/multiplier_10.v" into library work
Parsing module <multiplier_10>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/compare_8.v" into library work
Parsing module <compare_8>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/boolean_6.v" into library work
Parsing module <boolean_6>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/adder_7.v" into library work
Parsing module <adder_7>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/tester_3.v" into library work
Parsing module <tester_3>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/slowclock_4.v" into library work
Parsing module <slowclock_4>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/segment_5.v" into library work
Parsing module <segment_5>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/alu_2.v" into library work
Parsing module <alu_2>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <alu_2>.

Elaborating module <boolean_6>.

Elaborating module <adder_7>.

Elaborating module <compare_8>.

Elaborating module <shifter_9>.

Elaborating module <multiplier_10>.

Elaborating module <tester_3>.
WARNING:HDLCompiler:413 - "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/tester_3.v" Line 46: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/tester_3.v" Line 56: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <slowclock_4>.

Elaborating module <segment_5>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/mojo_top_0.v".
    Found 16-bit register for signal <M_c_q>.
    Found 16-bit adder for signal <M_c_d> created at line 108.
    Found 8-bit 4-to-1 multiplexer for signal <M_alu_a> created at line 78.
    Found 8-bit 4-to-1 multiplexer for signal <M_alu_b> created at line 78.
    Found 6-bit 4-to-1 multiplexer for signal <M_alu_alufn> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<23>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<22>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<21>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<20>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<19>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<18>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<17>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<16>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<15>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<14>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<13>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<12>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<11>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<10>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<9>> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<8>> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <alu_2>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/alu_2.v".
    Found 8-bit 4-to-1 multiplexer for signal <result> created at line 101.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu_2> synthesized.

Synthesizing Unit <boolean_6>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/boolean_6.v".
    Summary:
Unit <boolean_6> synthesized.

Synthesizing Unit <adder_7>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/adder_7.v".
    Found 9-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT> created at line 25.
    Found 9-bit adder for signal <n0028> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder_7> synthesized.

Synthesizing Unit <compare_8>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/compare_8.v".
    Found 1-bit 4-to-1 multiplexer for signal <compareout> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_8> synthesized.

Synthesizing Unit <shifter_9>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/shifter_9.v".
    Found 8-bit shifter logical left for signal <a[7]_b[2]_shift_left_0_OUT> created at line 20
    Found 8-bit shifter logical right for signal <a[7]_b[2]_shift_right_1_OUT> created at line 23
    Found 8-bit shifter arithmetic right for signal <a[7]_b[2]_shift_right_2_OUT> created at line 26
    Found 8-bit 4-to-1 multiplexer for signal <result> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_9> synthesized.

Synthesizing Unit <multiplier_10>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/multiplier_10.v".
    Found 8x8-bit multiplier for signal <operand> created at line 18.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier_10> synthesized.

Synthesizing Unit <tester_3>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/tester_3.v".
    Found 6-bit register for signal <M_accum_q>.
    Found 6-bit adder for signal <M_accum_q[5]_GND_10_o_add_0_OUT> created at line 24.
    Found 8x21-bit Read Only RAM for signal <_n0144>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <tester_3> synthesized.

Synthesizing Unit <slowclock_4>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/slowclock_4.v".
    Found 24-bit register for signal <M_counter_q>.
    Found 24-bit adder for signal <M_counter_d> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <slowclock_4> synthesized.

Synthesizing Unit <segment_5>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/segment_5.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <segment_5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 8x21-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 24-bit adder                                          : 1
 6-bit adder                                           : 1
 9-bit addsub                                          : 1
# Registers                                            : 4
 16-bit register                                       : 1
 24-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 17
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into accumulator <M_c_q>: 1 register on signal <M_c_q>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <segment_5>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <segment_5> synthesized (advanced).

Synthesizing (advanced) Unit <tester_3>.
The following registers are absorbed into accumulator <M_accum_q>: 1 register on signal <M_accum_q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0144> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_accum_q<4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <tester_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 8x21-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 1
 9-bit addsub                                          : 1
# Accumulators                                         : 2
 16-bit up accumulator                                 : 1
 6-bit up accumulator                                  : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Multiplexers                                         : 26
 1-bit 4-to-1 multiplexer                              : 17
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Optimizing unit <tester_3> ...

Optimizing unit <slowclock_4> ...

Optimizing unit <alu_2> ...

Optimizing unit <adder_7> ...
WARNING:Xst:1293 - FF/Latch <tester/M_accum_q_5> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M_c_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_accum_q_0> 
INFO:Xst:2261 - The FF/Latch <M_c_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_accum_q_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 3.
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)
FlipFlop tester/M_accum_q_2 has been replicated 1 time(s)
FlipFlop tester/M_accum_q_3 has been replicated 1 time(s)
FlipFlop tester/M_accum_q_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 51    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.404ns (Maximum Frequency: 293.815MHz)
   Minimum input arrival time before clock: 3.563ns
   Maximum output required time after clock: 14.439ns
   Maximum combinational path delay: 14.957ns

=========================================================================
