

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>PBUS area &mdash; envytools git documentation</title>
    
    <link rel="stylesheet" href="../_static/default.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../',
        VERSION:     'git',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <link rel="top" title="envytools git documentation" href="../index.html" />
    <link rel="up" title="PCI/PCIE/AGP bus interface and card management logic" href="index.html" />
    <link rel="next" title="Hardware sequencer" href="hwsq.html" />
    <link rel="prev" title="PCI BARs and other means of accessing the GPU" href="bars.html" /> 
  </head>
  <body>
    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="hwsq.html" title="Hardware sequencer"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="bars.html" title="PCI BARs and other means of accessing the GPU"
             accesskey="P">previous</a> |</li>
        <li><a href="../index.html">envytools git documentation</a> &raquo;</li>
          <li><a href="index.html" accesskey="U">PCI/PCIE/AGP bus interface and card management logic</a> &raquo;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body">
            
  <div class="section" id="pbus-area">
<span id="pbus"></span><h1><a class="toc-backref" href="#id1">PBUS area</a><a class="headerlink" href="#pbus-area" title="Permalink to this headline">¶</a></h1>
<div class="contents topic" id="contents">
<p class="topic-title first">Contents</p>
<ul class="simple">
<li><a class="reference internal" href="#pbus-area" id="id1">PBUS area</a><ul>
<li><a class="reference internal" href="#introduction" id="id2">Introduction</a></li>
<li><a class="reference internal" href="#mmio-registers" id="id3">MMIO registers</a></li>
<li><a class="reference internal" href="#debug-registers" id="id4">DEBUG registers</a></li>
<li><a class="reference internal" href="#interrupts" id="id5">Interrupts</a><ul>
<li><a class="reference internal" href="#user-interrupts" id="id6">User interrupts</a></li>
</ul>
</li>
<li><a class="reference internal" href="#nva3-ibus-timeout" id="id7">NVA3 IBUS timeout</a></li>
</ul>
</li>
</ul>
</div>
<div class="section" id="introduction">
<h2><a class="toc-backref" href="#id2">Introduction</a><a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>PBUS is present on all nvidia cards. In theory, it deals with &#8220;bus control&#8221;.
In practice, it accumulates all sort of junk nobody bothered to create
a special area for. It is unaffected by any PMC.ENABLE bits.</p>
</div>
<div class="section" id="mmio-registers">
<span id="pbus-mmio"></span><h2><a class="toc-backref" href="#id3">MMIO registers</a><a class="headerlink" href="#mmio-registers" title="Permalink to this headline">¶</a></h2>
<p>The main PBUS MMIO range is 0x1000:0x2000. It&#8217;s present on all cards.
In addition to this range, PBUS also owns <a class="reference internal" href="../memory/peephole.html#peephole-mmio"><em>PEEPHOLE</em></a> and
<a class="reference internal" href="hwsq.html#pbus-hwsq-new-code-mmio"><em>PBUS_HWSQ_NEW_CODE</em></a> ranges.</p>
<p>The registers in the PBUS area are:</p>
<table border="1" class="docutils">
<colgroup>
<col width="11%" />
<col width="8%" />
<col width="82%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Range</th>
<th class="head">Variants</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>001000:0010f0</td>
<td>NV04-</td>
<td><a class="reference internal" href="#pbus-mmio-debug"><em>DEBUG registers</em></a></td>
</tr>
<tr class="row-odd"><td>0010f0:0010f4</td>
<td>NV11:NV50</td>
<td><a class="reference internal" href="../io/nv10-gpio.html#pbus-mmio-pwm"><em>PWM - PWM generators</em></a></td>
</tr>
<tr class="row-even"><td>001100:001200</td>
<td>NV03-</td>
<td><a class="reference internal" href="#pbus-mmio-intr"><em>interrupts</em></a></td>
</tr>
<tr class="row-odd"><td>001200:001208</td>
<td>NV04:NV50</td>
<td><a class="reference internal" href="../io/prom.html#prom-mmio-rom-timings"><em>ROM control</em></a></td>
</tr>
<tr class="row-even"><td>001300:001380</td>
<td>NV17:NV20
NV25:NVC0</td>
<td><a class="reference internal" href="hwsq.html#hwsq-mmio"><em>HWSQ - hardware sequencer</em></a></td>
</tr>
<tr class="row-odd"><td>001380:001400</td>
<td>NV41:NV50</td>
<td><a class="reference internal" href="../display/nv03/vga-stack.html#pbus-mmio-vga-stack"><em>VGA_STACK</em></a></td>
</tr>
<tr class="row-even"><td>001400:001500</td>
<td>NV17:NV20
NV25:NVC0</td>
<td><a class="reference internal" href="hwsq.html#hwsq-mmio"><em>HWSQ - hardware sequencer</em></a></td>
</tr>
<tr class="row-odd"><td>001500:001540</td>
<td>???</td>
<td><a class="reference internal" href="#pbus-mmio-debug"><em>DEBUG registers</em></a></td>
</tr>
<tr class="row-even"><td>001540:001550</td>
<td>NV40:NVC0</td>
<td>HWUNITS - enabling/disabling optional hardware subunits [see below]</td>
</tr>
<tr class="row-odd"><td>00155c:001578</td>
<td>NV30:NV84</td>
<td><a class="reference internal" href="../memory/peephole.html#peephole-mmio"><em>PEEPHOLE - indirect memory access</em></a></td>
</tr>
<tr class="row-even"><td>001578:001580</td>
<td>NV41:NVC0</td>
<td><a class="reference internal" href="hwsq.html#hwsq-mmio"><em>HWSQ - hardware sequencer</em></a></td>
</tr>
<tr class="row-odd"><td>001580:0015a0</td>
<td>NV17:NV20
NV25:NVC0</td>
<td>CLOCK_GATE - clock gating registers [see below]</td>
</tr>
<tr class="row-even"><td>0015b0:0015c0</td>
<td>NV43:NV50</td>
<td><a class="reference internal" href="../pm/nv43-therm.html#nv43-therm-mmio"><em>THERM - thermal sensor</em></a></td>
</tr>
<tr class="row-odd"><td>0015f4:001604</td>
<td>NV41:NV50</td>
<td><a class="reference internal" href="../io/nv10-gpio.html#pbus-mmio-pwm"><em>PWM - PWM generators</em></a></td>
</tr>
<tr class="row-even"><td>001700:001800</td>
<td>TC</td>
<td><a class="reference internal" href="../memory/nv44-host-mem.html#pbus-mmio-nv44-host-mem"><em>HOST_MEM - host memory access setup</em></a></td>
</tr>
<tr class="row-odd"><td>001700:001800</td>
<td>NV50:NVC0</td>
<td><a class="reference internal" href="../memory/nv50-host-mem.html#pbus-mmio-nv50-host-mem"><em>HOST_MEM - host memory access setup</em></a></td>
</tr>
<tr class="row-even"><td>001700:001800</td>
<td>NVC0-</td>
<td><a class="reference internal" href="../memory/nvc0-host-mem.html#pbus-mmio-nvc0-host-mem"><em>HOST_MEM - host memory access setup</em></a></td>
</tr>
<tr class="row-odd"><td>001800:001a00</td>
<td>NV01:NV50</td>
<td><a class="reference internal" href="pci.html#pbus-mmio-pci"><em>PCI - PCI configuration space</em></a></td>
</tr>
<tr class="row-even"><td>001900:001980</td>
<td>NV50:NVC0</td>
<td><a class="reference internal" href="../memory/nv50-remap.html#pbus-mmio-nv50-remap"><em>REMAP - BAR1 remapping circuitry</em></a></td>
</tr>
<tr class="row-odd"><td>001980:001a00</td>
<td>NV50:NVC0</td>
<td><a class="reference internal" href="../memory/nv50-p2p.html#pbus-mmio-nv50-p2p"><em>P2P - NV50 P2P slave</em></a></td>
</tr>
<tr class="row-even"><td>001a14</td>
<td>NVA3:NVC0</td>
<td><a class="reference internal" href="#pbus-mmio-ibus-timeout"><em>IBUS_TIMEOUT - controls timeout length for accessing MMIO via IBUS</em></a></td>
</tr>
</tbody>
</table>
<div class="admonition-todo admonition" id="index-0">
<p class="first admonition-title">Todo</p>
<p class="last">loads and loads of unknown registers not shown</p>
</div>
</div>
<div class="section" id="debug-registers">
<span id="pbus-mmio-debug"></span><h2><a class="toc-backref" href="#id4">DEBUG registers</a><a class="headerlink" href="#debug-registers" title="Permalink to this headline">¶</a></h2>
<p>DEBUG registers store misc hardware control bits. They&#8217;re mostly unknown, and
usually group together unrelated bits. The known bits include:</p>
<dl class="docutils">
<dt>MMIO 0x001084: DEBUG_1 [NV04-]</dt>
<dd><p class="first">bit 11: FUSE_READOUT_ENABLE - enables reads from fuses in <a class="reference internal" href="pfuse.html#pfuse"><em>PFUSE</em></a> [NV50:NVC0]
bit 28: HEADS_TIED - mirrors writes to <a class="reference internal" href="../display/nv03/pcrtc.html#pcrtc-mmio"><em>CRTC</em></a>/<a class="reference internal" href="../display/nv03/pramdac.html#pramdac-mmio"><em>RAMDAC</em></a> registers on any head to</p>
<blockquote class="last">
<div>the other head too [NV11:NV20, NV25:NV50]</div></blockquote>
</dd>
<dt>MMIO 0x001098: DEBUG_6 [NV17:NV20, NV25-]</dt>
<dd>bit 3: <a class="reference internal" href="hwsq.html#hwsq-mmio"><em>HWSQ_ENABLE - enables HWSQ effects</em></a>
bit 4: <a class="reference internal" href="hwsq.html#hwsq-mmio"><em>HWSQ_OVERRIDE_MODE - selects read value for HWSQ-overriden registers</em></a></dd>
</dl>
<div class="admonition-todo admonition" id="index-1">
<p class="first admonition-title">Todo</p>
<p class="last">document other known stuff</p>
</div>
</div>
<div class="section" id="interrupts">
<span id="pbus-mmio-intr"></span><span id="pbus-intr"></span><h2><a class="toc-backref" href="#id5">Interrupts</a><a class="headerlink" href="#interrupts" title="Permalink to this headline">¶</a></h2>
<p>The following registers deal with PBUS interrupts:</p>
<ul class="simple">
<li>001100 INTR - interrupt status [NV03-]</li>
<li>001104 INTR_GPIO - <a class="reference internal" href="../io/nv10-gpio.html#nv10-gpio-intr"><em>GPIO interrupt status [NV31:NV50]</em></a></li>
<li>001140 INTR - interrupt enable [NV03-]</li>
<li>001144 INTR_GPIO_EN - <a class="reference internal" href="../io/nv10-gpio.html#nv10-gpio-intr"><em>GPIO interrupt enable [NV31:NV50]</em></a></li>
<li>001144 INTE_EN_NRHOST - interrupt enable for the NRHOST line [NVC0-]</li>
<li>001150 INTR_USER0_TRIGGER - user interrupt generation [NV50-]</li>
<li>001154+i*4, i&lt;4 INTR_USER0_SCRATCH - user interrupt generation [NV50-]</li>
<li>001170 INTR_USER1_TRIGGER - user interrupt generation [NVC0-]</li>
<li>001174+i*4, i&lt;4 INTR_USER1_SCRATCH - user interrupt generation [NVC0-]</li>
</ul>
<div class="admonition-todo admonition" id="index-2">
<p class="first admonition-title">Todo</p>
<p class="last">cleanup</p>
</div>
<p>On NV03+, PMC interrupt line 28 is connected to PBUS. On NVC0+, there are
actually two lines: the normal line and the NRHOST line [see <a class="reference internal" href="pmc.html#pmc-intr"><em>Interrupts</em></a>
for a description of them]. PBUS has many subinterrupts. The PBUS-&gt;PMC interrupt
line is active when any PBUS interrupt is both active [the bit in INTR
or INTR_GPIO is 1] and enabled [the bit in INTR_EN or INTR_GPIO_EN is 1].
The NRHOST PBUS-&gt;PMC interrupt line is active when any PBUS interrupt is both
active and enabled for NRHOST [the bit in INTR_EN_NRHOST is 1].</p>
<p>Most PBUS interrupts are reported via INTR register and enabled via INTR_EN
and INTR_EN_NRHOST registers:</p>
<dl class="docutils">
<dt>MMIO 0x001100: INTR [NV03-]</dt>
<dd><ul class="first last simple">
<li>bit 0: BUS_ERROR - ??? [NV03:NV50]</li>
<li>bit 1: MMIO_DISABLED_ENG - MMIO access from host failed due to accessing
an area disabled via PMC.ENABLE [NVC0-] [XXX: document]</li>
<li>bit 2: MMIO_IBUS_ERR - <a class="reference internal" href="pibus.html#pbus-intr-mmio-ibus-err"><em>MMIO access from host failed due to some error in
IBUS</em></a> [NVC0-]</li>
<li>bit 3: MMIO_FAULT - MMIO access from host failed due to other reasons
[NV41-] [XXX: document]</li>
<li>bit 4: GPIO_0_RISE - <a class="reference internal" href="../io/nv10-gpio.html#nv10-gpio-intr"><em>GPIO #0 went from 0 to 1 [NV10:NV31]</em></a></li>
<li>bit 7: HOST_MEM_TIMEOUT - <a class="reference internal" href="../memory/nvc0-host-mem.html#pbus-intr-host-mem-timeout"><em>an access to memory from host timed out [NVC0-]</em></a></li>
<li>bit 8: GPIO_0_FALL - <a class="reference internal" href="../io/nv10-gpio.html#nv10-gpio-intr"><em>GPIO #0 went from 1 to 0 [NV10:NV31]</em></a></li>
<li>bit 8: HOST_MEM_ZOMBIE - <a class="reference internal" href="../memory/nvc0-host-mem.html#pbus-intr-host-mem-zombie"><em>an access to memory from host thought to have timed
out has finally succeeded [NVC0-]</em></a></li>
<li>bit 12: PEEPHOLE_W_PAIR_MISMATCH - <a class="reference internal" href="../memory/peephole.html#pbus-intr-peephole-w-pair-mismatch"><em>violation of PEEPHOLE write port protocol
[NV30:NVC0]</em></a></li>
<li>bit 16: THERM_ALARM - Temperature is critical and requires actions
[NV43-] [<a class="reference internal" href="../pm/nv43-therm.html#nv43-therm-intr-alarm"><em>NV43</em></a>, <a class="reference internal" href="../pm/ptherm.html#ptherm-intr"><em>NV50</em></a>]</li>
<li>bit 17: THERM_THRS_LOW - Temperature is lower than TEMP_RANGE.LOW
[NV43:NV50] [<a class="reference internal" href="../pm/nv43-therm.html#nv43-therm-intr-range"><em>NV43</em></a>]</li>
<li>bit 18: THERM_THRS_HIGH - Temperature is higher than TEMP_RANGE.HIGH
[NV43:NV50] [<a class="reference internal" href="../pm/nv43-therm.html#nv43-therm-intr-range"><em>NV43</em></a>]</li>
<li>bit 26: USER0 - user interrupt #0 [NV50-] [see below]</li>
<li>bit 28: USER1 - user interrupt #1. Note that this interrupt cannot be
enabled for delivery to NRHOST line. [NVC0-] [see below]</li>
</ul>
</dd>
</dl>
<p>Writing the INTR register clears interrupts that correspond to bits that
are set in the written value.</p>
<dl class="docutils">
<dt>MMIO 0x001140: INTR_EN [NV03-]</dt>
<dd>Same bitfields as in INTR.</dd>
<dt>MMIO 0x001144: INTR_EN_NRHOST [NVC0-]</dt>
<dd>Same bitfields as in INTR, except USER1 is not present.</dd>
</dl>
<p>On NV40:NV50 GPUs, the PBUS additionally deals with GPIO change interrupts,
which are reported via INTR_GPIO register and enabled via INTR_GPIO_EN
register. These registers effectively function as extra bits to INTR and
INTR_EN. For description of these registrers and GPIO interupts, see
<a class="reference internal" href="../io/nv10-gpio.html#nv10-gpio-intr"><em>Interrupts</em></a>.</p>
<div class="section" id="user-interrupts">
<h3><a class="toc-backref" href="#id6">User interrupts</a><a class="headerlink" href="#user-interrupts" title="Permalink to this headline">¶</a></h3>
<p>NV50+ PBUS has one [NV50:NVC0] or two [NVC0-] user-triggerable interupts.
These interrupts are triggered by writing any value to a trigger register:</p>
<dl class="docutils">
<dt>MMIO 0x001150: INTR_USER0_TRIGGER [NV50-]</dt>
<dd>Writing any value triggers the USER0 interrupt. This register is write-only.</dd>
<dt>MMIO 0x001170: INTR_USER1_TRIGGER [NVC0-]</dt>
<dd>Writing any value triggers the USER1 interrupt. This register is write-only.</dd>
</dl>
<p>There are also 4 scratch registers per interrupt provided for software use.
The hardware doesn&#8217;t use their contents for anything:</p>
<dl class="docutils">
<dt>MMIO 0x001154+i*4, i &lt; 4: INTR_USER0_SCRATCH[i] [NV50-]</dt>
<dd>32-bit scratch registers for USER0 interrupt.</dd>
<dt>MMIO 0x001174+i*4, i &lt; 4: INTR_USER1_SCRATCH[i] [NVC0-]</dt>
<dd>32-bit scratch registers for USER1 interrupt.</dd>
</dl>
</div>
</div>
<div class="section" id="nva3-ibus-timeout">
<span id="pbus-mmio-ibus-timeout"></span><h2><a class="toc-backref" href="#id7">NVA3 IBUS timeout</a><a class="headerlink" href="#nva3-ibus-timeout" title="Permalink to this headline">¶</a></h2>
<div class="admonition-todo admonition" id="index-3">
<p class="first admonition-title">Todo</p>
<p class="last">description, maybe move somewhere else</p>
</div>
<p>On NVA3:NVC0, the IBUS timeout is controlled by:</p>
<dl class="docutils">
<dt>MMIO 0x001a14: IBUS_TIMEOUT [NVA3:NVC0]</dt>
<dd>Specifies how many host cycles to wait for response on MMIO accesses
forwarded to the IBUS.</dd>
</dl>
<div class="admonition-todo admonition" id="index-4">
<p class="first admonition-title">Todo</p>
<p class="last">verify that it&#8217;s host cycles</p>
</div>
<p>Reads that time out return a value of 0. Note that using too long timeout
value will result in PCIE master timeouts instead, with possibly quite bad
consequences. An IBUS timeout will cause the MMIO_FAULT interrupt to be lit.</p>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar">
        <div class="sphinxsidebarwrapper">
  <h3><a href="../index.html">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">PBUS area</a><ul>
<li><a class="reference internal" href="#introduction">Introduction</a></li>
<li><a class="reference internal" href="#mmio-registers">MMIO registers</a></li>
<li><a class="reference internal" href="#debug-registers">DEBUG registers</a></li>
<li><a class="reference internal" href="#interrupts">Interrupts</a><ul>
<li><a class="reference internal" href="#user-interrupts">User interrupts</a></li>
</ul>
</li>
<li><a class="reference internal" href="#nva3-ibus-timeout">NVA3 IBUS timeout</a></li>
</ul>
</li>
</ul>

  <h4>Previous topic</h4>
  <p class="topless"><a href="bars.html"
                        title="previous chapter">PCI BARs and other means of accessing the GPU</a></p>
  <h4>Next topic</h4>
  <p class="topless"><a href="hwsq.html"
                        title="next chapter">Hardware sequencer</a></p>
  <h3>This Page</h3>
  <ul class="this-page-menu">
    <li><a href="../_sources/bus/pbus.txt"
           rel="nofollow">Show Source</a></li>
  </ul>
<div id="searchbox" style="display: none">
  <h3>Quick search</h3>
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="hwsq.html" title="Hardware sequencer"
             >next</a> |</li>
        <li class="right" >
          <a href="bars.html" title="PCI BARs and other means of accessing the GPU"
             >previous</a> |</li>
        <li><a href="../index.html">envytools git documentation</a> &raquo;</li>
          <li><a href="index.html" >PCI/PCIE/AGP bus interface and card management logic</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer">
        &copy; Copyright 2013, Marcin Kościelnicki.
      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
    </div>
  </body>
</html>