

================================================================
== Vitis HLS Report for 'make_win97_Pipeline_win9x9_read_pix'
================================================================
* Date:           Mon Oct 27 20:05:10 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      147|    71292|  1.470 us|  0.713 ms|  147|  71292|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- win9x9_read_pix  |      145|    71290|         2|          1|          1|  144 ~ 71289|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1215|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|     512|     112|    0|
|Multiplexer      |        -|     -|       -|     216|    -|
|Register         |        -|     -|    3227|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    3739|    1543|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |                         Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |lb1_U    |make_win97_Pipeline_win9x9_read_pix_lb1_RAM_AUTO_1R1W  |        0|  64|  14|    0|    28|   32|     1|          896|
    |lb1_1_U  |make_win97_Pipeline_win9x9_read_pix_lb1_RAM_AUTO_1R1W  |        0|  64|  14|    0|    28|   32|     1|          896|
    |lb1_2_U  |make_win97_Pipeline_win9x9_read_pix_lb1_RAM_AUTO_1R1W  |        0|  64|  14|    0|    28|   32|     1|          896|
    |lb1_3_U  |make_win97_Pipeline_win9x9_read_pix_lb1_RAM_AUTO_1R1W  |        0|  64|  14|    0|    28|   32|     1|          896|
    |lb1_4_U  |make_win97_Pipeline_win9x9_read_pix_lb1_RAM_AUTO_1R1W  |        0|  64|  14|    0|    28|   32|     1|          896|
    |lb1_5_U  |make_win97_Pipeline_win9x9_read_pix_lb1_RAM_AUTO_1R1W  |        0|  64|  14|    0|    28|   32|     1|          896|
    |lb1_6_U  |make_win97_Pipeline_win9x9_read_pix_lb1_RAM_AUTO_1R1W  |        0|  64|  14|    0|    28|   32|     1|          896|
    |lb1_7_U  |make_win97_Pipeline_win9x9_read_pix_lb1_RAM_AUTO_1R1W  |        0|  64|  14|    0|    28|   32|     1|          896|
    +---------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                                                       |        0| 512| 112|    0|   224|  256|     8|         7168|
    +---------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln145_fu_736_p2               |         +|   0|  0|  24|          17|           1|
    |add_ln202_fu_931_p2               |         +|   0|  0|  39|          32|           1|
    |x_4_fu_920_p2                     |         +|   0|  0|  39|          32|           1|
    |and_ln180_fu_898_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op385_write_state3   |       and|   0|  0|   2|           1|           1|
    |w_valid_fu_914_p2                 |       and|   0|  0|   2|           1|           1|
    |addr_cmp102_fu_784_p2             |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp108_fu_775_p2             |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp114_fu_766_p2             |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp120_fu_757_p2             |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp84_fu_811_p2              |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp90_fu_802_p2              |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp96_fu_793_p2              |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp_fu_820_p2                |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln145_fu_731_p2              |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln180_1_fu_892_p2            |      icmp|   0|  0|  36|          29|           1|
    |icmp_ln180_fu_876_p2              |      icmp|   0|  0|  36|          29|           1|
    |icmp_ln192_1_fu_909_p2            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln192_fu_904_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln200_fu_926_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |reuse_select103_fu_1197_p3        |    select|   0|  0|  32|           1|          32|
    |reuse_select109_fu_1186_p3        |    select|   0|  0|  32|           1|          32|
    |reuse_select115_fu_1175_p3        |    select|   0|  0|  32|           1|          32|
    |reuse_select121_fu_1165_p3        |    select|   0|  0|  32|           1|          32|
    |reuse_select85_fu_1230_p3         |    select|   0|  0|  32|           1|          32|
    |reuse_select91_fu_1219_p3         |    select|   0|  0|  32|           1|          32|
    |reuse_select97_fu_1208_p3         |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_1241_p3           |    select|   0|  0|  32|           1|          32|
    |x_5_fu_937_p3                     |    select|   0|  0|  32|           1|           1|
    |y_3_fu_945_p3                     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1215|         780|         926|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |reuse_addr_reg105_fu_80           |   9|          2|   64|        128|
    |reuse_addr_reg111_fu_72           |   9|          2|   64|        128|
    |reuse_addr_reg117_fu_64           |   9|          2|   64|        128|
    |reuse_addr_reg81_fu_112           |   9|          2|   64|        128|
    |reuse_addr_reg87_fu_104           |   9|          2|   64|        128|
    |reuse_addr_reg93_fu_96            |   9|          2|   64|        128|
    |reuse_addr_reg99_fu_88            |   9|          2|   64|        128|
    |reuse_addr_reg_fu_120             |   9|          2|   64|        128|
    |reuse_reg104_fu_84                |   9|          2|   32|         64|
    |reuse_reg110_fu_76                |   9|          2|   32|         64|
    |reuse_reg116_fu_68                |   9|          2|   32|         64|
    |reuse_reg80_fu_116                |   9|          2|   32|         64|
    |reuse_reg86_fu_108                |   9|          2|   32|         64|
    |reuse_reg92_fu_100                |   9|          2|   32|         64|
    |reuse_reg98_fu_92                 |   9|          2|   32|         64|
    |reuse_reg_fu_124                  |   9|          2|   32|         64|
    |s_pix_i_blk_n                     |   9|          2|    1|          2|
    |s_win_i_blk_n                     |   9|          2|    1|          2|
    |t_fu_136                          |   9|          2|   17|         34|
    |x_fu_128                          |   9|          2|   32|         64|
    |y_fu_132                          |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 216|         48|  854|       1708|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp102_reg_2756              |   1|   0|    1|          0|
    |addr_cmp108_reg_2745              |   1|   0|    1|          0|
    |addr_cmp114_reg_2734              |   1|   0|    1|          0|
    |addr_cmp120_reg_2723              |   1|   0|    1|          0|
    |addr_cmp84_reg_2789               |   1|   0|    1|          0|
    |addr_cmp90_reg_2778               |   1|   0|    1|          0|
    |addr_cmp96_reg_2767               |   1|   0|    1|          0|
    |addr_cmp_reg_2800                 |   1|   0|    1|          0|
    |and_ln180_reg_2805                |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_116_fu_140                  |  32|   0|   32|          0|
    |empty_117_fu_144                  |  32|   0|   32|          0|
    |empty_118_fu_148                  |  32|   0|   32|          0|
    |empty_119_fu_152                  |  32|   0|   32|          0|
    |empty_120_fu_156                  |  32|   0|   32|          0|
    |empty_121_fu_160                  |  32|   0|   32|          0|
    |empty_122_fu_164                  |  32|   0|   32|          0|
    |empty_123_fu_168                  |  32|   0|   32|          0|
    |empty_124_fu_172                  |  32|   0|   32|          0|
    |empty_125_fu_176                  |  32|   0|   32|          0|
    |empty_126_fu_180                  |  32|   0|   32|          0|
    |empty_127_fu_184                  |  32|   0|   32|          0|
    |empty_128_fu_188                  |  32|   0|   32|          0|
    |empty_129_fu_192                  |  32|   0|   32|          0|
    |empty_130_fu_196                  |  32|   0|   32|          0|
    |empty_131_fu_200                  |  32|   0|   32|          0|
    |empty_132_fu_204                  |  32|   0|   32|          0|
    |empty_133_fu_208                  |  32|   0|   32|          0|
    |empty_134_fu_212                  |  32|   0|   32|          0|
    |empty_135_fu_216                  |  32|   0|   32|          0|
    |empty_136_fu_220                  |  32|   0|   32|          0|
    |empty_137_fu_224                  |  32|   0|   32|          0|
    |empty_138_fu_228                  |  32|   0|   32|          0|
    |empty_139_fu_232                  |  32|   0|   32|          0|
    |empty_140_fu_236                  |  32|   0|   32|          0|
    |empty_141_fu_240                  |  32|   0|   32|          0|
    |empty_142_fu_244                  |  32|   0|   32|          0|
    |empty_143_fu_248                  |  32|   0|   32|          0|
    |empty_144_fu_252                  |  32|   0|   32|          0|
    |empty_145_fu_256                  |  32|   0|   32|          0|
    |empty_146_fu_260                  |  32|   0|   32|          0|
    |empty_147_fu_264                  |  32|   0|   32|          0|
    |empty_148_fu_268                  |  32|   0|   32|          0|
    |empty_149_fu_272                  |  32|   0|   32|          0|
    |empty_150_fu_276                  |  32|   0|   32|          0|
    |empty_151_fu_280                  |  32|   0|   32|          0|
    |empty_152_fu_284                  |  32|   0|   32|          0|
    |empty_153_fu_288                  |  32|   0|   32|          0|
    |empty_154_fu_292                  |  32|   0|   32|          0|
    |empty_155_fu_296                  |  32|   0|   32|          0|
    |empty_156_fu_300                  |  32|   0|   32|          0|
    |empty_157_fu_304                  |  32|   0|   32|          0|
    |empty_158_fu_308                  |  32|   0|   32|          0|
    |empty_159_fu_312                  |  32|   0|   32|          0|
    |empty_160_fu_316                  |  32|   0|   32|          0|
    |empty_161_fu_320                  |  32|   0|   32|          0|
    |empty_162_fu_324                  |  32|   0|   32|          0|
    |empty_163_fu_328                  |  32|   0|   32|          0|
    |empty_164_fu_332                  |  32|   0|   32|          0|
    |empty_165_fu_336                  |  32|   0|   32|          0|
    |empty_166_fu_340                  |  32|   0|   32|          0|
    |empty_167_fu_344                  |  32|   0|   32|          0|
    |empty_168_fu_348                  |  32|   0|   32|          0|
    |empty_169_fu_352                  |  32|   0|   32|          0|
    |empty_170_fu_356                  |  32|   0|   32|          0|
    |empty_171_fu_360                  |  32|   0|   32|          0|
    |empty_172_fu_364                  |  32|   0|   32|          0|
    |empty_173_fu_368                  |  32|   0|   32|          0|
    |empty_174_fu_372                  |  32|   0|   32|          0|
    |empty_175_fu_376                  |  32|   0|   32|          0|
    |empty_176_fu_380                  |  32|   0|   32|          0|
    |empty_177_fu_384                  |  32|   0|   32|          0|
    |empty_178_fu_388                  |  32|   0|   32|          0|
    |empty_179_fu_392                  |  32|   0|   32|          0|
    |empty_180_fu_396                  |  32|   0|   32|          0|
    |empty_181_fu_400                  |  32|   0|   32|          0|
    |empty_182_fu_404                  |  32|   0|   32|          0|
    |empty_183_fu_408                  |  32|   0|   32|          0|
    |empty_184_fu_412                  |  32|   0|   32|          0|
    |empty_185_fu_416                  |  32|   0|   32|          0|
    |empty_186_fu_420                  |  32|   0|   32|          0|
    |empty_187_fu_424                  |  32|   0|   32|          0|
    |icmp_ln145_reg_2713               |   1|   0|    1|          0|
    |lb1_1_addr_reg_2783               |   5|   0|    5|          0|
    |lb1_2_addr_reg_2772               |   5|   0|    5|          0|
    |lb1_3_addr_reg_2761               |   5|   0|    5|          0|
    |lb1_4_addr_reg_2750               |   5|   0|    5|          0|
    |lb1_5_addr_reg_2739               |   5|   0|    5|          0|
    |lb1_6_addr_reg_2728               |   5|   0|    5|          0|
    |lb1_7_addr_reg_2717               |   5|   0|    5|          0|
    |lb1_addr_reg_2794                 |   5|   0|    5|          0|
    |reuse_addr_reg105_fu_80           |  64|   0|   64|          0|
    |reuse_addr_reg111_fu_72           |  64|   0|   64|          0|
    |reuse_addr_reg117_fu_64           |  64|   0|   64|          0|
    |reuse_addr_reg81_fu_112           |  64|   0|   64|          0|
    |reuse_addr_reg87_fu_104           |  64|   0|   64|          0|
    |reuse_addr_reg93_fu_96            |  64|   0|   64|          0|
    |reuse_addr_reg99_fu_88            |  64|   0|   64|          0|
    |reuse_addr_reg_fu_120             |  64|   0|   64|          0|
    |reuse_reg104_fu_84                |  32|   0|   32|          0|
    |reuse_reg110_fu_76                |  32|   0|   32|          0|
    |reuse_reg116_fu_68                |  32|   0|   32|          0|
    |reuse_reg80_fu_116                |  32|   0|   32|          0|
    |reuse_reg86_fu_108                |  32|   0|   32|          0|
    |reuse_reg92_fu_100                |  32|   0|   32|          0|
    |reuse_reg98_fu_92                 |  32|   0|   32|          0|
    |reuse_reg_fu_124                  |  32|   0|   32|          0|
    |t_fu_136                          |  17|   0|   17|          0|
    |w_valid_reg_2809                  |   1|   0|    1|          0|
    |x_fu_128                          |  32|   0|   32|          0|
    |y_fu_132                          |  32|   0|   32|          0|
    |zext_ln124_cast_reg_2702          |   9|   0|   32|         23|
    |zext_ln125_cast_reg_2707          |   9|   0|   32|         23|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3227|   0| 3273|         46|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+-------------------------------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+------------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk                  |   in|     1|  ap_ctrl_hs|  make_win97_Pipeline_win9x9_read_pix|  return value|
|ap_rst                  |   in|     1|  ap_ctrl_hs|  make_win97_Pipeline_win9x9_read_pix|  return value|
|ap_start                |   in|     1|  ap_ctrl_hs|  make_win97_Pipeline_win9x9_read_pix|  return value|
|ap_done                 |  out|     1|  ap_ctrl_hs|  make_win97_Pipeline_win9x9_read_pix|  return value|
|ap_idle                 |  out|     1|  ap_ctrl_hs|  make_win97_Pipeline_win9x9_read_pix|  return value|
|ap_ready                |  out|     1|  ap_ctrl_hs|  make_win97_Pipeline_win9x9_read_pix|  return value|
|s_pix_i_dout            |   in|    32|     ap_fifo|                              s_pix_i|       pointer|
|s_pix_i_num_data_valid  |   in|    10|     ap_fifo|                              s_pix_i|       pointer|
|s_pix_i_fifo_cap        |   in|    10|     ap_fifo|                              s_pix_i|       pointer|
|s_pix_i_empty_n         |   in|     1|     ap_fifo|                              s_pix_i|       pointer|
|s_pix_i_read            |  out|     1|     ap_fifo|                              s_pix_i|       pointer|
|s_win_i_din             |  out|  2593|     ap_fifo|                              s_win_i|       pointer|
|s_win_i_num_data_valid  |   in|     7|     ap_fifo|                              s_win_i|       pointer|
|s_win_i_fifo_cap        |   in|     7|     ap_fifo|                              s_win_i|       pointer|
|s_win_i_full_n          |   in|     1|     ap_fifo|                              s_win_i|       pointer|
|s_win_i_write           |  out|     1|     ap_fifo|                              s_win_i|       pointer|
|empty                   |   in|    17|     ap_none|                                empty|        scalar|
|zext_ln125              |   in|     9|     ap_none|                           zext_ln125|        scalar|
|zext_ln124              |   in|     9|     ap_none|                           zext_ln124|        scalar|
+------------------------+-----+------+------------+-------------------------------------+--------------+

