// Seed: 1986425745
module module_0 (
    output supply0 id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    output supply1 id_9,
    output wire id_10,
    input wire id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri id_15
    , id_24,
    input wand id_16,
    output uwire id_17,
    output tri id_18,
    input wand id_19,
    input wire id_20,
    output wor id_21,
    input supply0 id_22
);
  supply1 id_25, id_26, id_27;
  assign id_24 = 1;
  assign id_27.id_13 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1
);
  module_0(
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
