Analysis & Synthesis report for Digital_Device_1
Mon Dec 05 20:02:34 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Dec 05 20:02:34 2022            ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Digital_Device_1                             ;
; Top-level Entity Name              ; Digital_Device_1                             ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C8        ;                    ;
; Top-level entity name                                                      ; Digital_Device_1   ; Digital_Device_1   ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 05 20:02:33 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Device_1 -c Digital_Device_1
Warning: Tcl Script File E:/PZU_1/project_NAND/RG3_alu.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/project_NAND/RG3_alu.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/lpm_counter1.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/lpm_counter1.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/MS1_alu.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/MS1_alu.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/CT2_alu.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/CT2_alu.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/KS7_alu.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/KS7_alu.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/lpm_mux0.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/lpm_mux0.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/KS6_alu.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/KS6_alu.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/RG4_sh1.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/RG4_sh1.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/RG4_shifter.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/RG4_shifter.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/SM1_alu.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/SM1_alu.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/MS5_alu.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/MS5_alu.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/const_h400000.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/const_h400000.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/MS6.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/MS6.qip"
Warning: Tcl Script File E:/PZU_1/CursachV2/CT1_alu.qip not found
    Info: set_global_assignment -name QIP_FILE "E:/PZU_1/CursachV2/CT1_alu.qip"
Info: Found 1 design units, including 1 entities, in source file digital_device_1.bdf
    Info: Found entity 1: Digital_Device_1
Info: Found 1 design units, including 1 entities, in source file alu/alu.bdf
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file alu/y_store.vhd
    Info: Found design unit 1: y_store-SYN
    Info: Found entity 1: Y_Store
Info: Found 1 design units, including 1 entities, in source file alu/c_h80.bdf
    Info: Found entity 1: C_h80
Info: Found 2 design units, including 1 entities, in source file alu/sm2_alu.vhd
    Info: Found design unit 1: sm2_alu-SYN
    Info: Found entity 1: SM2_alu
Info: Found 1 design units, including 1 entities, in source file alu/rg3_sm2_ms1_ct2_block.bdf
    Info: Found entity 1: RG3_SM2_MS1_CT2_block
Warning: Can't analyze file -- file ALU/Bit_rev.v is missing
Info: Found 2 design units, including 1 entities, in source file alu/ks1_alu.vhd
    Info: Found design unit 1: ks1_alu-SYN
    Info: Found entity 1: KS1_alu
Info: Found 1 design units, including 1 entities, in source file alu/ks1_t1_block.bdf
    Info: Found entity 1: KS1_T1_block
Info: Found 1 design units, including 1 entities, in source file alu/dc1_ks2_ks3_ks7_block.bdf
    Info: Found entity 1: DC1_KS2_KS3_KS7_block
Info: Found 2 design units, including 1 entities, in source file alu/lpm_mux0.vhd
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units, including 1 entities, in source file alu/rg1_block.bdf
    Info: Found entity 1: RG1_block
Warning: Can't analyze file -- file ALU/Digital_Device_1.bdf is missing
Info: Found 2 design units, including 1 entities, in source file alu/ks4_alu.vhd
    Info: Found design unit 1: ks4_alu-SYN
    Info: Found entity 1: KS4_alu
Info: Found 2 design units, including 1 entities, in source file alu/rg4.vhd
    Info: Found design unit 1: rg4-SYN
    Info: Found entity 1: RG4
Info: Found 1 design units, including 1 entities, in source file alu/rg4_alu.bdf
    Info: Found entity 1: RG4_alu
Info: Found 2 design units, including 1 entities, in source file alu/ms3.vhd
    Info: Found design unit 1: ms3-SYN
    Info: Found entity 1: MS3
Info: Found 1 design units, including 1 entities, in source file alu/cascade_rg4_block.bdf
    Info: Found entity 1: CASCADE_RG4_block
Info: Found 2 design units, including 1 entities, in source file alu/ms7_alu.vhd
    Info: Found design unit 1: ms7_alu-SYN
    Info: Found entity 1: MS7_alu
Info: Elaborating entity "Digital_Device_1" for the top level hierarchy
Warning: Using design file pll1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: PLL1
Info: Elaborating entity "PLL1" for hierarchy "PLL1:inst3"
Info: Elaborating entity "altpll" for hierarchy "PLL1:inst3|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL1:inst3|altpll:altpll_component"
Info: Instantiated megafunction "PLL1:inst3|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "25"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL1"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
    Info: Parameter "width_phasecounterselect" = "4"
Info: Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info: Found entity 1: PLL1_altpll
Info: Elaborating entity "PLL1_altpll" for hierarchy "PLL1:inst3|altpll:altpll_component|PLL1_altpll:auto_generated"
Info: Elaborating entity "ALU" for hierarchy "ALU:inst4"
Info: Elaborating entity "Y_Store" for hierarchy "ALU:inst4|Y_Store:inst"
Info: Elaborating entity "lpm_ff" for hierarchy "ALU:inst4|Y_Store:inst|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "ALU:inst4|Y_Store:inst|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "ALU:inst4|Y_Store:inst|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Y_Store"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "21"
Info: Elaborating entity "CASCADE_RG4_block" for hierarchy "ALU:inst4|CASCADE_RG4_block:inst12"
Info: Elaborating entity "RG4_alu" for hierarchy "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst"
Info: Elaborating entity "RG4" for hierarchy "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst|RG4:inst"
Info: Elaborating entity "lpm_ff" for hierarchy "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst|RG4:inst|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst|RG4:inst|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst|RG4:inst|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "24"
Info: Elaborating entity "lpm_mux0" for hierarchy "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst|lpm_mux0:inst3"
Info: Elaborating entity "LPM_MUX" for hierarchy "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst|lpm_mux0:inst3|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst|lpm_mux0:inst3|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst|lpm_mux0:inst3|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "24"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_u7e.tdf
    Info: Found entity 1: mux_u7e
Info: Elaborating entity "mux_u7e" for hierarchy "ALU:inst4|CASCADE_RG4_block:inst12|RG4_alu:inst|lpm_mux0:inst3|LPM_MUX:lpm_mux_component|mux_u7e:auto_generated"
Info: Elaborating entity "MS3" for hierarchy "ALU:inst4|CASCADE_RG4_block:inst12|MS3:inst1"
Warning: Using design file alu/rg12_t3_ms2_ks456.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: rg12_t3_ms2_ks456-bdf_type
    Info: Found entity 1: rg12_t3_ms2_ks456
Warning (12300): Found the following files while searching for definition of entity "RG12_T3_MS2_KS456", but did not use these files because already using a different file containing the entity definition
    Warning: File: alu/RG12_T3_MS2_KS456.bdf
Error (10465): VHDL error at rg12_t3_ms2_ks456.vhd(137): name "rg2" cannot be used because it is already used for a previously declared item File: C:/Users/Кирилл/Desktop/Гайд/PZU_2/project_NAND/alu/rg12_t3_ms2_ks456.vhd Line: 137
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 20 warnings
    Error: Peak virtual memory: 252 megabytes
    Error: Processing ended: Mon Dec 05 20:02:34 2022
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


