ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.DMATransferComplete,"ax",%progbits
  19              		.align	1
  20              		.global	DMATransferComplete
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	DMATransferComplete:
  26              	.LVL0:
  27              	.LFB46:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "string.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  44:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** UART_HandleTypeDef huart1;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart1_tx;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** static void MX_GPIO_Init(void);
  56:Core/Src/main.c **** static void MX_DMA_Init(void);
  57:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  58:Core/Src/main.c **** static void MX_SPI1_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c ****   char msg[] = "Hello how are you?";
  66:Core/Src/main.c ****   int isSent = 1;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   void DMATransferComplete(DMA_HandleTypeDef *hdma);
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   
  72:Core/Src/main.c **** /* USER CODE END 0 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /**
  75:Core/Src/main.c ****   * @brief  The application entry point.
  76:Core/Src/main.c ****   * @retval int
  77:Core/Src/main.c ****   */
  78:Core/Src/main.c **** int main(void)
  79:Core/Src/main.c **** {
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END 1 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:Core/Src/main.c ****   HAL_Init();
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Configure the system clock */
  94:Core/Src/main.c ****   SystemClock_Config();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END SysInit */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Initialize all configured peripherals */
 101:Core/Src/main.c ****   MX_GPIO_Init();
 102:Core/Src/main.c ****   MX_DMA_Init();
 103:Core/Src/main.c ****   MX_USART1_UART_Init();
 104:Core/Src/main.c ****   MX_SPI1_Init();
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 106:Core/Src/main.c ****   HAL_DMA_RegisterCallback(&hdma_usart1_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMATransferComplete);
 107:Core/Src/main.c ****   /* USER CODE END 2 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Infinite loop */
 110:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 111:Core/Src/main.c ****   while (1)
 112:Core/Src/main.c ****   {
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****     huart1.Instance->CR3 |= USART_CR3_DMAT;
 115:Core/Src/main.c ****     HAL_DMA_Start_IT(&hdma_usart1_tx, (uint32_t)msg, (uint32_t)&huart1.Instance->TDR, strlen(msg));
 116:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 117:Core/Src/main.c ****     HAL_Delay(500);
 118:Core/Src/main.c ****     /* USER CODE END WHILE */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 121:Core/Src/main.c ****   }
 122:Core/Src/main.c ****   /* USER CODE END 3 */
 123:Core/Src/main.c **** }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** /**
 126:Core/Src/main.c ****   * @brief System Clock Configuration
 127:Core/Src/main.c ****   * @retval None
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c **** void SystemClock_Config(void)
 130:Core/Src/main.c **** {
 131:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 133:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 4


 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****     Error_Handler();
 148:Core/Src/main.c ****   }
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 153:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c ****     Error_Handler();
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 163:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 164:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 165:Core/Src/main.c ****   {
 166:Core/Src/main.c ****     Error_Handler();
 167:Core/Src/main.c ****   }
 168:Core/Src/main.c **** }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** /**
 171:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 172:Core/Src/main.c ****   * @param None
 173:Core/Src/main.c ****   * @retval None
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c **** static void MX_SPI1_Init(void)
 176:Core/Src/main.c **** {
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 185:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 186:Core/Src/main.c ****   hspi1.Instance = SPI1;
 187:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 188:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 189:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 190:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 191:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 192:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 193:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 194:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 195:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 196:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 197:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 198:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 199:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 200:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 201:Core/Src/main.c ****   {
 202:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 5


 203:Core/Src/main.c ****   }
 204:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c **** }
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** /**
 211:Core/Src/main.c ****   * @brief USART1 Initialization Function
 212:Core/Src/main.c ****   * @param None
 213:Core/Src/main.c ****   * @retval None
 214:Core/Src/main.c ****   */
 215:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 216:Core/Src/main.c **** {
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 225:Core/Src/main.c ****   huart1.Instance = USART1;
 226:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 227:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 228:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 229:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 230:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 231:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 232:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 233:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 234:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 235:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * Enable DMA controller clock
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c **** static void MX_DMA_Init(void)
 249:Core/Src/main.c **** {
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* DMA controller clock enable */
 252:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* DMA interrupt init */
 255:Core/Src/main.c ****   /* DMA1_Channel2_3_IRQn interrupt configuration */
 256:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 257:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 258:Core/Src/main.c ****   /* DMA1_Channel4_5_IRQn interrupt configuration */
 259:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 6


 260:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 261:Core/Src/main.c **** 
 262:Core/Src/main.c **** }
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** /**
 265:Core/Src/main.c ****   * @brief GPIO Initialization Function
 266:Core/Src/main.c ****   * @param None
 267:Core/Src/main.c ****   * @retval None
 268:Core/Src/main.c ****   */
 269:Core/Src/main.c **** static void MX_GPIO_Init(void)
 270:Core/Src/main.c **** {
 271:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 272:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 273:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 276:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 277:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 280:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, CS_Pin|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 283:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 284:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 285:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /*Configure GPIO pins : CS_Pin LD4_Pin LD3_Pin */
 289:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_Pin|LD4_Pin|LD3_Pin;
 290:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 291:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 292:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 293:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 296:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 297:Core/Src/main.c **** }
 298:Core/Src/main.c **** 
 299:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 300:Core/Src/main.c **** void DMATransferComplete(DMA_HandleTypeDef *hdma)
 301:Core/Src/main.c **** {
  28              		.loc 1 301 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 302:Core/Src/main.c ****   huart1.Instance->CR3 &= ~USART_CR3_DMAT;
  33              		.loc 1 302 3 view .LVU1
  34              		.loc 1 302 9 is_stmt 0 view .LVU2
  35 0000 034B     		ldr	r3, .L2
  36 0002 1A68     		ldr	r2, [r3]
  37              		.loc 1 302 18 view .LVU3
  38 0004 9368     		ldr	r3, [r2, #8]
  39              		.loc 1 302 24 view .LVU4
  40 0006 8021     		movs	r1, #128
  41 0008 8B43     		bics	r3, r1
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 7


  42 000a 9360     		str	r3, [r2, #8]
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** }
  43              		.loc 1 304 1 view .LVU5
  44              		@ sp needed
  45 000c 7047     		bx	lr
  46              	.L3:
  47 000e C046     		.align	2
  48              	.L2:
  49 0010 00000000 		.word	huart1
  50              		.cfi_endproc
  51              	.LFE46:
  53              		.section	.text.MX_GPIO_Init,"ax",%progbits
  54              		.align	1
  55              		.syntax unified
  56              		.code	16
  57              		.thumb_func
  59              	MX_GPIO_Init:
  60              	.LFB45:
 270:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  61              		.loc 1 270 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 32
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  66              		.cfi_def_cfa_offset 20
  67              		.cfi_offset 4, -20
  68              		.cfi_offset 5, -16
  69              		.cfi_offset 6, -12
  70              		.cfi_offset 7, -8
  71              		.cfi_offset 14, -4
  72 0002 89B0     		sub	sp, sp, #36
  73              		.cfi_def_cfa_offset 56
 271:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
  74              		.loc 1 271 3 view .LVU7
 271:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
  75              		.loc 1 271 20 is_stmt 0 view .LVU8
  76 0004 1422     		movs	r2, #20
  77 0006 0021     		movs	r1, #0
  78 0008 03A8     		add	r0, sp, #12
  79 000a FFF7FEFF 		bl	memset
  80              	.LVL1:
 276:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  81              		.loc 1 276 3 is_stmt 1 view .LVU9
  82              	.LBB4:
 276:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  83              		.loc 1 276 3 view .LVU10
 276:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  84              		.loc 1 276 3 view .LVU11
  85 000e 184B     		ldr	r3, .L5
  86 0010 5A69     		ldr	r2, [r3, #20]
  87 0012 8021     		movs	r1, #128
  88 0014 8902     		lsls	r1, r1, #10
  89 0016 0A43     		orrs	r2, r1
  90 0018 5A61     		str	r2, [r3, #20]
 276:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  91              		.loc 1 276 3 view .LVU12
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 8


  92 001a 5A69     		ldr	r2, [r3, #20]
  93 001c 0A40     		ands	r2, r1
  94 001e 0192     		str	r2, [sp, #4]
 276:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  95              		.loc 1 276 3 view .LVU13
  96 0020 019A     		ldr	r2, [sp, #4]
  97              	.LBE4:
 276:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  98              		.loc 1 276 3 view .LVU14
 277:Core/Src/main.c **** 
  99              		.loc 1 277 3 view .LVU15
 100              	.LBB5:
 277:Core/Src/main.c **** 
 101              		.loc 1 277 3 view .LVU16
 277:Core/Src/main.c **** 
 102              		.loc 1 277 3 view .LVU17
 103 0022 5A69     		ldr	r2, [r3, #20]
 104 0024 8021     		movs	r1, #128
 105 0026 0903     		lsls	r1, r1, #12
 106 0028 0A43     		orrs	r2, r1
 107 002a 5A61     		str	r2, [r3, #20]
 277:Core/Src/main.c **** 
 108              		.loc 1 277 3 view .LVU18
 109 002c 5B69     		ldr	r3, [r3, #20]
 110 002e 0B40     		ands	r3, r1
 111 0030 0293     		str	r3, [sp, #8]
 277:Core/Src/main.c **** 
 112              		.loc 1 277 3 view .LVU19
 113 0032 029B     		ldr	r3, [sp, #8]
 114              	.LBE5:
 277:Core/Src/main.c **** 
 115              		.loc 1 277 3 view .LVU20
 280:Core/Src/main.c **** 
 116              		.loc 1 280 3 view .LVU21
 117 0034 C427     		movs	r7, #196
 118 0036 BF00     		lsls	r7, r7, #2
 119 0038 0E4D     		ldr	r5, .L5+4
 120 003a 0022     		movs	r2, #0
 121 003c 3900     		movs	r1, r7
 122 003e 2800     		movs	r0, r5
 123 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL2:
 283:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 125              		.loc 1 283 3 view .LVU22
 283:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 126              		.loc 1 283 23 is_stmt 0 view .LVU23
 127 0044 0126     		movs	r6, #1
 128 0046 0396     		str	r6, [sp, #12]
 284:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 284 3 is_stmt 1 view .LVU24
 284:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 130              		.loc 1 284 24 is_stmt 0 view .LVU25
 131 0048 9023     		movs	r3, #144
 132 004a 5B03     		lsls	r3, r3, #13
 133 004c 0493     		str	r3, [sp, #16]
 285:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 134              		.loc 1 285 3 is_stmt 1 view .LVU26
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 9


 285:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 135              		.loc 1 285 24 is_stmt 0 view .LVU27
 136 004e 0024     		movs	r4, #0
 137 0050 0594     		str	r4, [sp, #20]
 286:Core/Src/main.c **** 
 138              		.loc 1 286 3 is_stmt 1 view .LVU28
 139 0052 9020     		movs	r0, #144
 140 0054 03A9     		add	r1, sp, #12
 141 0056 C005     		lsls	r0, r0, #23
 142 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL3:
 289:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 144              		.loc 1 289 3 view .LVU29
 289:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 145              		.loc 1 289 23 is_stmt 0 view .LVU30
 146 005c 0397     		str	r7, [sp, #12]
 290:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 147              		.loc 1 290 3 is_stmt 1 view .LVU31
 290:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 290 24 is_stmt 0 view .LVU32
 149 005e 0496     		str	r6, [sp, #16]
 291:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 150              		.loc 1 291 3 is_stmt 1 view .LVU33
 291:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 151              		.loc 1 291 24 is_stmt 0 view .LVU34
 152 0060 0594     		str	r4, [sp, #20]
 292:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 153              		.loc 1 292 3 is_stmt 1 view .LVU35
 292:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 154              		.loc 1 292 25 is_stmt 0 view .LVU36
 155 0062 0694     		str	r4, [sp, #24]
 293:Core/Src/main.c **** 
 156              		.loc 1 293 3 is_stmt 1 view .LVU37
 157 0064 03A9     		add	r1, sp, #12
 158 0066 2800     		movs	r0, r5
 159 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 160              	.LVL4:
 297:Core/Src/main.c **** 
 161              		.loc 1 297 1 is_stmt 0 view .LVU38
 162 006c 09B0     		add	sp, sp, #36
 163              		@ sp needed
 164 006e F0BD     		pop	{r4, r5, r6, r7, pc}
 165              	.L6:
 166              		.align	2
 167              	.L5:
 168 0070 00100240 		.word	1073876992
 169 0074 00080048 		.word	1207961600
 170              		.cfi_endproc
 171              	.LFE45:
 173              		.section	.text.MX_DMA_Init,"ax",%progbits
 174              		.align	1
 175              		.syntax unified
 176              		.code	16
 177              		.thumb_func
 179              	MX_DMA_Init:
 180              	.LFB44:
 249:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 10


 181              		.loc 1 249 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 8
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185 0000 00B5     		push	{lr}
 186              		.cfi_def_cfa_offset 4
 187              		.cfi_offset 14, -4
 188 0002 83B0     		sub	sp, sp, #12
 189              		.cfi_def_cfa_offset 16
 252:Core/Src/main.c **** 
 190              		.loc 1 252 3 view .LVU40
 191              	.LBB6:
 252:Core/Src/main.c **** 
 192              		.loc 1 252 3 view .LVU41
 252:Core/Src/main.c **** 
 193              		.loc 1 252 3 view .LVU42
 194 0004 0D4A     		ldr	r2, .L8
 195 0006 5169     		ldr	r1, [r2, #20]
 196 0008 0123     		movs	r3, #1
 197 000a 1943     		orrs	r1, r3
 198 000c 5161     		str	r1, [r2, #20]
 252:Core/Src/main.c **** 
 199              		.loc 1 252 3 view .LVU43
 200 000e 5269     		ldr	r2, [r2, #20]
 201 0010 1340     		ands	r3, r2
 202 0012 0193     		str	r3, [sp, #4]
 252:Core/Src/main.c **** 
 203              		.loc 1 252 3 view .LVU44
 204 0014 019B     		ldr	r3, [sp, #4]
 205              	.LBE6:
 252:Core/Src/main.c **** 
 206              		.loc 1 252 3 view .LVU45
 256:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 207              		.loc 1 256 3 view .LVU46
 208 0016 0022     		movs	r2, #0
 209 0018 0021     		movs	r1, #0
 210 001a 0A20     		movs	r0, #10
 211 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 212              	.LVL5:
 257:Core/Src/main.c ****   /* DMA1_Channel4_5_IRQn interrupt configuration */
 213              		.loc 1 257 3 view .LVU47
 214 0020 0A20     		movs	r0, #10
 215 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 216              	.LVL6:
 259:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 217              		.loc 1 259 3 view .LVU48
 218 0026 0022     		movs	r2, #0
 219 0028 0021     		movs	r1, #0
 220 002a 0B20     		movs	r0, #11
 221 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 222              	.LVL7:
 260:Core/Src/main.c **** 
 223              		.loc 1 260 3 view .LVU49
 224 0030 0B20     		movs	r0, #11
 225 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 226              	.LVL8:
 262:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 11


 227              		.loc 1 262 1 is_stmt 0 view .LVU50
 228 0036 03B0     		add	sp, sp, #12
 229              		@ sp needed
 230 0038 00BD     		pop	{pc}
 231              	.L9:
 232 003a C046     		.align	2
 233              	.L8:
 234 003c 00100240 		.word	1073876992
 235              		.cfi_endproc
 236              	.LFE44:
 238              		.section	.text.Error_Handler,"ax",%progbits
 239              		.align	1
 240              		.global	Error_Handler
 241              		.syntax unified
 242              		.code	16
 243              		.thumb_func
 245              	Error_Handler:
 246              	.LFB47:
 305:Core/Src/main.c **** /* USER CODE END 4 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** /**
 308:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 309:Core/Src/main.c ****   * @retval None
 310:Core/Src/main.c ****   */
 311:Core/Src/main.c **** void Error_Handler(void)
 312:Core/Src/main.c **** {
 247              		.loc 1 312 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ Volatile: function does not return.
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252              		@ link register save eliminated.
 313:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 314:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 315:Core/Src/main.c ****   __disable_irq();
 253              		.loc 1 315 3 view .LVU52
 254              	.LBB7:
 255              	.LBI7:
 256              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 12


  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 13


  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 14


 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 257              		.loc 2 140 27 view .LVU53
 258              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 259              		.loc 2 142 3 view .LVU54
 260              		.syntax divided
 261              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 262 0000 72B6     		cpsid i
 263              	@ 0 "" 2
 264              		.thumb
 265              		.syntax unified
 266              	.L11:
 267              	.LBE8:
 268              	.LBE7:
 316:Core/Src/main.c ****   while (1)
 269              		.loc 1 316 3 view .LVU55
 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****   }
 270              		.loc 1 318 3 view .LVU56
 316:Core/Src/main.c ****   while (1)
 271              		.loc 1 316 9 view .LVU57
 272 0002 FEE7     		b	.L11
 273              		.cfi_endproc
 274              	.LFE47:
 276              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 277              		.align	1
 278              		.syntax unified
 279              		.code	16
 280              		.thumb_func
 282              	MX_USART1_UART_Init:
 283              	.LFB43:
 216:Core/Src/main.c **** 
 284              		.loc 1 216 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288 0000 10B5     		push	{r4, lr}
 289              		.cfi_def_cfa_offset 8
 290              		.cfi_offset 4, -8
 291              		.cfi_offset 14, -4
 225:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 292              		.loc 1 225 3 view .LVU59
 225:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 293              		.loc 1 225 19 is_stmt 0 view .LVU60
 294 0002 0B48     		ldr	r0, .L15
 295 0004 0B4B     		ldr	r3, .L15+4
 296 0006 0360     		str	r3, [r0]
 226:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 297              		.loc 1 226 3 is_stmt 1 view .LVU61
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 15


 226:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 298              		.loc 1 226 24 is_stmt 0 view .LVU62
 299 0008 E123     		movs	r3, #225
 300 000a 5B02     		lsls	r3, r3, #9
 301 000c 4360     		str	r3, [r0, #4]
 227:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 302              		.loc 1 227 3 is_stmt 1 view .LVU63
 227:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 303              		.loc 1 227 26 is_stmt 0 view .LVU64
 304 000e 0023     		movs	r3, #0
 305 0010 8360     		str	r3, [r0, #8]
 228:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 306              		.loc 1 228 3 is_stmt 1 view .LVU65
 228:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 307              		.loc 1 228 24 is_stmt 0 view .LVU66
 308 0012 C360     		str	r3, [r0, #12]
 229:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 309              		.loc 1 229 3 is_stmt 1 view .LVU67
 229:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 310              		.loc 1 229 22 is_stmt 0 view .LVU68
 311 0014 0361     		str	r3, [r0, #16]
 230:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 312              		.loc 1 230 3 is_stmt 1 view .LVU69
 230:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 313              		.loc 1 230 20 is_stmt 0 view .LVU70
 314 0016 0C22     		movs	r2, #12
 315 0018 4261     		str	r2, [r0, #20]
 231:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 316              		.loc 1 231 3 is_stmt 1 view .LVU71
 231:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 317              		.loc 1 231 25 is_stmt 0 view .LVU72
 318 001a 8361     		str	r3, [r0, #24]
 232:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 319              		.loc 1 232 3 is_stmt 1 view .LVU73
 232:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 320              		.loc 1 232 28 is_stmt 0 view .LVU74
 321 001c C361     		str	r3, [r0, #28]
 233:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 322              		.loc 1 233 3 is_stmt 1 view .LVU75
 233:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 323              		.loc 1 233 30 is_stmt 0 view .LVU76
 324 001e 0362     		str	r3, [r0, #32]
 234:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 325              		.loc 1 234 3 is_stmt 1 view .LVU77
 234:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 326              		.loc 1 234 38 is_stmt 0 view .LVU78
 327 0020 4362     		str	r3, [r0, #36]
 235:Core/Src/main.c ****   {
 328              		.loc 1 235 3 is_stmt 1 view .LVU79
 235:Core/Src/main.c ****   {
 329              		.loc 1 235 7 is_stmt 0 view .LVU80
 330 0022 FFF7FEFF 		bl	HAL_UART_Init
 331              	.LVL9:
 235:Core/Src/main.c ****   {
 332              		.loc 1 235 6 discriminator 1 view .LVU81
 333 0026 0028     		cmp	r0, #0
 334 0028 00D1     		bne	.L14
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 16


 243:Core/Src/main.c **** 
 335              		.loc 1 243 1 view .LVU82
 336              		@ sp needed
 337 002a 10BD     		pop	{r4, pc}
 338              	.L14:
 237:Core/Src/main.c ****   }
 339              		.loc 1 237 5 is_stmt 1 view .LVU83
 340 002c FFF7FEFF 		bl	Error_Handler
 341              	.LVL10:
 342              	.L16:
 343              		.align	2
 344              	.L15:
 345 0030 00000000 		.word	huart1
 346 0034 00380140 		.word	1073821696
 347              		.cfi_endproc
 348              	.LFE43:
 350              		.section	.text.MX_SPI1_Init,"ax",%progbits
 351              		.align	1
 352              		.syntax unified
 353              		.code	16
 354              		.thumb_func
 356              	MX_SPI1_Init:
 357              	.LFB42:
 176:Core/Src/main.c **** 
 358              		.loc 1 176 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362 0000 10B5     		push	{r4, lr}
 363              		.cfi_def_cfa_offset 8
 364              		.cfi_offset 4, -8
 365              		.cfi_offset 14, -4
 186:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 366              		.loc 1 186 3 view .LVU85
 186:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 367              		.loc 1 186 18 is_stmt 0 view .LVU86
 368 0002 1048     		ldr	r0, .L20
 369 0004 104B     		ldr	r3, .L20+4
 370 0006 0360     		str	r3, [r0]
 187:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 371              		.loc 1 187 3 is_stmt 1 view .LVU87
 187:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 372              		.loc 1 187 19 is_stmt 0 view .LVU88
 373 0008 8223     		movs	r3, #130
 374 000a 5B00     		lsls	r3, r3, #1
 375 000c 4360     		str	r3, [r0, #4]
 188:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 376              		.loc 1 188 3 is_stmt 1 view .LVU89
 188:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 377              		.loc 1 188 24 is_stmt 0 view .LVU90
 378 000e 0023     		movs	r3, #0
 379 0010 8360     		str	r3, [r0, #8]
 189:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 380              		.loc 1 189 3 is_stmt 1 view .LVU91
 189:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 381              		.loc 1 189 23 is_stmt 0 view .LVU92
 382 0012 E022     		movs	r2, #224
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 17


 383 0014 D200     		lsls	r2, r2, #3
 384 0016 C260     		str	r2, [r0, #12]
 190:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 385              		.loc 1 190 3 is_stmt 1 view .LVU93
 190:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 386              		.loc 1 190 26 is_stmt 0 view .LVU94
 387 0018 0361     		str	r3, [r0, #16]
 191:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 388              		.loc 1 191 3 is_stmt 1 view .LVU95
 191:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 389              		.loc 1 191 23 is_stmt 0 view .LVU96
 390 001a 4361     		str	r3, [r0, #20]
 192:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 391              		.loc 1 192 3 is_stmt 1 view .LVU97
 192:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 392              		.loc 1 192 18 is_stmt 0 view .LVU98
 393 001c 8022     		movs	r2, #128
 394 001e 9200     		lsls	r2, r2, #2
 395 0020 8261     		str	r2, [r0, #24]
 193:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 396              		.loc 1 193 3 is_stmt 1 view .LVU99
 193:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 397              		.loc 1 193 32 is_stmt 0 view .LVU100
 398 0022 F93A     		subs	r2, r2, #249
 399 0024 FF3A     		subs	r2, r2, #255
 400 0026 C261     		str	r2, [r0, #28]
 194:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 401              		.loc 1 194 3 is_stmt 1 view .LVU101
 194:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 402              		.loc 1 194 23 is_stmt 0 view .LVU102
 403 0028 0362     		str	r3, [r0, #32]
 195:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 404              		.loc 1 195 3 is_stmt 1 view .LVU103
 195:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 405              		.loc 1 195 21 is_stmt 0 view .LVU104
 406 002a 4362     		str	r3, [r0, #36]
 196:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 407              		.loc 1 196 3 is_stmt 1 view .LVU105
 196:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 408              		.loc 1 196 29 is_stmt 0 view .LVU106
 409 002c 8362     		str	r3, [r0, #40]
 197:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 410              		.loc 1 197 3 is_stmt 1 view .LVU107
 197:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 411              		.loc 1 197 28 is_stmt 0 view .LVU108
 412 002e 0721     		movs	r1, #7
 413 0030 C162     		str	r1, [r0, #44]
 198:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 414              		.loc 1 198 3 is_stmt 1 view .LVU109
 198:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 415              		.loc 1 198 24 is_stmt 0 view .LVU110
 416 0032 0363     		str	r3, [r0, #48]
 199:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 417              		.loc 1 199 3 is_stmt 1 view .LVU111
 199:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 418              		.loc 1 199 23 is_stmt 0 view .LVU112
 419 0034 4263     		str	r2, [r0, #52]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 18


 200:Core/Src/main.c ****   {
 420              		.loc 1 200 3 is_stmt 1 view .LVU113
 200:Core/Src/main.c ****   {
 421              		.loc 1 200 7 is_stmt 0 view .LVU114
 422 0036 FFF7FEFF 		bl	HAL_SPI_Init
 423              	.LVL11:
 200:Core/Src/main.c ****   {
 424              		.loc 1 200 6 discriminator 1 view .LVU115
 425 003a 0028     		cmp	r0, #0
 426 003c 00D1     		bne	.L19
 208:Core/Src/main.c **** 
 427              		.loc 1 208 1 view .LVU116
 428              		@ sp needed
 429 003e 10BD     		pop	{r4, pc}
 430              	.L19:
 202:Core/Src/main.c ****   }
 431              		.loc 1 202 5 is_stmt 1 view .LVU117
 432 0040 FFF7FEFF 		bl	Error_Handler
 433              	.LVL12:
 434              	.L21:
 435              		.align	2
 436              	.L20:
 437 0044 00000000 		.word	hspi1
 438 0048 00300140 		.word	1073819648
 439              		.cfi_endproc
 440              	.LFE42:
 442              		.section	.text.SystemClock_Config,"ax",%progbits
 443              		.align	1
 444              		.global	SystemClock_Config
 445              		.syntax unified
 446              		.code	16
 447              		.thumb_func
 449              	SystemClock_Config:
 450              	.LFB41:
 130:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 451              		.loc 1 130 1 view -0
 452              		.cfi_startproc
 453              		@ args = 0, pretend = 0, frame = 88
 454              		@ frame_needed = 0, uses_anonymous_args = 0
 455 0000 00B5     		push	{lr}
 456              		.cfi_def_cfa_offset 4
 457              		.cfi_offset 14, -4
 458 0002 97B0     		sub	sp, sp, #92
 459              		.cfi_def_cfa_offset 96
 131:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 460              		.loc 1 131 3 view .LVU119
 131:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 461              		.loc 1 131 22 is_stmt 0 view .LVU120
 462 0004 3022     		movs	r2, #48
 463 0006 0021     		movs	r1, #0
 464 0008 0AA8     		add	r0, sp, #40
 465 000a FFF7FEFF 		bl	memset
 466              	.LVL13:
 132:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 467              		.loc 1 132 3 is_stmt 1 view .LVU121
 132:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 468              		.loc 1 132 22 is_stmt 0 view .LVU122
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 19


 469 000e 1022     		movs	r2, #16
 470 0010 0021     		movs	r1, #0
 471 0012 06A8     		add	r0, sp, #24
 472 0014 FFF7FEFF 		bl	memset
 473              	.LVL14:
 133:Core/Src/main.c **** 
 474              		.loc 1 133 3 is_stmt 1 view .LVU123
 133:Core/Src/main.c **** 
 475              		.loc 1 133 28 is_stmt 0 view .LVU124
 476 0018 1422     		movs	r2, #20
 477 001a 0021     		movs	r1, #0
 478 001c 01A8     		add	r0, sp, #4
 479 001e FFF7FEFF 		bl	memset
 480              	.LVL15:
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 481              		.loc 1 138 3 is_stmt 1 view .LVU125
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 482              		.loc 1 138 36 is_stmt 0 view .LVU126
 483 0022 0223     		movs	r3, #2
 484 0024 0A93     		str	r3, [sp, #40]
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 485              		.loc 1 139 3 is_stmt 1 view .LVU127
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 486              		.loc 1 139 30 is_stmt 0 view .LVU128
 487 0026 0122     		movs	r2, #1
 488 0028 0D92     		str	r2, [sp, #52]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 489              		.loc 1 140 3 is_stmt 1 view .LVU129
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 490              		.loc 1 140 41 is_stmt 0 view .LVU130
 491 002a 0F32     		adds	r2, r2, #15
 492 002c 0E92     		str	r2, [sp, #56]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 493              		.loc 1 141 3 is_stmt 1 view .LVU131
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 494              		.loc 1 141 34 is_stmt 0 view .LVU132
 495 002e 1293     		str	r3, [sp, #72]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 496              		.loc 1 142 3 is_stmt 1 view .LVU133
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 497              		.loc 1 143 3 view .LVU134
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 498              		.loc 1 143 32 is_stmt 0 view .LVU135
 499 0030 A023     		movs	r3, #160
 500 0032 9B03     		lsls	r3, r3, #14
 501 0034 1493     		str	r3, [sp, #80]
 144:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 502              		.loc 1 144 3 is_stmt 1 view .LVU136
 145:Core/Src/main.c ****   {
 503              		.loc 1 145 3 view .LVU137
 145:Core/Src/main.c ****   {
 504              		.loc 1 145 7 is_stmt 0 view .LVU138
 505 0036 0AA8     		add	r0, sp, #40
 506 0038 FFF7FEFF 		bl	HAL_RCC_OscConfig
 507              	.LVL16:
 145:Core/Src/main.c ****   {
 508              		.loc 1 145 6 discriminator 1 view .LVU139
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 20


 509 003c 0028     		cmp	r0, #0
 510 003e 17D1     		bne	.L26
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 511              		.loc 1 152 3 is_stmt 1 view .LVU140
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 512              		.loc 1 152 31 is_stmt 0 view .LVU141
 513 0040 0723     		movs	r3, #7
 514 0042 0693     		str	r3, [sp, #24]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 515              		.loc 1 154 3 is_stmt 1 view .LVU142
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 516              		.loc 1 154 34 is_stmt 0 view .LVU143
 517 0044 053B     		subs	r3, r3, #5
 518 0046 0793     		str	r3, [sp, #28]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 519              		.loc 1 155 3 is_stmt 1 view .LVU144
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 520              		.loc 1 155 35 is_stmt 0 view .LVU145
 521 0048 0023     		movs	r3, #0
 522 004a 0893     		str	r3, [sp, #32]
 156:Core/Src/main.c **** 
 523              		.loc 1 156 3 is_stmt 1 view .LVU146
 156:Core/Src/main.c **** 
 524              		.loc 1 156 36 is_stmt 0 view .LVU147
 525 004c 0993     		str	r3, [sp, #36]
 158:Core/Src/main.c ****   {
 526              		.loc 1 158 3 is_stmt 1 view .LVU148
 158:Core/Src/main.c ****   {
 527              		.loc 1 158 7 is_stmt 0 view .LVU149
 528 004e 0121     		movs	r1, #1
 529 0050 06A8     		add	r0, sp, #24
 530 0052 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 531              	.LVL17:
 158:Core/Src/main.c ****   {
 532              		.loc 1 158 6 discriminator 1 view .LVU150
 533 0056 0028     		cmp	r0, #0
 534 0058 0CD1     		bne	.L27
 162:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 535              		.loc 1 162 3 is_stmt 1 view .LVU151
 162:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 536              		.loc 1 162 38 is_stmt 0 view .LVU152
 537 005a 0123     		movs	r3, #1
 538 005c 0193     		str	r3, [sp, #4]
 163:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 539              		.loc 1 163 3 is_stmt 1 view .LVU153
 163:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 540              		.loc 1 163 38 is_stmt 0 view .LVU154
 541 005e 0023     		movs	r3, #0
 542 0060 0393     		str	r3, [sp, #12]
 164:Core/Src/main.c ****   {
 543              		.loc 1 164 3 is_stmt 1 view .LVU155
 164:Core/Src/main.c ****   {
 544              		.loc 1 164 7 is_stmt 0 view .LVU156
 545 0062 01A8     		add	r0, sp, #4
 546 0064 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 547              	.LVL18:
 164:Core/Src/main.c ****   {
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 21


 548              		.loc 1 164 6 discriminator 1 view .LVU157
 549 0068 0028     		cmp	r0, #0
 550 006a 05D1     		bne	.L28
 168:Core/Src/main.c **** 
 551              		.loc 1 168 1 view .LVU158
 552 006c 17B0     		add	sp, sp, #92
 553              		@ sp needed
 554 006e 00BD     		pop	{pc}
 555              	.L26:
 147:Core/Src/main.c ****   }
 556              		.loc 1 147 5 is_stmt 1 view .LVU159
 557 0070 FFF7FEFF 		bl	Error_Handler
 558              	.LVL19:
 559              	.L27:
 160:Core/Src/main.c ****   }
 560              		.loc 1 160 5 view .LVU160
 561 0074 FFF7FEFF 		bl	Error_Handler
 562              	.LVL20:
 563              	.L28:
 166:Core/Src/main.c ****   }
 564              		.loc 1 166 5 view .LVU161
 565 0078 FFF7FEFF 		bl	Error_Handler
 566              	.LVL21:
 567              		.cfi_endproc
 568              	.LFE41:
 570              		.section	.text.main,"ax",%progbits
 571              		.align	1
 572              		.global	main
 573              		.syntax unified
 574              		.code	16
 575              		.thumb_func
 577              	main:
 578              	.LFB40:
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 579              		.loc 1 79 1 view -0
 580              		.cfi_startproc
 581              		@ Volatile: function does not return.
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584 0000 70B5     		push	{r4, r5, r6, lr}
 585              		.cfi_def_cfa_offset 16
 586              		.cfi_offset 4, -16
 587              		.cfi_offset 5, -12
 588              		.cfi_offset 6, -8
 589              		.cfi_offset 14, -4
  87:Core/Src/main.c **** 
 590              		.loc 1 87 3 view .LVU163
 591 0002 FFF7FEFF 		bl	HAL_Init
 592              	.LVL22:
  94:Core/Src/main.c **** 
 593              		.loc 1 94 3 view .LVU164
 594 0006 FFF7FEFF 		bl	SystemClock_Config
 595              	.LVL23:
 101:Core/Src/main.c ****   MX_DMA_Init();
 596              		.loc 1 101 3 view .LVU165
 597 000a FFF7FEFF 		bl	MX_GPIO_Init
 598              	.LVL24:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 22


 102:Core/Src/main.c ****   MX_USART1_UART_Init();
 599              		.loc 1 102 3 view .LVU166
 600 000e FFF7FEFF 		bl	MX_DMA_Init
 601              	.LVL25:
 103:Core/Src/main.c ****   MX_SPI1_Init();
 602              		.loc 1 103 3 view .LVU167
 603 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 604              	.LVL26:
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 605              		.loc 1 104 3 view .LVU168
 606 0016 FFF7FEFF 		bl	MX_SPI1_Init
 607              	.LVL27:
 106:Core/Src/main.c ****   /* USER CODE END 2 */
 608              		.loc 1 106 3 view .LVU169
 609 001a 104A     		ldr	r2, .L31
 610 001c 1048     		ldr	r0, .L31+4
 611 001e 0021     		movs	r1, #0
 612 0020 FFF7FEFF 		bl	HAL_DMA_RegisterCallback
 613              	.LVL28:
 614              	.L30:
 111:Core/Src/main.c ****   {
 615              		.loc 1 111 3 view .LVU170
 114:Core/Src/main.c ****     HAL_DMA_Start_IT(&hdma_usart1_tx, (uint32_t)msg, (uint32_t)&huart1.Instance->TDR, strlen(msg));
 616              		.loc 1 114 5 view .LVU171
 114:Core/Src/main.c ****     HAL_DMA_Start_IT(&hdma_usart1_tx, (uint32_t)msg, (uint32_t)&huart1.Instance->TDR, strlen(msg));
 617              		.loc 1 114 11 is_stmt 0 view .LVU172
 618 0024 0F4B     		ldr	r3, .L31+8
 619 0026 1C68     		ldr	r4, [r3]
 114:Core/Src/main.c ****     HAL_DMA_Start_IT(&hdma_usart1_tx, (uint32_t)msg, (uint32_t)&huart1.Instance->TDR, strlen(msg));
 620              		.loc 1 114 20 view .LVU173
 621 0028 A368     		ldr	r3, [r4, #8]
 114:Core/Src/main.c ****     HAL_DMA_Start_IT(&hdma_usart1_tx, (uint32_t)msg, (uint32_t)&huart1.Instance->TDR, strlen(msg));
 622              		.loc 1 114 26 view .LVU174
 623 002a 8021     		movs	r1, #128
 624 002c 0B43     		orrs	r3, r1
 625 002e A360     		str	r3, [r4, #8]
 115:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 626              		.loc 1 115 5 is_stmt 1 view .LVU175
 115:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 627              		.loc 1 115 64 is_stmt 0 view .LVU176
 628 0030 2834     		adds	r4, r4, #40
 115:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 629              		.loc 1 115 87 view .LVU177
 630 0032 0D4E     		ldr	r6, .L31+12
 631 0034 3000     		movs	r0, r6
 632 0036 FFF7FEFF 		bl	strlen
 633              	.LVL29:
 634 003a 0300     		movs	r3, r0
 115:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 635              		.loc 1 115 5 discriminator 1 view .LVU178
 636 003c 084D     		ldr	r5, .L31+4
 637 003e 2200     		movs	r2, r4
 638 0040 3100     		movs	r1, r6
 639 0042 2800     		movs	r0, r5
 640 0044 FFF7FEFF 		bl	HAL_DMA_Start_IT
 641              	.LVL30:
 116:Core/Src/main.c ****     HAL_Delay(500);
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 23


 642              		.loc 1 116 5 is_stmt 1 view .LVU179
 643 0048 8021     		movs	r1, #128
 644 004a 4900     		lsls	r1, r1, #1
 645 004c 0748     		ldr	r0, .L31+16
 646 004e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 647              	.LVL31:
 117:Core/Src/main.c ****     /* USER CODE END WHILE */
 648              		.loc 1 117 5 discriminator 1 view .LVU180
 649 0052 FA20     		movs	r0, #250
 650 0054 4000     		lsls	r0, r0, #1
 651 0056 FFF7FEFF 		bl	HAL_Delay
 652              	.LVL32:
 111:Core/Src/main.c ****   {
 653              		.loc 1 111 9 view .LVU181
 654 005a E3E7     		b	.L30
 655              	.L32:
 656              		.align	2
 657              	.L31:
 658 005c 00000000 		.word	DMATransferComplete
 659 0060 00000000 		.word	hdma_usart1_tx
 660 0064 00000000 		.word	huart1
 661 0068 00000000 		.word	msg
 662 006c 00080048 		.word	1207961600
 663              		.cfi_endproc
 664              	.LFE40:
 666              		.global	isSent
 667              		.section	.data.isSent,"aw"
 668              		.align	2
 671              	isSent:
 672 0000 01000000 		.word	1
 673              		.global	msg
 674              		.section	.data.msg,"aw"
 675              		.align	2
 678              	msg:
 679 0000 48656C6C 		.ascii	"Hello how are you?\000"
 679      6F20686F 
 679      77206172 
 679      6520796F 
 679      753F00
 680              		.global	hdma_usart1_tx
 681              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 682              		.align	2
 685              	hdma_usart1_tx:
 686 0000 00000000 		.space	68
 686      00000000 
 686      00000000 
 686      00000000 
 686      00000000 
 687              		.global	huart1
 688              		.section	.bss.huart1,"aw",%nobits
 689              		.align	2
 692              	huart1:
 693 0000 00000000 		.space	136
 693      00000000 
 693      00000000 
 693      00000000 
 693      00000000 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 24


 694              		.global	hdma_spi1_rx
 695              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 696              		.align	2
 699              	hdma_spi1_rx:
 700 0000 00000000 		.space	68
 700      00000000 
 700      00000000 
 700      00000000 
 700      00000000 
 701              		.global	hspi1
 702              		.section	.bss.hspi1,"aw",%nobits
 703              		.align	2
 706              	hspi1:
 707 0000 00000000 		.space	100
 707      00000000 
 707      00000000 
 707      00000000 
 707      00000000 
 708              		.text
 709              	.Letext0:
 710              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 711              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 712              		.file 5 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 713              		.file 6 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 714              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 715              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 716              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 717              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 718              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 719              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 720              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 721              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 722              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 723              		.file 16 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 724              		.file 17 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:19     .text.DMATransferComplete:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:25     .text.DMATransferComplete:00000000 DMATransferComplete
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:49     .text.DMATransferComplete:00000010 $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:692    .bss.huart1:00000000 huart1
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:54     .text.MX_GPIO_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:59     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:168    .text.MX_GPIO_Init:00000070 $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:174    .text.MX_DMA_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:179    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:234    .text.MX_DMA_Init:0000003c $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:239    .text.Error_Handler:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:245    .text.Error_Handler:00000000 Error_Handler
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:277    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:282    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:345    .text.MX_USART1_UART_Init:00000030 $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:351    .text.MX_SPI1_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:356    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:437    .text.MX_SPI1_Init:00000044 $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:706    .bss.hspi1:00000000 hspi1
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:443    .text.SystemClock_Config:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:449    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:571    .text.main:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:577    .text.main:00000000 main
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:658    .text.main:0000005c $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:685    .bss.hdma_usart1_tx:00000000 hdma_usart1_tx
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:678    .data.msg:00000000 msg
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:671    .data.isSent:00000000 isSent
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:668    .data.isSent:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:675    .data.msg:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:682    .bss.hdma_usart1_tx:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:689    .bss.huart1:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:699    .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:696    .bss.hdma_spi1_rx:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccxUDzxt.s:703    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Init
HAL_SPI_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_DMA_RegisterCallback
strlen
HAL_DMA_Start_IT
HAL_GPIO_TogglePin
HAL_Delay
