// Seed: 4138758918
`timescale 1 ps / 1ps
module module_0;
  reg id_0;
  type_2(
      1, 1, 1
  );
  always @(posedge id_0 or 1) begin
    id_0 <= id_0;
  end
  always @(1'b0) begin
    id_0 <= 1 + 1'b0;
  end
endmodule
