{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669719468906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669719468906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 16:27:48 2022 " "Processing started: Tue Nov 29 16:27:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669719468906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719468906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 224_Iterations -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off 224_Iterations -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719468906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669719469433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669719469433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_da_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_da_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_DA_IN_MUX-arch " "Found design unit 1: RF_DA_IN_MUX-arch" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_DA_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479168 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_DA_IN_MUX " "Found entity 1: RF_DA_IN_MUX" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_DA_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_out1_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_out1_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_OUT1_MUX-arch " "Found design unit 1: RF_AD_OUT1_MUX-arch" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_OUT1_MUX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479168 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_OUT1_MUX " "Found entity 1: RF_AD_OUT1_MUX" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_OUT1_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_IN_MUX-arch " "Found design unit 1: RF_AD_IN_MUX-arch" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479168 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_IN_MUX " "Found entity 1: RF_AD_IN_MUX" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-arch " "Found design unit 1: RF-arch" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479168 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg_bhv " "Found design unit 1: reg-reg_bhv" {  } { { "register.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479185 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_blk-mem_blk_bhv " "Found design unit 1: mem_blk-mem_blk_bhv" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_blk " "Found entity 1: mem_blk" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lu-lu_bhv " "Found design unit 1: lu-lu_bhv" {  } { { "lu.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/lu.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479185 ""} { "Info" "ISGN_ENTITY_NAME" "1 lu " "Found entity 1: lu" {  } { { "lu.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/lu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_bhv " "Found design unit 1: IR-IR_bhv" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479185 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-bhv " "Found design unit 1: fsm-bhv" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-a1 " "Found design unit 1: ALU-a1" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T2_MUX-arch " "Found design unit 1: T2_MUX-arch" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""} { "Info" "ISGN_ENTITY_NAME" "1 T2_MUX " "Found entity 1: T2_MUX" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T1_MUX-arch " "Found design unit 1: T1_MUX-arch" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""} { "Info" "ISGN_ENTITY_NAME" "1 T1_MUX " "Found entity 1: T1_MUX" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_data_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_DATA_MUX-arch " "Found design unit 1: MEM_DATA_MUX-arch" {  } { { "MEM_DATA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_DATA_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_DATA_MUX " "Found entity 1: MEM_DATA_MUX" {  } { { "MEM_DATA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_DATA_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_add_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_add_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_ADD_MUX-arch " "Found design unit 1: MEM_ADD_MUX-arch" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_ADD_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_ADD_MUX " "Found entity 1: MEM_ADD_MUX" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_ADD_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_MUX-arch " "Found design unit 1: IR_MUX-arch" {  } { { "IR_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479215 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_MUX " "Found entity 1: IR_MUX" {  } { { "IR_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alub_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alub_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUB_MUX-arch " "Found design unit 1: ALUB_MUX-arch" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUB_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479216 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUB_MUX " "Found entity 1: ALUB_MUX" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUB_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alua_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alua_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUA_MUX-arch " "Found design unit 1: ALUA_MUX-arch" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUA_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479216 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUA_MUX " "Found entity 1: ALUA_MUX" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUA_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file signextend.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se6-se6_bhv " "Found design unit 1: se6-se6_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479223 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se9-se9_bhv " "Found design unit 2: se9-se9_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479223 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479223 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEN-PEN_bhv " "Found design unit 1: PEN-PEN_bhv" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479223 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEN " "Found entity 1: PEN" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669719479223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669719479247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C fsm.vhdl(217) " "Verilog HDL or VHDL warning at fsm.vhdl(217): object \"C\" assigned a value but never read" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_WR fsm.vhdl(217) " "VHDL Signal Declaration warning at fsm.vhdl(217): used implicit default value for signal \"RF_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 217 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IR_EN fsm.vhdl(217) " "VHDL Signal Declaration warning at fsm.vhdl(217): used implicit default value for signal \"IR_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 217 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_RD fsm.vhdl(217) " "VHDL Signal Declaration warning at fsm.vhdl(217): used implicit default value for signal \"MEM_RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 217 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WR fsm.vhdl(217) " "VHDL Signal Declaration warning at fsm.vhdl(217): used implicit default value for signal \"MEM_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 217 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_reset fsm.vhdl(217) " "VHDL Signal Declaration warning at fsm.vhdl(217): used implicit default value for signal \"RF_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 217 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk fsm.vhdl(217) " "VHDL Signal Declaration warning at fsm.vhdl(217): used implicit default value for signal \"clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 217 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_control fsm.vhdl(218) " "VHDL Signal Declaration warning at fsm.vhdl(218): used implicit default value for signal \"alu_control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 218 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PEN_O fsm.vhdl(219) " "VHDL Signal Declaration warning at fsm.vhdl(219): used implicit default value for signal \"PEN_O\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 219 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SE16_6 fsm.vhdl(220) " "VHDL Signal Declaration warning at fsm.vhdl(220): used implicit default value for signal \"SE16_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 220 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SE16_9 fsm.vhdl(220) " "VHDL Signal Declaration warning at fsm.vhdl(220): used implicit default value for signal \"SE16_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 220 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LU_OUT fsm.vhdl(220) " "VHDL Signal Declaration warning at fsm.vhdl(220): used implicit default value for signal \"LU_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 220 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PLUS1 fsm.vhdl(221) " "VHDL Signal Declaration warning at fsm.vhdl(221): used implicit default value for signal \"PLUS1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 221 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_50 fsm.vhdl(222) " "Verilog HDL or VHDL warning at fsm.vhdl(222): object \"IR_50\" assigned a value but never read" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_70 fsm.vhdl(223) " "Verilog HDL or VHDL warning at fsm.vhdl(223): object \"IR_70\" assigned a value but never read" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_80 fsm.vhdl(224) " "Verilog HDL or VHDL warning at fsm.vhdl(224): object \"IR_80\" assigned a value but never read" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z fsm.vhdl(356) " "VHDL Process Statement warning at fsm.vhdl(356): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z fsm.vhdl(416) " "VHDL Process Statement warning at fsm.vhdl(416): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z fsm.vhdl(447) " "VHDL Process Statement warning at fsm.vhdl(447): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_RF_AD_OUT1 fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_RF_AD_OUT1\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_IR fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_IR\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_RF_AD_IN fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_RF_AD_IN\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_RF_DA_IN fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_RF_DA_IN\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_MEM_ADD fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_MEM_ADD\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_T1 fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_T1\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_T2 fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_T2\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_ALU_A fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_ALU_A\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_ALU_B fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_ALU_B\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_MEM_DATA fsm.vhdl(258) " "VHDL Process Statement warning at fsm.vhdl(258): inferring latch(es) for signal or variable \"S_MEM_DATA\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_MEM_DATA fsm.vhdl(258) " "Inferred latch for \"S_MEM_DATA\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU_B\[0\] fsm.vhdl(258) " "Inferred latch for \"S_ALU_B\[0\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU_B\[1\] fsm.vhdl(258) " "Inferred latch for \"S_ALU_B\[1\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU_A fsm.vhdl(258) " "Inferred latch for \"S_ALU_A\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_T2 fsm.vhdl(258) " "Inferred latch for \"S_T2\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_T1\[0\] fsm.vhdl(258) " "Inferred latch for \"S_T1\[0\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_T1\[1\] fsm.vhdl(258) " "Inferred latch for \"S_T1\[1\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_MEM_ADD\[0\] fsm.vhdl(258) " "Inferred latch for \"S_MEM_ADD\[0\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_MEM_ADD\[1\] fsm.vhdl(258) " "Inferred latch for \"S_MEM_ADD\[1\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_RF_DA_IN\[0\] fsm.vhdl(258) " "Inferred latch for \"S_RF_DA_IN\[0\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_RF_DA_IN\[1\] fsm.vhdl(258) " "Inferred latch for \"S_RF_DA_IN\[1\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_RF_AD_IN\[0\] fsm.vhdl(258) " "Inferred latch for \"S_RF_AD_IN\[0\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_RF_AD_IN\[1\] fsm.vhdl(258) " "Inferred latch for \"S_RF_AD_IN\[1\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_RF_AD_IN\[2\] fsm.vhdl(258) " "Inferred latch for \"S_RF_AD_IN\[2\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_IR fsm.vhdl(258) " "Inferred latch for \"S_IR\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_RF_AD_OUT1\[0\] fsm.vhdl(258) " "Inferred latch for \"S_RF_AD_OUT1\[0\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_RF_AD_OUT1\[1\] fsm.vhdl(258) " "Inferred latch for \"S_RF_AD_OUT1\[1\]\" at fsm.vhdl(258)" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUA_MUX ALUA_MUX:ALU_A " "Elaborating entity \"ALUA_MUX\" for hierarchy \"ALUA_MUX:ALU_A\"" {  } { { "fsm.vhdl" "ALU_A" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUB_MUX ALUB_MUX:ALU_B " "Elaborating entity \"ALUB_MUX\" for hierarchy \"ALUB_MUX:ALU_B\"" {  } { { "fsm.vhdl" "ALU_B" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_P " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_P\"" {  } { { "fsm.vhdl" "ALU_P" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_init ALU.vhdl(27) " "VHDL Process Statement warning at ALU.vhdl(27): signal \"C_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_init ALU.vhdl(28) " "VHDL Process Statement warning at ALU.vhdl(28): signal \"C_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 ALU.vhdl(42) " "VHDL Process Statement warning at ALU.vhdl(42): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_init ALU.vhdl(43) " "VHDL Process Statement warning at ALU.vhdl(43): signal \"C_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 ALU.vhdl(44) " "VHDL Process Statement warning at ALU.vhdl(44): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ALU.vhdl(46) " "VHDL Process Statement warning at ALU.vhdl(46): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 ALU.vhdl(46) " "VHDL Process Statement warning at ALU.vhdl(46): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ALU.vhdl(49) " "VHDL Process Statement warning at ALU.vhdl(49): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_init ALU.vhdl(22) " "VHDL Process Statement warning at ALU.vhdl(22): inferring latch(es) for signal or variable \"C_init\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op1 ALU.vhdl(22) " "VHDL Process Statement warning at ALU.vhdl(22): inferring latch(es) for signal or variable \"op1\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[0\] ALU.vhdl(22) " "Inferred latch for \"op1\[0\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[1\] ALU.vhdl(22) " "Inferred latch for \"op1\[1\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[2\] ALU.vhdl(22) " "Inferred latch for \"op1\[2\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[3\] ALU.vhdl(22) " "Inferred latch for \"op1\[3\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[4\] ALU.vhdl(22) " "Inferred latch for \"op1\[4\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[5\] ALU.vhdl(22) " "Inferred latch for \"op1\[5\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[6\] ALU.vhdl(22) " "Inferred latch for \"op1\[6\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[7\] ALU.vhdl(22) " "Inferred latch for \"op1\[7\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[8\] ALU.vhdl(22) " "Inferred latch for \"op1\[8\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[9\] ALU.vhdl(22) " "Inferred latch for \"op1\[9\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[10\] ALU.vhdl(22) " "Inferred latch for \"op1\[10\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[11\] ALU.vhdl(22) " "Inferred latch for \"op1\[11\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[12\] ALU.vhdl(22) " "Inferred latch for \"op1\[12\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[13\] ALU.vhdl(22) " "Inferred latch for \"op1\[13\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[14\] ALU.vhdl(22) " "Inferred latch for \"op1\[14\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[15\] ALU.vhdl(22) " "Inferred latch for \"op1\[15\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_init ALU.vhdl(22) " "Inferred latch for \"C_init\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 "|fsm|ALU:ALU_P"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_MUX IR_MUX:IR_M " "Elaborating entity \"IR_MUX\" for hierarchy \"IR_MUX:IR_M\"" {  } { { "fsm.vhdl" "IR_M" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR_D " "Elaborating entity \"IR\" for hierarchy \"IR:IR_D\"" {  } { { "fsm.vhdl" "IR_D" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"RF:RF1\"" {  } { { "fsm.vhdl" "RF1" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479263 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_DA_IN RF.vhdl(48) " "VHDL Process Statement warning at RF.vhdl(48): signal \"RF_DA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_DA_IN RF.vhdl(51) " "VHDL Process Statement warning at RF.vhdl(51): signal \"RF_DA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_DA_IN RF.vhdl(54) " "VHDL Process Statement warning at RF.vhdl(54): signal \"RF_DA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_DA_IN RF.vhdl(57) " "VHDL Process Statement warning at RF.vhdl(57): signal \"RF_DA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_DA_IN RF.vhdl(60) " "VHDL Process Statement warning at RF.vhdl(60): signal \"RF_DA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_DA_IN RF.vhdl(63) " "VHDL Process Statement warning at RF.vhdl(63): signal \"RF_DA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_DA_IN RF.vhdl(66) " "VHDL Process Statement warning at RF.vhdl(66): signal \"RF_DA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_DA_IN RF.vhdl(69) " "VHDL Process Statement warning at RF.vhdl(69): signal \"RF_DA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 RF.vhdl(34) " "VHDL Process Statement warning at RF.vhdl(34): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 RF.vhdl(34) " "VHDL Process Statement warning at RF.vhdl(34): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 RF.vhdl(34) " "VHDL Process Statement warning at RF.vhdl(34): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 RF.vhdl(34) " "VHDL Process Statement warning at RF.vhdl(34): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R4 RF.vhdl(34) " "VHDL Process Statement warning at RF.vhdl(34): inferring latch(es) for signal or variable \"R4\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R5 RF.vhdl(34) " "VHDL Process Statement warning at RF.vhdl(34): inferring latch(es) for signal or variable \"R5\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R6 RF.vhdl(34) " "VHDL Process Statement warning at RF.vhdl(34): inferring latch(es) for signal or variable \"R6\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R7 RF.vhdl(34) " "VHDL Process Statement warning at RF.vhdl(34): inferring latch(es) for signal or variable \"R7\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 RF.vhdl(82) " "VHDL Process Statement warning at RF.vhdl(82): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 RF.vhdl(85) " "VHDL Process Statement warning at RF.vhdl(85): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 RF.vhdl(88) " "VHDL Process Statement warning at RF.vhdl(88): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 RF.vhdl(91) " "VHDL Process Statement warning at RF.vhdl(91): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 RF.vhdl(94) " "VHDL Process Statement warning at RF.vhdl(94): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 RF.vhdl(97) " "VHDL Process Statement warning at RF.vhdl(97): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 RF.vhdl(100) " "VHDL Process Statement warning at RF.vhdl(100): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 RF.vhdl(103) " "VHDL Process Statement warning at RF.vhdl(103): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 RF.vhdl(107) " "VHDL Process Statement warning at RF.vhdl(107): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 RF.vhdl(110) " "VHDL Process Statement warning at RF.vhdl(110): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 RF.vhdl(113) " "VHDL Process Statement warning at RF.vhdl(113): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 RF.vhdl(116) " "VHDL Process Statement warning at RF.vhdl(116): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 RF.vhdl(119) " "VHDL Process Statement warning at RF.vhdl(119): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 RF.vhdl(122) " "VHDL Process Statement warning at RF.vhdl(122): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 RF.vhdl(125) " "VHDL Process Statement warning at RF.vhdl(125): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 RF.vhdl(128) " "VHDL Process Statement warning at RF.vhdl(128): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_DA_temp1 RF.vhdl(79) " "VHDL Process Statement warning at RF.vhdl(79): inferring latch(es) for signal or variable \"RF_DA_temp1\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_DA_temp2 RF.vhdl(79) " "VHDL Process Statement warning at RF.vhdl(79): inferring latch(es) for signal or variable \"RF_DA_temp2\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[0\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[0\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[1\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[1\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[2\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[2\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[3\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[3\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[4\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[4\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[5\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[5\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[6\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[6\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[7\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[7\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[8\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[8\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[9\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[9\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[10\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[10\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[11\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[11\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[12\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[12\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[13\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[13\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[14\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[14\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[15\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp2\[15\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[0\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[0\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[1\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[1\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[2\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[2\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[3\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[3\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[4\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[4\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[5\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[5\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[6\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[6\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[7\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[7\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[8\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[8\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[9\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[9\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[10\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[10\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[11\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[11\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[12\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[12\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[13\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[13\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[14\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[14\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[15\] RF.vhdl(79) " "Inferred latch for \"RF_DA_temp1\[15\]\" at RF.vhdl(79)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[0\] RF.vhdl(34) " "Inferred latch for \"R7\[0\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[1\] RF.vhdl(34) " "Inferred latch for \"R7\[1\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[2\] RF.vhdl(34) " "Inferred latch for \"R7\[2\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[3\] RF.vhdl(34) " "Inferred latch for \"R7\[3\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[4\] RF.vhdl(34) " "Inferred latch for \"R7\[4\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[5\] RF.vhdl(34) " "Inferred latch for \"R7\[5\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[6\] RF.vhdl(34) " "Inferred latch for \"R7\[6\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[7\] RF.vhdl(34) " "Inferred latch for \"R7\[7\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[8\] RF.vhdl(34) " "Inferred latch for \"R7\[8\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[9\] RF.vhdl(34) " "Inferred latch for \"R7\[9\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[10\] RF.vhdl(34) " "Inferred latch for \"R7\[10\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[11\] RF.vhdl(34) " "Inferred latch for \"R7\[11\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[12\] RF.vhdl(34) " "Inferred latch for \"R7\[12\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[13\] RF.vhdl(34) " "Inferred latch for \"R7\[13\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[14\] RF.vhdl(34) " "Inferred latch for \"R7\[14\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[15\] RF.vhdl(34) " "Inferred latch for \"R7\[15\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[0\] RF.vhdl(34) " "Inferred latch for \"R6\[0\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[1\] RF.vhdl(34) " "Inferred latch for \"R6\[1\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[2\] RF.vhdl(34) " "Inferred latch for \"R6\[2\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[3\] RF.vhdl(34) " "Inferred latch for \"R6\[3\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[4\] RF.vhdl(34) " "Inferred latch for \"R6\[4\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[5\] RF.vhdl(34) " "Inferred latch for \"R6\[5\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[6\] RF.vhdl(34) " "Inferred latch for \"R6\[6\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[7\] RF.vhdl(34) " "Inferred latch for \"R6\[7\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[8\] RF.vhdl(34) " "Inferred latch for \"R6\[8\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[9\] RF.vhdl(34) " "Inferred latch for \"R6\[9\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[10\] RF.vhdl(34) " "Inferred latch for \"R6\[10\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[11\] RF.vhdl(34) " "Inferred latch for \"R6\[11\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[12\] RF.vhdl(34) " "Inferred latch for \"R6\[12\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[13\] RF.vhdl(34) " "Inferred latch for \"R6\[13\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[14\] RF.vhdl(34) " "Inferred latch for \"R6\[14\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[15\] RF.vhdl(34) " "Inferred latch for \"R6\[15\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[0\] RF.vhdl(34) " "Inferred latch for \"R5\[0\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[1\] RF.vhdl(34) " "Inferred latch for \"R5\[1\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[2\] RF.vhdl(34) " "Inferred latch for \"R5\[2\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[3\] RF.vhdl(34) " "Inferred latch for \"R5\[3\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[4\] RF.vhdl(34) " "Inferred latch for \"R5\[4\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[5\] RF.vhdl(34) " "Inferred latch for \"R5\[5\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[6\] RF.vhdl(34) " "Inferred latch for \"R5\[6\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[7\] RF.vhdl(34) " "Inferred latch for \"R5\[7\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[8\] RF.vhdl(34) " "Inferred latch for \"R5\[8\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[9\] RF.vhdl(34) " "Inferred latch for \"R5\[9\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[10\] RF.vhdl(34) " "Inferred latch for \"R5\[10\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[11\] RF.vhdl(34) " "Inferred latch for \"R5\[11\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[12\] RF.vhdl(34) " "Inferred latch for \"R5\[12\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[13\] RF.vhdl(34) " "Inferred latch for \"R5\[13\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[14\] RF.vhdl(34) " "Inferred latch for \"R5\[14\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[15\] RF.vhdl(34) " "Inferred latch for \"R5\[15\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[0\] RF.vhdl(34) " "Inferred latch for \"R4\[0\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[1\] RF.vhdl(34) " "Inferred latch for \"R4\[1\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[2\] RF.vhdl(34) " "Inferred latch for \"R4\[2\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[3\] RF.vhdl(34) " "Inferred latch for \"R4\[3\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[4\] RF.vhdl(34) " "Inferred latch for \"R4\[4\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[5\] RF.vhdl(34) " "Inferred latch for \"R4\[5\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[6\] RF.vhdl(34) " "Inferred latch for \"R4\[6\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[7\] RF.vhdl(34) " "Inferred latch for \"R4\[7\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[8\] RF.vhdl(34) " "Inferred latch for \"R4\[8\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[9\] RF.vhdl(34) " "Inferred latch for \"R4\[9\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[10\] RF.vhdl(34) " "Inferred latch for \"R4\[10\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[11\] RF.vhdl(34) " "Inferred latch for \"R4\[11\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[12\] RF.vhdl(34) " "Inferred latch for \"R4\[12\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[13\] RF.vhdl(34) " "Inferred latch for \"R4\[13\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[14\] RF.vhdl(34) " "Inferred latch for \"R4\[14\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[15\] RF.vhdl(34) " "Inferred latch for \"R4\[15\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] RF.vhdl(34) " "Inferred latch for \"R3\[0\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] RF.vhdl(34) " "Inferred latch for \"R3\[1\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] RF.vhdl(34) " "Inferred latch for \"R3\[2\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] RF.vhdl(34) " "Inferred latch for \"R3\[3\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] RF.vhdl(34) " "Inferred latch for \"R3\[4\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] RF.vhdl(34) " "Inferred latch for \"R3\[5\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] RF.vhdl(34) " "Inferred latch for \"R3\[6\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] RF.vhdl(34) " "Inferred latch for \"R3\[7\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[8\] RF.vhdl(34) " "Inferred latch for \"R3\[8\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[9\] RF.vhdl(34) " "Inferred latch for \"R3\[9\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[10\] RF.vhdl(34) " "Inferred latch for \"R3\[10\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[11\] RF.vhdl(34) " "Inferred latch for \"R3\[11\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[12\] RF.vhdl(34) " "Inferred latch for \"R3\[12\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[13\] RF.vhdl(34) " "Inferred latch for \"R3\[13\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[14\] RF.vhdl(34) " "Inferred latch for \"R3\[14\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[15\] RF.vhdl(34) " "Inferred latch for \"R3\[15\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] RF.vhdl(34) " "Inferred latch for \"R2\[0\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] RF.vhdl(34) " "Inferred latch for \"R2\[1\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] RF.vhdl(34) " "Inferred latch for \"R2\[2\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] RF.vhdl(34) " "Inferred latch for \"R2\[3\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] RF.vhdl(34) " "Inferred latch for \"R2\[4\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] RF.vhdl(34) " "Inferred latch for \"R2\[5\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] RF.vhdl(34) " "Inferred latch for \"R2\[6\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] RF.vhdl(34) " "Inferred latch for \"R2\[7\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[8\] RF.vhdl(34) " "Inferred latch for \"R2\[8\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[9\] RF.vhdl(34) " "Inferred latch for \"R2\[9\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[10\] RF.vhdl(34) " "Inferred latch for \"R2\[10\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[11\] RF.vhdl(34) " "Inferred latch for \"R2\[11\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[12\] RF.vhdl(34) " "Inferred latch for \"R2\[12\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[13\] RF.vhdl(34) " "Inferred latch for \"R2\[13\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[14\] RF.vhdl(34) " "Inferred latch for \"R2\[14\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[15\] RF.vhdl(34) " "Inferred latch for \"R2\[15\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] RF.vhdl(34) " "Inferred latch for \"R1\[0\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] RF.vhdl(34) " "Inferred latch for \"R1\[1\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] RF.vhdl(34) " "Inferred latch for \"R1\[2\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] RF.vhdl(34) " "Inferred latch for \"R1\[3\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] RF.vhdl(34) " "Inferred latch for \"R1\[4\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] RF.vhdl(34) " "Inferred latch for \"R1\[5\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] RF.vhdl(34) " "Inferred latch for \"R1\[6\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] RF.vhdl(34) " "Inferred latch for \"R1\[7\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[8\] RF.vhdl(34) " "Inferred latch for \"R1\[8\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[9\] RF.vhdl(34) " "Inferred latch for \"R1\[9\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[10\] RF.vhdl(34) " "Inferred latch for \"R1\[10\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[11\] RF.vhdl(34) " "Inferred latch for \"R1\[11\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[12\] RF.vhdl(34) " "Inferred latch for \"R1\[12\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[13\] RF.vhdl(34) " "Inferred latch for \"R1\[13\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[14\] RF.vhdl(34) " "Inferred latch for \"R1\[14\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[15\] RF.vhdl(34) " "Inferred latch for \"R1\[15\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] RF.vhdl(34) " "Inferred latch for \"R0\[0\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] RF.vhdl(34) " "Inferred latch for \"R0\[1\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] RF.vhdl(34) " "Inferred latch for \"R0\[2\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] RF.vhdl(34) " "Inferred latch for \"R0\[3\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] RF.vhdl(34) " "Inferred latch for \"R0\[4\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] RF.vhdl(34) " "Inferred latch for \"R0\[5\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] RF.vhdl(34) " "Inferred latch for \"R0\[6\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] RF.vhdl(34) " "Inferred latch for \"R0\[7\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[8\] RF.vhdl(34) " "Inferred latch for \"R0\[8\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[9\] RF.vhdl(34) " "Inferred latch for \"R0\[9\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[10\] RF.vhdl(34) " "Inferred latch for \"R0\[10\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[11\] RF.vhdl(34) " "Inferred latch for \"R0\[11\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[12\] RF.vhdl(34) " "Inferred latch for \"R0\[12\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[13\] RF.vhdl(34) " "Inferred latch for \"R0\[13\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[14\] RF.vhdl(34) " "Inferred latch for \"R0\[14\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[15\] RF.vhdl(34) " "Inferred latch for \"R0\[15\]\" at RF.vhdl(34)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 "|fsm|RF:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_AD_IN_MUX RF_AD_IN_MUX:RF_AD_IN_C " "Elaborating entity \"RF_AD_IN_MUX\" for hierarchy \"RF_AD_IN_MUX:RF_AD_IN_C\"" {  } { { "fsm.vhdl" "RF_AD_IN_C" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_AD_OUT1_MUX RF_AD_OUT1_MUX:RF_OUT1 " "Elaborating entity \"RF_AD_OUT1_MUX\" for hierarchy \"RF_AD_OUT1_MUX:RF_OUT1\"" {  } { { "fsm.vhdl" "RF_OUT1" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_DA_IN_MUX RF_DA_IN_MUX:RF_DA_IN_C " "Elaborating entity \"RF_DA_IN_MUX\" for hierarchy \"RF_DA_IN_MUX:RF_DA_IN_C\"" {  } { { "fsm.vhdl" "RF_DA_IN_C" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_ADD_MUX MEM_ADD_MUX:MEM_AD " "Elaborating entity \"MEM_ADD_MUX\" for hierarchy \"MEM_ADD_MUX:MEM_AD\"" {  } { { "fsm.vhdl" "MEM_AD" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_DATA_MUX MEM_DATA_MUX:MEM_DA " "Elaborating entity \"MEM_DATA_MUX\" for hierarchy \"MEM_DATA_MUX:MEM_DA\"" {  } { { "fsm.vhdl" "MEM_DA" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_blk mem_blk:MEM_BL " "Elaborating entity \"mem_blk\" for hierarchy \"mem_blk:MEM_BL\"" {  } { { "fsm.vhdl" "MEM_BL" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[0\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[0\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[1\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[1\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[2\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[2\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[3\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[3\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[4\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[4\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[5\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[5\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[6\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[6\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[7\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[7\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[8\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[8\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[9\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[9\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[10\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[10\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[11\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[11\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[12\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[12\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[13\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[13\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[14\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[14\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_DATA_OUT\[15\] mem.vhdl(44) " "Inferred latch for \"MEM_DATA_OUT\[15\]\" at mem.vhdl(44)" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 "|fsm|mem_blk:MEM_BL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T1_MUX T1_MUX:T1_M " "Elaborating entity \"T1_MUX\" for hierarchy \"T1_MUX:T1_M\"" {  } { { "fsm.vhdl" "T1_M" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T2_MUX T2_MUX:T2_M " "Elaborating entity \"T2_MUX\" for hierarchy \"T2_MUX:T2_M\"" {  } { { "fsm.vhdl" "T2_M" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719479326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[1\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[1\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[2\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[2\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[3\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[3\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[4\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[4\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[5\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[5\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[6\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[6\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[7\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[7\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[8\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[8\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[9\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[9\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[10\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[10\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[11\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[11\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[12\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[12\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[13\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[13\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[14\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[14\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_blk:MEM_BL\|MEM_DATA_OUT\[15\] " "LATCH primitive \"mem_blk:MEM_BL\|MEM_DATA_OUT\[15\]\" is permanently disabled" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[1\] " "LATCH primitive \"RF:RF1\|R7\[1\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[2\] " "LATCH primitive \"RF:RF1\|R7\[2\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[3\] " "LATCH primitive \"RF:RF1\|R7\[3\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[4\] " "LATCH primitive \"RF:RF1\|R7\[4\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[5\] " "LATCH primitive \"RF:RF1\|R7\[5\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[6\] " "LATCH primitive \"RF:RF1\|R7\[6\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[7\] " "LATCH primitive \"RF:RF1\|R7\[7\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[8\] " "LATCH primitive \"RF:RF1\|R7\[8\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[9\] " "LATCH primitive \"RF:RF1\|R7\[9\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[10\] " "LATCH primitive \"RF:RF1\|R7\[10\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[11\] " "LATCH primitive \"RF:RF1\|R7\[11\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[12\] " "LATCH primitive \"RF:RF1\|R7\[12\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[13\] " "LATCH primitive \"RF:RF1\|R7\[13\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[14\] " "LATCH primitive \"RF:RF1\|R7\[14\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[15\] " "LATCH primitive \"RF:RF1\|R7\[15\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[1\] " "LATCH primitive \"RF:RF1\|R6\[1\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[2\] " "LATCH primitive \"RF:RF1\|R6\[2\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[3\] " "LATCH primitive \"RF:RF1\|R6\[3\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[4\] " "LATCH primitive \"RF:RF1\|R6\[4\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[5\] " "LATCH primitive \"RF:RF1\|R6\[5\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[6\] " "LATCH primitive \"RF:RF1\|R6\[6\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[7\] " "LATCH primitive \"RF:RF1\|R6\[7\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[8\] " "LATCH primitive \"RF:RF1\|R6\[8\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[9\] " "LATCH primitive \"RF:RF1\|R6\[9\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[10\] " "LATCH primitive \"RF:RF1\|R6\[10\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[11\] " "LATCH primitive \"RF:RF1\|R6\[11\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[12\] " "LATCH primitive \"RF:RF1\|R6\[12\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[13\] " "LATCH primitive \"RF:RF1\|R6\[13\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[14\] " "LATCH primitive \"RF:RF1\|R6\[14\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[15\] " "LATCH primitive \"RF:RF1\|R6\[15\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[1\] " "LATCH primitive \"RF:RF1\|R5\[1\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[2\] " "LATCH primitive \"RF:RF1\|R5\[2\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[3\] " "LATCH primitive \"RF:RF1\|R5\[3\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[4\] " "LATCH primitive \"RF:RF1\|R5\[4\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[5\] " "LATCH primitive \"RF:RF1\|R5\[5\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[6\] " "LATCH primitive \"RF:RF1\|R5\[6\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[7\] " "LATCH primitive \"RF:RF1\|R5\[7\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[8\] " "LATCH primitive \"RF:RF1\|R5\[8\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[9\] " "LATCH primitive \"RF:RF1\|R5\[9\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[10\] " "LATCH primitive \"RF:RF1\|R5\[10\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[11\] " "LATCH primitive \"RF:RF1\|R5\[11\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[12\] " "LATCH primitive \"RF:RF1\|R5\[12\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[13\] " "LATCH primitive \"RF:RF1\|R5\[13\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[14\] " "LATCH primitive \"RF:RF1\|R5\[14\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[15\] " "LATCH primitive \"RF:RF1\|R5\[15\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[1\] " "LATCH primitive \"RF:RF1\|R4\[1\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[2\] " "LATCH primitive \"RF:RF1\|R4\[2\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[3\] " "LATCH primitive \"RF:RF1\|R4\[3\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[4\] " "LATCH primitive \"RF:RF1\|R4\[4\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[5\] " "LATCH primitive \"RF:RF1\|R4\[5\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[6\] " "LATCH primitive \"RF:RF1\|R4\[6\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[7\] " "LATCH primitive \"RF:RF1\|R4\[7\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[8\] " "LATCH primitive \"RF:RF1\|R4\[8\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[9\] " "LATCH primitive \"RF:RF1\|R4\[9\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[10\] " "LATCH primitive \"RF:RF1\|R4\[10\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[11\] " "LATCH primitive \"RF:RF1\|R4\[11\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[12\] " "LATCH primitive \"RF:RF1\|R4\[12\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[13\] " "LATCH primitive \"RF:RF1\|R4\[13\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[14\] " "LATCH primitive \"RF:RF1\|R4\[14\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[15\] " "LATCH primitive \"RF:RF1\|R4\[15\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[1\] " "LATCH primitive \"RF:RF1\|R3\[1\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[2\] " "LATCH primitive \"RF:RF1\|R3\[2\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[3\] " "LATCH primitive \"RF:RF1\|R3\[3\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[4\] " "LATCH primitive \"RF:RF1\|R3\[4\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[5\] " "LATCH primitive \"RF:RF1\|R3\[5\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[6\] " "LATCH primitive \"RF:RF1\|R3\[6\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[7\] " "LATCH primitive \"RF:RF1\|R3\[7\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[8\] " "LATCH primitive \"RF:RF1\|R3\[8\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[9\] " "LATCH primitive \"RF:RF1\|R3\[9\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[10\] " "LATCH primitive \"RF:RF1\|R3\[10\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[11\] " "LATCH primitive \"RF:RF1\|R3\[11\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[12\] " "LATCH primitive \"RF:RF1\|R3\[12\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[13\] " "LATCH primitive \"RF:RF1\|R3\[13\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[14\] " "LATCH primitive \"RF:RF1\|R3\[14\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[15\] " "LATCH primitive \"RF:RF1\|R3\[15\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[1\] " "LATCH primitive \"RF:RF1\|R2\[1\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[2\] " "LATCH primitive \"RF:RF1\|R2\[2\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[3\] " "LATCH primitive \"RF:RF1\|R2\[3\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[4\] " "LATCH primitive \"RF:RF1\|R2\[4\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[5\] " "LATCH primitive \"RF:RF1\|R2\[5\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[6\] " "LATCH primitive \"RF:RF1\|R2\[6\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[7\] " "LATCH primitive \"RF:RF1\|R2\[7\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[8\] " "LATCH primitive \"RF:RF1\|R2\[8\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[9\] " "LATCH primitive \"RF:RF1\|R2\[9\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[10\] " "LATCH primitive \"RF:RF1\|R2\[10\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[11\] " "LATCH primitive \"RF:RF1\|R2\[11\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[12\] " "LATCH primitive \"RF:RF1\|R2\[12\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[13\] " "LATCH primitive \"RF:RF1\|R2\[13\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[14\] " "LATCH primitive \"RF:RF1\|R2\[14\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[15\] " "LATCH primitive \"RF:RF1\|R2\[15\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[1\] " "LATCH primitive \"RF:RF1\|R1\[1\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[2\] " "LATCH primitive \"RF:RF1\|R1\[2\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[3\] " "LATCH primitive \"RF:RF1\|R1\[3\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[4\] " "LATCH primitive \"RF:RF1\|R1\[4\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[5\] " "LATCH primitive \"RF:RF1\|R1\[5\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[6\] " "LATCH primitive \"RF:RF1\|R1\[6\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[7\] " "LATCH primitive \"RF:RF1\|R1\[7\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[8\] " "LATCH primitive \"RF:RF1\|R1\[8\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[9\] " "LATCH primitive \"RF:RF1\|R1\[9\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[10\] " "LATCH primitive \"RF:RF1\|R1\[10\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[11\] " "LATCH primitive \"RF:RF1\|R1\[11\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[12\] " "LATCH primitive \"RF:RF1\|R1\[12\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[13\] " "LATCH primitive \"RF:RF1\|R1\[13\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[14\] " "LATCH primitive \"RF:RF1\|R1\[14\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[15\] " "LATCH primitive \"RF:RF1\|R1\[15\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[1\] " "LATCH primitive \"RF:RF1\|R0\[1\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[2\] " "LATCH primitive \"RF:RF1\|R0\[2\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[3\] " "LATCH primitive \"RF:RF1\|R0\[3\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[4\] " "LATCH primitive \"RF:RF1\|R0\[4\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[5\] " "LATCH primitive \"RF:RF1\|R0\[5\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[6\] " "LATCH primitive \"RF:RF1\|R0\[6\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[7\] " "LATCH primitive \"RF:RF1\|R0\[7\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[8\] " "LATCH primitive \"RF:RF1\|R0\[8\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[9\] " "LATCH primitive \"RF:RF1\|R0\[9\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[10\] " "LATCH primitive \"RF:RF1\|R0\[10\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[11\] " "LATCH primitive \"RF:RF1\|R0\[11\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[12\] " "LATCH primitive \"RF:RF1\|R0\[12\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[13\] " "LATCH primitive \"RF:RF1\|R0\[13\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[14\] " "LATCH primitive \"RF:RF1\|R0\[14\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[15\] " "LATCH primitive \"RF:RF1\|R0\[15\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R7\[0\] " "LATCH primitive \"RF:RF1\|R7\[0\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R6\[0\] " "LATCH primitive \"RF:RF1\|R6\[0\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R5\[0\] " "LATCH primitive \"RF:RF1\|R5\[0\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R4\[0\] " "LATCH primitive \"RF:RF1\|R4\[0\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R3\[0\] " "LATCH primitive \"RF:RF1\|R3\[0\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R2\[0\] " "LATCH primitive \"RF:RF1\|R2\[0\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R1\[0\] " "LATCH primitive \"RF:RF1\|R1\[0\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF:RF1\|R0\[0\] " "LATCH primitive \"RF:RF1\|R0\[0\]\" is permanently disabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|C_init " "LATCH primitive \"ALU:ALU_P\|C_init\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[11\] " "LATCH primitive \"ALU:ALU_P\|op1\[11\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[10\] " "LATCH primitive \"ALU:ALU_P\|op1\[10\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[9\] " "LATCH primitive \"ALU:ALU_P\|op1\[9\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[8\] " "LATCH primitive \"ALU:ALU_P\|op1\[8\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[7\] " "LATCH primitive \"ALU:ALU_P\|op1\[7\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[6\] " "LATCH primitive \"ALU:ALU_P\|op1\[6\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[5\] " "LATCH primitive \"ALU:ALU_P\|op1\[5\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[4\] " "LATCH primitive \"ALU:ALU_P\|op1\[4\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[3\] " "LATCH primitive \"ALU:ALU_P\|op1\[3\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[2\] " "LATCH primitive \"ALU:ALU_P\|op1\[2\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[1\] " "LATCH primitive \"ALU:ALU_P\|op1\[1\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[0\] " "LATCH primitive \"ALU:ALU_P\|op1\[0\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[12\] " "LATCH primitive \"ALU:ALU_P\|op1\[12\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[13\] " "LATCH primitive \"ALU:ALU_P\|op1\[13\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[14\] " "LATCH primitive \"ALU:ALU_P\|op1\[14\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_P\|op1\[15\] " "LATCH primitive \"ALU:ALU_P\|op1\[15\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[15\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[15\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669719479656 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669719479910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669719480130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669719480130 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669719480240 "|fsm|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "fsm.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/fsm.vhdl" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669719480240 "|fsm|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669719480240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669719480244 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669719480244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669719480244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 238 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 238 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669719480288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 16:28:00 2022 " "Processing ended: Tue Nov 29 16:28:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669719480288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669719480288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669719480288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669719480288 ""}
