#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec  3 12:40:47 2024
# Process ID: 17264
# Current directory: C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1
# Command line: vivado.exe -log video_out_pynq_z2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source video_out_pynq_z2_wrapper.tcl -notrace
# Log file: C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1/video_out_pynq_z2_wrapper.vdi
# Journal file: C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1\vivado.jou
# Running On        :Weathly
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16969 MB
# Swap memory       :6710 MB
# Total Virtual     :23680 MB
# Available Virtual :6972 MB
#-----------------------------------------------------------
source video_out_pynq_z2_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 486.477 ; gain = 202.141
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/PXL/EOS_PXL_2025/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top video_out_pynq_z2_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.dcp' for cell 'video_out_pynq_z2_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_clk_wiz_0_0/video_out_pynq_z2_clk_wiz_0_0.dcp' for cell 'video_out_pynq_z2_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_processing_system7_0_0/video_out_pynq_z2_processing_system7_0_0.dcp' for cell 'video_out_pynq_z2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.srcs/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rgb2dvi_0_0/video_out_pynq_z2_rgb2dvi_0_0.dcp' for cell 'video_out_pynq_z2_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rst_ps7_0_100M_0/video_out_pynq_z2_rst_ps7_0_100M_0.dcp' for cell 'video_out_pynq_z2_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_v_axi4s_vid_out_0_0/video_out_pynq_z2_v_axi4s_vid_out_0_0.dcp' for cell 'video_out_pynq_z2_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_v_tc_0_1/video_out_pynq_z2_v_tc_0_1.dcp' for cell 'video_out_pynq_z2_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_v_tpg_0_0/video_out_pynq_z2_v_tpg_0_0.dcp' for cell 'video_out_pynq_z2_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_xbar_0/video_out_pynq_z2_xbar_0.dcp' for cell 'video_out_pynq_z2_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_auto_pc_4/video_out_pynq_z2_auto_pc_4.dcp' for cell 'video_out_pynq_z2_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_xbar_2/video_out_pynq_z2_xbar_2.dcp' for cell 'video_out_pynq_z2_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_auto_pc_5/video_out_pynq_z2_auto_pc_5.dcp' for cell 'video_out_pynq_z2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 1035.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. video_out_pynq_z2_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'video_out_pynq_z2_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_clk_wiz_0_0/video_out_pynq_z2_clk_wiz_0_0_board.xdc] for cell 'video_out_pynq_z2_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_clk_wiz_0_0/video_out_pynq_z2_clk_wiz_0_0_board.xdc] for cell 'video_out_pynq_z2_i/clk_wiz_0/inst'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_clk_wiz_0_0/video_out_pynq_z2_clk_wiz_0_0.xdc] for cell 'video_out_pynq_z2_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_clk_wiz_0_0/video_out_pynq_z2_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_clk_wiz_0_0/video_out_pynq_z2_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1769.312 ; gain = 587.379
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_clk_wiz_0_0/video_out_pynq_z2_clk_wiz_0_0.xdc] for cell 'video_out_pynq_z2_i/clk_wiz_0/inst'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_processing_system7_0_0/video_out_pynq_z2_processing_system7_0_0.xdc] for cell 'video_out_pynq_z2_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_processing_system7_0_0/video_out_pynq_z2_processing_system7_0_0.xdc] for cell 'video_out_pynq_z2_i/processing_system7_0/inst'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.srcs/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'video_out_pynq_z2_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.srcs/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'video_out_pynq_z2_i/rgb2dvi_0/U0'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rst_ps7_0_100M_0/video_out_pynq_z2_rst_ps7_0_100M_0_board.xdc] for cell 'video_out_pynq_z2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rst_ps7_0_100M_0/video_out_pynq_z2_rst_ps7_0_100M_0_board.xdc] for cell 'video_out_pynq_z2_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rst_ps7_0_100M_0/video_out_pynq_z2_rst_ps7_0_100M_0.xdc] for cell 'video_out_pynq_z2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rst_ps7_0_100M_0/video_out_pynq_z2_rst_ps7_0_100M_0.xdc] for cell 'video_out_pynq_z2_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc] for cell 'video_out_pynq_z2_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0.xdc] for cell 'video_out_pynq_z2_i/axi_vdma_0/U0'
Parsing XDC File [C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.srcs/constrs_1/imports/constr/hw_constr.xdc]
Finished Parsing XDC File [C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.srcs/constrs_1/imports/constr/hw_constr.xdc]
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.srcs/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'video_out_pynq_z2_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.srcs/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'video_out_pynq_z2_i/rgb2dvi_0/U0'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_v_axi4s_vid_out_0_0/video_out_pynq_z2_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'video_out_pynq_z2_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_v_axi4s_vid_out_0_0/video_out_pynq_z2_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'video_out_pynq_z2_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0_clocks.xdc] for cell 'video_out_pynq_z2_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_axi_vdma_0_0/video_out_pynq_z2_axi_vdma_0_0_clocks.xdc] for cell 'video_out_pynq_z2_i/axi_vdma_0/U0'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_v_tpg_0_0/video_out_pynq_z2_v_tpg_0_0.xdc] for cell 'video_out_pynq_z2_i/v_tpg_0/inst'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_v_tpg_0_0/video_out_pynq_z2_v_tpg_0_0.xdc] for cell 'video_out_pynq_z2_i/v_tpg_0/inst'
Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_v_tc_0_1/video_out_pynq_z2_v_tc_0_1_clocks.xdc] for cell 'video_out_pynq_z2_i/v_tc_0/U0'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_v_tc_0_1/video_out_pynq_z2_v_tc_0_1_clocks.xdc] for cell 'video_out_pynq_z2_i/v_tc_0/U0'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1769.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

26 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1769.312 ; gain = 1232.422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1769.312 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 133820cee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.857 . Memory (MB): peak = 1769.312 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 133820cee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2130.016 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 133820cee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2130.016 ; gain = 0.000
Phase 1 Initialization | Checksum: 133820cee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2130.016 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 133820cee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 2130.016 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 133820cee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 2130.016 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 133820cee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.446 . Memory (MB): peak = 2130.016 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 73 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a6726824

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.831 . Memory (MB): peak = 2130.016 ; gain = 0.000
Retarget | Checksum: 1a6726824
INFO: [Opt 31-389] Phase Retarget created 133 cells and removed 443 cells
INFO: [Opt 31-1021] In phase Retarget, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 4 Constant propagation | Checksum: 17a80c432

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2130.016 ; gain = 0.000
Constant propagation | Checksum: 17a80c432
INFO: [Opt 31-389] Phase Constant propagation created 106 cells and removed 556 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 125e73a7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.016 ; gain = 0.000
Sweep | Checksum: 125e73a7b
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 894 cells
INFO: [Opt 31-1021] In phase Sweep, 162 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG video_out_pynq_z2_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net video_out_pynq_z2_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG video_out_pynq_z2_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net video_out_pynq_z2_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 14bcf12a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.016 ; gain = 0.000
BUFG optimization | Checksum: 14bcf12a7
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14bcf12a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.016 ; gain = 0.000
Shift Register Optimization | Checksum: 14bcf12a7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1830fc910

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.016 ; gain = 0.000
Post Processing Netlist | Checksum: 1830fc910
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c29cb78a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.016 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2130.016 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c29cb78a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.016 ; gain = 0.000
Phase 9 Finalization | Checksum: 1c29cb78a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.016 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             133  |             443  |                                             28  |
|  Constant propagation         |             106  |             556  |                                             27  |
|  Sweep                        |               1  |             894  |                                            162  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c29cb78a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.016 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 2 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 1c3bc3ea5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2342.582 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c3bc3ea5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2342.582 ; gain = 212.566

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c3bc3ea5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2342.582 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2342.582 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c9f34a7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2342.582 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2342.582 ; gain = 573.270
INFO: [Vivado 12-24828] Executing command : report_drc -file video_out_pynq_z2_wrapper_drc_opted.rpt -pb video_out_pynq_z2_wrapper_drc_opted.pb -rpx video_out_pynq_z2_wrapper_drc_opted.rpx
Command: report_drc -file video_out_pynq_z2_wrapper_drc_opted.rpt -pb video_out_pynq_z2_wrapper_drc_opted.pb -rpx video_out_pynq_z2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1/video_out_pynq_z2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.582 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2342.582 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2342.582 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2342.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1/video_out_pynq_z2_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2342.582 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10de79813

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2342.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7ce2744a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ac390bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ac390bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2342.582 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14ac390bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ffd455a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1743dabda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1743dabda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b708219e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 422 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 170 nets or LUTs. Breaked 0 LUT, combined 170 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2342.582 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            170  |                   170  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            170  |                   170  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 198e96912

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2342.582 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1443ce14d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2342.582 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1443ce14d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18477df6a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 165e6c0fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f44a6b1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 228802d81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 208dc1b4e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d60de788

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1756cbcfe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2342.582 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1756cbcfe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1303c0dea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.333 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18db356b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.768 . Memory (MB): peak = 2342.582 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 12c6b256c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.862 . Memory (MB): peak = 2342.582 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1303c0dea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.333. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 104e31750

Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2342.582 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2342.582 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 104e31750

Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 104e31750

Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 104e31750

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2342.582 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 104e31750

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2342.582 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2342.582 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2342.582 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f560ce27

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2342.582 ; gain = 0.000
Ending Placer Task | Checksum: 60dd29d7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2342.582 ; gain = 0.000
92 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2342.582 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file video_out_pynq_z2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2342.582 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file video_out_pynq_z2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2342.582 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file video_out_pynq_z2_wrapper_utilization_placed.rpt -pb video_out_pynq_z2_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.582 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2342.582 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2342.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1/video_out_pynq_z2_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2342.582 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.333 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.582 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2342.582 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2342.582 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2342.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1/video_out_pynq_z2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 489af6af ConstDB: 0 ShapeSum: 248c038 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 6f4bc736 | NumContArr: 4137e5b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f8b13acb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.293 ; gain = 72.711

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f8b13acb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.293 ; gain = 72.711

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f8b13acb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.293 ; gain = 72.711
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23396f028

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2454.758 ; gain = 112.176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.465  | TNS=0.000  | WHS=-2.351 | THS=-279.724|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 25c5a7397

Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2514.512 ; gain = 171.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.465  | TNS=0.000  | WHS=-3.730 | THS=-127.515|

Phase 2.4 Update Timing for Bus Skew | Checksum: 26383f979

Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2519.316 ; gain = 176.734

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13578
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13578
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b09d6397

Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1b09d6397

Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1fe532534

Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2557.527 ; gain = 214.945
Phase 4 Initial Routing | Checksum: 1fe532534

Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 935
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 17d09c1f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 29afdd349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.527 ; gain = 214.945
Phase 5 Rip-up And Reroute | Checksum: 29afdd349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 311fbf7af

Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 2557.527 ; gain = 214.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.896  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 220cb4fa6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 220cb4fa6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 2557.527 ; gain = 214.945
Phase 6 Delay and Skew Optimization | Checksum: 220cb4fa6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.896  | TNS=0.000  | WHS=-0.077 | THS=-0.077 |

Phase 7.1 Hold Fix Iter | Checksum: 2591602f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 1e7d12307

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 2557.527 ; gain = 214.945
Phase 7 Post Hold Fix | Checksum: 1e7d12307

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.51243 %
  Global Horizontal Routing Utilization  = 3.30282 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e7d12307

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e7d12307

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28530a515

Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28530a515

Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2557.527 ; gain = 214.945

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 28530a515

Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2557.527 ; gain = 214.945
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.896  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 28530a515

Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2557.527 ; gain = 214.945
Total Elapsed time in route_design: 38.757 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: b07576ab

Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2557.527 ; gain = 214.945
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: b07576ab

Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2557.527 ; gain = 214.945

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2557.527 ; gain = 214.945
INFO: [Vivado 12-24828] Executing command : report_drc -file video_out_pynq_z2_wrapper_drc_routed.rpt -pb video_out_pynq_z2_wrapper_drc_routed.pb -rpx video_out_pynq_z2_wrapper_drc_routed.rpx
Command: report_drc -file video_out_pynq_z2_wrapper_drc_routed.rpt -pb video_out_pynq_z2_wrapper_drc_routed.pb -rpx video_out_pynq_z2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1/video_out_pynq_z2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file video_out_pynq_z2_wrapper_methodology_drc_routed.rpt -pb video_out_pynq_z2_wrapper_methodology_drc_routed.pb -rpx video_out_pynq_z2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file video_out_pynq_z2_wrapper_methodology_drc_routed.rpt -pb video_out_pynq_z2_wrapper_methodology_drc_routed.pb -rpx video_out_pynq_z2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1/video_out_pynq_z2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2557.527 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file video_out_pynq_z2_wrapper_timing_summary_routed.rpt -pb video_out_pynq_z2_wrapper_timing_summary_routed.pb -rpx video_out_pynq_z2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file video_out_pynq_z2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file video_out_pynq_z2_wrapper_route_status.rpt -pb video_out_pynq_z2_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file video_out_pynq_z2_wrapper_power_routed.rpt -pb video_out_pynq_z2_wrapper_power_summary_routed.pb -rpx video_out_pynq_z2_wrapper_power_routed.rpx
Command: report_power -file video_out_pynq_z2_wrapper_power_routed.rpt -pb video_out_pynq_z2_wrapper_power_summary_routed.pb -rpx video_out_pynq_z2_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file video_out_pynq_z2_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file video_out_pynq_z2_wrapper_bus_skew_routed.rpt -pb video_out_pynq_z2_wrapper_bus_skew_routed.pb -rpx video_out_pynq_z2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2562.141 ; gain = 4.613
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2565.082 ; gain = 7.555
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.082 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 2565.082 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2565.082 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2565.082 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2565.082 ; gain = 7.555
INFO: [Common 17-1381] The checkpoint 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/hw_proj.runs/impl_1/video_out_pynq_z2_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 12:43:20 2024...
