
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v
# synth_design -part xc7z020clg484-3 -top second_part -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top second_part -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49456 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.992 ; gain = 69.895 ; free physical = 246080 ; free virtual = 313895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'second_part' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:11]
INFO: [Synth 8-6157] synthesizing module 'f33m_mult2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1249]
INFO: [Synth 8-6157] synthesizing module 'f33m_mux2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1299]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mux2' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1299]
INFO: [Synth 8-6157] synthesizing module 'f33m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:126]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:927]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux6' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:927]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:270]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:327]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:917]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:917]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:237]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:237]
INFO: [Synth 8-6155] done synthesizing module 'func8' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:327]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:227]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:227]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:313]
INFO: [Synth 8-6155] done synthesizing module 'func7' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:313]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:270]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1312]
INFO: [Synth 8-6155] done synthesizing module 'func6' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1312]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:259]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:259]
INFO: [Synth 8-6157] synthesizing module 'f3m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:251]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add3' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:251]
INFO: [Synth 8-6157] synthesizing module 'f3m_add4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:218]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add4' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:218]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mult' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:126]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mult2' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1249]
INFO: [Synth 8-6157] synthesizing module 'f33m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'f33m_add' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1237]
INFO: [Synth 8-6157] synthesizing module 'f33m_inv' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:962]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1173]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1225]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux3' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1225]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult3' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1173]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1163]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1142]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1142]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1163]
INFO: [Synth 8-6157] synthesizing module 'f3m_inv' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1037]
INFO: [Synth 8-6157] synthesizing module 'func1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1152]
INFO: [Synth 8-6157] synthesizing module 'func4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1115]
INFO: [Synth 8-6155] done synthesizing module 'func4' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1115]
INFO: [Synth 8-6155] done synthesizing module 'func1' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1152]
INFO: [Synth 8-6157] synthesizing module 'func2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1147]
INFO: [Synth 8-6155] done synthesizing module 'func2' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1147]
INFO: [Synth 8-6157] synthesizing module 'func3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1127]
INFO: [Synth 8-6155] done synthesizing module 'func3' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1127]
INFO: [Synth 8-6157] synthesizing module 'func5' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1106]
INFO: [Synth 8-6155] done synthesizing module 'func5' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1106]
INFO: [Synth 8-6155] done synthesizing module 'f3m_inv' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:1037]
INFO: [Synth 8-6155] done synthesizing module 'f33m_inv' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:962]
INFO: [Synth 8-6157] synthesizing module 'f33m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:951]
INFO: [Synth 8-6155] done synthesizing module 'f33m_neg' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:951]
INFO: [Synth 8-6157] synthesizing module 'f33m_mult3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:74]
INFO: [Synth 8-6157] synthesizing module 'f33m_mux3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:939]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mux3' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:939]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mult3' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:74]
INFO: [Synth 8-6157] synthesizing module 'f3_add1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:68]
INFO: [Synth 8-6155] done synthesizing module 'f3_add1' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:68]
INFO: [Synth 8-6155] done synthesizing module 'second_part' (31#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:11]
WARNING: [Synth 8-3331] design func5 has unconnected port A[195]
WARNING: [Synth 8-3331] design func5 has unconnected port A[194]
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
WARNING: [Synth 8-3331] design func2 has unconnected port A[195]
WARNING: [Synth 8-3331] design func2 has unconnected port A[194]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1633.758 ; gain = 201.660 ; free physical = 245860 ; free virtual = 313661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1633.758 ; gain = 201.660 ; free physical = 245851 ; free virtual = 313651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.758 ; gain = 209.660 ; free physical = 245852 ; free virtual = 313652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1748.582 ; gain = 316.484 ; free physical = 246744 ; free virtual = 314526
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |f33m_mult        |           2|     49064|
|2     |f33m_mult2__GC0  |           1|      4670|
|3     |f3m_mult3        |           4|     12588|
|4     |f33m_inv__GC0    |           1|     34829|
|5     |f33m_mult3__GC0  |           1|      7581|
|6     |second_part__GC0 |           1|     12832|
+------+-----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:65]
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 1     
	              582 Bit    Registers := 8     
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 49    
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input    194 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v:65]
Hierarchical RTL Component report 
Module second_part 
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module f3m_mult__1 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f33m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 1     
	              194 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module func6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f33m_mult2 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f3m_mult3 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module f3m_inv 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module func6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f33m_inv 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module func6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f33m_mult3 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module func6__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:02:12 . Memory (MB): peak = 2413.746 ; gain = 981.648 ; free physical = 245276 ; free virtual = 313182
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |f33m_mult        |           1|     48484|
|2     |f33m_mult2__GC0  |           1|      2924|
|3     |f3m_mult3        |           1|     11038|
|4     |f33m_inv__GC0    |           1|     34473|
|5     |f33m_mult3__GC0  |           1|      7581|
|6     |second_part__GC0 |           1|     12831|
|7     |f3m_mult3__1     |           1|     12008|
|8     |f3m_mult3__2     |           1|     10850|
|9     |f3m_mult3__3     |           1|     12008|
|10    |f33m_mult__1     |           1|     48484|
+------+-----------------+------------+----------+
No constraint files found.
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:50 . Memory (MB): peak = 2441.680 ; gain = 1009.582 ; free physical = 243583 ; free virtual = 311502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |f33m_mult        |           1|      5708|
|2     |f33m_mult2__GC0  |           1|      1762|
|3     |f3m_mult3        |           1|      2775|
|4     |f33m_inv__GC0    |           1|      5474|
|5     |f33m_mult3__GC0  |           1|      2925|
|6     |second_part__GC0 |           1|      2347|
|7     |f3m_mult3__1     |           1|      2964|
|8     |f3m_mult3__2     |           1|      2588|
|9     |f3m_mult3__3     |           1|      2776|
|10    |f33m_mult__1     |           1|      6460|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ins4/ins3/delay1_reg' (FD) to 'ins4/ins1/delay1_reg'
INFO: [Synth 8-3886] merging instance 'ins4/ins3/delay2_reg' (FD) to 'ins4/ins1/delay2_reg'
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:56 . Memory (MB): peak = 2456.238 ; gain = 1024.141 ; free physical = 243340 ; free virtual = 311257
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:56 . Memory (MB): peak = 2456.238 ; gain = 1024.141 ; free physical = 243317 ; free virtual = 311234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:58 . Memory (MB): peak = 2456.238 ; gain = 1024.141 ; free physical = 243245 ; free virtual = 311162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:58 . Memory (MB): peak = 2456.238 ; gain = 1024.141 ; free physical = 243234 ; free virtual = 311151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:03:01 . Memory (MB): peak = 2456.238 ; gain = 1024.141 ; free physical = 243142 ; free virtual = 311079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:03:01 . Memory (MB): peak = 2456.238 ; gain = 1024.141 ; free physical = 243140 ; free virtual = 311077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |   119|
|3     |LUT3 |   975|
|4     |LUT4 |  6791|
|5     |LUT5 |  2132|
|6     |LUT6 |  8998|
|7     |FDRE | 16800|
|8     |FDSE |    21|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              | 35841|
|2     |  ins1              |f33m_mult2    |  7862|
|3     |    ins11           |f33m_mult_114 |  5520|
|4     |      ins4          |func6_117     |     2|
|5     |      ins3          |f3m_mult_116  |  2371|
|6     |    ins12           |func6_115     |     6|
|7     |  ins10             |func6         |     7|
|8     |  ins2              |f33m_add      |  2328|
|9     |  ins4              |f33m_inv      | 15264|
|10    |    ins1            |f3m_mult3     |  1988|
|11    |      ins12         |func6_113     |     2|
|12    |      ins11         |f3m_mult_112  |   811|
|13    |    ins11           |f3m_add3      |  3152|
|14    |      ins1          |f3m_add       |  2376|
|15    |      ins2          |f3m_add_15    |   776|
|16    |        \aa[0].aa   |f3_add        |     8|
|17    |        \aa[10].aa  |f3_add_16     |     8|
|18    |        \aa[11].aa  |f3_add_17     |     8|
|19    |        \aa[12].aa  |f3_add_18     |     8|
|20    |        \aa[13].aa  |f3_add_19     |     8|
|21    |        \aa[14].aa  |f3_add_20     |     8|
|22    |        \aa[15].aa  |f3_add_21     |     8|
|23    |        \aa[16].aa  |f3_add_22     |     8|
|24    |        \aa[17].aa  |f3_add_23     |     8|
|25    |        \aa[18].aa  |f3_add_24     |     8|
|26    |        \aa[19].aa  |f3_add_25     |     8|
|27    |        \aa[1].aa   |f3_add_26     |     8|
|28    |        \aa[20].aa  |f3_add_27     |     8|
|29    |        \aa[21].aa  |f3_add_28     |     8|
|30    |        \aa[22].aa  |f3_add_29     |     8|
|31    |        \aa[23].aa  |f3_add_30     |     8|
|32    |        \aa[24].aa  |f3_add_31     |     8|
|33    |        \aa[25].aa  |f3_add_32     |     8|
|34    |        \aa[26].aa  |f3_add_33     |     8|
|35    |        \aa[27].aa  |f3_add_34     |     8|
|36    |        \aa[28].aa  |f3_add_35     |     8|
|37    |        \aa[29].aa  |f3_add_36     |     8|
|38    |        \aa[2].aa   |f3_add_37     |     8|
|39    |        \aa[30].aa  |f3_add_38     |     8|
|40    |        \aa[31].aa  |f3_add_39     |     8|
|41    |        \aa[32].aa  |f3_add_40     |     8|
|42    |        \aa[33].aa  |f3_add_41     |     8|
|43    |        \aa[34].aa  |f3_add_42     |     8|
|44    |        \aa[35].aa  |f3_add_43     |     8|
|45    |        \aa[36].aa  |f3_add_44     |     8|
|46    |        \aa[37].aa  |f3_add_45     |     8|
|47    |        \aa[38].aa  |f3_add_46     |     8|
|48    |        \aa[39].aa  |f3_add_47     |     8|
|49    |        \aa[3].aa   |f3_add_48     |     8|
|50    |        \aa[40].aa  |f3_add_49     |     8|
|51    |        \aa[41].aa  |f3_add_50     |     8|
|52    |        \aa[42].aa  |f3_add_51     |     8|
|53    |        \aa[43].aa  |f3_add_52     |     8|
|54    |        \aa[44].aa  |f3_add_53     |     8|
|55    |        \aa[45].aa  |f3_add_54     |     8|
|56    |        \aa[46].aa  |f3_add_55     |     8|
|57    |        \aa[47].aa  |f3_add_56     |     8|
|58    |        \aa[48].aa  |f3_add_57     |     8|
|59    |        \aa[49].aa  |f3_add_58     |     8|
|60    |        \aa[4].aa   |f3_add_59     |     8|
|61    |        \aa[50].aa  |f3_add_60     |     8|
|62    |        \aa[51].aa  |f3_add_61     |     8|
|63    |        \aa[52].aa  |f3_add_62     |     8|
|64    |        \aa[53].aa  |f3_add_63     |     8|
|65    |        \aa[54].aa  |f3_add_64     |     8|
|66    |        \aa[55].aa  |f3_add_65     |     8|
|67    |        \aa[56].aa  |f3_add_66     |     8|
|68    |        \aa[57].aa  |f3_add_67     |     8|
|69    |        \aa[58].aa  |f3_add_68     |     8|
|70    |        \aa[59].aa  |f3_add_69     |     8|
|71    |        \aa[5].aa   |f3_add_70     |     8|
|72    |        \aa[60].aa  |f3_add_71     |     8|
|73    |        \aa[61].aa  |f3_add_72     |     8|
|74    |        \aa[62].aa  |f3_add_73     |     8|
|75    |        \aa[63].aa  |f3_add_74     |     8|
|76    |        \aa[64].aa  |f3_add_75     |     8|
|77    |        \aa[65].aa  |f3_add_76     |     8|
|78    |        \aa[66].aa  |f3_add_77     |     8|
|79    |        \aa[67].aa  |f3_add_78     |     8|
|80    |        \aa[68].aa  |f3_add_79     |     8|
|81    |        \aa[69].aa  |f3_add_80     |     8|
|82    |        \aa[6].aa   |f3_add_81     |     8|
|83    |        \aa[70].aa  |f3_add_82     |     8|
|84    |        \aa[71].aa  |f3_add_83     |     8|
|85    |        \aa[72].aa  |f3_add_84     |     8|
|86    |        \aa[73].aa  |f3_add_85     |     8|
|87    |        \aa[74].aa  |f3_add_86     |     8|
|88    |        \aa[75].aa  |f3_add_87     |     8|
|89    |        \aa[76].aa  |f3_add_88     |     8|
|90    |        \aa[77].aa  |f3_add_89     |     8|
|91    |        \aa[78].aa  |f3_add_90     |     8|
|92    |        \aa[79].aa  |f3_add_91     |     8|
|93    |        \aa[7].aa   |f3_add_92     |     8|
|94    |        \aa[80].aa  |f3_add_93     |     8|
|95    |        \aa[81].aa  |f3_add_94     |     8|
|96    |        \aa[82].aa  |f3_add_95     |     8|
|97    |        \aa[83].aa  |f3_add_96     |     8|
|98    |        \aa[84].aa  |f3_add_97     |     8|
|99    |        \aa[85].aa  |f3_add_98     |     8|
|100   |        \aa[86].aa  |f3_add_99     |     8|
|101   |        \aa[87].aa  |f3_add_100    |     8|
|102   |        \aa[88].aa  |f3_add_101    |     8|
|103   |        \aa[89].aa  |f3_add_102    |     8|
|104   |        \aa[8].aa   |f3_add_103    |     8|
|105   |        \aa[90].aa  |f3_add_104    |     8|
|106   |        \aa[91].aa  |f3_add_105    |     8|
|107   |        \aa[92].aa  |f3_add_106    |     8|
|108   |        \aa[93].aa  |f3_add_107    |     8|
|109   |        \aa[94].aa  |f3_add_108    |     8|
|110   |        \aa[95].aa  |f3_add_109    |     8|
|111   |        \aa[96].aa  |f3_add_110    |     8|
|112   |        \aa[9].aa   |f3_add_111    |     8|
|113   |    ins16           |f3m_inv       |  3355|
|114   |    ins17           |func6_3       |     4|
|115   |    ins18           |func6_4       |     3|
|116   |    ins19           |func6_5       |     7|
|117   |    ins2            |f3m_mult3_6   |  2180|
|118   |      ins12         |func6_14      |     2|
|119   |      ins11         |f3m_mult_13   |   812|
|120   |    ins3            |f3m_mult3_7   |  1997|
|121   |      ins12         |func6_12      |     2|
|122   |      ins11         |f3m_mult_11   |  1006|
|123   |    ins4            |f3m_mult3_8   |  1989|
|124   |      ins12         |func6_10      |     2|
|125   |      ins11         |f3m_mult_9    |   812|
|126   |  ins6              |f33m_mult3    |  9199|
|127   |    ins11           |f33m_mult     |  7435|
|128   |      ins4          |func6_2       |     2|
|129   |      ins3          |f3m_mult      |  3535|
|130   |    ins12           |func6_1       |     3|
|131   |  ins9              |func6_0       |    10|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:03:01 . Memory (MB): peak = 2456.238 ; gain = 1024.141 ; free physical = 243140 ; free virtual = 311077
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:03:03 . Memory (MB): peak = 2460.145 ; gain = 1028.047 ; free physical = 245243 ; free virtual = 313181
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:03:03 . Memory (MB): peak = 2460.145 ; gain = 1028.047 ; free physical = 245267 ; free virtual = 313194
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.406 ; gain = 0.000 ; free physical = 244997 ; free virtual = 312904
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:03:10 . Memory (MB): peak = 2510.406 ; gain = 1078.406 ; free physical = 244992 ; free virtual = 312901
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2662.504 ; gain = 152.098 ; free physical = 244141 ; free virtual = 312048
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2662.504 ; gain = 0.000 ; free physical = 244128 ; free virtual = 312035
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.516 ; gain = 0.000 ; free physical = 244173 ; free virtual = 312096
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.523 ; gain = 24.020 ; free physical = 244936 ; free virtual = 312859
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2781.773 ; gain = 88.230 ; free physical = 245794 ; free virtual = 313699
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.777 ; gain = 0.004 ; free physical = 245643 ; free virtual = 313548

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 163806650

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 245644 ; free virtual = 313549

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 163806650

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246915 ; free virtual = 314774
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 163806650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246876 ; free virtual = 314735
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 163806650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246832 ; free virtual = 314692
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 163806650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246818 ; free virtual = 314678
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 163806650

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246672 ; free virtual = 314531
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 163806650

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246541 ; free virtual = 314400
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246487 ; free virtual = 314346
Ending Logic Optimization Task | Checksum: 163806650

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246473 ; free virtual = 314333

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 163806650

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246448 ; free virtual = 314316

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 163806650

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246445 ; free virtual = 314314

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246445 ; free virtual = 314314
Ending Netlist Obfuscation Task | Checksum: 163806650

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246445 ; free virtual = 314314
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.777 ; gain = 0.004 ; free physical = 246442 ; free virtual = 314313
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 163806650
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module second_part ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2781.777 ; gain = 0.000 ; free physical = 246294 ; free virtual = 314178
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.725 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2793.777 ; gain = 12.000 ; free physical = 246072 ; free virtual = 313957
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2992.359 ; gain = 210.582 ; free physical = 245800 ; free virtual = 313662
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.223 ; gain = 51.863 ; free physical = 245621 ; free virtual = 313483
Power optimization passes: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3044.223 ; gain = 262.445 ; free physical = 245617 ; free virtual = 313479

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245800 ; free virtual = 313662


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design second_part ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 29 accepted clusters 29

Number of Slice Registers augmented: 6 newly gated: 393 Total: 16821
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/416 RAMS dropped: 0/0 Clusters dropped: 0/29 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 7d35ead3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245321 ; free virtual = 313184
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 7d35ead3
Power optimization: Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 3044.223 ; gain = 262.445 ; free physical = 245444 ; free virtual = 313307
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 22785584 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ef3a1e6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245168 ; free virtual = 313033
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: ef3a1e6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245185 ; free virtual = 313049
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 12ce43d29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246429 ; free virtual = 314243
INFO: [Opt 31-389] Phase Remap created 2 cells and removed 4 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: ffbd7192

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246426 ; free virtual = 314240
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               2  |               4  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 199b0f2ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246424 ; free virtual = 314238

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246424 ; free virtual = 314238
Ending Netlist Obfuscation Task | Checksum: 199b0f2ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246418 ; free virtual = 314232
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 3044.223 ; gain = 262.445 ; free physical = 246418 ; free virtual = 314232
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245833 ; free virtual = 313647
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cd7be8b6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245830 ; free virtual = 313644
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245897 ; free virtual = 313711

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5b98a853

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245755 ; free virtual = 313569

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 113c988c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245513 ; free virtual = 313329

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 113c988c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245506 ; free virtual = 313322
Phase 1 Placer Initialization | Checksum: 113c988c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245499 ; free virtual = 313315

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ea2e46c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245426 ; free virtual = 313241

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245575 ; free virtual = 313389

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: c52b3650

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245571 ; free virtual = 313384
Phase 2 Global Placement | Checksum: 12ab90492

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245515 ; free virtual = 313328

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12ab90492

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245515 ; free virtual = 313329

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 70553cef

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246473 ; free virtual = 314285

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e6873470

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246434 ; free virtual = 314246

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11ed48857

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246432 ; free virtual = 314244

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 217e7ec9f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245783 ; free virtual = 313610

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fa8fffed

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245681 ; free virtual = 313542

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21c3ea949

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245678 ; free virtual = 313538
Phase 3 Detail Placement | Checksum: 21c3ea949

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313531

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bfef2f7f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net c[1163]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bfef2f7f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246659 ; free virtual = 314518
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.956. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e59821ec

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246631 ; free virtual = 314490
Phase 4.1 Post Commit Optimization | Checksum: 1e59821ec

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246614 ; free virtual = 314473

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e59821ec

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246591 ; free virtual = 314450

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e59821ec

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246545 ; free virtual = 314405

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246540 ; free virtual = 314399
Phase 4.4 Final Placement Cleanup | Checksum: 1986c7107

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246520 ; free virtual = 314379
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1986c7107

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246502 ; free virtual = 314361
Ending Placer Task | Checksum: 15cbb91c3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246563 ; free virtual = 314422
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:38 ; elapsed = 00:00:54 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246563 ; free virtual = 314422
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246492 ; free virtual = 314350
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 247508 ; free virtual = 315372
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 247388 ; free virtual = 315277
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 246491 ; free virtual = 314355
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: da7ed82e ConstDB: 0 ShapeSum: 823cb995 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[211]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[211]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[210]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[210]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[993]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[993]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[992]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[992]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[799]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[799]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[798]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[798]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[591]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[591]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[590]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[590]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[397]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[397]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[396]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[396]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[227]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[227]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[585]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[585]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[584]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[584]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[391]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[391]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[390]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[390]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[973]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[973]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[972]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[972]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[779]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[779]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[778]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[778]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[599]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[599]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[598]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[598]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[405]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[405]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[404]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[404]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[987]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[987]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[986]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[986]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[793]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[793]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[792]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[792]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[605]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[605]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[604]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[604]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[411]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[411]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[410]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[410]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[997]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[997]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[996]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[996]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[802]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[802]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[803]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[803]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[203]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[203]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[202]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[202]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[421]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[421]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[615]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[615]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[420]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[420]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[614]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[614]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[809]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[809]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1003]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1003]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[808]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[808]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1002]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1002]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[209]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[209]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[208]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[208]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[583]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[583]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[582]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[582]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[389]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[389]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[388]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[388]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[981]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[981]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[980]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[980]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[787]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[787]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[786]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[786]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[566]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[566]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[760]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[760]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[373]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[373]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[375]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[375]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[962]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[962]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[574]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[574]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[768]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[768]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[380]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[380]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[957]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[957]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[180]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[180]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[374]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[374]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[977]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[977]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[976]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[976]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[783]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[783]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[782]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[782]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 7a38404f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245926 ; free virtual = 313793
Post Restoration Checksum: NetGraph: 6b37bd28 NumContArr: f008327 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7a38404f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245939 ; free virtual = 313806

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7a38404f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313759

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7a38404f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245886 ; free virtual = 313752
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f0902d9f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245881 ; free virtual = 313748
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.296  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: fb45cfd0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245551 ; free virtual = 313417

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e3f7e7bb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245430 ; free virtual = 313297

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3226
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.271  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10de12459

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245014 ; free virtual = 312881
Phase 4 Rip-up And Reroute | Checksum: 10de12459

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245005 ; free virtual = 312872

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10de12459

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245008 ; free virtual = 312874

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10de12459

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245005 ; free virtual = 312872
Phase 5 Delay and Skew Optimization | Checksum: 10de12459

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 245017 ; free virtual = 312883

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10db74f56

Time (s): cpu = 00:01:11 ; elapsed = 00:00:36 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244938 ; free virtual = 312804
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.271  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10db74f56

Time (s): cpu = 00:01:11 ; elapsed = 00:00:36 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244929 ; free virtual = 312795
Phase 6 Post Hold Fix | Checksum: 10db74f56

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244938 ; free virtual = 312804

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.87853 %
  Global Horizontal Routing Utilization  = 6.36089 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1613c6719

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244931 ; free virtual = 312798

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1613c6719

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244923 ; free virtual = 312789

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 118e00870

Time (s): cpu = 00:01:14 ; elapsed = 00:00:39 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244640 ; free virtual = 312507

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.271  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 118e00870

Time (s): cpu = 00:01:14 ; elapsed = 00:00:39 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244588 ; free virtual = 312455
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:00:39 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244622 ; free virtual = 312489

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:45 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244622 ; free virtual = 312489
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244616 ; free virtual = 312482
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244624 ; free virtual = 312501
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244557 ; free virtual = 312481
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3044.223 ; gain = 0.000 ; free physical = 244400 ; free virtual = 312267
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.582 ; gain = 35.359 ; free physical = 245097 ; free virtual = 312962
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3079.582 ; gain = 0.000 ; free physical = 246257 ; free virtual = 314120
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:27:39 2022...
