{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503490406729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 09:13:26 2017 " "Processing started: Wed Aug 23 09:13:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503490406732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=../verilog/adder.v --source=../verilog/alu.v --source=../verilog/aluControl.v --source=../verilog/arbiter.v --source=../verilog/arbiter2.v --source=../verilog/arbiterTest.v --source=../verilog/baudRate.v --source=../verilog/compare.v --source=../verilog/dataMem.v --source=../verilog/EX_MEM.v --source=../verilog/forwardingUnit.v --source=../verilog/frequencyDivider.v --source=../verilog/hazardDetection.v --source=../verilog/ID_EX.v --source=../verilog/IF_ID.v --source=../verilog/instructionMem.v --source=../verilog/MEM_WB.v --source=../verilog/mips32TOP.v --source=../verilog/mips32TOP2.v --source=../verilog/mux2.v --source=../verilog/mux3.v --source=../verilog/parameters.v --source=../verilog/pc.v --source=../verilog/RAM.v --source=../verilog/registerFile.v --source=../verilog/ROM.v --source=../verilog/ROMTest.v --source=../verilog/rx.v --source=../verilog/shiftLeft.v --source=../verilog/signEx16.v --source=../verilog/signEx8.v --source=../verilog/tx.v --source=../verilog/uart.v --source=../verilog/unitControl.v mip32 " "Command: quartus_map --read_settings_files=on --source=../verilog/adder.v --source=../verilog/alu.v --source=../verilog/aluControl.v --source=../verilog/arbiter.v --source=../verilog/arbiter2.v --source=../verilog/arbiterTest.v --source=../verilog/baudRate.v --source=../verilog/compare.v --source=../verilog/dataMem.v --source=../verilog/EX_MEM.v --source=../verilog/forwardingUnit.v --source=../verilog/frequencyDivider.v --source=../verilog/hazardDetection.v --source=../verilog/ID_EX.v --source=../verilog/IF_ID.v --source=../verilog/instructionMem.v --source=../verilog/MEM_WB.v --source=../verilog/mips32TOP.v --source=../verilog/mips32TOP2.v --source=../verilog/mux2.v --source=../verilog/mux3.v --source=../verilog/parameters.v --source=../verilog/pc.v --source=../verilog/RAM.v --source=../verilog/registerFile.v --source=../verilog/ROM.v --source=../verilog/ROMTest.v --source=../verilog/rx.v --source=../verilog/shiftLeft.v --source=../verilog/signEx16.v --source=../verilog/signEx8.v --source=../verilog/tx.v --source=../verilog/uart.v --source=../verilog/unitControl.v mip32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503490406733 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1503490406993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../verilog/adder.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../verilog/alu.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Found entity 1: aluControl" {  } { { "../verilog/aluControl.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter2.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter2 " "Found entity 1: arbiter2" {  } { { "../verilog/arbiter2.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiterTest " "Found entity 1: arbiterTest" {  } { { "../verilog/arbiterTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRate " "Found entity 1: baudRate" {  } { { "../verilog/baudRate.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "../verilog/compare.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "../verilog/dataMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../verilog/EX_MEM.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "../verilog/forwardingUnit.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/frequencyDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/frequencyDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "../verilog/frequencyDivider.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/frequencyDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetection " "Found entity 1: hazardDetection" {  } { { "../verilog/hazardDetection.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../verilog/ID_EX.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "../verilog/instructionMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MEM_WB.v(26) " "Verilog HDL information at MEM_WB.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/MEM_WB.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1503490407203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../verilog/MEM_WB.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32TOP " "Found entity 1: mips32TOP" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP2.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32TOP2 " "Found entity 1: mips32TOP2" {  } { { "../verilog/mips32TOP2.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../verilog/mux2.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../verilog/mux3.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407233 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pc.v(19) " "Verilog HDL warning at pc.v(19): extended using \"x\" or \"z\"" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1503490407237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../verilog/RAM.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/RAM.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../verilog/registerFile.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../verilog/ROM.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROM.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROMTest.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROMTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMTest " "Found entity 1: ROMTest" {  } { { "../verilog/ROMTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROMTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../verilog/rx.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "../verilog/shiftLeft.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v" { { "Info" "ISGN_ENTITY_NAME" "1 signEx16 " "Found entity 1: signEx16" {  } { { "../verilog/signEx16.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx8.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx8.v" { { "Info" "ISGN_ENTITY_NAME" "1 signEx8 " "Found entity 1: signEx8" {  } { { "../verilog/signEx8.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../verilog/tx.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../verilog/uart.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 unitControl " "Found entity 1: unitControl" {  } { { "../verilog/unitControl.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk arbiterTest.v(24) " "Verilog HDL Implicit Net warning at arbiterTest.v(24): created implicit net for \"clk\"" {  } { { "../verilog/arbiterTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490407307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart0DataSel arbiterTest.v(78) " "Verilog HDL Implicit Net warning at arbiterTest.v(78): created implicit net for \"uart0DataSel\"" {  } { { "../verilog/arbiterTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490407307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart1DataSel arbiterTest.v(79) " "Verilog HDL Implicit Net warning at arbiterTest.v(79): created implicit net for \"uart1DataSel\"" {  } { { "../verilog/arbiterTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490407308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txBusy uart.v(27) " "Verilog HDL Implicit Net warning at uart.v(27): created implicit net for \"txBusy\"" {  } { { "../verilog/uart.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490407308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips32TOP " "Elaborating entity \"mips32TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503490407399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mips32TOP.v(335) " "Verilog HDL assignment warning at mips32TOP.v(335): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490407410 "|mips32TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider frequencyDivider:divider " "Elaborating entity \"frequencyDivider\" for hierarchy \"frequencyDivider:divider\"" {  } { { "../verilog/mips32TOP.v" "divider" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "../verilog/mips32TOP.v" "pc" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407491 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prevPc pc.v(18) " "Verilog HDL Always Construct warning at pc.v(18): inferring latch(es) for variable \"prevPc\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1503490407492 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[0\] pc.v(28) " "Inferred latch for \"prevPc\[0\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407493 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[1\] pc.v(28) " "Inferred latch for \"prevPc\[1\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407493 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[2\] pc.v(28) " "Inferred latch for \"prevPc\[2\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407493 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[3\] pc.v(28) " "Inferred latch for \"prevPc\[3\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407493 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[4\] pc.v(28) " "Inferred latch for \"prevPc\[4\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407493 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[5\] pc.v(28) " "Inferred latch for \"prevPc\[5\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407493 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[6\] pc.v(28) " "Inferred latch for \"prevPc\[6\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407494 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[7\] pc.v(28) " "Inferred latch for \"prevPc\[7\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407494 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[8\] pc.v(28) " "Inferred latch for \"prevPc\[8\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407494 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[9\] pc.v(28) " "Inferred latch for \"prevPc\[9\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407494 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[10\] pc.v(28) " "Inferred latch for \"prevPc\[10\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407494 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[11\] pc.v(28) " "Inferred latch for \"prevPc\[11\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407494 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[12\] pc.v(28) " "Inferred latch for \"prevPc\[12\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407494 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[13\] pc.v(28) " "Inferred latch for \"prevPc\[13\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407494 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[14\] pc.v(28) " "Inferred latch for \"prevPc\[14\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[15\] pc.v(28) " "Inferred latch for \"prevPc\[15\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[16\] pc.v(28) " "Inferred latch for \"prevPc\[16\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[17\] pc.v(28) " "Inferred latch for \"prevPc\[17\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[18\] pc.v(28) " "Inferred latch for \"prevPc\[18\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[19\] pc.v(28) " "Inferred latch for \"prevPc\[19\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[20\] pc.v(28) " "Inferred latch for \"prevPc\[20\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[21\] pc.v(28) " "Inferred latch for \"prevPc\[21\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[22\] pc.v(28) " "Inferred latch for \"prevPc\[22\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[23\] pc.v(28) " "Inferred latch for \"prevPc\[23\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407495 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[24\] pc.v(28) " "Inferred latch for \"prevPc\[24\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407496 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[25\] pc.v(28) " "Inferred latch for \"prevPc\[25\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407496 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[26\] pc.v(28) " "Inferred latch for \"prevPc\[26\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407496 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[27\] pc.v(28) " "Inferred latch for \"prevPc\[27\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407496 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[28\] pc.v(28) " "Inferred latch for \"prevPc\[28\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407496 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[29\] pc.v(28) " "Inferred latch for \"prevPc\[29\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407496 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[30\] pc.v(28) " "Inferred latch for \"prevPc\[30\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407496 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[31\] pc.v(28) " "Inferred latch for \"prevPc\[31\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503490407496 "|mips32TOP|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem instructionMem:instructionMem " "Elaborating entity \"instructionMem\" for hierarchy \"instructionMem:instructionMem\"" {  } { { "../verilog/mips32TOP.v" "instructionMem" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMem:instructionMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMem:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/instructionMem.v" "altsyncram_component" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMem:instructionMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMem:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/instructionMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490407699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMem:instructionMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMem:instructionMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoryInit/instruction.mif " "Parameter \"init_file\" = \"memoryInit/instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407700 ""}  } { { "../verilog/instructionMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503490407700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_job1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_job1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_job1 " "Found entity 1: altsyncram_job1" {  } { { "db/altsyncram_job1.tdf" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490407776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490407776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_job1 instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated " "Elaborating entity \"altsyncram_job1\" for hierarchy \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407778 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1014 1024 0 1 1 " "1014 out of 1024 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 1023 " "Addresses ranging from 10 to 1023 are not initialized" {  } { { "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1503490407790 ""}  } { { "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1503490407790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adderIF " "Elaborating entity \"adder\" for hierarchy \"adder:adderIF\"" {  } { { "../verilog/mips32TOP.v" "adderIF" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2IF1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2IF1\"" {  } { { "../verilog/mips32TOP.v" "mux2IF1" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:ifid " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:ifid\"" {  } { { "../verilog/mips32TOP.v" "ifid" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetection hazardDetection:hazardDetection " "Elaborating entity \"hazardDetection\" for hierarchy \"hazardDetection:hazardDetection\"" {  } { { "../verilog/mips32TOP.v" "hazardDetection" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unitControl unitControl:unitControl " "Elaborating entity \"unitControl\" for hierarchy \"unitControl:unitControl\"" {  } { { "../verilog/mips32TOP.v" "unitControl" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3ID3 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3ID3\"" {  } { { "../verilog/mips32TOP.v" "mux3ID3" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFile\"" {  } { { "../verilog/mips32TOP.v" "registerFile" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490407961 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerFile.v(24) " "Verilog HDL Always Construct warning at registerFile.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/registerFile.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1503490407973 "|mips32TOP|registerFile:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:compare " "Elaborating entity \"compare\" for hierarchy \"compare:compare\"" {  } { { "../verilog/mips32TOP.v" "compare" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 compare.v(12) " "Verilog HDL assignment warning at compare.v(12): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/compare.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408114 "|mips32TOP|compare:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signEx16 signEx16:signEx16 " "Elaborating entity \"signEx16\" for hierarchy \"signEx16:signEx16\"" {  } { { "../verilog/mips32TOP.v" "signEx16" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft shiftLeft:shiftLeft " "Elaborating entity \"shiftLeft\" for hierarchy \"shiftLeft:shiftLeft\"" {  } { { "../verilog/mips32TOP.v" "shiftLeft" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:idex " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:idex\"" {  } { { "../verilog/mips32TOP.v" "idex" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3EX3 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3EX3\"" {  } { { "../verilog/mips32TOP.v" "mux3EX3" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../verilog/mips32TOP.v" "alu" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl aluControl:aluControl " "Elaborating entity \"aluControl\" for hierarchy \"aluControl:aluControl\"" {  } { { "../verilog/mips32TOP.v" "aluControl" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:forwardUnit " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:forwardUnit\"" {  } { { "../verilog/mips32TOP.v" "forwardUnit" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:exmem " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:exmem\"" {  } { { "../verilog/mips32TOP.v" "exmem" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "../verilog/mips32TOP.v" "arbiter" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(28) " "Verilog HDL assignment warning at arbiter.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408252 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(29) " "Verilog HDL assignment warning at arbiter.v(29): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408252 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(31) " "Verilog HDL assignment warning at arbiter.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408253 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(32) " "Verilog HDL assignment warning at arbiter.v(32): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408253 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(33) " "Verilog HDL assignment warning at arbiter.v(33): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408253 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(34) " "Verilog HDL assignment warning at arbiter.v(34): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408253 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(35) " "Verilog HDL assignment warning at arbiter.v(35): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408253 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(36) " "Verilog HDL assignment warning at arbiter.v(36): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408254 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(37) " "Verilog HDL assignment warning at arbiter.v(37): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408254 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(41) " "Verilog HDL assignment warning at arbiter.v(41): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408254 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(42) " "Verilog HDL assignment warning at arbiter.v(42): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408254 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(44) " "Verilog HDL assignment warning at arbiter.v(44): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408255 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(45) " "Verilog HDL assignment warning at arbiter.v(45): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408255 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(47) " "Verilog HDL assignment warning at arbiter.v(47): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408255 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(48) " "Verilog HDL assignment warning at arbiter.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408255 "|mips32TOP|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart0 " "Elaborating entity \"uart\" for hierarchy \"uart:uart0\"" {  } { { "../verilog/mips32TOP.v" "uart0" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408272 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_busy uart.v(8) " "Output port \"tx_busy\" at uart.v(8) has no driver" {  } { { "../verilog/uart.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1503490408273 "|mips32TOP|uart:uart0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudRate uart:uart0\|baudRate:baudrate " "Elaborating entity \"baudRate\" for hierarchy \"uart:uart0\|baudRate:baudrate\"" {  } { { "../verilog/uart.v" "baudrate" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 baudRate.v(20) " "Verilog HDL assignment warning at baudRate.v(20): truncated value with size 5 to match size of target (4)" {  } { { "../verilog/baudRate.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408284 "|mips32TOP|uart:uart0|baudRate:baudrate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 baudRate.v(27) " "Verilog HDL assignment warning at baudRate.v(27): truncated value with size 9 to match size of target (8)" {  } { { "../verilog/baudRate.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503490408285 "|mips32TOP|uart:uart0|baudRate:baudrate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:uart0\|tx:transmiter " "Elaborating entity \"tx\" for hierarchy \"uart:uart0\|tx:transmiter\"" {  } { { "../verilog/uart.v" "transmiter" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:uart0\|rx:receiver " "Elaborating entity \"rx\" for hierarchy \"uart:uart0\|rx:receiver\"" {  } { { "../verilog/uart.v" "receiver" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2MEM1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2MEM1\"" {  } { { "../verilog/mips32TOP.v" "mux2MEM1" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signEx8 signEx8:signExMEM1 " "Elaborating entity \"signEx8\" for hierarchy \"signEx8:signExMEM1\"" {  } { { "../verilog/mips32TOP.v" "signExMEM1" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3MEM2 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3MEM2\"" {  } { { "../verilog/mips32TOP.v" "mux3MEM2" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem\"" {  } { { "../verilog/mips32TOP.v" "dataMem" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:dataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/dataMem.v" "altsyncram_component" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:dataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/dataMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:dataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:dataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoryInit/data.mif " "Parameter \"init_file\" = \"memoryInit/data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408491 ""}  } { { "../verilog/dataMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503490408491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ql1 " "Found entity 1: altsyncram_3ql1" {  } { { "db/altsyncram_3ql1.tdf" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_3ql1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490408576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490408576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ql1 dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated " "Elaborating entity \"altsyncram_3ql1\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408578 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16383 16384 0 1 1 " "16383 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 16383 " "Addresses ranging from 1 to 16383 are not initialized" {  } { { "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1503490408586 ""}  } { { "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1503490408586 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "12288 16384 /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif " "Memory depth (12288) in the design file differs from memory depth (16384) in the Memory Initialization File \"/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "../verilog/dataMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1503490408587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490408839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490408839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_3ql1.tdf" "decode3" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_3ql1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503490408921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503490408921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_3ql1.tdf" "mux2" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_3ql1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:memwb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:memwb\"" {  } { { "../verilog/mips32TOP.v" "memwb" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503490408986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[16\] " "Latch pc:pc\|prevPc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[16\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[16\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414754 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[17\] " "Latch pc:pc\|prevPc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[17\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[17\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414754 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[18\] " "Latch pc:pc\|prevPc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[18\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414754 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[19\] " "Latch pc:pc\|prevPc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[19\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414755 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[20\] " "Latch pc:pc\|prevPc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[20\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[20\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414755 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[21\] " "Latch pc:pc\|prevPc\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[21\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[21\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414755 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[22\] " "Latch pc:pc\|prevPc\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[22\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[22\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414755 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[23\] " "Latch pc:pc\|prevPc\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[23\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[23\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414755 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[24\] " "Latch pc:pc\|prevPc\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[24\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[24\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414755 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[25\] " "Latch pc:pc\|prevPc\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[25\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[25\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503490414756 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503490414756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[0\] GND " "Pin \"LEDM_C\[0\]\" is stuck at GND" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503490417143 "|mips32TOP|LEDM_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[1\] VCC " "Pin \"LEDM_C\[1\]\" is stuck at VCC" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503490417143 "|mips32TOP|LEDM_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[2\] VCC " "Pin \"LEDM_C\[2\]\" is stuck at VCC" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503490417143 "|mips32TOP|LEDM_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[3\] VCC " "Pin \"LEDM_C\[3\]\" is stuck at VCC" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503490417143 "|mips32TOP|LEDM_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[4\] VCC " "Pin \"LEDM_C\[4\]\" is stuck at VCC" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503490417143 "|mips32TOP|LEDM_C[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1503490417143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1503490417590 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1503490422508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/mip32.map.smsg " "Generated suppressed messages file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/mip32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1503490422696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503490423157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490423157 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[0\] " "No output dependent on input pin \"Switch\[0\]\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490423682 "|mips32TOP|Switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[1\] " "No output dependent on input pin \"Switch\[1\]\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490423682 "|mips32TOP|Switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[2\] " "No output dependent on input pin \"Switch\[2\]\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490423682 "|mips32TOP|Switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[3\] " "No output dependent on input pin \"Switch\[3\]\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503490423682 "|mips32TOP|Switch[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1503490423682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4573 " "Implemented 4573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503490423683 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503490423683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4454 " "Implemented 4454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503490423683 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1503490423683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503490423683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503490423720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 09:13:43 2017 " "Processing ended: Wed Aug 23 09:13:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503490423720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503490423720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503490423720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503490423720 ""}
