# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RSIC-16bit-project.srcs/sources_1/new/ALU.v" \
"../../../../RSIC-16bit-project.srcs/sources_1/new/Control_Unit.v" \
"../../../../RSIC-16bit-project.srcs/sources_1/new/Data_Memory.v" \
"../../../../RSIC-16bit-project.srcs/sources_1/new/Datapath_Unit.v" \
"../../../../RSIC-16bit-project.srcs/sources_1/new/GPR.v" \
"../../../../RSIC-16bit-project.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../RSIC-16bit-project.srcs/sources_1/new/Risc_16_bit.v" \
"../../../../RSIC-16bit-project.srcs/sources_1/new/alu_control.v" \
"../../../../RSIC-16bit-project.srcs/sim_1/new/Risc_16_bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
