// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv1DMac_new_1_HH_
#define _Conv1DMac_new_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "computeS1_mux_164DeQ_x_x_x_x.h"
#include "computeS1_mux_164DeQ.h"
#include "Conv1DMac_new_1_wVhK.h"
#include "Conv1DMac_new_1_wWhU.h"
#include "Conv1DMac_new_1_wXh4.h"
#include "Conv1DMac_new_1_wYie.h"

namespace ap_rtl {

struct Conv1DMac_new_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<32> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_signal< sc_lv<8> > ap_var_for_const0;
    sc_signal< sc_lv<8> > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const2;
    sc_signal< sc_lv<8> > ap_var_for_const3;
    sc_signal< sc_lv<8> > ap_var_for_const4;
    sc_signal< sc_lv<8> > ap_var_for_const5;
    sc_signal< sc_lv<8> > ap_var_for_const6;
    sc_signal< sc_lv<8> > ap_var_for_const7;
    sc_signal< sc_lv<8> > ap_var_for_const8;
    sc_signal< sc_lv<8> > ap_var_for_const9;
    sc_signal< sc_lv<8> > ap_var_for_const10;
    sc_signal< sc_lv<8> > ap_var_for_const11;
    sc_signal< sc_lv<8> > ap_var_for_const12;
    sc_signal< sc_lv<8> > ap_var_for_const13;
    sc_signal< sc_lv<8> > ap_var_for_const14;
    sc_signal< sc_lv<8> > ap_var_for_const15;
    sc_signal< sc_lv<8> > ap_var_for_const16;


    // Module declarations
    Conv1DMac_new_1(sc_module_name name);
    SC_HAS_PROCESS(Conv1DMac_new_1);

    ~Conv1DMac_new_1();

    sc_trace_file* mVcdFile;

    Conv1DMac_new_1_wVhK* weights5_m_weights_V_U;
    Conv1DMac_new_1_wWhU* weights5_m_weights_V_1_U;
    Conv1DMac_new_1_wXh4* weights5_m_weights_V_2_U;
    Conv1DMac_new_1_wYie* weights5_m_weights_V_3_U;
    computeS1_mux_164DeQ_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>* computeS1_mux_164DeQ_x_x_x_x_U127;
    computeS1_mux_164DeQ<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>* computeS1_mux_164DeQ_U128;
    computeS1_mux_164DeQ_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>* computeS1_mux_164DeQ_x_x_x_x_U129;
    computeS1_mux_164DeQ_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>* computeS1_mux_164DeQ_x_x_x_x_U130;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<10> > weights5_m_weights_V_address0;
    sc_signal< sc_logic > weights5_m_weights_V_ce0;
    sc_signal< sc_lv<5> > weights5_m_weights_V_q0;
    sc_signal< sc_lv<10> > weights5_m_weights_V_1_address0;
    sc_signal< sc_logic > weights5_m_weights_V_1_ce0;
    sc_signal< sc_lv<5> > weights5_m_weights_V_1_q0;
    sc_signal< sc_lv<10> > weights5_m_weights_V_2_address0;
    sc_signal< sc_logic > weights5_m_weights_V_2_ce0;
    sc_signal< sc_lv<5> > weights5_m_weights_V_2_q0;
    sc_signal< sc_lv<10> > weights5_m_weights_V_3_address0;
    sc_signal< sc_logic > weights5_m_weights_V_3_ce0;
    sc_signal< sc_lv<6> > weights5_m_weights_V_3_q0;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten7_reg_1121;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > tmp_100_reg_1163;
    sc_signal< sc_lv<1> > tmp_100_reg_1163_pp0_iter2_reg;
    sc_signal< sc_lv<19> > indvar_flatten7_reg_247;
    sc_signal< sc_lv<12> > indvar_flatten_reg_258;
    sc_signal< sc_lv<5> > nm_reg_269;
    sc_signal< sc_lv<7> > sf_reg_280;
    sc_signal< sc_lv<1> > exitcond_flatten7_fu_323_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten7_reg_1121_pp0_iter1_reg;
    sc_signal< sc_lv<19> > indvar_flatten_next7_fu_329_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > nm_t_mid2_fu_423_p3;
    sc_signal< sc_lv<4> > nm_t_mid2_reg_1130;
    sc_signal< sc_lv<4> > nm_t_mid2_reg_1130_pp0_iter1_reg;
    sc_signal< sc_lv<4> > nm_t_mid2_reg_1130_pp0_iter2_reg;
    sc_signal< sc_lv<5> > nm_mid2_fu_431_p3;
    sc_signal< sc_lv<1> > tmp_100_fu_457_p2;
    sc_signal< sc_lv<1> > tmp_100_reg_1163_pp0_iter1_reg;
    sc_signal< sc_lv<7> > sf_2_fu_463_p2;
    sc_signal< sc_lv<12> > indvar_flatten_next_fu_475_p3;
    sc_signal< sc_lv<8> > tmp_V_reg_1177;
    sc_signal< sc_lv<5> > weights5_m_weights_V_5_reg_1183;
    sc_signal< sc_lv<5> > weights5_m_weights_V_7_reg_1188;
    sc_signal< sc_lv<5> > weights5_m_weights_V_9_reg_1193;
    sc_signal< sc_lv<6> > weights5_m_weights_V_11_reg_1198;
    sc_signal< sc_lv<7> > tmp1_fu_572_p2;
    sc_signal< sc_lv<7> > tmp1_reg_1203;
    sc_signal< sc_lv<7> > tmp2_fu_661_p2;
    sc_signal< sc_lv<7> > tmp2_reg_1208;
    sc_signal< sc_lv<7> > tmp3_fu_750_p2;
    sc_signal< sc_lv<7> > tmp3_reg_1213;
    sc_signal< sc_lv<7> > tmp_161_reg_1218;
    sc_signal< sc_lv<1> > qb_assign_2_3_fu_825_p2;
    sc_signal< sc_lv<1> > qb_assign_2_3_reg_1223;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<64> > tmp_99_fu_449_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > macRegisters_0_V_5_fu_166;
    sc_signal< sc_lv<8> > macRegisters_0_V_fu_846_p2;
    sc_signal< sc_lv<8> > macRegisters_1_V_5_fu_170;
    sc_signal< sc_lv<8> > macRegisters_1_V_fu_855_p2;
    sc_signal< sc_lv<8> > macRegisters_2_V_5_fu_174;
    sc_signal< sc_lv<8> > macRegisters_2_V_fu_864_p2;
    sc_signal< sc_lv<8> > macRegisters_3_V_5_fu_178;
    sc_signal< sc_lv<8> > macRegisters_3_V_fu_882_p2;
    sc_signal< sc_lv<4> > tmp_fu_311_p1;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_335_p2;
    sc_signal< sc_lv<10> > tmp_96_fu_315_p3;
    sc_signal< sc_lv<1> > tmp_s_fu_371_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_365_p2;
    sc_signal< sc_lv<5> > nm_mid_fu_341_p3;
    sc_signal< sc_lv<1> > tmp_97_mid_fu_377_p2;
    sc_signal< sc_lv<1> > tmp_359_fu_389_p2;
    sc_signal< sc_lv<5> > nm_2_fu_383_p2;
    sc_signal< sc_lv<4> > tmp_647_fu_403_p1;
    sc_signal< sc_lv<10> > tmp_96_mid1_fu_407_p3;
    sc_signal< sc_lv<10> > tmp_96_mid_fu_349_p3;
    sc_signal< sc_lv<4> > nm_t_mid_fu_357_p3;
    sc_signal< sc_lv<7> > sf_mid2_fu_395_p3;
    sc_signal< sc_lv<10> > tmp_96_mid2_fu_415_p3;
    sc_signal< sc_lv<10> > sf_cast2_fu_439_p1;
    sc_signal< sc_lv<10> > tmp_98_fu_443_p2;
    sc_signal< sc_lv<12> > indvar_flatten_op_fu_469_p2;
    sc_signal< sc_lv<8> > p_Val2_s_fu_492_p0;
    sc_signal< sc_lv<13> > p_08_cast1_cast_fu_483_p1;
    sc_signal< sc_lv<5> > p_Val2_s_fu_492_p1;
    sc_signal< sc_lv<13> > p_Val2_s_fu_492_p2;
    sc_signal< sc_lv<6> > tmp_649_fu_506_p4;
    sc_signal< sc_lv<1> > tmp_651_fu_528_p1;
    sc_signal< sc_lv<1> > tmp_648_fu_498_p3;
    sc_signal< sc_lv<5> > tmp_143_fu_538_p4;
    sc_signal< sc_lv<1> > tmp_142_fu_532_p2;
    sc_signal< sc_lv<6> > tmp_144_fu_548_p3;
    sc_signal< sc_lv<1> > tmp_145_fu_556_p2;
    sc_signal< sc_lv<1> > tmp_650_fu_520_p3;
    sc_signal< sc_lv<1> > qb_assign_2_fu_562_p2;
    sc_signal< sc_lv<7> > p_Val2_cast_fu_516_p1;
    sc_signal< sc_lv<7> > tmp_146_cast_fu_568_p1;
    sc_signal< sc_lv<8> > p_Val2_1_fu_581_p0;
    sc_signal< sc_lv<5> > p_Val2_1_fu_581_p1;
    sc_signal< sc_lv<13> > p_Val2_1_fu_581_p2;
    sc_signal< sc_lv<6> > tmp_653_fu_595_p4;
    sc_signal< sc_lv<1> > tmp_655_fu_617_p1;
    sc_signal< sc_lv<1> > tmp_652_fu_587_p3;
    sc_signal< sc_lv<5> > tmp_149_fu_627_p4;
    sc_signal< sc_lv<1> > tmp_148_fu_621_p2;
    sc_signal< sc_lv<6> > tmp_150_fu_637_p3;
    sc_signal< sc_lv<1> > tmp_227_1_fu_645_p2;
    sc_signal< sc_lv<1> > tmp_654_fu_609_p3;
    sc_signal< sc_lv<1> > qb_assign_2_1_fu_651_p2;
    sc_signal< sc_lv<7> > p_Val2_81_1_cast_fu_605_p1;
    sc_signal< sc_lv<7> > tmp_228_1_cast_fu_657_p1;
    sc_signal< sc_lv<8> > p_Val2_2_fu_670_p0;
    sc_signal< sc_lv<5> > p_Val2_2_fu_670_p1;
    sc_signal< sc_lv<13> > p_Val2_2_fu_670_p2;
    sc_signal< sc_lv<6> > tmp_657_fu_684_p4;
    sc_signal< sc_lv<1> > tmp_659_fu_706_p1;
    sc_signal< sc_lv<1> > tmp_656_fu_676_p3;
    sc_signal< sc_lv<5> > tmp_153_fu_716_p4;
    sc_signal< sc_lv<1> > tmp_152_fu_710_p2;
    sc_signal< sc_lv<6> > tmp_154_fu_726_p3;
    sc_signal< sc_lv<1> > tmp_227_2_fu_734_p2;
    sc_signal< sc_lv<1> > tmp_658_fu_698_p3;
    sc_signal< sc_lv<1> > qb_assign_2_2_fu_740_p2;
    sc_signal< sc_lv<7> > p_Val2_81_2_cast_fu_694_p1;
    sc_signal< sc_lv<7> > tmp_228_2_cast_fu_746_p1;
    sc_signal< sc_lv<8> > p_Val2_3_fu_759_p0;
    sc_signal< sc_lv<6> > p_Val2_3_fu_759_p1;
    sc_signal< sc_lv<14> > p_Val2_3_fu_759_p2;
    sc_signal< sc_lv<1> > tmp_662_fu_791_p1;
    sc_signal< sc_lv<1> > tmp_660_fu_765_p3;
    sc_signal< sc_lv<5> > tmp_157_fu_801_p4;
    sc_signal< sc_lv<1> > tmp_156_fu_795_p2;
    sc_signal< sc_lv<6> > tmp_158_fu_811_p3;
    sc_signal< sc_lv<1> > tmp_227_3_fu_819_p2;
    sc_signal< sc_lv<1> > tmp_661_fu_783_p3;
    sc_signal< sc_lv<8> > tmp1_cast_fu_843_p1;
    sc_signal< sc_lv<8> > tmp2_cast_fu_852_p1;
    sc_signal< sc_lv<8> > tmp3_cast_fu_861_p1;
    sc_signal< sc_lv<8> > tmp_228_3_fu_873_p1;
    sc_signal< sc_lv<8> > tmp4_fu_876_p2;
    sc_signal< sc_lv<8> > tmp_162_fu_870_p1;
    sc_signal< sc_lv<8> > tmp_163_fu_908_p18;
    sc_signal< sc_lv<8> > tmp_164_fu_951_p18;
    sc_signal< sc_lv<8> > tmp_165_fu_994_p18;
    sc_signal< sc_lv<8> > tmp_166_fu_1037_p18;
    sc_signal< sc_lv<8> > p_Val2_22_3_fu_1074_p2;
    sc_signal< sc_lv<8> > p_Val2_22_2_fu_1031_p2;
    sc_signal< sc_lv<8> > p_Val2_22_1_fu_988_p2;
    sc_signal< sc_lv<8> > p_Val2_5_fu_945_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<19> ap_const_lv19_40000;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<12> ap_const_lv12_400;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<7> ap_const_lv7_3F;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<8> ap_const_lv8_F;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<8> ap_const_lv8_FD;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_A;
    static const sc_lv<8> ap_const_lv8_9;
    static const sc_lv<8> ap_const_lv8_11;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_FB;
    static const sc_lv<8> ap_const_lv8_F7;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const16();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond_flatten7_fu_323_p2();
    void thread_exitcond_flatten_fu_335_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_indvar_flatten_next7_fu_329_p2();
    void thread_indvar_flatten_next_fu_475_p3();
    void thread_indvar_flatten_op_fu_469_p2();
    void thread_internal_ap_ready();
    void thread_macRegisters_0_V_fu_846_p2();
    void thread_macRegisters_1_V_fu_855_p2();
    void thread_macRegisters_2_V_fu_864_p2();
    void thread_macRegisters_3_V_fu_882_p2();
    void thread_nm_2_fu_383_p2();
    void thread_nm_mid2_fu_431_p3();
    void thread_nm_mid_fu_341_p3();
    void thread_nm_t_mid2_fu_423_p3();
    void thread_nm_t_mid_fu_357_p3();
    void thread_not_exitcond_flatten_fu_365_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_08_cast1_cast_fu_483_p1();
    void thread_p_Val2_1_fu_581_p0();
    void thread_p_Val2_1_fu_581_p1();
    void thread_p_Val2_1_fu_581_p2();
    void thread_p_Val2_22_1_fu_988_p2();
    void thread_p_Val2_22_2_fu_1031_p2();
    void thread_p_Val2_22_3_fu_1074_p2();
    void thread_p_Val2_2_fu_670_p0();
    void thread_p_Val2_2_fu_670_p1();
    void thread_p_Val2_2_fu_670_p2();
    void thread_p_Val2_3_fu_759_p0();
    void thread_p_Val2_3_fu_759_p1();
    void thread_p_Val2_3_fu_759_p2();
    void thread_p_Val2_5_fu_945_p2();
    void thread_p_Val2_81_1_cast_fu_605_p1();
    void thread_p_Val2_81_2_cast_fu_694_p1();
    void thread_p_Val2_cast_fu_516_p1();
    void thread_p_Val2_s_fu_492_p0();
    void thread_p_Val2_s_fu_492_p1();
    void thread_p_Val2_s_fu_492_p2();
    void thread_qb_assign_2_1_fu_651_p2();
    void thread_qb_assign_2_2_fu_740_p2();
    void thread_qb_assign_2_3_fu_825_p2();
    void thread_qb_assign_2_fu_562_p2();
    void thread_real_start();
    void thread_sf_2_fu_463_p2();
    void thread_sf_cast2_fu_439_p1();
    void thread_sf_mid2_fu_395_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp1_cast_fu_843_p1();
    void thread_tmp1_fu_572_p2();
    void thread_tmp2_cast_fu_852_p1();
    void thread_tmp2_fu_661_p2();
    void thread_tmp3_cast_fu_861_p1();
    void thread_tmp3_fu_750_p2();
    void thread_tmp4_fu_876_p2();
    void thread_tmp_100_fu_457_p2();
    void thread_tmp_142_fu_532_p2();
    void thread_tmp_143_fu_538_p4();
    void thread_tmp_144_fu_548_p3();
    void thread_tmp_145_fu_556_p2();
    void thread_tmp_146_cast_fu_568_p1();
    void thread_tmp_148_fu_621_p2();
    void thread_tmp_149_fu_627_p4();
    void thread_tmp_150_fu_637_p3();
    void thread_tmp_152_fu_710_p2();
    void thread_tmp_153_fu_716_p4();
    void thread_tmp_154_fu_726_p3();
    void thread_tmp_156_fu_795_p2();
    void thread_tmp_157_fu_801_p4();
    void thread_tmp_158_fu_811_p3();
    void thread_tmp_162_fu_870_p1();
    void thread_tmp_227_1_fu_645_p2();
    void thread_tmp_227_2_fu_734_p2();
    void thread_tmp_227_3_fu_819_p2();
    void thread_tmp_228_1_cast_fu_657_p1();
    void thread_tmp_228_2_cast_fu_746_p1();
    void thread_tmp_228_3_fu_873_p1();
    void thread_tmp_359_fu_389_p2();
    void thread_tmp_647_fu_403_p1();
    void thread_tmp_648_fu_498_p3();
    void thread_tmp_649_fu_506_p4();
    void thread_tmp_650_fu_520_p3();
    void thread_tmp_651_fu_528_p1();
    void thread_tmp_652_fu_587_p3();
    void thread_tmp_653_fu_595_p4();
    void thread_tmp_654_fu_609_p3();
    void thread_tmp_655_fu_617_p1();
    void thread_tmp_656_fu_676_p3();
    void thread_tmp_657_fu_684_p4();
    void thread_tmp_658_fu_698_p3();
    void thread_tmp_659_fu_706_p1();
    void thread_tmp_660_fu_765_p3();
    void thread_tmp_661_fu_783_p3();
    void thread_tmp_662_fu_791_p1();
    void thread_tmp_96_fu_315_p3();
    void thread_tmp_96_mid1_fu_407_p3();
    void thread_tmp_96_mid2_fu_415_p3();
    void thread_tmp_96_mid_fu_349_p3();
    void thread_tmp_97_mid_fu_377_p2();
    void thread_tmp_98_fu_443_p2();
    void thread_tmp_99_fu_449_p1();
    void thread_tmp_fu_311_p1();
    void thread_tmp_s_fu_371_p2();
    void thread_weights5_m_weights_V_1_address0();
    void thread_weights5_m_weights_V_1_ce0();
    void thread_weights5_m_weights_V_2_address0();
    void thread_weights5_m_weights_V_2_ce0();
    void thread_weights5_m_weights_V_3_address0();
    void thread_weights5_m_weights_V_3_ce0();
    void thread_weights5_m_weights_V_address0();
    void thread_weights5_m_weights_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
