$date
	Fri Jan 16 18:53:41 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! SDA_bus $end
$upscope $end
$scope module tb $end
$var wire 1 " SCL_bus $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1"
1!
$end
#400
0!
#500
0"
#700
1"
#900
0"
#1000
1!
#1100
1"
#1300
0"
#1400
0!
#1500
1"
#1700
0"
#1900
1"
#2100
0"
#2300
1"
#2500
0"
#2700
1"
#2900
0"
#3100
1"
#3300
0"
#3500
1"
#3700
0"
#3900
1"
#4100
1!
0"
#4200
0!
#4300
1"
#4500
0"
#4600
1!
#4700
1"
#4900
0"
#5000
0!
#5100
1"
#5300
0"
#5400
1!
#5500
1"
#5700
0"
#5900
1"
#6100
0"
#6300
1"
#6500
0"
#6700
1"
#6900
0"
#7100
1"
#7300
0!
0"
#7500
1"
#7700
1!
0"
#7900
1"
#8100
0"
#8300
1"
#8500
0"
#8700
1"
#8900
0"
#9100
1"
#9300
0"
#9400
0!
#9500
1"
#9700
0"
#9800
1!
#9900
1"
#10100
0"
#10200
0!
#10300
1"
#10500
0"
#10600
1!
#10700
1"
#10900
0"
#11100
1"
#11300
0"
#11400
0!
#11500
1"
#11600
1!
#1000000
