{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525029104106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525029104107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 21:11:43 2018 " "Processing started: Sun Apr 29 21:11:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525029104107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029104107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029104107 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1525029106447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks/synthesis/clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks/synthesis/clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Found entity 1: clocks" {  } { { "clocks/synthesis/clocks.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/clocks/synthesis/clocks.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Synthesizer " "Found entity 1: DE2_115_Synthesizer" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_x2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_x2 " "Found entity 1: wave_gen_x2" {  } { { "v/wave_gen_x2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117721 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(53) " "Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117727 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(54) " "Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(55) " "Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(56) " "Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(57) " "Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(58) " "Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(59) " "Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(60) " "Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(61) " "Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(62) " "Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(63) " "Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(64) " "Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(65) " "Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(66) " "Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(67) " "Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(68) " "Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(69) " "Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(70) " "Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(71) " "Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(72) " "Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(73) " "Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_string.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_string " "Found entity 1: wave_gen_string" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117735 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(10) " "Verilog HDL Expression warning at wave_gen_square.v(10): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117741 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(11) " "Verilog HDL Expression warning at wave_gen_square.v(11): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117741 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(12) " "Verilog HDL Expression warning at wave_gen_square.v(12): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117741 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(13) " "Verilog HDL Expression warning at wave_gen_square.v(13): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(14) " "Verilog HDL Expression warning at wave_gen_square.v(14): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(15) " "Verilog HDL Expression warning at wave_gen_square.v(15): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(16) " "Verilog HDL Expression warning at wave_gen_square.v(16): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(17) " "Verilog HDL Expression warning at wave_gen_square.v(17): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(18) " "Verilog HDL Expression warning at wave_gen_square.v(18): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(19) " "Verilog HDL Expression warning at wave_gen_square.v(19): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(20) " "Verilog HDL Expression warning at wave_gen_square.v(20): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(21) " "Verilog HDL Expression warning at wave_gen_square.v(21): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(22) " "Verilog HDL Expression warning at wave_gen_square.v(22): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(23) " "Verilog HDL Expression warning at wave_gen_square.v(23): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(24) " "Verilog HDL Expression warning at wave_gen_square.v(24): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(25) " "Verilog HDL Expression warning at wave_gen_square.v(25): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(26) " "Verilog HDL Expression warning at wave_gen_square.v(26): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(27) " "Verilog HDL Expression warning at wave_gen_square.v(27): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(28) " "Verilog HDL Expression warning at wave_gen_square.v(28): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(29) " "Verilog HDL Expression warning at wave_gen_square.v(29): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(30) " "Verilog HDL Expression warning at wave_gen_square.v(30): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(31) " "Verilog HDL Expression warning at wave_gen_square.v(31): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(32) " "Verilog HDL Expression warning at wave_gen_square.v(32): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(33) " "Verilog HDL Expression warning at wave_gen_square.v(33): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(34) " "Verilog HDL Expression warning at wave_gen_square.v(34): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117743 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(35) " "Verilog HDL Expression warning at wave_gen_square.v(35): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117743 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(36) " "Verilog HDL Expression warning at wave_gen_square.v(36): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117743 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(37) " "Verilog HDL Expression warning at wave_gen_square.v(37): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117743 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(38) " "Verilog HDL Expression warning at wave_gen_square.v(38): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117743 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(39) " "Verilog HDL Expression warning at wave_gen_square.v(39): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117743 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(40) " "Verilog HDL Expression warning at wave_gen_square.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117743 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(41) " "Verilog HDL Expression warning at wave_gen_square.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_square.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_square " "Found entity 1: wave_gen_square" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117748 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(43) " "Verilog HDL Expression warning at wave_gen_sin.v(43): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117754 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(44) " "Verilog HDL Expression warning at wave_gen_sin.v(44): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117755 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(45) " "Verilog HDL Expression warning at wave_gen_sin.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117755 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(46) " "Verilog HDL Expression warning at wave_gen_sin.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117755 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(47) " "Verilog HDL Expression warning at wave_gen_sin.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117755 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(48) " "Verilog HDL Expression warning at wave_gen_sin.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117755 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(49) " "Verilog HDL Expression warning at wave_gen_sin.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117755 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(50) " "Verilog HDL Expression warning at wave_gen_sin.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117755 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(51) " "Verilog HDL Expression warning at wave_gen_sin.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117755 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(52) " "Verilog HDL Expression warning at wave_gen_sin.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(53) " "Verilog HDL Expression warning at wave_gen_sin.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(54) " "Verilog HDL Expression warning at wave_gen_sin.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(55) " "Verilog HDL Expression warning at wave_gen_sin.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(56) " "Verilog HDL Expression warning at wave_gen_sin.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(57) " "Verilog HDL Expression warning at wave_gen_sin.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(58) " "Verilog HDL Expression warning at wave_gen_sin.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(59) " "Verilog HDL Expression warning at wave_gen_sin.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(60) " "Verilog HDL Expression warning at wave_gen_sin.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(61) " "Verilog HDL Expression warning at wave_gen_sin.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(62) " "Verilog HDL Expression warning at wave_gen_sin.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(63) " "Verilog HDL Expression warning at wave_gen_sin.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(64) " "Verilog HDL Expression warning at wave_gen_sin.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(65) " "Verilog HDL Expression warning at wave_gen_sin.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(66) " "Verilog HDL Expression warning at wave_gen_sin.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(67) " "Verilog HDL Expression warning at wave_gen_sin.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(68) " "Verilog HDL Expression warning at wave_gen_sin.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(69) " "Verilog HDL Expression warning at wave_gen_sin.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(70) " "Verilog HDL Expression warning at wave_gen_sin.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(71) " "Verilog HDL Expression warning at wave_gen_sin.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117756 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(72) " "Verilog HDL Expression warning at wave_gen_sin.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117757 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(73) " "Verilog HDL Expression warning at wave_gen_sin.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_sin " "Found entity 1: wave_gen_sin" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_sin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117761 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(10) " "Verilog HDL Expression warning at wave_gen_ramp.v(10): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117767 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(11) " "Verilog HDL Expression warning at wave_gen_ramp.v(11): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117767 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(12) " "Verilog HDL Expression warning at wave_gen_ramp.v(12): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117767 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(13) " "Verilog HDL Expression warning at wave_gen_ramp.v(13): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(14) " "Verilog HDL Expression warning at wave_gen_ramp.v(14): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(15) " "Verilog HDL Expression warning at wave_gen_ramp.v(15): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(16) " "Verilog HDL Expression warning at wave_gen_ramp.v(16): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(17) " "Verilog HDL Expression warning at wave_gen_ramp.v(17): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(18) " "Verilog HDL Expression warning at wave_gen_ramp.v(18): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(19) " "Verilog HDL Expression warning at wave_gen_ramp.v(19): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(20) " "Verilog HDL Expression warning at wave_gen_ramp.v(20): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(21) " "Verilog HDL Expression warning at wave_gen_ramp.v(21): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(22) " "Verilog HDL Expression warning at wave_gen_ramp.v(22): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(23) " "Verilog HDL Expression warning at wave_gen_ramp.v(23): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(24) " "Verilog HDL Expression warning at wave_gen_ramp.v(24): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(25) " "Verilog HDL Expression warning at wave_gen_ramp.v(25): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(26) " "Verilog HDL Expression warning at wave_gen_ramp.v(26): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(27) " "Verilog HDL Expression warning at wave_gen_ramp.v(27): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(28) " "Verilog HDL Expression warning at wave_gen_ramp.v(28): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(29) " "Verilog HDL Expression warning at wave_gen_ramp.v(29): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(30) " "Verilog HDL Expression warning at wave_gen_ramp.v(30): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(31) " "Verilog HDL Expression warning at wave_gen_ramp.v(31): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(32) " "Verilog HDL Expression warning at wave_gen_ramp.v(32): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(33) " "Verilog HDL Expression warning at wave_gen_ramp.v(33): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(34) " "Verilog HDL Expression warning at wave_gen_ramp.v(34): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(35) " "Verilog HDL Expression warning at wave_gen_ramp.v(35): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(36) " "Verilog HDL Expression warning at wave_gen_ramp.v(36): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(37) " "Verilog HDL Expression warning at wave_gen_ramp.v(37): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(38) " "Verilog HDL Expression warning at wave_gen_ramp.v(38): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(39) " "Verilog HDL Expression warning at wave_gen_ramp.v(39): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(40) " "Verilog HDL Expression warning at wave_gen_ramp.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(41) " "Verilog HDL Expression warning at wave_gen_ramp.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_ramp.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_ramp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramp_wave_gen " "Found entity 1: ramp_wave_gen" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_ramp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117775 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(40) " "Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117780 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(41) " "Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(42) " "Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(43) " "Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(44) " "Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(45) " "Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(46) " "Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(47) " "Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(48) " "Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(49) " "Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(50) " "Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(51) " "Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(52) " "Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(53) " "Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(54) " "Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(55) " "Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(56) " "Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(57) " "Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(58) " "Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(59) " "Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(60) " "Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(61) " "Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(62) " "Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(63) " "Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(64) " "Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(65) " "Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(66) " "Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(67) " "Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(68) " "Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(69) " "Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(70) " "Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(71) " "Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(72) " "Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525029117782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_brass.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_brass.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_brass " "Found entity 1: wave_gen_brass" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/staff.v 1 1 " "Found 1 design units, including 1 entities, in source file v/staff.v" { { "Info" "ISGN_ENTITY_NAME" "1 staff " "Found entity 1: staff" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "v/ps2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "v/LCD_TEST.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "v/LCD_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound4.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound4 " "Found entity 1: demo_sound4" {  } { { "v/demo_sound4.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound3.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound3 " "Found entity 1: demo_sound3" {  } { { "v/demo_sound3.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound2 " "Found entity 1: demo_sound2" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound1 " "Found entity 1: demo_sound1" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/debug_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/debug_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBUG_TEST " "Found entity 1: DeBUG_TEST" {  } { { "v/DeBUG_TEST.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/DeBUG_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029117998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029117998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/de2_115_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC " "Found entity 1: DE2_115_SOPC" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_irq_mapper " "Found entity 1: DE2_115_SOPC_irq_mapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118077 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118153 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525029118176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525029118177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118182 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_003 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525029118187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525029118188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118194 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525029118198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525029118199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118205 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525029118209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525029118210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118215 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/testci_component.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/testci_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 testci_component " "Found entity 1: testci_component" {  } { { "DE2_115_SOPC/synthesis/submodules/testci_component.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/testci_component.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/testci_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/testci_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 testci_custom_instruction " "Found entity 1: testci_custom_instruction" {  } { { "DE2_115_SOPC/synthesis/submodules/testci_custom_instruction.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/testci_custom_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_pio_led " "Found entity 1: DE2_115_SOPC_pio_led" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_onchip_memory2 " "Found entity 1: DE2_115_SOPC_onchip_memory2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118368 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118368 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118368 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118368 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_jtag_uart " "Found entity 5: DE2_115_SOPC_jtag_uart" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu " "Found entity 1: DE2_115_SOPC_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029118378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029118378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_ic_data_module " "Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_cpu_cpu_ic_tag_module " "Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_cpu_cpu_bht_module " "Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_cpu_cpu_register_bank_a_module " "Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_cpu_cpu_register_bank_b_module " "Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_cpu_cpu_dc_tag_module " "Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_cpu_cpu_dc_data_module " "Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_cpu_cpu_dc_victim_module " "Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_115_SOPC_cpu_cpu_nios2_oci_debug " "Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SOPC_cpu_cpu_nios2_oci_break " "Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk " "Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk " "Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SOPC_cpu_cpu_nios2_oci_itrace " "Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode " "Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace " "Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo " "Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_115_SOPC_cpu_cpu_nios2_oci_pib " "Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_115_SOPC_cpu_cpu_nios2_oci_im " "Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_115_SOPC_cpu_cpu_nios2_performance_monitors " "Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_115_SOPC_cpu_cpu_nios2_avalon_reg " "Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module " "Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE2_115_SOPC_cpu_cpu_nios2_ocimem " "Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE2_115_SOPC_cpu_cpu_nios2_oci " "Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE2_115_SOPC_cpu_cpu " "Found entity 27: DE2_115_SOPC_cpu_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_sysclk " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_tck " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_wrapper " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_mult_cell " "Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_test_bench " "Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-behav " "Found design unit 1: DeBounce-behav" {  } { { "debounce.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119875 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debounce.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_processor " "Found entity 1: wb_processor" {  } { { "wb_processor.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_package " "Found design unit 1: wb_cpu_package" {  } { { "wb_cpu_package.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_package.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_regfile-regfile_arch " "Found design unit 1: wb_cpu_regfile-regfile_arch" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_regfile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119892 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_regfile " "Found entity 1: wb_cpu_regfile" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_regfile.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_alu-alu_arch " "Found design unit 1: wb_cpu_alu-alu_arch" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119897 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_alu " "Found entity 1: wb_cpu_alu" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_control-control_arch " "Found design unit 1: wb_cpu_control-control_arch" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119903 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_control " "Found entity 1: wb_cpu_control" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_io-io_arch " "Found design unit 1: wb_cpu_io-io_arch" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_io.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119909 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_io " "Found entity 1: wb_cpu_io" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_io.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_mem-mem_arch " "Found design unit 1: wb_cpu_mem-mem_arch" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_mem.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119915 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_mem " "Found entity 1: wb_cpu_mem" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_mem.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_programcounter-programcounter_arch " "Found design unit 1: wb_cpu_programcounter-programcounter_arch" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_programcounter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119921 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_programcounter " "Found entity 1: wb_cpu_programcounter" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_cpu_programcounter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_fsm-fsm_arch " "Found design unit 1: mul_fsm-fsm_arch" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/mul_fsm.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119927 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_fsm " "Found entity 1: mul_fsm" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/mul_fsm.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119933 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119939 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029119939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029119939 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525029120650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_Synthesizer DE2_115_Synthesizer:inst14 " "Elaborating entity \"DE2_115_Synthesizer\" for hierarchy \"DE2_115_Synthesizer:inst14\"" {  } { { "Lab7.bdf" "inst14" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -136 536 792 360 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120663 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] DE2_115_Synthesizer.v(57) " "Output port \"LEDR\[17..10\]\" at DE2_115_Synthesizer.v(57) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525029120667 "|Lab7|DE2_115_Synthesizer:inst14"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..0\] DE2_115_Synthesizer.v(57) " "Output port \"LEDR\[5..0\]\" at DE2_115_Synthesizer.v(57) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525029120668 "|Lab7|DE2_115_Synthesizer:inst14"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_115_Synthesizer.v(107) " "Bidirectional port \"AUD_DACLRCK\" at DE2_115_Synthesizer.v(107) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 107 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120668 "|Lab7|DE2_115_Synthesizer:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\"" {  } { { "DE2_115_Synthesizer.v" "keyboard" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HOST_ACK ps2_keyboard.v(57) " "Verilog HDL or VHDL warning at ps2_keyboard.v(57): object \"HOST_ACK\" assigned a value but never read" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029120683 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ps2_keyboard.v(23) " "Verilog HDL assignment warning at ps2_keyboard.v(23): truncated value with size 32 to match size of target (11)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120683 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(30) " "Verilog HDL assignment warning at ps2_keyboard.v(30): truncated value with size 32 to match size of target (1)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120684 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(57) " "Verilog HDL assignment warning at ps2_keyboard.v(57): truncated value with size 32 to match size of target (1)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120684 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(74) " "Verilog HDL assignment warning at ps2_keyboard.v(74): truncated value with size 32 to match size of target (1)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120684 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(98) " "Verilog HDL assignment warning at ps2_keyboard.v(98): truncated value with size 32 to match size of target (1)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120685 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2_keyboard.v(150) " "Verilog HDL assignment warning at ps2_keyboard.v(150): truncated value with size 32 to match size of target (9)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120685 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_keyboard.v(172) " "Verilog HDL assignment warning at ps2_keyboard.v(172): truncated value with size 32 to match size of target (8)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120686 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 DE2_115_Synthesizer:inst14\|SEG7_LUT_8:u0 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"DE2_115_Synthesizer:inst14\|SEG7_LUT_8:u0\"" {  } { { "DE2_115_Synthesizer.v" "u0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT DE2_115_Synthesizer:inst14\|SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"DE2_115_Synthesizer:inst14\|SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_8.v" "u0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\"" {  } { { "DE2_115_Synthesizer.v" "u7" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(58) " "Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_AV_Config.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120738 "|Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(111) " "Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_AV_Config.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120739 "|Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "v/I2C_AV_Config.v" "u0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_AV_Config.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120760 "|Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120760 "|Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029120760 "|Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\"" {  } { { "DE2_115_Synthesizer.v" "u1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029120930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component " "Instantiated megafunction \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029120930 ""}  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029120930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dul2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dul2 " "Found entity 1: altpll_dul2" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altpll_dul2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029121014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dul2 DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated " "Elaborating entity \"altpll_dul2\" for hierarchy \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound1 DE2_115_Synthesizer:inst14\|demo_sound1:dd1 " "Elaborating entity \"demo_sound1\" for hierarchy \"DE2_115_Synthesizer:inst14\|demo_sound1:dd1\"" {  } { { "DE2_115_Synthesizer.v" "dd1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(26) " "Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121053 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(27) " "Verilog HDL assignment warning at demo_sound1.v(27): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121053 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(28) " "Verilog HDL assignment warning at demo_sound1.v(28): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121053 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(29) " "Verilog HDL assignment warning at demo_sound1.v(29): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121053 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(30) " "Verilog HDL assignment warning at demo_sound1.v(30): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121055 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(50) " "Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121056 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound1.v(63) " "Verilog HDL Case Statement warning at demo_sound1.v(63): incomplete case statement has no default case item" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525029121057 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound1.v(62) " "Verilog HDL Always Construct warning at demo_sound1.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525029121058 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(131) " "Verilog HDL assignment warning at demo_sound1.v(131): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121058 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound1.v(62) " "Inferred latch for \"TT\[0\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121061 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound1.v(62) " "Inferred latch for \"TT\[1\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121061 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound1.v(62) " "Inferred latch for \"TT\[2\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121061 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound1.v(62) " "Inferred latch for \"TT\[3\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121061 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound1.v(62) " "Inferred latch for \"TT\[4\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121061 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound1.v(62) " "Inferred latch for \"TT\[5\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121061 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound1.v(62) " "Inferred latch for \"TT\[6\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121061 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound1.v(62) " "Inferred latch for \"TT\[7\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121061 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound2 DE2_115_Synthesizer:inst14\|demo_sound2:dd2 " "Elaborating entity \"demo_sound2\" for hierarchy \"DE2_115_Synthesizer:inst14\|demo_sound2:dd2\"" {  } { { "DE2_115_Synthesizer.v" "dd2" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(26) " "Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121084 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(27) " "Verilog HDL assignment warning at demo_sound2.v(27): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121084 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(28) " "Verilog HDL assignment warning at demo_sound2.v(28): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121084 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(29) " "Verilog HDL assignment warning at demo_sound2.v(29): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121085 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(30) " "Verilog HDL assignment warning at demo_sound2.v(30): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121085 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(50) " "Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121086 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound2.v(63) " "Verilog HDL Case Statement warning at demo_sound2.v(63): incomplete case statement has no default case item" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525029121088 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound2.v(62) " "Verilog HDL Always Construct warning at demo_sound2.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525029121089 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(130) " "Verilog HDL assignment warning at demo_sound2.v(130): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121089 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound2.v(62) " "Inferred latch for \"TT\[0\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121091 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound2.v(62) " "Inferred latch for \"TT\[1\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121092 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound2.v(62) " "Inferred latch for \"TT\[2\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121092 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound2.v(62) " "Inferred latch for \"TT\[3\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121092 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound2.v(62) " "Inferred latch for \"TT\[4\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121092 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound2.v(62) " "Inferred latch for \"TT\[5\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121092 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound2.v(62) " "Inferred latch for \"TT\[6\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121092 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound2.v(62) " "Inferred latch for \"TT\[7\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029121092 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staff DE2_115_Synthesizer:inst14\|staff:st1 " "Elaborating entity \"staff\" for hierarchy \"DE2_115_Synthesizer:inst14\|staff:st1\"" {  } { { "DE2_115_Synthesizer.v" "st1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_2_tr staff.v(35) " "Verilog HDL or VHDL warning at staff.v(35): object \"H_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_3_tr staff.v(36) " "Verilog HDL or VHDL warning at staff.v(36): object \"H_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_4_tr staff.v(37) " "Verilog HDL or VHDL warning at staff.v(37): object \"H_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_5_tr staff.v(38) " "Verilog HDL or VHDL warning at staff.v(38): object \"H_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hu4_tr staff.v(39) " "Verilog HDL or VHDL warning at staff.v(39): object \"Hu4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hu2_tr staff.v(40) " "Verilog HDL or VHDL warning at staff.v(40): object \"Hu2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2_2_tr staff.v(87) " "Verilog HDL or VHDL warning at staff.v(87): object \"H2_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2_3_tr staff.v(88) " "Verilog HDL or VHDL warning at staff.v(88): object \"H2_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2_4_tr staff.v(89) " "Verilog HDL or VHDL warning at staff.v(89): object \"H2_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2_5_tr staff.v(90) " "Verilog HDL or VHDL warning at staff.v(90): object \"H2_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2u4_tr staff.v(91) " "Verilog HDL or VHDL warning at staff.v(91): object \"H2u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2u2_tr staff.v(92) " "Verilog HDL or VHDL warning at staff.v(92): object \"H2u2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3_2_tr staff.v(139) " "Verilog HDL or VHDL warning at staff.v(139): object \"H3_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3_3_tr staff.v(140) " "Verilog HDL or VHDL warning at staff.v(140): object \"H3_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3_4_tr staff.v(141) " "Verilog HDL or VHDL warning at staff.v(141): object \"H3_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3_5_tr staff.v(142) " "Verilog HDL or VHDL warning at staff.v(142): object \"H3_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3u4_tr staff.v(143) " "Verilog HDL or VHDL warning at staff.v(143): object \"H3u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121116 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3u2_tr staff.v(144) " "Verilog HDL or VHDL warning at staff.v(144): object \"H3u2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4_5_tr staff.v(180) " "Verilog HDL or VHDL warning at staff.v(180): object \"L4_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4_6_tr staff.v(181) " "Verilog HDL or VHDL warning at staff.v(181): object \"L4_6_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4_7_tr staff.v(182) " "Verilog HDL or VHDL warning at staff.v(182): object \"L4_7_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_1_tr staff.v(183) " "Verilog HDL or VHDL warning at staff.v(183): object \"M4_1_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_2_tr staff.v(184) " "Verilog HDL or VHDL warning at staff.v(184): object \"M4_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_3_tr staff.v(185) " "Verilog HDL or VHDL warning at staff.v(185): object \"M4_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_4_tr staff.v(186) " "Verilog HDL or VHDL warning at staff.v(186): object \"M4_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_5_tr staff.v(187) " "Verilog HDL or VHDL warning at staff.v(187): object \"M4_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_6_tr staff.v(188) " "Verilog HDL or VHDL warning at staff.v(188): object \"M4_6_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_7_tr staff.v(189) " "Verilog HDL or VHDL warning at staff.v(189): object \"M4_7_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_1_tr staff.v(190) " "Verilog HDL or VHDL warning at staff.v(190): object \"H4_1_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_2_tr staff.v(191) " "Verilog HDL or VHDL warning at staff.v(191): object \"H4_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_3_tr staff.v(192) " "Verilog HDL or VHDL warning at staff.v(192): object \"H4_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_4_tr staff.v(193) " "Verilog HDL or VHDL warning at staff.v(193): object \"H4_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_5_tr staff.v(194) " "Verilog HDL or VHDL warning at staff.v(194): object \"H4_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4u4_tr staff.v(195) " "Verilog HDL or VHDL warning at staff.v(195): object \"H4u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4u2_tr staff.v(196) " "Verilog HDL or VHDL warning at staff.v(196): object \"H4u2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4u1_tr staff.v(197) " "Verilog HDL or VHDL warning at staff.v(197): object \"H4u1_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u6_tr staff.v(198) " "Verilog HDL or VHDL warning at staff.v(198): object \"M4u6_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u5_tr staff.v(199) " "Verilog HDL or VHDL warning at staff.v(199): object \"M4u5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121117 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u4_tr staff.v(200) " "Verilog HDL or VHDL warning at staff.v(200): object \"M4u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u2_tr staff.v(201) " "Verilog HDL or VHDL warning at staff.v(201): object \"M4u2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u1_tr staff.v(202) " "Verilog HDL or VHDL warning at staff.v(202): object \"M4u1_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4u6_tr staff.v(203) " "Verilog HDL or VHDL warning at staff.v(203): object \"L4u6_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4u5_tr staff.v(204) " "Verilog HDL or VHDL warning at staff.v(204): object \"L4u5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4u4_tr staff.v(205) " "Verilog HDL or VHDL warning at staff.v(205): object \"L4u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(18) " "Verilog HDL assignment warning at staff.v(18): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(19) " "Verilog HDL assignment warning at staff.v(19): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(20) " "Verilog HDL assignment warning at staff.v(20): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(21) " "Verilog HDL assignment warning at staff.v(21): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(24) " "Verilog HDL assignment warning at staff.v(24): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(25) " "Verilog HDL assignment warning at staff.v(25): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121118 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(26) " "Verilog HDL assignment warning at staff.v(26): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121119 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(27) " "Verilog HDL assignment warning at staff.v(27): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121119 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(28) " "Verilog HDL assignment warning at staff.v(28): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121119 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(29) " "Verilog HDL assignment warning at staff.v(29): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121119 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(30) " "Verilog HDL assignment warning at staff.v(30): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121119 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(31) " "Verilog HDL assignment warning at staff.v(31): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121119 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(32) " "Verilog HDL assignment warning at staff.v(32): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121119 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(33) " "Verilog HDL assignment warning at staff.v(33): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121119 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(34) " "Verilog HDL assignment warning at staff.v(34): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121119 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(41) " "Verilog HDL assignment warning at staff.v(41): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121120 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(42) " "Verilog HDL assignment warning at staff.v(42): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121120 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(43) " "Verilog HDL assignment warning at staff.v(43): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121120 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(44) " "Verilog HDL assignment warning at staff.v(44): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121120 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(45) " "Verilog HDL assignment warning at staff.v(45): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121120 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(46) " "Verilog HDL assignment warning at staff.v(46): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121120 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(47) " "Verilog HDL assignment warning at staff.v(47): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121120 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(48) " "Verilog HDL assignment warning at staff.v(48): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121120 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(49) " "Verilog HDL assignment warning at staff.v(49): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121121 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(51) " "Verilog HDL assignment warning at staff.v(51): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121121 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(76) " "Verilog HDL assignment warning at staff.v(76): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(77) " "Verilog HDL assignment warning at staff.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(78) " "Verilog HDL assignment warning at staff.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(79) " "Verilog HDL assignment warning at staff.v(79): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(80) " "Verilog HDL assignment warning at staff.v(80): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(81) " "Verilog HDL assignment warning at staff.v(81): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(82) " "Verilog HDL assignment warning at staff.v(82): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(83) " "Verilog HDL assignment warning at staff.v(83): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(84) " "Verilog HDL assignment warning at staff.v(84): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(85) " "Verilog HDL assignment warning at staff.v(85): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121122 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(86) " "Verilog HDL assignment warning at staff.v(86): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121123 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(93) " "Verilog HDL assignment warning at staff.v(93): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121123 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(94) " "Verilog HDL assignment warning at staff.v(94): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121123 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(95) " "Verilog HDL assignment warning at staff.v(95): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121123 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(96) " "Verilog HDL assignment warning at staff.v(96): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121123 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(97) " "Verilog HDL assignment warning at staff.v(97): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121123 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(98) " "Verilog HDL assignment warning at staff.v(98): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121123 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(99) " "Verilog HDL assignment warning at staff.v(99): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121123 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(100) " "Verilog HDL assignment warning at staff.v(100): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121123 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(101) " "Verilog HDL assignment warning at staff.v(101): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121124 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(103) " "Verilog HDL assignment warning at staff.v(103): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121124 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(128) " "Verilog HDL assignment warning at staff.v(128): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121124 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(129) " "Verilog HDL assignment warning at staff.v(129): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121124 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(130) " "Verilog HDL assignment warning at staff.v(130): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121124 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(131) " "Verilog HDL assignment warning at staff.v(131): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(132) " "Verilog HDL assignment warning at staff.v(132): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(133) " "Verilog HDL assignment warning at staff.v(133): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(134) " "Verilog HDL assignment warning at staff.v(134): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(135) " "Verilog HDL assignment warning at staff.v(135): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(136) " "Verilog HDL assignment warning at staff.v(136): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(137) " "Verilog HDL assignment warning at staff.v(137): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(138) " "Verilog HDL assignment warning at staff.v(138): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(145) " "Verilog HDL assignment warning at staff.v(145): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(146) " "Verilog HDL assignment warning at staff.v(146): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121125 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(147) " "Verilog HDL assignment warning at staff.v(147): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121126 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(148) " "Verilog HDL assignment warning at staff.v(148): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121126 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(149) " "Verilog HDL assignment warning at staff.v(149): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121126 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(150) " "Verilog HDL assignment warning at staff.v(150): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121126 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(151) " "Verilog HDL assignment warning at staff.v(151): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121126 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(152) " "Verilog HDL assignment warning at staff.v(152): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121126 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(153) " "Verilog HDL assignment warning at staff.v(153): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121126 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(155) " "Verilog HDL assignment warning at staff.v(155): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121126 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(180) " "Verilog HDL assignment warning at staff.v(180): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(181) " "Verilog HDL assignment warning at staff.v(181): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(182) " "Verilog HDL assignment warning at staff.v(182): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(183) " "Verilog HDL assignment warning at staff.v(183): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(184) " "Verilog HDL assignment warning at staff.v(184): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(185) " "Verilog HDL assignment warning at staff.v(185): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(186) " "Verilog HDL assignment warning at staff.v(186): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(187) " "Verilog HDL assignment warning at staff.v(187): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(188) " "Verilog HDL assignment warning at staff.v(188): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(189) " "Verilog HDL assignment warning at staff.v(189): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(190) " "Verilog HDL assignment warning at staff.v(190): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121127 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(197) " "Verilog HDL assignment warning at staff.v(197): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121128 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(198) " "Verilog HDL assignment warning at staff.v(198): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121128 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(199) " "Verilog HDL assignment warning at staff.v(199): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121128 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(200) " "Verilog HDL assignment warning at staff.v(200): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121128 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(201) " "Verilog HDL assignment warning at staff.v(201): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121128 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(202) " "Verilog HDL assignment warning at staff.v(202): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121128 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(203) " "Verilog HDL assignment warning at staff.v(203): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121128 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(204) " "Verilog HDL assignment warning at staff.v(204): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121128 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(205) " "Verilog HDL assignment warning at staff.v(205): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121128 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(207) " "Verilog HDL assignment warning at staff.v(207): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/staff.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121129 "|Lab7|DE2_115_Synthesizer:inst14|staff:st1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec DE2_115_Synthesizer:inst14\|adio_codec:ad1 " "Elaborating entity \"adio_codec\" for hierarchy \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\"" {  } { { "DE2_115_Synthesizer.v" "ad1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(63) " "Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121152 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(88) " "Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121152 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(96) " "Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121152 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(104) " "Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121153 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(117) " "Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121153 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(144) " "Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121154 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adio_codec.v(146) " "Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121154 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(187) " "Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121156 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(188) " "Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121156 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(189) " "Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121156 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(190) " "Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121156 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(191) " "Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121156 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(192) " "Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121156 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(193) " "Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121156 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(194) " "Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121157 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_string DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r1 " "Elaborating entity \"wave_gen_string\" for hierarchy \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r1\"" {  } { { "v/adio_codec.v" "r1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_brass DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s1 " "Elaborating entity \"wave_gen_brass\" for hierarchy \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s1\"" {  } { { "v/adio_codec.v" "s1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST DE2_115_Synthesizer:inst14\|LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"DE2_115_Synthesizer:inst14\|LCD_TEST:u5\"" {  } { { "DE2_115_Synthesizer.v" "u5" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(57) " "Verilog HDL assignment warning at LCD_TEST.v(57): truncated value with size 32 to match size of target (18)" {  } { { "v/LCD_TEST.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/LCD_TEST.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121210 "|Lab7|DE2_115_Synthesizer:inst14|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(65) " "Verilog HDL assignment warning at LCD_TEST.v(65): truncated value with size 32 to match size of target (6)" {  } { { "v/LCD_TEST.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/LCD_TEST.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121210 "|Lab7|DE2_115_Synthesizer:inst14|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller DE2_115_Synthesizer:inst14\|LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"DE2_115_Synthesizer:inst14\|LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "v/LCD_TEST.v" "u0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/LCD_TEST.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "v/LCD_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029121229 "|Lab7|DE2_115_Synthesizer:inst14|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC DE2_115_SOPC:inst12 " "Elaborating entity \"DE2_115_SOPC\" for hierarchy \"DE2_115_SOPC:inst12\"" {  } { { "Lab7.bdf" "inst12" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -472 336 848 -288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu " "Elaborating entity \"DE2_115_SOPC_cpu\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu " "Elaborating entity \"DE2_115_SOPC_cpu_cpu\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "cpu" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_test_bench DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_test_bench:the_DE2_115_SOPC_cpu_cpu_test_bench " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_test_bench\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_test_bench:the_DE2_115_SOPC_cpu_cpu_test_bench\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_test_bench" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 6033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_ic_data_module DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_ic_data_module\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_ic_data" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029121838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122029 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029122029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029122126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029122126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_ic_tag_module DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_ic_tag_module\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_ic_tag" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122278 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029122278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_dad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029122372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029122372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_bht_module DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_bht_module\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_bht" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122507 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029122507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029122601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029122601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_register_bank_a_module DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_register_bank_a_module\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_register_bank_a" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 8264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029122737 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029122737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029122833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029122833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_register_bank_b_module DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_register_bank_b_module\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_register_bank_b" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 8282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029122930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_mult_cell DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_mult_cell\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_mult_cell" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 8867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123100 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029123100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029123184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029123184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029123444 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029123444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029123713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124044 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124203 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124343 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029124565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125855 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029125983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029126093 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029126106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_dc_tag_module DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_dc_tag_module\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_dc_tag" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 9289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029130868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029130902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029130915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029130916 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029130916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_lic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029131007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029131007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_dc_data_module DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_dc_data_module\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_dc_data" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 9355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131148 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029131148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029131242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029131242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_dc_victim_module DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_dc_victim_module\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_dc_victim" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 9467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131389 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029131389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029131485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029131485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 10275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_debug DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029131745 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029131745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_break DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_break\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_break" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_itrace DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029131985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_pib DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_im DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_im\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_im" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_avalon_reg DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_ocimem DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_ocimem\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_ocimem" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_ociram_sp_ram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029132685 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029132685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029132780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029132780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_debug_slave_wrapper DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_debug_slave_tck DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_debug_slave_tck\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE2_115_SOPC_cpu_cpu_debug_slave_tck" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_debug_slave_sysclk DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029132968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "DE2_115_SOPC_cpu_cpu_debug_slave_phy" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133124 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029133124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133139 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE2_115_SOPC_jtag_uart\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "jtag_uart" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_w DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_w" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "wfifo" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029133896 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029133896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029133984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029133984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029133996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029134051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029134051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029134064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029134117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029134117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029134136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029134219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029134219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029134251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029134341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029134341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029134359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029134449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029134449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029134467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_r DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_r" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029134543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135103 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029135103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135189 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135260 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_onchip_memory2 DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE2_115_SOPC_onchip_memory2\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "onchip_memory2" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_onchip_memory2.hex " "Parameter \"init_file\" = \"DE2_115_SOPC_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029135355 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029135355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ch1 " "Found entity 1: altsyncram_4ch1" {  } { { "db/altsyncram_4ch1.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_4ch1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029135478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029135478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ch1 DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated " "Elaborating entity \"altsyncram_4ch1\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029135489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qsa " "Found entity 1: decode_qsa" {  } { { "db/decode_qsa.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/decode_qsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029137890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029137890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_qsa DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\|decode_qsa:decode3 " "Elaborating entity \"decode_qsa\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\|decode_qsa:decode3\"" {  } { { "db/altsyncram_4ch1.tdf" "decode3" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_4ch1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029137903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029137991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029137991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nob DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\|mux_nob:mux2 " "Elaborating entity \"mux_nob\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\|mux_nob:mux2\"" {  } { { "db/altsyncram_4ch1.tdf" "mux2" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_4ch1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029138005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pio_led DE2_115_SOPC:inst12\|DE2_115_SOPC_pio_led:pio_led " "Elaborating entity \"DE2_115_SOPC_pio_led\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_pio_led:pio_led\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "pio_led" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029139664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testci_custom_instruction DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0 " "Elaborating entity \"testci_custom_instruction\" for hierarchy \"DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "testci_0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029139687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testci_component DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0\|testci_component:cmp " "Elaborating entity \"testci_component\" for hierarchy \"DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0\|testci_component:cmp\"" {  } { { "DE2_115_SOPC/synthesis/submodules/testci_custom_instruction.v" "cmp" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/testci_custom_instruction.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029139708 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "done testci_component.v(8) " "Verilog HDL Module Declaration warning at testci_component.v(8): port \"done\" already exists in the list of ports" {  } { { "DE2_115_SOPC/synthesis/submodules/testci_component.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/testci_component.v" 8 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1525029139709 "|Lab7|DE2_115_SOPC:inst12|testci_custom_instruction:testci_0|testci_component:cmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator DE2_115_SOPC:inst12\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"DE2_115_SOPC:inst12\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_custom_instruction_master_translator" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029139736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_custom_instruction_master_multi_xconnect" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029139762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator DE2_115_SOPC:inst12\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"DE2_115_SOPC:inst12\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029139787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029139788 "|Lab7|DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029139789 "|Lab7|DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525029139789 "|Lab7|DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "mm_interconnect_0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029139811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029139989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "pio_led_s1_translator" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_default_decode DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router\|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router\|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_001 DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_001" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_001_default_decode DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001\|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001\|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_002 DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_002" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_002_default_decode DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002\|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002\|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_003 DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_003\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_003" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_003_default_decode DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003\|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003\|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_demux DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_mux DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_demux DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_mux DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029140986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029141004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029141029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029141056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029141086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029141105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_irq_mapper DE2_115_SOPC:inst12\|DE2_115_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE2_115_SOPC_irq_mapper\" for hierarchy \"DE2_115_SOPC:inst12\|DE2_115_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "irq_mapper" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029141184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rst_controller" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029141204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029141224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029141243 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1525029142270 "|Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525029142720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.29.21:12:27 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2018.04.29.21:12:27 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029147214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029149648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029149790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029151496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029151655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029151816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029151996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029152004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029152007 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525029152701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029153013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029153013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029153126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029153126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029153150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029153150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029153237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029153237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029153342 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029153342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029153342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029153432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029153432 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s4\|Ram0 " "RAM logic \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525029157434 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r4\|Ram0 " "RAM logic \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_string.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525029157434 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s3\|Ram0 " "RAM logic \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525029157434 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r3\|Ram0 " "RAM logic \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_string.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525029157434 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s2\|Ram0 " "RAM logic \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525029157434 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r2\|Ram0 " "RAM logic \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_string.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525029157434 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s1\|Ram0 " "RAM logic \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_brass:s1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525029157434 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r1\|Ram0 " "RAM logic \"DE2_115_Synthesizer:inst14\|adio_codec:ad1\|wave_gen_string:r1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_string.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525029157434 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525029157434 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Parameter INIT_FILE set to db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525029161490 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525029161490 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525029161490 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029161492 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029161492 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029161492 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525029161492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029161537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161537 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029161537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pt71 " "Found entity 1: altsyncram_pt71" {  } { { "db/altsyncram_pt71.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altsyncram_pt71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029161636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029161636 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525029161647 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525029161656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029161949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029161949 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029161949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029162040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029162040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029162125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029162125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029162125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029162125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029162125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029162125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029162125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029162125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029162125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525029162125 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525029162125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525029162218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029162218 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525029163073 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525029163279 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525029163279 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525029163279 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525029163279 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525029163279 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525029163279 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525029163279 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525029163279 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1525029163279 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 144 840 1016 160 "PS2_CLK" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525029163280 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 160 840 1016 176 "PS2_DAT" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525029163280 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1525029163280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[3\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163299 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[6\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163299 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[5\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163299 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[4\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163299 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[7\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163299 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[2\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163299 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163300 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[1\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163300 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[3\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163300 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163300 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[5\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163300 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[4\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163300 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[7\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163300 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[2\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163301 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163301 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[1\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525029163301 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525029163301 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_Controller.v" 72 -1 0 } } { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 111 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_Controller.v" 63 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_Controller.v" 68 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 5877 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 352 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7711 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2618 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 5957 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7720 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 4102 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525029163327 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525029163327 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029166216 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029166216 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029166216 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029166216 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029166216 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029166216 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029166216 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029166216 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525029166216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 64 840 1016 80 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 96 840 1016 112 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 128 840 1016 144 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 320 824 1000 336 "TD_RESET_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 872 1048 -64 "HEX0\[6..0\]" "" } { -88 792 872 -71 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 872 1048 -64 "HEX0\[6..0\]" "" } { -88 792 872 -71 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 872 1048 -64 "HEX0\[6..0\]" "" } { -88 792 872 -71 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 872 1048 -64 "HEX0\[6..0\]" "" } { -88 792 872 -71 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 872 1048 -64 "HEX0\[6..0\]" "" } { -88 792 872 -71 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 872 1048 -64 "HEX0\[6..0\]" "" } { -88 792 872 -71 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 872 1048 -64 "HEX0\[6..0\]" "" } { -88 792 872 -71 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -64 872 1048 -48 "HEX1\[6..0\]" "" } { -72 792 872 -55 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -64 872 1048 -48 "HEX1\[6..0\]" "" } { -72 792 872 -55 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -64 872 1048 -48 "HEX1\[6..0\]" "" } { -72 792 872 -55 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -64 872 1048 -48 "HEX1\[6..0\]" "" } { -72 792 872 -55 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -64 872 1048 -48 "HEX1\[6..0\]" "" } { -72 792 872 -55 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -64 872 1048 -48 "HEX1\[6..0\]" "" } { -72 792 872 -55 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -64 872 1048 -48 "HEX1\[6..0\]" "" } { -72 792 872 -55 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -48 872 1048 -32 "HEX2\[6..0\]" "" } { -56 792 872 -39 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -48 872 1048 -32 "HEX2\[6..0\]" "" } { -56 792 872 -39 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -48 872 1048 -32 "HEX2\[6..0\]" "" } { -56 792 872 -39 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -48 872 1048 -32 "HEX2\[6..0\]" "" } { -56 792 872 -39 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -48 872 1048 -32 "HEX2\[6..0\]" "" } { -56 792 872 -39 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -48 872 1048 -32 "HEX2\[6..0\]" "" } { -56 792 872 -39 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -48 872 1048 -32 "HEX2\[6..0\]" "" } { -56 792 872 -39 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -32 872 1048 -16 "HEX3\[6..0\]" "" } { -40 792 872 -23 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -32 872 1048 -16 "HEX3\[6..0\]" "" } { -40 792 872 -23 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -32 872 1048 -16 "HEX3\[6..0\]" "" } { -40 792 872 -23 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -32 872 1048 -16 "HEX3\[6..0\]" "" } { -40 792 872 -23 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -32 872 1048 -16 "HEX3\[6..0\]" "" } { -40 792 872 -23 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -32 872 1048 -16 "HEX3\[6..0\]" "" } { -40 792 872 -23 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -32 872 1048 -16 "HEX3\[6..0\]" "" } { -40 792 872 -23 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -16 872 1048 0 "HEX4\[6..0\]" "" } { -24 792 872 -7 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -16 872 1048 0 "HEX4\[6..0\]" "" } { -24 792 872 -7 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -16 872 1048 0 "HEX4\[6..0\]" "" } { -24 792 872 -7 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -16 872 1048 0 "HEX4\[6..0\]" "" } { -24 792 872 -7 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -16 872 1048 0 "HEX4\[6..0\]" "" } { -24 792 872 -7 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -16 872 1048 0 "HEX4\[6..0\]" "" } { -24 792 872 -7 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -16 872 1048 0 "HEX4\[6..0\]" "" } { -24 792 872 -7 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 0 872 1048 16 "HEX5\[6..0\]" "" } { -8 792 872 9 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 0 872 1048 16 "HEX5\[6..0\]" "" } { -8 792 872 9 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 0 872 1048 16 "HEX5\[6..0\]" "" } { -8 792 872 9 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 0 872 1048 16 "HEX5\[6..0\]" "" } { -8 792 872 9 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 0 872 1048 16 "HEX5\[6..0\]" "" } { -8 792 872 9 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 0 872 1048 16 "HEX5\[6..0\]" "" } { -8 792 872 9 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 0 872 1048 16 "HEX5\[6..0\]" "" } { -8 792 872 9 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 16 872 1048 32 "HEX6\[6..0\]" "" } { 8 792 872 25 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 16 872 1048 32 "HEX6\[6..0\]" "" } { 8 792 872 25 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 16 872 1048 32 "HEX6\[6..0\]" "" } { 8 792 872 25 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 16 872 1048 32 "HEX6\[6..0\]" "" } { 8 792 872 25 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 16 872 1048 32 "HEX6\[6..0\]" "" } { 8 792 872 25 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 16 872 1048 32 "HEX6\[6..0\]" "" } { 8 792 872 25 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 16 872 1048 32 "HEX6\[6..0\]" "" } { 8 792 872 25 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 32 872 1048 48 "HEX7\[6..0\]" "" } { 24 792 872 41 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 32 872 1048 48 "HEX7\[6..0\]" "" } { 24 792 872 41 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 32 872 1048 48 "HEX7\[6..0\]" "" } { 24 792 872 41 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 32 872 1048 48 "HEX7\[6..0\]" "" } { 24 792 872 41 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 32 872 1048 48 "HEX7\[6..0\]" "" } { 24 792 872 41 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 32 872 1048 48 "HEX7\[6..0\]" "" } { 24 792 872 41 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 32 872 1048 48 "HEX7\[6..0\]" "" } { 24 792 872 41 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -320 1104 1280 -304 "LEDR\[17..0\]" "" } { -328 992 1104 -311 "LEDR\[17..0\]" "" } { -104 792 872 -87 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525029166217 "|Lab7|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525029166217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029166634 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525029177113 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clocks 22 " "Ignored 22 assignments for entity \"clocks\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525029177330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Ver2.map.smsg " "Generated suppressed messages file C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Ver2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029178034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525029182683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525029182683 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 221 0 0 } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -136 536 792 360 "inst14" "" } } } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1525029182891 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 221 0 0 } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -136 536 792 360 "inst14" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1525029182891 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -96 280 448 -80 "ENETCLK_25" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 72 168 336 88 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -80 280 448 -64 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525029183302 "|Lab7|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525029183302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6074 " "Implemented 6074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525029183303 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525029183303 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525029183303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5454 " "Implemented 5454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525029183303 ""} { "Info" "ICUT_CUT_TM_RAMS" "477 " "Implemented 477 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525029183303 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525029183303 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525029183303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525029183303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 492 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 492 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525029183394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 21:13:03 2018 " "Processing ended: Sun Apr 29 21:13:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525029183394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525029183394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525029183394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525029183394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525029185395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525029185396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 21:13:04 2018 " "Processing started: Sun Apr 29 21:13:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525029185396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525029185396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Ver2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525029185396 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1525029185674 ""}
{ "Info" "0" "" "Project  = Lab7" {  } {  } 0 0 "Project  = Lab7" 0 0 "Fitter" 0 0 1525029185675 ""}
{ "Info" "0" "" "Revision = Ver2" {  } {  } 0 0 "Revision = Ver2" 0 0 "Fitter" 0 0 1525029185675 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1525029185953 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ver2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Ver2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525029186041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525029186111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525029186111 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altpll_dul2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1525029186187 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altpll_dul2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525029186200 ""}  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altpll_dul2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1525029186200 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525029186637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525029186653 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525029187544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525029187544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525029187544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525029187544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525029187544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525029187544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525029187544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525029187544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525029187544 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525029187544 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 19367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525029187570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 19369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525029187570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 19371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525029187570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 19373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525029187570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 19375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525029187570 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525029187570 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525029187578 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525029188532 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1525029190348 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525029190355 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525029190355 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525029190418 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525029190431 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Node: DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190493 "|Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK CLOCK_50 " "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190493 "|Lab7|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X " "Node: DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|ramp1\[10\] DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|ramp1\[10\] is being clocked by DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190493 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|key1_code\[4\] DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|key1_code\[4\] is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190493 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|keyready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keycode_o\[7\] DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keycode_o\[7\] is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190493 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|ps2_clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] " "Node: DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|MCNT\[8\] DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|MCNT\[8\] is being clocked by DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190493 "|Lab7|DE2_115_Synthesizer:inst14|VGA_CLKo[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190493 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready PS2_CLK " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190493 "|Lab7|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Node: DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] is being clocked by DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190493 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] " "Node: DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[5\] DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] " "Register DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[5\] is being clocked by DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190494 "|Lab7|DE2_115_Synthesizer:inst14|VGA_CLKo[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Node: DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[3\] DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[3\] is being clocked by DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190494 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_CLK27 " "Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X TD_CLK27 " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X is being clocked by TD_CLK27" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190494 "|Lab7|TD_CLK27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK " "Node: DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|SEL_Cont\[2\] DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|SEL_Cont\[2\] is being clocked by DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029190494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525029190494 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1|oAUD_BCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst14\|u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst14\|u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525029190590 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1525029190590 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029190591 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029190591 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029190591 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1525029190591 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525029190591 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525029190591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525029190591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525029190591 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525029190591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191066 ""}  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altpll_dul2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191066 ""}  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -208 -64 104 -192 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 19349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191066 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 18774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\]  " "Automatically promoted node DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\]~52 " "Destination node DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\]~52" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191066 ""}  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 6828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_AV_Config.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191066 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/I2C_AV_Config.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X  " "Automatically promoted node DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X~0 " "Destination node DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X~0" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK~output " "Destination node AUD_ADCLRCK~output" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 208 824 1000 224 "AUD_ADCLRCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 19247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK~output " "Destination node AUD_DACLRCK~output" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 256 824 1000 272 "AUD_DACLRCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 19248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191066 ""}  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready  " "Automatically promoted node DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191066 ""}  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in  " "Automatically promoted node DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191067 ""}  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\]  " "Automatically promoted node DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\]~40 " "Destination node DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\]~40" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191067 ""}  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|WideNor0~16  " "Automatically promoted node DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|WideNor0~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191067 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|WideNor0~9  " "Automatically promoted node DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|WideNor0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191067 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK  " "Automatically promoted node DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK~0 " "Destination node DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK~0" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK~output " "Destination node AUD_BCLK~output" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 224 824 1000 240 "AUD_BCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 19250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191067 ""}  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\]  " "Automatically promoted node DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\]~15 " "Destination node DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\]~15" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 8045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191067 ""}  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/ps2_keyboard.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0\|testci_component:cmp\|tmp\[0\] " "Destination node DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0\|testci_component:cmp\|tmp\[0\]" {  } { { "DE2_115_SOPC/synthesis/submodules/testci_component.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/testci_component.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 1351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node DE2_115_SOPC:inst12\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 8091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0\|testci_component:cmp\|done " "Destination node DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0\|testci_component:cmp\|done" {  } { { "DE2_115_SOPC/synthesis/submodules/testci_component.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/testci_component.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 1384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:inst12\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 2172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0\|testci_component:cmp\|dstart~0 " "Destination node DE2_115_SOPC:inst12\|testci_custom_instruction:testci_0\|testci_component:cmp\|dstart~0" {  } { { "DE2_115_SOPC/synthesis/submodules/testci_component.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/testci_component.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 9327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191067 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|comb~4  " "Automatically promoted node DE2_115_Synthesizer:inst14\|comb~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191068 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 6986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|comb~5  " "Automatically promoted node DE2_115_Synthesizer:inst14\|comb~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191068 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|comb~0  " "Automatically promoted node DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191068 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|tr  " "Automatically promoted node DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|tr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|tr~0 " "Destination node DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|tr~0" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191068 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound1.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|tr  " "Automatically promoted node DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|tr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|tr~0 " "Destination node DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|tr~0" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 7845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191068 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/demo_sound2.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_Synthesizer:inst14\|comb~0  " "Automatically promoted node DE2_115_Synthesizer:inst14\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525029191068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_DATA~0 " "Destination node DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_DATA~0" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/adio_codec.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 6980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525029191068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525029191068 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 6929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525029191068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525029192046 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525029192054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525029192054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525029192065 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525029192081 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525029192095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525029192304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525029192314 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525029192314 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525029192314 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1525029192314 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525029192314 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 clk\[1\] AUD_XCK~output " "PLL \"DE2_115_Synthesizer:inst14\|VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/v/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/DE2_115_Synthesizer.v" 221 0 0 } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -136 536 792 360 "inst14" "" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 272 824 1000 288 "AUD_XCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1525029192494 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525029193439 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1525029193439 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525029193453 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525029193468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525029197405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525029200183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525029200307 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525029204207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525029204208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525029205443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525029211981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525029211981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525029213197 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1525029213197 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525029213197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525029213199 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525029213517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525029213583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525029214775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525029214778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525029215914 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525029217308 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525029218638 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone IV E " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -96 280 448 -80 "ENETCLK_25" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 72 168 336 88 "AUD_ADCDAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 144 840 1016 160 "PS2_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 160 840 1016 176 "PS2_DAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 304 824 1000 320 "I2C_SDAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -208 -64 104 -192 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { -32 280 448 -16 "TD_CLK27" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525029218706 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1525029218706 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 144 840 1016 160 "PS2_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 160 840 1016 176 "PS2_DAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Lab7.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Lab7.bdf" { { 48 840 1016 64 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525029218708 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1525029218708 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Ver2.fit.smsg " "Generated suppressed messages file C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/synth1/Ver2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525029219230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 423 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 423 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1331 " "Peak virtual memory: 1331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525029221950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 21:13:41 2018 " "Processing ended: Sun Apr 29 21:13:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525029221950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525029221950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525029221950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525029221950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525029223592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525029223593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 21:13:43 2018 " "Processing started: Sun Apr 29 21:13:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525029223593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525029223593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab7 -c Ver2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab7 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525029223593 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525029229134 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525029229257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525029229875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 21:13:49 2018 " "Processing ended: Sun Apr 29 21:13:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525029229875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525029229875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525029229875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525029229875 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525029230637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525029231797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525029231798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 21:13:50 2018 " "Processing started: Sun Apr 29 21:13:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525029231798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029231798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab7 -c Ver2 " "Command: quartus_sta Lab7 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029231798 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1525029232073 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clocks 22 " "Ignored 22 assignments for entity \"clocks\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029233859 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029234404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029234464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029234464 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235143 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525029235334 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235334 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235388 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235404 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Node: DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235454 "|Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK CLOCK_50 " "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235454 "|Lab7|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X " "Node: DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|ramp1\[10\] DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|ramp1\[10\] is being clocked by DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235454 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Node: DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] is being clocked by DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235454 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] " "Node: DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[7\] DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] " "Register DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[7\] is being clocked by DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235455 "|Lab7|DE2_115_Synthesizer:inst14|VGA_CLKo[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Node: DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[5\] DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[5\] is being clocked by DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235455 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|key1_code\[0\] DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|key1_code\[0\] is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235455 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|keyready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keycode_o\[7\] DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keycode_o\[7\] is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235455 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|ps2_clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] " "Node: DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|MCNT\[2\] DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|MCNT\[2\] is being clocked by DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235455 "|Lab7|DE2_115_Synthesizer:inst14|VGA_CLKo[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235456 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready PS2_CLK " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235456 "|Lab7|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_CLK27 " "Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X TD_CLK27 " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X is being clocked by TD_CLK27" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235456 "|Lab7|TD_CLK27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK " "Node: DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|SEL_Cont\[2\] DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|SEL_Cont\[2\] is being clocked by DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029235456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235456 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1|oAUD_BCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst14\|u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst14\|u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525029235520 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235520 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029235520 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029235520 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029235520 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235520 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525029235521 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525029235566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.081 " "Worst-case setup slack is 46.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.081               0.000 altera_reserved_tck  " "   46.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.428 " "Worst-case recovery slack is 48.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.428               0.000 altera_reserved_tck  " "   48.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.217 " "Worst-case removal slack is 1.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 altera_reserved_tck  " "    1.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.548 " "Worst-case minimum pulse width slack is 49.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.548               0.000 altera_reserved_tck  " "   49.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029235606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235606 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235639 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029235663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029235663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029235663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029235663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.296 ns " "Worst Case Available Settling Time: 196.296 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029235663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029235663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029235663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029235663 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235663 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525029235670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029235710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237110 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Node: DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237498 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237498 "|Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK CLOCK_50 " "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237498 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237498 "|Lab7|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X " "Node: DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|ramp1\[10\] DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|ramp1\[10\] is being clocked by DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237499 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Node: DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] is being clocked by DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237499 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] " "Node: DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[7\] DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] " "Register DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[7\] is being clocked by DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237499 "|Lab7|DE2_115_Synthesizer:inst14|VGA_CLKo[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Node: DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[5\] DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[5\] is being clocked by DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237499 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|key1_code\[0\] DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|key1_code\[0\] is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237499 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|keyready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keycode_o\[7\] DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keycode_o\[7\] is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237499 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|ps2_clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] " "Node: DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|MCNT\[2\] DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|MCNT\[2\] is being clocked by DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237499 "|Lab7|DE2_115_Synthesizer:inst14|VGA_CLKo[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237499 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready PS2_CLK " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237500 "|Lab7|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_CLK27 " "Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X TD_CLK27 " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X is being clocked by TD_CLK27" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237500 "|Lab7|TD_CLK27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK " "Node: DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|SEL_Cont\[2\] DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|SEL_Cont\[2\] is being clocked by DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237500 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1|oAUD_BCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst14\|u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst14\|u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525029237508 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237508 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029237508 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029237508 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029237508 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.509 " "Worst-case setup slack is 46.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.509               0.000 altera_reserved_tck  " "   46.509               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.686 " "Worst-case recovery slack is 48.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.686               0.000 altera_reserved_tck  " "   48.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.123 " "Worst-case removal slack is 1.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.123               0.000 altera_reserved_tck  " "    1.123               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.476 " "Worst-case minimum pulse width slack is 49.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.476               0.000 altera_reserved_tck  " "   49.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237555 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237594 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029237621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029237621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029237621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029237621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.629 ns " "Worst Case Available Settling Time: 196.629 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029237621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029237621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029237621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029237621 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237621 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525029237627 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Node: DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237901 "|Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK CLOCK_50 " "Register DE2_115_Synthesizer:inst14\|I2C_AV_Config:u7\|mI2C_CTRL_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237901 "|Lab7|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X " "Node: DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|ramp1\[10\] DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|ramp1\[10\] is being clocked by DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237901 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Node: DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|TT\[6\] is being clocked by DE2_115_Synthesizer:inst14\|demo_sound2:dd2\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237901 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound2:dd2|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] " "Node: DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[7\] DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\] " "Register DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[7\] is being clocked by DE2_115_Synthesizer:inst14\|VGA_CLKo\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237901 "|Lab7|DE2_115_Synthesizer:inst14|VGA_CLKo[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Node: DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[5\] DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\] " "Latch DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|TT\[5\] is being clocked by DE2_115_Synthesizer:inst14\|demo_sound1:dd1\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237901 "|Lab7|DE2_115_Synthesizer:inst14|demo_sound1:dd1|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|key1_code\[0\] DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|key1_code\[0\] is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237901 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|keyready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keycode_o\[7\] DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keycode_o\[7\] is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237902 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237902 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|ps2_clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] " "Node: DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|MCNT\[2\] DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\] " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|MCNT\[2\] is being clocked by DE2_115_Synthesizer:inst14\|VGA_CLKo\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237902 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237902 "|Lab7|DE2_115_Synthesizer:inst14|VGA_CLKo[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] " "Node: DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\] " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|ps2_clk_in is being clocked by DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237902 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237902 "|Lab7|DE2_115_Synthesizer:inst14|ps2_keyboard:keyboard|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready PS2_CLK " "Register DE2_115_Synthesizer:inst14\|ps2_keyboard:keyboard\|keyready is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237902 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237902 "|Lab7|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_CLK27 " "Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X TD_CLK27 " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|LRCK_1X is being clocked by TD_CLK27" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237902 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237902 "|Lab7|TD_CLK27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK " "Node: DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|SEL_Cont\[2\] DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK " "Register DE2_115_Synthesizer:inst14\|adio_codec:ad1\|SEL_Cont\[2\] is being clocked by DE2_115_Synthesizer:inst14\|adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525029237902 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237902 "|Lab7|DE2_115_Synthesizer:inst14|adio_codec:ad1|oAUD_BCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst14\|u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst14\|u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525029237910 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237910 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029237910 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029237910 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525029237910 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.376 " "Worst-case setup slack is 48.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.376               0.000 altera_reserved_tck  " "   48.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.575 " "Worst-case recovery slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 altera_reserved_tck  " "    0.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.302 " "Worst-case minimum pulse width slack is 49.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302               0.000 altera_reserved_tck  " "   49.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525029237952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237952 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029237998 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029238022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029238022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029238022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029238022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.178 ns " "Worst Case Available Settling Time: 198.178 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029238022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029238022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029238022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525029238022 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029238022 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029238560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029238567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 63 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525029238747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 21:13:58 2018 " "Processing ended: Sun Apr 29 21:13:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525029238747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525029238747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525029238747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029238747 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 978 s " "Quartus Prime Full Compilation was successful. 0 errors, 978 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525029239571 ""}
