INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/CLA_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/CUALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CUALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/new/CU_FULL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FULL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/DPALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DPALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/new/DP_FULL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FULL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/Dregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dregister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/HA_topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_topmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/MUX1ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/MUX2ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/new/MUX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/RFALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/new/TOPFULL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPFULL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/new/TOP_DIVIDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_DIVIDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/X_OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/eightbitsadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbitsadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/lt_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lt_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/multiplier_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/ppcalculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppcalculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/shifter1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/shifter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/shifter3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/shifter_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/topALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/ud_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ud_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sim_1/new/TOPFULL_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPFULL_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sim_1/new/TOPFULL_TB.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
