gpasm-2.0.0_beta2 (Aug 27 2017)fsadd.asm          2017-9-18  19:57:20          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 11 2017) (MINGW32)
                      00004 ; This file was generated Mon Sep 18 19:57:20 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/fsadd.c"
                      00009         list    p=3221
                      00010         radix dec
                      00011         include "3221.inc"
                      00001 
                      00002 ;==========================================================================
                      00003 ;
                      00004 ;       Revision History
                      00005 ;
                      00006 ;==========================================================================
                      00007 
                      00008 ;Rev:   Date:    Reason:
                      00009 
                      00010 ;1.00   12/06/21 Initial Release
                      00011 
                      00012 ;==========================================================================
                      00013 ;
                      00014 ;       Register Definitions
                      00015 ;
                      00016 ;==========================================================================
                      00017 
                      00018 ;W                            EQU     H'0000'
                      00019 ;F                            EQU     H'0001'
                      00020 
                      00021 ;----- Register Files------------------------------------------------------
  00000180            00022 INDF0              EQU     0x180
  00000181            00023 INDF1                    EQU       0x181
  00000182            00024 INDF2                    EQU       0x182
  00000183            00025 HIBYTE           EQU       0x183        
  00000184            00026 FSR0                     EQU       0x184
  00000185            00027 FSR1                     EQU       0x185
  00000186            00028 PCL                        EQU     0x186
  00000187            00029 PFLAG                    EQU       0x187
                      00030 ;----0x188
  00000188            00031 MCR                        EQU     0x188
  00000189            00032 INDF3                    EQU       0x189
  0000018A            00033 INTE                     EQU       0x18a
  0000018B            00034 INTF                     EQU       0x18b                
                      00035 ;----0x190
  00000190            00036 IOP0                     EQU     0x190
  00000191            00037 OEP0       EQU     0x191
  00000192            00038 PUP0       EQU     0x192    
  00000193            00039 ANSEL      EQU     0x193
  00000194            00040 IOP1       EQU     0x194               
  00000195            00041 OEP1       EQU     0x195             
  00000196            00042 PUP1       EQU     0x196
  00000197            00043 KBCR       EQU     0x197              
                      00044 ;-----0x1a0
  000001A0            00045 T0CR                     EQU     0x1a0
  000001A1            00046 T0CNT      EQU     0x1a1             
  000001A2            00047 T0LOAD     EQU     0x1a2             
  000001A3            00048 T0DATA     EQU     0x1a3             
  000001A4            00049 T1CR       EQU     0x1a4             
  000001A5            00050 T1CNT      EQU     0x1a5             
  000001A6            00051 T1LOAD     EQU     0x1a6             
  000001A7            00052 T1DATA     EQU     0x1a7             
                      00053 ;-----0x1a8
  000001AE            00054 OSCM       EQU     0x1ae
  000001AF            00055 LVDCR      EQU     0x1af                           
                      00056 ;-----0x1b0
  000001B0            00057 ADCR0                    EQU     0x1b0
  000001B1            00058 ADCR1      EQU     0x1b1             
  000001B4            00059 ADRH       EQU     0x1b4                               
  000001B5            00060 ADRL       EQU     0x1b5          
                      00061 ;----0x1f8                 
  000001FB            00062 OSCCAL           EQU       0x1fb
                      00063 
                      00064 #define         STATUS          PFLAG
                      00065 #define         INDF              INDF0
                      00066 #define         FSR                 FSR0
                      00067 #define         P0HCON          PUP0
                      00068 #define         P1HCON          PUP1
                      00069 #define         INTECON         INTE
                      00070 #define         INTFLAG   INTF
                      00071 
                      00072 ;INDF0 
                      00073 #define         INDF07          INDF0,7
                      00074 #define         INDF06          INDF0,6
                      00075 #define         INDF05          INDF0,5
                      00076 #define         INDF04          INDF0,4
                      00077 #define         INDF03          INDF0,3
                      00078 #define         INDF02          INDF0,2
                      00079 #define         INDF01          INDF0,1
                      00080 #define         INDF00          INDF0,0 
                      00081 
                      00082 ;INDF1 
                      00083 #define         INDF17          INDF1,7
                      00084 #define         INDF16          INDF1,6
                      00085 #define         INDF15          INDF1,5
                      00086 #define         INDF14          INDF1,4
                      00087 #define         INDF13          INDF1,3
                      00088 #define         INDF12          INDF1,2
                      00089 #define         INDF11          INDF1,1
                      00090 #define         INDF10          INDF1,0
                      00091 
                      00092 ;INDF2 
                      00093 #define         INDF27          INDF2,7
                      00094 #define         INDF26          INDF2,6
                      00095 #define         INDF25          INDF2,5
                      00096 #define         INDF24          INDF2,4
                      00097 #define         INDF23          INDF2,3
                      00098 #define         INDF22          INDF2,2
                      00099 #define         INDF21          INDF2,1
                      00100 #define         INDF20          INDF2,0 
                      00101 
                      00102 ;HIBYTE
                      00103 #define         HIBYTE7         HIBYTE,7
                      00104 #define         HIBYTE6         HIBYTE,6
                      00105 #define         HIBYTE5         HIBYTE,5
                      00106 #define         HIBYTE4         HIBYTE,4
                      00107 #define         HIBYTE3         HIBYTE,3
                      00108 #define         HIBYTE2         HIBYTE,2
                      00109 #define         HIBYTE1         HIBYTE,1
                      00110 #define         HIBYTE0         HIBYTE,0
                      00111 
                      00112 ;FSR0 
                      00113 #define         FSR07           FSR0,7
                      00114 #define         FSR06           FSR0,6
                      00115 #define         FSR05           FSR0,5
                      00116 #define         FSR04           FSR0,4
                      00117 #define         FSR03           FSR0,3
                      00118 #define         FSR02           FSR0,2
                      00119 #define         FSR01           FSR0,1
                      00120 #define         FSR00           FSR0,0 
                      00121 
                      00122 ;FSR1
                      00123 #define         FSR17           FSR1,7
                      00124 #define         FSR16           FSR1,6
                      00125 #define         FSR15           FSR1,5
                      00126 #define         FSR14           FSR1,4
                      00127 #define         FSR13           FSR1,3
                      00128 #define         FSR12           FSR1,2
                      00129 #define         FSR11           FSR1,1
                      00130 #define         FSR10           FSR1,0
                      00131 
                      00132 ;PCL 
                      00133 #define         PC7             PCL,7
                      00134 #define         PC6             PCL,6
                      00135 #define         PC5             PCL,5
                      00136 #define         PC4             PCL,4
                      00137 #define         PC3             PCL,3
                      00138 #define         PC2             PCL,2
                      00139 #define         PC1             PCL,1
                      00140 #define         PC0             PCL,0   
                      00141 
                      00142 ;----- STATUS Bits --------------------------
                      00143 #define Z         STATUS,2
                      00144 #define DC      STATUS,1
                      00145 #define C         STATUS,0
                      00146 
                      00147 ;----- MCR Bits --------------------------
                      00148 #define GIE         MCR,7
                      00149 #define TO          MCR,5
                      00150 #define PD          MCR,4
                      00151 #define MINT11  MCR,3
                      00152 #define MINT10  MCR,2
                      00153 #define MINT01  MCR,1
                      00154 #define MINT00  MCR,0
                      00155 
                      00156 ;INDF3 
                      00157 #define         INDF37          INDF3,7
                      00158 #define         INDF36          INDF3,6
                      00159 #define         INDF35          INDF3,5
                      00160 #define         INDF34          INDF3,4
                      00161 #define         INDF33          INDF3,3
                      00162 #define         INDF32          INDF3,2
                      00163 #define         INDF31          INDF3,1
                      00164 #define         INDF30          INDF3,0 
                      00165 
                      00166 ;----- INTE Bits --------------------------
                      00167 #define ADIE      INTE,6
                      00168 #define KBIE      INTE,4
                      00169 #define INT1IE  INTE,3
                      00170 #define INT0IE  INTE,2
                      00171 #define T1IE      INTE,1
                      00172 #define T0IE      INTE,0
                      00173 
                      00174 ;----- INTF Bits --------------------------
                      00175 #define ADIF      INTF,6
                      00176 #define KBIF      INTF,4
                      00177 #define INT1IF  INTF,3
                      00178 #define INT0IF  INTF,2
                      00179 #define T1IF      INTF,1
                      00180 #define T0IF      INTF,0
                      00181 
                      00182 ;IOP0
                      00183 #define         P04D            IOP0,4
                      00184 #define         P03D            IOP0,3
                      00185 #define         P02D            IOP0,2
                      00186 #define         P01D            IOP0,1
                      00187 #define         P00D              IOP0,0
                      00188 
                      00189 ;OEP0
                      00190 #define         P04OE           OEP0,4
                      00191 #define         P03OE           OEP0,3
                      00192 #define         P02OE           OEP0,2
                      00193 #define         P01OE           OEP0,1
                      00194 #define         P00OE           OEP0,0
                      00195 
                      00196 ;PUP0
                      00197 #define         P04PU           PUP0,4
                      00198 #define         P03PU           PUP0,3
                      00199 #define         P02PU           PUP0,2
                      00200 #define         P01PU           PUP0,1
                      00201 #define         P00PU           PUP0,0
                      00202 
                      00203 ;ANSEL
                      00204 #define         P13ANS          ANSEL,6
                      00205 #define         P12ANS          ANSEL,5
                      00206 #define         P04ANS          ANSEL,4
                      00207 #define         P03ANS          ANSEL,3
                      00208 #define         P02ANS          ANSEL,2
                      00209 #define         P01ANS          ANSEL,1
                      00210 #define         P00ANS          ANSEL,0
                      00211 
                      00212 ;IOP1
                      00213 #define         P16D            IOP1,6
                      00214 #define         P15D            IOP1,5
                      00215 #define         P14D              IOP1,4
                      00216 #define         P13D            IOP1,3
                      00217 #define         P12D            IOP1,2
                      00218 #define         P11D            IOP1,1
                      00219 #define         P10D              IOP1,0
                      00220 
                      00221 ;OEP1
                      00222 #define         P16OE           OEP1,6
                      00223 #define         P15OE           OEP1,5
                      00224 #define         P14OE           OEP1,4
                      00225 #define         P13OE           OEP1,3
                      00226 #define         P12OE           OEP1,2
                      00227 #define         P11OE           OEP1,1
                      00228 #define         P10OE           OEP1,0
                      00229 
                      00230 ;PUP1
                      00231 #define         P16PU           PUP1,6
                      00232 #define         P15PU           PUP1,5
                      00233 #define         P14PU           PUP1,4
                      00234 #define         P13PU           PUP1,3
                      00235 #define         P12PU           PUP1,2
                      00236 #define         P11PU           PUP1,1
                      00237 #define         P10PU           PUP1,0
                      00238 
                      00239 ;KBCR
                      00240 #define         KBCR6           KBCR,6
                      00241 #define         KBCR5           KBCR,5
                      00242 #define         KBCR4           KBCR,4
                      00243 #define         KBCR3           KBCR,3
                      00244 #define         KBCR2           KBCR,2
                      00245 #define         KBCR1           KBCR,1
                      00246 #define         KBCR0           KBCR,0
                      00247 
                      00248 ;----- T0CR  Bits ----------------
                      00249 #define TC0EN     T0CR,7
                      00250 #define PWM0OE  T0CR,6
                      00251 #define BUZ0OE  T0CR,5
                      00252 #define T0PTS1  T0CR,4
                      00253 #define T0PTS0  T0CR,3
                      00254 #define T0PR2     T0CR,2
                      00255 #define T0PR1     T0CR,1
                      00256 #define T0PR0     T0CR,0
                      00257 
                      00258 ;T0CNT
                      00259 #define         T0C7            T0CNT,7
                      00260 #define         T0C6            T0CNT,6
                      00261 #define         T0C5            T0CNT,5
                      00262 #define         T0C4            T0CNT,4
                      00263 #define         T0C3            T0CNT,3
                      00264 #define         T0C2            T0CNT,2
                      00265 #define         T0C1            T0CNT,1
                      00266 #define         T0C0            T0CNT,0
                      00267 
                      00268 ;T0LOAD
                      00269 #define         T0LOAD7         T0LOAD,7
                      00270 #define         T0LOAD6         T0LOAD,6
                      00271 #define         T0LOAD5         T0LOAD,5
                      00272 #define         T0LOAD4         T0LOAD,4
                      00273 #define         T0LOAD3         T0LOAD,3
                      00274 #define         T0LOAD2         T0LOAD,2
                      00275 #define         T0LOAD1         T0LOAD,1
                      00276 #define         T0LOAD0         T0LOAD,0
                      00277 
                      00278 ;T0DATA
                      00279 #define         T0DATA7         T0DATA,7
                      00280 #define         T0DATA6         T0DATA,6
                      00281 #define         T0DATA5         T0DATA,5
                      00282 #define         T0DATA4         T0DATA,4
                      00283 #define         T0DATA3         T0DATA,3
                      00284 #define         T0DATA2         T0DATA,2
                      00285 #define         T0DATA1         T0DATA,1
                      00286 #define         T0DATA0         T0DATA,0
                      00287 
                      00288 ;----- T1CR  Bits ----------------
                      00289 #define TC1EN     T1CR,7
                      00290 #define PWM1OE  T1CR,6
                      00291 #define BUZ1OE  T1CR,5
                      00292 #define T1PTS1  T1CR,4
                      00293 #define T1PTS0  T1CR,3
                      00294 #define T1PR2   T1CR,2
                      00295 #define T1PR1   T1CR,1
                      00296 #define T1PR0   T1CR,0
                      00297 
                      00298 ;T1CNT
                      00299 #define         T1C7            T1CNT,7
                      00300 #define         T1C6            T1CNT,6
                      00301 #define         T1C5            T1CNT,5
                      00302 #define         T1C4            T1CNT,4
                      00303 #define         T1C3            T1CNT,3
                      00304 #define         T1C2            T1CNT,2
                      00305 #define         T1C1            T1CNT,1
                      00306 #define         T1C0            T1CNT,0
                      00307 
                      00308 ;T1LOAD
                      00309 #define         T1LOAD7         T1LOAD,7
                      00310 #define         T1LOAD6         T1LOAD,6
                      00311 #define         T1LOAD5         T1LOAD,5
                      00312 #define         T1LOAD4         T1LOAD,4
                      00313 #define         T1LOAD3         T1LOAD,3
                      00314 #define         T1LOAD2         T1LOAD,2
                      00315 #define         T1LOAD1         T1LOAD,1
                      00316 #define         T1LOAD0         T1LOAD,0
                      00317 
                      00318 ;T1DATA
                      00319 #define         T1DATA7         T1DATA,7
                      00320 #define         T1DATA6         T1DATA,6
                      00321 #define         T1DATA5         T1DATA,5
                      00322 #define         T1DATA4         T1DATA,4
                      00323 #define         T1DATA3         T1DATA,3
                      00324 #define         T1DATA2         T1DATA,2
                      00325 #define         T1DATA1         T1DATA,1
                      00326 #define         T1DATA0         T1DATA,0
                      00327 
                      00328 ;----- OSCM  Bits ----------------
                      00329 #define STBL    OSCM,5
                      00330 #define STBH    OSCM,4
                      00331 #define CLKS    OSCM,2
                      00332 #define LFEN    OSCM,1
                      00333 #define HFEN    OSCM,0
                      00334 
                      00335 ;-----  LVDCR Bits -------
                      00336 #define LVDEN   PLVDCR,7
                      00337 #define LVDS2   PLVDCR,6
                      00338 #define LVDS1   PLVDCR,5
                      00339 #define LVDS0   PLVDCR,4
                      00340 #define LVDF    PLVDCR,0
                      00341 
                      00342 ;---- ADCR0 Bits -----------------
                      00343 #define ADCHS3  ADCR0,7
                      00344 #define ADCHS2  ADCR0,6
                      00345 #define ADCHS1  ADCR0,5
                      00346 #define ADCHS0  ADCR0,4
                      00347 #define ADCKS1  ADCR0,3
                      00348 #define ADCKS0  ADCR0,2
                      00349 #define ADEOC     ADCR0,1
                      00350 #define ADON      ADCR0,0
                      00351 
                      00352 ;---- ADCR1 Bits -----------------
                      00353 #define VRS2    ADCR1,2
                      00354 #define VRS1      ADCR1,1
                      00355 #define VRS0      ADCR1,0
                      00356 
                      00357 ;ADRH
                      00358 #define         ADR11           ADRH,7
                      00359 #define         ADR10           ADRH,6
                      00360 #define         ADR9            ADRH,5
                      00361 #define         ADR8            ADRH,4
                      00362 #define         ADR7            ADRH,3
                      00363 #define         ADR6            ADRH,2
                      00364 #define         ADR5            ADRH,1
                      00365 #define         ADR4            ADRH,0
                      00366 
                      00367 ;ADRL
                      00368 #define         ADR3            ADRL,3
                      00369 #define         ADR2            ADRL,2
                      00370 #define         ADR1            ADRL,1
                      00371 #define         ADR0            ADRL,0
                      00372 
                      00373 ;OSCCAL
                      00374 #define         OSCCAL7         OSCCAL,7
                      00375 #define         OSCCAL6         OSCCAL,6
                      00376 #define         OSCCAL5         OSCCAL,5
                      00377 #define         OSCCAL4         OSCCAL,4
                      00378 #define         OSCCAL3         OSCCAL,3
                      00379 #define         OSCCAL2         OSCCAL,2
                      00380 #define         OSCCAL1         OSCCAL,1
                      00381 #define         OSCCAL0         OSCCAL,0
                      00382 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  ___uchar2fs
                      00016         extern  ___schar2fs
                      00017         extern  ___uint2fs
                      00018         extern  ___sint2fs
                      00019         extern  ___ulong2fs
                      00020         extern  ___slong2fs
                      00021         extern  ___fs2uchar
                      00022         extern  ___fs2schar
                      00023         extern  ___fs2uint
                      00024         extern  ___fs2sint
                      00025         extern  ___fs2ulong
                      00026         extern  ___fs2slong
                      00027         extern  ___fssub
                      00028         extern  ___fsmul
                      00029         extern  ___fsdiv
                      00030         extern  ___fslt
                      00031         extern  ___fseq
                      00032         extern  ___fsneq
                      00033         extern  ___fsgt
                      00034 
                      00035         extern STK06
                      00036         extern STK05
                      00037         extern STK04
                      00038         extern STK03
                      00039         extern STK02
                      00040         extern STK01
                      00041         extern STK00
                      00042 ;--------------------------------------------------------
                      00043 ; global declarations
                      00044 ;--------------------------------------------------------
                      00045         global  ___fsadd
                      00046 
                      00047 ;--------------------------------------------------------
                      00048 ; global definitions
                      00049 ;--------------------------------------------------------
                      00050 ;--------------------------------------------------------
                      00051 ; absolute symbol definitions
                      00052 ;--------------------------------------------------------
                      00053 ;--------------------------------------------------------
                      00054 ; compiler-defined variables
                      00055 ;--------------------------------------------------------
                      00056 UDL_fsadd_0     udata
0000                  00057 r0x100B res     1
0000                  00058 r0x100A res     1
0001                  00059 r0x1009 res     1
0001                  00060 r0x1008 res     1
0002                  00061 r0x100F res     1
0002                  00062 r0x100E res     1
0003                  00063 r0x100D res     1
0003                  00064 r0x100C res     1
0004                  00065 r0x1010 res     1
0004                  00066 r0x1011 res     1
0005                  00067 r0x1012 res     1
0005                  00068 r0x1013 res     1
0006                  00069 r0x1014 res     1
0006                  00070 r0x1015 res     1
0007                  00071 r0x1016 res     1
0007                  00072 r0x1017 res     1
0008                  00073 r0x1018 res     1
0008                  00074 r0x1019 res     1
0009                  00075 r0x101A res     1
0009                  00076 r0x101B res     1
000A                  00077 r0x101C res     1
000A                  00078 r0x101D res     1
000B                  00079 r0x101E res     1
000B                  00080 r0x101F res     1
000C                  00081 ___fsadd_fl1_1_22       res     4
000E                  00082 ___fsadd_fl2_1_22       res     4
                      00083 ;--------------------------------------------------------
                      00084 ; initialized data
                      00085 ;--------------------------------------------------------
                      00086 
                      00087 ;@Allocation info for local variables in function '__fsadd'
                      00088 ;@__fsadd __uchar2fs                Allocated to registers ;size:2
                      00089 ;@__fsadd __schar2fs                Allocated to registers ;size:2
                      00090 ;@__fsadd __uint2fs                 Allocated to registers ;size:2
                      00091 ;@__fsadd __sint2fs                 Allocated to registers ;size:2
                      00092 ;@__fsadd __ulong2fs                Allocated to registers ;size:2
                      00093 ;@__fsadd __slong2fs                Allocated to registers ;size:2
                      00094 ;@__fsadd __fs2uchar                Allocated to registers ;size:2
                      00095 ;@__fsadd __fs2schar                Allocated to registers ;size:2
                      00096 ;@__fsadd __fs2uint                 Allocated to registers ;size:2
                      00097 ;@__fsadd __fs2sint                 Allocated to registers ;size:2
                      00098 ;@__fsadd __fs2ulong                Allocated to registers ;size:2
                      00099 ;@__fsadd __fs2slong                Allocated to registers ;size:2
                      00100 ;@__fsadd __fssub                   Allocated to registers ;size:2
                      00101 ;@__fsadd __fsmul                   Allocated to registers ;size:2
                      00102 ;@__fsadd __fsdiv                   Allocated to registers ;size:2
                      00103 ;@__fsadd __fslt                    Allocated to registers ;size:2
                      00104 ;@__fsadd __fseq                    Allocated to registers ;size:2
                      00105 ;@__fsadd __fsneq                   Allocated to registers ;size:2
                      00106 ;@__fsadd __fsgt                    Allocated to registers ;size:2
                      00107 ;@__fsadd a2                        Allocated to registers r0x100F r0x100E r0x100D r0x100C ;size:4
                      00108 ;@__fsadd a1                        Allocated to registers r0x100B r0x100A r0x1009 r0x1008 ;size:4
                      00109 ;@__fsadd fl1                       Allocated to registers ;size:4
                      00110 ;@__fsadd fl2                       Allocated to registers ;size:4
                      00111 ;@__fsadd mant1                     Allocated to registers r0x100B r0x100A r0x1014 r0x1015 ;size:4
                      00112 ;@__fsadd mant2                     Allocated to registers r0x1016 r0x1017 r0x1018 r0x1019 ;size:4
                      00113 ;@__fsadd exp1                      Allocated to registers r0x100F r0x100E ;size:2
                      00114 ;@__fsadd exp2                      Allocated to registers r0x100D r0x100C ;size:2
                      00115 ;@__fsadd sign                      Allocated to registers r0x1010 r0x1011 r0x1012 r0x1013 ;size:4
                      00116 ;@end Allocation info for local variables in function '__fsadd';
                      00117 
                      00118 ;--------------------------------------------------------
                      00119 ; overlayable items in internal ram 
                      00120 ;--------------------------------------------------------
                      00121 ;       udata_ovr
                      00122 ;--------------------------------------------------------
                      00123 ; code
                      00124 ;--------------------------------------------------------
                      00125 code_fsadd      code
                      00126 ;***
                      00127 ;  pBlock Stats: dbName = C
                      00128 ;***
                      00129 ;entry:  ___fsadd       ;Function start
                      00130 ; 2 exit points
                      00131 ;has an exit
                      00132 ;31 compiler assigned registers:
                      00133 ;   r0x1008
                      00134 ;   STK00
                      00135 ;   r0x1009
                      00136 ;   STK01
                      00137 ;   r0x100A
                      00138 ;   STK02
                      00139 ;   r0x100B
                      00140 ;   STK03
                      00141 ;   r0x100C
                      00142 ;   STK04
                      00143 ;   r0x100D
                      00144 ;   STK05
                      00145 ;   r0x100E
                      00146 ;   STK06
                      00147 ;   r0x100F
                      00148 ;   r0x1010
                      00149 ;   r0x1011
                      00150 ;   r0x1012
                      00151 ;   r0x1013
                      00152 ;   r0x1014
                      00153 ;   r0x1015
                      00154 ;   r0x1016
                      00155 ;   r0x1017
                      00156 ;   r0x1018
                      00157 ;   r0x1019
                      00158 ;   r0x101A
                      00159 ;   r0x101B
                      00160 ;   r0x101C
                      00161 ;   r0x101D
                      00162 ;   r0x101E
                      00163 ;   r0x101F
                      00164 ;; Starting pCode block
                      00165 ;;[ICODE] ../libsdcc/fsadd.c:53:  _entry($30) :
                      00166 ;;[ICODE] ../libsdcc/fsadd.c:53:        proc ___fsadd [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
0000                  00167 ___fsadd        ;Function start
                      00168 ; 2 exit points
                      00169 ;;[ICODE] ../libsdcc/fsadd.c:53: iTemp0 [k2 lr3:7 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsadd_a1_1_21}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv ___fsadd [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
                      00170 ;       .line   53; "../libsdcc/fsadd.c"        float __fsadd (float a1, float a2) _FS_REENTRANT
0000   5600           00171         MOVRA   r0x1008
0001   5800           00172         MOVAR   STK00
0002   5600           00173         MOVRA   r0x1009
0003   5800           00174         MOVAR   STK01
0004   5600           00175         MOVRA   r0x100A
0005   5800           00176         MOVAR   STK02
0006   5600           00177         MOVRA   (___fsadd_fl1_1_22 + 0)
0007   5600           00178         MOVRA   r0x100B
                      00179 ;;[ICODE] ../libsdcc/fsadd.c:53: iTemp1 [k4 lr4:9 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsadd_a2_1_21}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv ___fsadd [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
0008   5800           00180         MOVAR   STK03
0009   5600           00181         MOVRA   r0x100C
000A   5800           00182         MOVAR   STK04
000B   5600           00183         MOVRA   r0x100D
000C   5800           00184         MOVAR   STK05
000D   5600           00185         MOVRA   r0x100E
000E   5800           00186         MOVAR   STK06
000F   5600           00187         MOVRA   (___fsadd_fl2_1_22 + 0)
0010   5600           00188         MOVRA   r0x100F
                      00189 ;;[ICODE] ../libsdcc/fsadd.c:58:        iTemp2 [k6 lr5:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsadd_sign_1_22}[r0x1008 r0x1009 r0x100A r0x100B ] := 0x0 {unsigned-long-int literal}
                      00190 ;       .line   58; "../libsdcc/fsadd.c"        unsigned long sign = 0;
0011   7600           00191         CLRR    r0x1010
0012   7600           00192         CLRR    r0x1011
0013   7600           00193         CLRR    r0x1012
0014   7600           00194         CLRR    r0x1013
                      00195 ;;[ICODE] ../libsdcc/fsadd.c:60:        iTemp3 [k9 lr6:7 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsadd_fl1_1_22 [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00196 ;;[ICODE] ../libsdcc/fsadd.c:60:        *(iTemp3 [k9 lr6:7 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat]) := iTemp0 [k2 lr3:7 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsadd_a1_1_21}[r0x1000 r0x1001 r0x1002 r0x1003 ]
                      00197 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
                      00198 ;;117   MOVAR   r0x100B
                      00199 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
                      00200 ;       .line   60; "../libsdcc/fsadd.c"        fl1.f = a1;
0015   5800           00201         MOVAR   r0x100A
0016   5600           00202         MOVRA   (___fsadd_fl1_1_22 + 1)
                      00203 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
0017   5800           00204         MOVAR   r0x1009
0018   5600           00205         MOVRA   (___fsadd_fl1_1_22 + 2)
                      00206 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
0019   5800           00207         MOVAR   r0x1008
001A   5600           00208         MOVRA   (___fsadd_fl1_1_22 + 3)
                      00209 ;;[ICODE] ../libsdcc/fsadd.c:61:        iTemp5 [k13 lr8:9 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsadd_fl2_1_22 [k12 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00210 ;;[ICODE] ../libsdcc/fsadd.c:61:        *(iTemp5 [k13 lr8:9 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat]) := iTemp1 [k4 lr4:9 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsadd_a2_1_21}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00211 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
                      00212 ;;118   MOVAR   r0x100F
                      00213 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
                      00214 ;       .line   61; "../libsdcc/fsadd.c"        fl2.f = a2;
001B   5800           00215         MOVAR   r0x100E
001C   5600           00216         MOVRA   (___fsadd_fl2_1_22 + 1)
                      00217 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
001D   5800           00218         MOVAR   r0x100D
001E   5600           00219         MOVRA   (___fsadd_fl2_1_22 + 2)
                      00220 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
001F   5800           00221         MOVAR   r0x100C
0020   5600           00222         MOVRA   (___fsadd_fl2_1_22 + 3)
                      00223 ;;[ICODE] ../libsdcc/fsadd.c:64:        iTemp7 [k16 lr10:11 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsadd_fl1_1_22 [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00224 ;;[ICODE] ../libsdcc/fsadd.c:64:        iTemp9 [k19 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp7 [k16 lr10:11 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00225 ;       .line   64; "../libsdcc/fsadd.c"        if (!fl1.l)
0021   5800           00226         MOVAR   (___fsadd_fl1_1_22 + 0)
0022   5600           00227         MOVRA   r0x100B
0023   5800           00228         MOVAR   (___fsadd_fl1_1_22 + 1)
0024   5600           00229         MOVRA   r0x100A
0025   5800           00230         MOVAR   (___fsadd_fl1_1_22 + 2)
0026   5600           00231         MOVRA   r0x1009
0027   5800           00232         MOVAR   (___fsadd_fl1_1_22 + 3)
0028   5600           00233         MOVRA   r0x1008
                      00234 ;;[ICODE] ../libsdcc/fsadd.c:64:        if iTemp9 [k19 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] != 0 goto _iffalse_0($2)
0029   5800           00235         MOVAR   r0x100B
002A   5C00           00236         ORAR    r0x100A
002B   5C00           00237         ORAR    r0x1009
002C   5C00           00238         ORAR    r0x1008
002D   E587           00239         JBSET   STATUS,2
002E   A000           00240         GOTO    _00106_DS_
                      00241 ;;[ICODE] ../libsdcc/fsadd.c:65:        iTemp10 [k20 lr13:14 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsadd_fl2_1_22 [k12 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00242 ;;[ICODE] ../libsdcc/fsadd.c:65:        iTemp12 [k23 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp10 [k20 lr13:14 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00243 ;       .line   65; "../libsdcc/fsadd.c"        return (fl2.f);
002F   5800           00244         MOVAR   (___fsadd_fl2_1_22 + 0)
0030   5600           00245         MOVRA   r0x100B
0031   5800           00246         MOVAR   (___fsadd_fl2_1_22 + 1)
0032   5600           00247         MOVRA   r0x100A
0033   5800           00248         MOVAR   (___fsadd_fl2_1_22 + 2)
0034   5600           00249         MOVRA   r0x1009
0035   5800           00250         MOVAR   (___fsadd_fl2_1_22 + 3)
0036   5600           00251         MOVRA   r0x1008
                      00252 ;;[ICODE] ../libsdcc/fsadd.c:65:        ret iTemp12 [k23 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0037   5800           00253         MOVAR   r0x100B
0038   5600           00254         MOVRA   STK02
0039   5800           00255         MOVAR   r0x100A
003A   5600           00256         MOVRA   STK01
003B   5800           00257         MOVAR   r0x1009
003C   5600           00258         MOVRA   STK00
003D   5800           00259         MOVAR   r0x1008
003E   A000           00260         GOTO    _00133_DS_
                      00261 ;;[ICODE] ../libsdcc/fsadd.c:65:  _iffalse_0($2) :
                      00262 ;;[ICODE] ../libsdcc/fsadd.c:66:        iTemp13 [k24 lr17:18 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsadd_fl2_1_22 [k12 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00263 ;;[ICODE] ../libsdcc/fsadd.c:66:        iTemp15 [k27 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp13 [k24 lr17:18 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
003F                  00264 _00106_DS_
                      00265 ;       .line   66; "../libsdcc/fsadd.c"        if (!fl2.l)
003F   5800           00266         MOVAR   (___fsadd_fl2_1_22 + 0)
0040   5600           00267         MOVRA   r0x100B
0041   5800           00268         MOVAR   (___fsadd_fl2_1_22 + 1)
0042   5600           00269         MOVRA   r0x100A
0043   5800           00270         MOVAR   (___fsadd_fl2_1_22 + 2)
0044   5600           00271         MOVRA   r0x1009
0045   5800           00272         MOVAR   (___fsadd_fl2_1_22 + 3)
0046   5600           00273         MOVRA   r0x1008
                      00274 ;;[ICODE] ../libsdcc/fsadd.c:66:        if iTemp15 [k27 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] != 0 goto _iffalse_1($4)
0047   5800           00275         MOVAR   r0x100B
0048   5C00           00276         ORAR    r0x100A
0049   5C00           00277         ORAR    r0x1009
004A   5C00           00278         ORAR    r0x1008
004B   E587           00279         JBSET   STATUS,2
004C   A000           00280         GOTO    _00108_DS_
                      00281 ;;[ICODE] ../libsdcc/fsadd.c:67:        iTemp16 [k28 lr20:21 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsadd_fl1_1_22 [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00282 ;;[ICODE] ../libsdcc/fsadd.c:67:        iTemp18 [k31 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp16 [k28 lr20:21 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00283 ;       .line   67; "../libsdcc/fsadd.c"        return (fl1.f);
004D   5800           00284         MOVAR   (___fsadd_fl1_1_22 + 0)
004E   5600           00285         MOVRA   r0x100B
004F   5800           00286         MOVAR   (___fsadd_fl1_1_22 + 1)
0050   5600           00287         MOVRA   r0x100A
0051   5800           00288         MOVAR   (___fsadd_fl1_1_22 + 2)
0052   5600           00289         MOVRA   r0x1009
0053   5800           00290         MOVAR   (___fsadd_fl1_1_22 + 3)
0054   5600           00291         MOVRA   r0x1008
                      00292 ;;[ICODE] ../libsdcc/fsadd.c:67:        ret iTemp18 [k31 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0055   5800           00293         MOVAR   r0x100B
0056   5600           00294         MOVRA   STK02
0057   5800           00295         MOVAR   r0x100A
0058   5600           00296         MOVRA   STK01
0059   5800           00297         MOVAR   r0x1009
005A   5600           00298         MOVRA   STK00
005B   5800           00299         MOVAR   r0x1008
005C   A000           00300         GOTO    _00133_DS_
                      00301 ;;[ICODE] ../libsdcc/fsadd.c:67:  _iffalse_1($4) :
                      00302 ;;[ICODE] ../libsdcc/fsadd.c:69:        iTemp20 [k34 lr24:25 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsadd_fl1_1_22 [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00303 ;;[ICODE] ../libsdcc/fsadd.c:69:        iTemp22 [k37 lr25:26 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp20 [k34 lr24:25 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
005D                  00304 _00108_DS_
                      00305 ;       .line   69; "../libsdcc/fsadd.c"        exp1 = EXP (fl1.l);
005D   5800           00306         MOVAR   (___fsadd_fl1_1_22 + 0)
005E   5600           00307         MOVRA   r0x100B
005F   5800           00308         MOVAR   (___fsadd_fl1_1_22 + 1)
0060   5600           00309         MOVRA   r0x100A
0061   5800           00310         MOVAR   (___fsadd_fl1_1_22 + 2)
0062   5600           00311         MOVRA   r0x1009
0063   5800           00312         MOVAR   (___fsadd_fl1_1_22 + 3)
0064   5600           00313         MOVRA   r0x1008
                      00314 ;;[ICODE] ../libsdcc/fsadd.c:69:        iTemp23 [k38 lr26:27 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp22 [k37 lr25:26 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] >> 0x17 {const-unsigned-char literal}
0065   5000           00315         RLAR    r0x1009
0066   5000           00316         RLAR    r0x1008
0067   5600           00317         MOVRA   r0x100B
0068   5600           00318         MOVRA   r0x100F
0069   7600           00319         CLRR    r0x100E
006A   5200           00320         RLR     r0x100E
006B   7600           00321         CLRR    r0x100D
006C   7600           00322         CLRR    r0x100C
                      00323 ;;[ICODE] ../libsdcc/fsadd.c:69:        iTemp24 [k39 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp23 [k38 lr26:27 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ] & 0xff {unsigned-long-int literal}
                      00324 ;;116   MOVAR   r0x100F
006D   7600           00325         CLRR    r0x100A
006E   7600           00326         CLRR    r0x1009
006F   7600           00327         CLRR    r0x1008
                      00328 ;;[ICODE] ../libsdcc/fsadd.c:69:        iTemp19 [k32 lr28:98 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ] = (int fixed)iTemp24 [k39 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0070   5800           00329         MOVAR   r0x100B
0071   5600           00330         MOVRA   r0x100F
0072   3C00           00331         MOVAI   0x00
0073   5600           00332         MOVRA   r0x100E
                      00333 ;;[ICODE] ../libsdcc/fsadd.c:70:        iTemp27 [k43 lr30:31 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsadd_fl2_1_22 [k12 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00334 ;;[ICODE] ../libsdcc/fsadd.c:70:        iTemp29 [k46 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp27 [k43 lr30:31 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00335 ;       .line   70; "../libsdcc/fsadd.c"        exp2 = EXP (fl2.l);
0074   5800           00336         MOVAR   (___fsadd_fl2_1_22 + 0)
0075   5600           00337         MOVRA   r0x100B
0076   5800           00338         MOVAR   (___fsadd_fl2_1_22 + 1)
0077   5600           00339         MOVRA   r0x100A
0078   5800           00340         MOVAR   (___fsadd_fl2_1_22 + 2)
0079   5600           00341         MOVRA   r0x1009
007A   5800           00342         MOVAR   (___fsadd_fl2_1_22 + 3)
007B   5600           00343         MOVRA   r0x1008
                      00344 ;;[ICODE] ../libsdcc/fsadd.c:70:        iTemp30 [k47 lr32:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1006 r0x1007 r0x100C r0x100D ] = iTemp29 [k46 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] >> 0x17 {const-unsigned-char literal}
007C   5000           00345         RLAR    r0x1009
007D   5000           00346         RLAR    r0x1008
007E   5600           00347         MOVRA   r0x100D
007F   7600           00348         CLRR    r0x100C
0080   5200           00349         RLR     r0x100C
0081   7600           00350         CLRR    r0x1014
0082   7600           00351         CLRR    r0x1015
                      00352 ;;[ICODE] ../libsdcc/fsadd.c:70:        iTemp31 [k48 lr33:34 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp30 [k47 lr32:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1006 r0x1007 r0x100C r0x100D ] & 0xff {unsigned-long-int literal}
0083   5800           00353         MOVAR   r0x100D
0084   5600           00354         MOVRA   r0x100D
0085   5600           00355         MOVRA   r0x100B
0086   7600           00356         CLRR    r0x100A
0087   7600           00357         CLRR    r0x1009
0088   7600           00358         CLRR    r0x1008
                      00359 ;;[ICODE] ../libsdcc/fsadd.c:70:        iTemp26 [k41 lr34:84 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp2_1_22}[r0x1006 r0x1007 ] = (int fixed)iTemp31 [k48 lr33:34 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
                      00360 ;;115   MOVAR   r0x100B
0089   3C00           00361         MOVAI   0x00
008A   5600           00362         MOVRA   r0x100C
                      00363 ;;[ICODE] ../libsdcc/fsadd.c:72:        iTemp33 [k50 lr36:37 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int register}[r0x1000 r0x1001 ] = iTemp26 [k41 lr34:84 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp2_1_22}[r0x1006 r0x1007 ] + 0x19 {int literal}
                      00364 ;       .line   72; "../libsdcc/fsadd.c"        if (exp1 > exp2 + 25)
008B   3C19           00365         MOVAI   0x19
008C   7C00           00366         ADDAR   r0x100D
008D   5600           00367         MOVRA   r0x100B
008E   7600           00368         CLRR    r0x100A
008F   5200           00369         RLR     r0x100A
0090   5800           00370         MOVAR   r0x100C
0091   7E00           00371         ADDRA   r0x100A
                      00372 ;;[ICODE] ../libsdcc/fsadd.c:72:        iTemp34 [k51 lr37:38 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp19 [k32 lr28:98 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ] > iTemp33 [k50 lr36:37 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int register}[r0x1000 r0x1001 ]
0092   5800           00373         MOVAR   r0x100A
0093   3F80           00374         ADDAI   0x80
0094   5600           00375         MOVRA   r0x1016
0095   5800           00376         MOVAR   r0x100E
0096   3F80           00377         ADDAI   0x80
0097   4800           00378         RSUBAR  r0x1016
0098   E587           00379         JBSET   STATUS,2
0099   A000           00380         GOTO    _00165_DS_
009A   5800           00381         MOVAR   r0x100F
009B   4800           00382         RSUBAR  r0x100B
009C                  00383 _00165_DS_
009C   F187           00384         JBCLR   STATUS,0
009D   A000           00385         GOTO    _00110_DS_
                      00386 ;;genSkipc:3194: created from rifx:00CC608C
                      00387 ;;[ICODE] ../libsdcc/fsadd.c:72:        if iTemp34 [k51 lr37:38 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($6)
                      00388 ;;[ICODE] ../libsdcc/fsadd.c:73:        iTemp35 [k52 lr39:40 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsadd_fl1_1_22 [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00389 ;;[ICODE] ../libsdcc/fsadd.c:73:        iTemp37 [k55 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x100C r0x100D ] = @[iTemp35 [k52 lr39:40 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00390 ;       .line   73; "../libsdcc/fsadd.c"        return (fl1.f);
009E   5800           00391         MOVAR   (___fsadd_fl1_1_22 + 0)
009F   5600           00392         MOVRA   r0x100B
00A0   5800           00393         MOVAR   (___fsadd_fl1_1_22 + 1)
00A1   5600           00394         MOVRA   r0x100A
00A2   5800           00395         MOVAR   (___fsadd_fl1_1_22 + 2)
00A3   5600           00396         MOVRA   r0x1014
00A4   5800           00397         MOVAR   (___fsadd_fl1_1_22 + 3)
00A5   5600           00398         MOVRA   r0x1015
                      00399 ;;[ICODE] ../libsdcc/fsadd.c:73:        ret iTemp37 [k55 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x100C r0x100D ]
00A6   5800           00400         MOVAR   r0x100B
00A7   5600           00401         MOVRA   STK02
00A8   5800           00402         MOVAR   r0x100A
00A9   5600           00403         MOVRA   STK01
00AA   5800           00404         MOVAR   r0x1014
00AB   5600           00405         MOVRA   STK00
00AC   5800           00406         MOVAR   r0x1015
00AD   A000           00407         GOTO    _00133_DS_
                      00408 ;;[ICODE] ../libsdcc/fsadd.c:73:  _iffalse_2($6) :
                      00409 ;;[ICODE] ../libsdcc/fsadd.c:74:        iTemp38 [k56 lr43:44 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int register}[r0x1000 r0x1001 ] = iTemp19 [k32 lr28:98 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ] + 0x19 {int literal}
00AE                  00410 _00110_DS_
                      00411 ;       .line   74; "../libsdcc/fsadd.c"        if (exp2 > exp1 + 25)
00AE   3C19           00412         MOVAI   0x19
00AF   7C00           00413         ADDAR   r0x100F
00B0   5600           00414         MOVRA   r0x100B
00B1   7600           00415         CLRR    r0x100A
00B2   5200           00416         RLR     r0x100A
00B3   5800           00417         MOVAR   r0x100E
00B4   7E00           00418         ADDRA   r0x100A
                      00419 ;;[ICODE] ../libsdcc/fsadd.c:74:        iTemp39 [k57 lr44:45 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp26 [k41 lr34:84 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp2_1_22}[r0x1006 r0x1007 ] > iTemp38 [k56 lr43:44 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int register}[r0x1000 r0x1001 ]
00B5   5800           00420         MOVAR   r0x100A
00B6   3F80           00421         ADDAI   0x80
00B7   5600           00422         MOVRA   r0x1016
00B8   5800           00423         MOVAR   r0x100C
00B9   3F80           00424         ADDAI   0x80
00BA   4800           00425         RSUBAR  r0x1016
00BB   E587           00426         JBSET   STATUS,2
00BC   A000           00427         GOTO    _00166_DS_
00BD   5800           00428         MOVAR   r0x100D
00BE   4800           00429         RSUBAR  r0x100B
00BF                  00430 _00166_DS_
00BF   F187           00431         JBCLR   STATUS,0
00C0   A000           00432         GOTO    _00112_DS_
                      00433 ;;genSkipc:3194: created from rifx:00CC608C
                      00434 ;;[ICODE] ../libsdcc/fsadd.c:74:        if iTemp39 [k57 lr44:45 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_3($8)
                      00435 ;;[ICODE] ../libsdcc/fsadd.c:75:        iTemp40 [k58 lr46:47 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsadd_fl2_1_22 [k12 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00436 ;;[ICODE] ../libsdcc/fsadd.c:75:        iTemp42 [k61 lr47:48 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x100C r0x100D ] = @[iTemp40 [k58 lr46:47 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00437 ;       .line   75; "../libsdcc/fsadd.c"        return (fl2.f);
00C1   5800           00438         MOVAR   (___fsadd_fl2_1_22 + 0)
00C2   5600           00439         MOVRA   r0x100B
00C3   5800           00440         MOVAR   (___fsadd_fl2_1_22 + 1)
00C4   5600           00441         MOVRA   r0x100A
00C5   5800           00442         MOVAR   (___fsadd_fl2_1_22 + 2)
00C6   5600           00443         MOVRA   r0x1014
00C7   5800           00444         MOVAR   (___fsadd_fl2_1_22 + 3)
00C8   5600           00445         MOVRA   r0x1015
                      00446 ;;[ICODE] ../libsdcc/fsadd.c:75:        ret iTemp42 [k61 lr47:48 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x100C r0x100D ]
00C9   5800           00447         MOVAR   r0x100B
00CA   5600           00448         MOVRA   STK02
00CB   5800           00449         MOVAR   r0x100A
00CC   5600           00450         MOVRA   STK01
00CD   5800           00451         MOVAR   r0x1014
00CE   5600           00452         MOVRA   STK00
00CF   5800           00453         MOVAR   r0x1015
00D0   A000           00454         GOTO    _00133_DS_
                      00455 ;;[ICODE] ../libsdcc/fsadd.c:75:  _iffalse_3($8) :
                      00456 ;;[ICODE] ../libsdcc/fsadd.c:77:        iTemp44 [k64 lr50:51 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsadd_fl1_1_22 [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00457 ;;[ICODE] ../libsdcc/fsadd.c:77:        iTemp46 [k67 lr51:52 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x100C r0x100D ] = @[iTemp44 [k64 lr50:51 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
00D1                  00458 _00112_DS_
                      00459 ;       .line   77; "../libsdcc/fsadd.c"        mant1 = MANT (fl1.l);
00D1   5800           00460         MOVAR   (___fsadd_fl1_1_22 + 0)
00D2   5600           00461         MOVRA   r0x100B
00D3   5800           00462         MOVAR   (___fsadd_fl1_1_22 + 1)
00D4   5600           00463         MOVRA   r0x100A
00D5   5800           00464         MOVAR   (___fsadd_fl1_1_22 + 2)
00D6   5600           00465         MOVRA   r0x1014
00D7   5800           00466         MOVAR   (___fsadd_fl1_1_22 + 3)
00D8   5600           00467         MOVRA   r0x1015
                      00468 ;;[ICODE] ../libsdcc/fsadd.c:77:        iTemp47 [k68 lr52:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1000 r0x1001 r0x100C r0x100D ] = iTemp46 [k67 lr51:52 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x100C r0x100D ] & 0x7fffff {unsigned-long-int literal}
00D9   DE00           00469         BCLR    r0x1014,7
00DA   7600           00470         CLRR    r0x1015
                      00471 ;;[ICODE] ../libsdcc/fsadd.c:77:        iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] = iTemp47 [k68 lr52:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1000 r0x1001 r0x100C r0x100D ] | 0x800000 {unsigned-long-int literal}
00DB   CE00           00472         BSET    r0x1014,7
                      00473 ;;[ICODE] ../libsdcc/fsadd.c:78:        iTemp50 [k72 lr55:56 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsadd_fl2_1_22 [k12 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00474 ;;[ICODE] ../libsdcc/fsadd.c:78:        iTemp52 [k75 lr56:57 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100E r0x100F r0x1010 r0x1011 ] = @[iTemp50 [k72 lr55:56 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00475 ;       .line   78; "../libsdcc/fsadd.c"        mant2 = MANT (fl2.l);
00DC   5800           00476         MOVAR   (___fsadd_fl2_1_22 + 0)
00DD   5600           00477         MOVRA   r0x1016
00DE   5800           00478         MOVAR   (___fsadd_fl2_1_22 + 1)
00DF   5600           00479         MOVRA   r0x1017
00E0   5800           00480         MOVAR   (___fsadd_fl2_1_22 + 2)
00E1   5600           00481         MOVRA   r0x1018
00E2   5800           00482         MOVAR   (___fsadd_fl2_1_22 + 3)
00E3   5600           00483         MOVRA   r0x1019
                      00484 ;;[ICODE] ../libsdcc/fsadd.c:78:        iTemp53 [k76 lr57:58 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100E r0x100F r0x1010 r0x1011 ] = iTemp52 [k75 lr56:57 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100E r0x100F r0x1010 r0x1011 ] & 0x7fffff {unsigned-long-int literal}
00E4   DE00           00485         BCLR    r0x1018,7
00E5   7600           00486         CLRR    r0x1019
                      00487 ;;[ICODE] ../libsdcc/fsadd.c:78:        iTemp49 [k70 lr58:86 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant2_1_22}[r0x100E r0x100F r0x1010 r0x1011 ] = iTemp53 [k76 lr57:58 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100E r0x100F r0x1010 r0x1011 ] | 0x800000 {unsigned-long-int literal}
00E6   CE00           00488         BSET    r0x1018,7
                      00489 ;;[ICODE] ../libsdcc/fsadd.c:80:        iTemp55 [k78 lr60:61 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsadd_fl1_1_22 [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00490 ;;[ICODE] ../libsdcc/fsadd.c:80:        iTemp57 [k81 lr61:62 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1012 r0x1013 r0x1014 r0x1015 ] = @[iTemp55 [k78 lr60:61 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00491 ;       .line   80; "../libsdcc/fsadd.c"        if (SIGN (fl1.l))
00E7   5800           00492         MOVAR   (___fsadd_fl1_1_22 + 0)
00E8   5600           00493         MOVRA   r0x101A
00E9   5800           00494         MOVAR   (___fsadd_fl1_1_22 + 1)
00EA   5600           00495         MOVRA   r0x101B
00EB   5800           00496         MOVAR   (___fsadd_fl1_1_22 + 2)
00EC   5600           00497         MOVRA   r0x101C
00ED   5800           00498         MOVAR   (___fsadd_fl1_1_22 + 3)
00EE   5600           00499         MOVRA   r0x101D
                      00500 ;;[ICODE] ../libsdcc/fsadd.c:80:        iTemp58 [k82 lr62:63 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed}[r0x1016 ] = gabit iTemp57 [k81 lr61:62 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1012 r0x1013 r0x1014 r0x1015 ]
00EF   5800           00501         MOVAR   r0x101D
00F0   3E80           00502         ANDAI   0x80
00F1   E587           00503         JBSET   STATUS,2
00F2   3C01           00504         MOVAI   0x01
00F3   5600           00505         MOVRA   r0x101E
                      00506 ;;[ICODE] ../libsdcc/fsadd.c:80:        if iTemp58 [k82 lr62:63 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed}[r0x1016 ] == 0 goto _iffalse_4($10)
00F4   3C00           00507         MOVAI   0x00
00F5   5C00           00508         ORAR    r0x101E
00F6   F587           00509         JBCLR   STATUS,2
00F7   A000           00510         GOTO    _00114_DS_
                      00511 ;;[ICODE] ../libsdcc/fsadd.c:81:        iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] = - iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ]
                      00512 ;       .line   81; "../libsdcc/fsadd.c"        mant1 = -mant1;
00F8   7200           00513         COMR    r0x100B
00F9   7200           00514         COMR    r0x100A
00FA   7200           00515         COMR    r0x1014
00FB   7200           00516         COMR    r0x1015
00FC   6600           00517         INCR    r0x100B
00FD   F587           00518         JBCLR   STATUS,2
00FE   6600           00519         INCR    r0x100A
00FF   F587           00520         JBCLR   STATUS,2
0100   6600           00521         INCR    r0x1014
0101   F587           00522         JBCLR   STATUS,2
0102   6600           00523         INCR    r0x1015
                      00524 ;;[ICODE] ../libsdcc/fsadd.c:81:  _iffalse_4($10) :
                      00525 ;;[ICODE] ../libsdcc/fsadd.c:82:        iTemp60 [k84 lr67:68 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsadd_fl2_1_22 [k12 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00526 ;;[ICODE] ../libsdcc/fsadd.c:82:        iTemp62 [k87 lr68:69 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1012 r0x1013 r0x1014 r0x1015 ] = @[iTemp60 [k84 lr67:68 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
0103                  00527 _00114_DS_
                      00528 ;       .line   82; "../libsdcc/fsadd.c"        if (SIGN (fl2.l))
0103   5800           00529         MOVAR   (___fsadd_fl2_1_22 + 0)
0104   5600           00530         MOVRA   r0x101A
0105   5800           00531         MOVAR   (___fsadd_fl2_1_22 + 1)
0106   5600           00532         MOVRA   r0x101B
0107   5800           00533         MOVAR   (___fsadd_fl2_1_22 + 2)
0108   5600           00534         MOVRA   r0x101C
0109   5800           00535         MOVAR   (___fsadd_fl2_1_22 + 3)
010A   5600           00536         MOVRA   r0x101D
                      00537 ;;[ICODE] ../libsdcc/fsadd.c:82:        iTemp63 [k88 lr69:70 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed}[r0x1016 ] = gabit iTemp62 [k87 lr68:69 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1012 r0x1013 r0x1014 r0x1015 ]
010B   5800           00538         MOVAR   r0x101D
010C   3E80           00539         ANDAI   0x80
010D   E587           00540         JBSET   STATUS,2
010E   3C01           00541         MOVAI   0x01
010F   5600           00542         MOVRA   r0x101E
                      00543 ;;[ICODE] ../libsdcc/fsadd.c:82:        if iTemp63 [k88 lr69:70 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed}[r0x1016 ] == 0 goto _iffalse_5($12)
0110   3C00           00544         MOVAI   0x00
0111   5C00           00545         ORAR    r0x101E
0112   F587           00546         JBCLR   STATUS,2
0113   A000           00547         GOTO    _00116_DS_
                      00548 ;;[ICODE] ../libsdcc/fsadd.c:83:        iTemp49 [k70 lr58:86 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant2_1_22}[r0x100E r0x100F r0x1010 r0x1011 ] = - iTemp49 [k70 lr58:86 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant2_1_22}[r0x100E r0x100F r0x1010 r0x1011 ]
                      00549 ;       .line   83; "../libsdcc/fsadd.c"        mant2 = -mant2;
0114   7200           00550         COMR    r0x1016
0115   7200           00551         COMR    r0x1017
0116   7200           00552         COMR    r0x1018
0117   7200           00553         COMR    r0x1019
0118   6600           00554         INCR    r0x1016
0119   F587           00555         JBCLR   STATUS,2
011A   6600           00556         INCR    r0x1017
011B   F587           00557         JBCLR   STATUS,2
011C   6600           00558         INCR    r0x1018
011D   F587           00559         JBCLR   STATUS,2
011E   6600           00560         INCR    r0x1019
                      00561 ;;[ICODE] ../libsdcc/fsadd.c:83:  _iffalse_5($12) :
                      00562 ;;[ICODE] ../libsdcc/fsadd.c:85:        iTemp65 [k90 lr74:75 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp19 [k32 lr28:98 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ] > iTemp26 [k41 lr34:84 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp2_1_22}[r0x1006 r0x1007 ]
011F                  00563 _00116_DS_
                      00564 ;       .line   85; "../libsdcc/fsadd.c"        if (exp1 > exp2)
011F   5800           00565         MOVAR   r0x100C
0120   3F80           00566         ADDAI   0x80
0121   5600           00567         MOVRA   r0x101F
0122   5800           00568         MOVAR   r0x100E
0123   3F80           00569         ADDAI   0x80
0124   4800           00570         RSUBAR  r0x101F
0125   E587           00571         JBSET   STATUS,2
0126   A000           00572         GOTO    _00167_DS_
0127   5800           00573         MOVAR   r0x100F
0128   4800           00574         RSUBAR  r0x100D
0129                  00575 _00167_DS_
0129   F187           00576         JBCLR   STATUS,0
012A   A000           00577         GOTO    _00118_DS_
                      00578 ;;genSkipc:3194: created from rifx:00CC608C
                      00579 ;;[ICODE] ../libsdcc/fsadd.c:85:        if iTemp65 [k90 lr74:75 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_6($14)
                      00580 ;;[ICODE] ../libsdcc/fsadd.c:87:        iTemp66 [k91 lr76:77 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1012 r0x1013 ] = iTemp19 [k32 lr28:98 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ] - iTemp26 [k41 lr34:84 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp2_1_22}[r0x1006 r0x1007 ]
                      00581 ;       .line   87; "../libsdcc/fsadd.c"        mant2 >>= exp1 - exp2;
012B   5800           00582         MOVAR   r0x100D
012C   4800           00583         RSUBAR  r0x100F
012D   5600           00584         MOVRA   r0x101A
012E   5800           00585         MOVAR   r0x100C
012F   E187           00586         JBSET   STATUS,0
0130   6400           00587         INCAR   r0x100C
0131   4800           00588         RSUBAR  r0x100E
0132   5600           00589         MOVRA   r0x101B
                      00590 ;;[ICODE] ../libsdcc/fsadd.c:87:        iTemp49 [k70 lr58:86 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant2_1_22}[r0x100E r0x100F r0x1010 r0x1011 ] = iTemp49 [k70 lr58:86 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant2_1_22}[r0x100E r0x100F r0x1010 r0x1011 ] >> iTemp66 [k91 lr76:77 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1012 r0x1013 ]
0133   5800           00591         MOVAR   r0x101A
0134   FE00           00592         JBCLR   r0x101A,7
0135   A000           00593         GOTO    _00170_DS_
0136   3A00           00594         ISUBAI  0x00
0137   F587           00595         JBCLR   STATUS,2
0138   A000           00596         GOTO    _00169_DS_
0139                  00597 _00168_DS_
0139   D187           00598         BCLR    STATUS,0
013A   FE00           00599         JBCLR   r0x1019,7
013B   C187           00600         BSET    STATUS,0
013C   4E00           00601         RRR     r0x1019
013D   4E00           00602         RRR     r0x1018
013E   4E00           00603         RRR     r0x1017
013F   4E00           00604         RRR     r0x1016
0140   3F01           00605         ADDAI   0x01
0141   E187           00606         JBSET   STATUS,0
0142   A000           00607         GOTO    _00168_DS_
0143   A000           00608         GOTO    _00169_DS_
0144                  00609 _00170_DS_
0144   D187           00610         BCLR    STATUS,0
0145                  00611 _00171_DS_
0145   5200           00612         RLR     r0x1016
0146   5200           00613         RLR     r0x1017
0147   5200           00614         RLR     r0x1018
0148   5200           00615         RLR     r0x1019
0149   3F01           00616         ADDAI   0x01
014A   E187           00617         JBSET   STATUS,0
014B   A000           00618         GOTO    _00171_DS_
                      00619 ;;[ICODE] ../libsdcc/fsadd.c:87:         goto _ifend_6($15)
014C                  00620 _00169_DS_
014C   A000           00621         GOTO    _00119_DS_
                      00622 ;;[ICODE] ../libsdcc/fsadd.c:87:  _iffalse_6($14) :
                      00623 ;;[ICODE] ../libsdcc/fsadd.c:91:        iTemp68 [k93 lr81:82 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1012 r0x1013 ] = iTemp26 [k41 lr34:84 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp2_1_22}[r0x1006 r0x1007 ] - iTemp19 [k32 lr28:98 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ]
014D                  00624 _00118_DS_
                      00625 ;       .line   91; "../libsdcc/fsadd.c"        mant1 >>= exp2 - exp1;
014D   5800           00626         MOVAR   r0x100F
014E   4800           00627         RSUBAR  r0x100D
014F   5600           00628         MOVRA   r0x101A
0150   5800           00629         MOVAR   r0x100E
0151   E187           00630         JBSET   STATUS,0
0152   6400           00631         INCAR   r0x100E
0153   4800           00632         RSUBAR  r0x100C
0154   5600           00633         MOVRA   r0x101B
                      00634 ;;[ICODE] ../libsdcc/fsadd.c:91:        iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] = iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] >> iTemp68 [k93 lr81:82 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1012 r0x1013 ]
0155   5800           00635         MOVAR   r0x101A
0156   FE00           00636         JBCLR   r0x101A,7
0157   A000           00637         GOTO    _00174_DS_
0158   3A00           00638         ISUBAI  0x00
0159   F587           00639         JBCLR   STATUS,2
015A   A000           00640         GOTO    _00173_DS_
015B                  00641 _00172_DS_
015B   D187           00642         BCLR    STATUS,0
015C   FE00           00643         JBCLR   r0x1015,7
015D   C187           00644         BSET    STATUS,0
015E   4E00           00645         RRR     r0x1015
015F   4E00           00646         RRR     r0x1014
0160   4E00           00647         RRR     r0x100A
0161   4E00           00648         RRR     r0x100B
0162   3F01           00649         ADDAI   0x01
0163   E187           00650         JBSET   STATUS,0
0164   A000           00651         GOTO    _00172_DS_
0165   A000           00652         GOTO    _00173_DS_
0166                  00653 _00174_DS_
0166   D187           00654         BCLR    STATUS,0
0167                  00655 _00175_DS_
0167   5200           00656         RLR     r0x100B
0168   5200           00657         RLR     r0x100A
0169   5200           00658         RLR     r0x1014
016A   5200           00659         RLR     r0x1015
016B   3F01           00660         ADDAI   0x01
016C   E187           00661         JBSET   STATUS,0
016D   A000           00662         GOTO    _00175_DS_
                      00663 ;;[ICODE] ../libsdcc/fsadd.c:92:        iTemp19 [k32 lr28:98 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ] := iTemp26 [k41 lr34:84 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp2_1_22}[r0x1006 r0x1007 ]
016E                  00664 _00173_DS_
                      00665 ;       .line   92; "../libsdcc/fsadd.c"        exp1 = exp2;
016E   5800           00666         MOVAR   r0x100D
016F   5600           00667         MOVRA   r0x100F
0170   5800           00668         MOVAR   r0x100C
0171   5600           00669         MOVRA   r0x100E
                      00670 ;;[ICODE] ../libsdcc/fsadd.c:92:  _ifend_6($15) :
                      00671 ;;[ICODE] ../libsdcc/fsadd.c:94:        iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] = iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] + iTemp49 [k70 lr58:86 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant2_1_22}[r0x100E r0x100F r0x1010 r0x1011 ]
0172                  00672 _00119_DS_
                      00673 ;       .line   94; "../libsdcc/fsadd.c"        mant1 += mant2;
0172   5800           00674         MOVAR   r0x1016
0173   7E00           00675         ADDRA   r0x100B
0174   5800           00676         MOVAR   r0x1017
0175   F187           00677         JBCLR   STATUS,0
0176   6000           00678         JZAR    r0x1017
0177   7E00           00679         ADDRA   r0x100A
0178   5800           00680         MOVAR   r0x1018
0179   F187           00681         JBCLR   STATUS,0
017A   6000           00682         JZAR    r0x1018
017B   7E00           00683         ADDRA   r0x1014
017C   5800           00684         MOVAR   r0x1019
017D   F187           00685         JBCLR   STATUS,0
017E   6000           00686         JZAR    r0x1019
017F   7E00           00687         ADDRA   r0x1015
                      00688 ;;[ICODE] ../libsdcc/fsadd.c:96:        iTemp71 [k96 lr88:89 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] < 0x0 {long-int literal}
                      00689 ;;signed compare: left < lit(0x0=0), size=4, mask=ffffffff
                      00690 ;       .line   96; "../libsdcc/fsadd.c"        if (mant1 < 0)
0180   C187           00691         BSET    STATUS,0
0181   EE00           00692         JBSET   r0x1015,7
0182   D187           00693         BCLR    STATUS,0
0183   E187           00694         JBSET   STATUS,0
0184   A000           00695         GOTO    _00123_DS_
                      00696 ;;genSkipc:3194: created from rifx:00CC608C
                      00697 ;;[ICODE] ../libsdcc/fsadd.c:96:        if iTemp71 [k96 lr88:89 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_8($19)
                      00698 ;;[ICODE] ../libsdcc/fsadd.c:98:        iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] = - iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ]
                      00699 ;       .line   98; "../libsdcc/fsadd.c"        mant1 = -mant1;
0185   7200           00700         COMR    r0x100B
0186   7200           00701         COMR    r0x100A
0187   7200           00702         COMR    r0x1014
0188   7200           00703         COMR    r0x1015
0189   6600           00704         INCR    r0x100B
018A   F587           00705         JBCLR   STATUS,2
018B   6600           00706         INCR    r0x100A
018C   F587           00707         JBCLR   STATUS,2
018D   6600           00708         INCR    r0x1014
018E   F587           00709         JBCLR   STATUS,2
018F   6600           00710         INCR    r0x1015
                      00711 ;;[ICODE] ../libsdcc/fsadd.c:99:        iTemp2 [k6 lr5:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsadd_sign_1_22}[r0x1008 r0x1009 r0x100A r0x100B ] := 0x80000000 {unsigned-long-int literal}
                      00712 ;       .line   99; "../libsdcc/fsadd.c"        sign = SIGNBIT;
0190   7600           00713         CLRR    r0x1010
0191   7600           00714         CLRR    r0x1011
0192   7600           00715         CLRR    r0x1012
0193   3C80           00716         MOVAI   0x80
0194   5600           00717         MOVRA   r0x1013
                      00718 ;;[ICODE] ../libsdcc/fsadd.c:99:         goto preHeaderLbl0($41)
0195   A000           00719         GOTO    _00125_DS_
                      00720 ;;[ICODE] ../libsdcc/fsadd.c:99:  _iffalse_8($19) :
                      00721 ;;[ICODE] ../libsdcc/fsadd.c:101:       if iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] != 0 goto preHeaderLbl0($41)
0196                  00722 _00123_DS_
                      00723 ;       .line   101; "../libsdcc/fsadd.c"       else if (!mant1)
0196   5800           00724         MOVAR   r0x100B
0197   5C00           00725         ORAR    r0x100A
0198   5C00           00726         ORAR    r0x1014
0199   5C00           00727         ORAR    r0x1015
019A   E587           00728         JBSET   STATUS,2
019B   A000           00729         GOTO    _00125_DS_
                      00730 ;;[ICODE] ../libsdcc/fsadd.c:102:       ret 0 {float literal}
                      00731 ;       .line   102; "../libsdcc/fsadd.c"       return (0);
019C   3C00           00732         MOVAI   0x00
019D   5600           00733         MOVRA   STK02
019E   3C00           00734         MOVAI   0x00
019F   5600           00735         MOVRA   STK01
01A0   3C00           00736         MOVAI   0x00
01A1   5600           00737         MOVRA   STK00
01A2   3C00           00738         MOVAI   0x00
01A3   A000           00739         GOTO    _00133_DS_
                      00740 ;;[ICODE] ../libsdcc/fsadd.c:105:  preHeaderLbl0($41) :
                      00741 ;;[ICODE] ../libsdcc/fsadd.c:105:       iTemp77 [k102 lr98:109 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] := iTemp19 [k32 lr28:98 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ]
                      00742 ;;[ICODE] ../libsdcc/fsadd.c:105:  _whilecontinue_0($21) :
                      00743 ;;[ICODE] ../libsdcc/fsadd.c:105:       iTemp73 [k98 lr101:102 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1006 r0x1007 r0x100E r0x100F ] = (unsigned-long-int register)iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ]
01A4                  00744 _00125_DS_
                      00745 ;       .line   105; "../libsdcc/fsadd.c"       while (mant1<HIDDEN) {
01A4   5800           00746         MOVAR   r0x100B
01A5   5600           00747         MOVRA   r0x100D
01A6   5800           00748         MOVAR   r0x100A
01A7   5600           00749         MOVRA   r0x100C
                      00750 ;;112   MOVAR   r0x1014
01A8   5800           00751         MOVAR   r0x1015
01A9   5600           00752         MOVRA   r0x1017
                      00753 ;;[ICODE] ../libsdcc/fsadd.c:105:       iTemp74 [k99 lr102:103 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp73 [k98 lr101:102 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1006 r0x1007 r0x100E r0x100F ] & 0xff800000 {const-long-int literal}
                      00754 ;;111   MOVAR   r0x1016
01AA   5800           00755         MOVAR   r0x1014
01AB   5600           00756         MOVRA   r0x1016
01AC   FE00           00757         JBCLR   r0x1016,7
01AD   A000           00758         GOTO    _00130_DS_
01AE   5800           00759         MOVAR   r0x1017
01AF   3EFF           00760         ANDAI   0xff
01B0   E587           00761         JBSET   STATUS,2
01B1   A000           00762         GOTO    _00130_DS_
                      00763 ;;[ICODE] ../libsdcc/fsadd.c:105:       if iTemp74 [k99 lr102:103 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto preHeaderLbl1($44)
                      00764 ;;[ICODE] ../libsdcc/fsadd.c:106:       iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] = iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] << 0x1 {const-unsigned-char literal}
                      00765 ;       .line   106; "../libsdcc/fsadd.c"       mant1 <<= 1;
01B2   D187           00766         BCLR    STATUS,0
01B3   5200           00767         RLR     r0x100B
01B4   5200           00768         RLR     r0x100A
01B5   5200           00769         RLR     r0x1014
01B6   5200           00770         RLR     r0x1015
                      00771 ;;[ICODE] ../libsdcc/fsadd.c:107:       iTemp77 [k102 lr98:109 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = iTemp77 [k102 lr98:109 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] - 0x1 {const-unsigned-char literal}
                      00772 ;       .line   107; "../libsdcc/fsadd.c"       exp1--;
01B7   3CFF           00773         MOVAI   0xff
01B8   7E00           00774         ADDRA   r0x100F
01B9   E187           00775         JBSET   STATUS,0
01BA   6E00           00776         DECR    r0x100E
                      00777 ;;[ICODE] ../libsdcc/fsadd.c:107:        goto _whilecontinue_0($21)
01BB   A000           00778         GOTO    _00125_DS_
                      00779 ;;[ICODE] ../libsdcc/fsadd.c:111:  preHeaderLbl1($44) :
                      00780 ;;[ICODE] ../libsdcc/fsadd.c:111:       iTemp84 [k109 lr109:128 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ] := iTemp77 [k102 lr98:109 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
                      00781 ;;[ICODE] ../libsdcc/fsadd.c:111:  _whilecontinue_1($26) :
                      00782 ;;[ICODE] ../libsdcc/fsadd.c:111:       iTemp78 [k103 lr112:125 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1006 r0x1007 r0x100E r0x100F ] = (unsigned-long-int register)iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ]
01BC                  00783 _00130_DS_
                      00784 ;       .line   111; "../libsdcc/fsadd.c"       while (mant1 & 0xff000000) {
01BC   5800           00785         MOVAR   r0x100B
01BD   5600           00786         MOVRA   r0x100D
01BE   5800           00787         MOVAR   r0x100A
01BF   5600           00788         MOVRA   r0x100C
01C0   5800           00789         MOVAR   r0x1014
01C1   5600           00790         MOVRA   r0x1016
                      00791 ;;114   MOVAR   r0x1015
                      00792 ;;[ICODE] ../libsdcc/fsadd.c:111:       iTemp79 [k104 lr113:114 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp78 [k103 lr112:125 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1006 r0x1007 r0x100E r0x100F ] & 0xff000000 {const-unsigned-long-int literal}
                      00793 ;;113   MOVAR   r0x1017
01C2   5800           00794         MOVAR   r0x1015
01C3   5600           00795         MOVRA   r0x1017
01C4   3EFF           00796         ANDAI   0xff
01C5   F587           00797         JBCLR   STATUS,2
01C6   A000           00798         GOTO    _00132_DS_
                      00799 ;;[ICODE] ../libsdcc/fsadd.c:111:       if iTemp79 [k104 lr113:114 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} == 0 goto _whilebreak_1($28)
                      00800 ;;[ICODE] ../libsdcc/fsadd.c:112:       iTemp80 [k105 lr115:116 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed} = iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] & 0x1 {long-int literal}
                      00801 ;       .line   112; "../libsdcc/fsadd.c"       if (mant1&1)
01C7   E000           00802         JBSET   r0x100B,0
01C8   A000           00803         GOTO    _00129_DS_
                      00804 ;;[ICODE] ../libsdcc/fsadd.c:112:       if iTemp80 [k105 lr115:116 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed} == 0 goto _iffalse_9($25)
                      00805 ;;[ICODE] ../libsdcc/fsadd.c:113:       iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] = iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] + 0x2 {long-int literal}
                      00806 ;       .line   113; "../libsdcc/fsadd.c"       mant1 += 2;
01C9   3C02           00807         MOVAI   0x02
01CA   7E00           00808         ADDRA   r0x100B
01CB   F187           00809         JBCLR   STATUS,0
01CC   6600           00810         INCR    r0x100A
01CD   F587           00811         JBCLR   STATUS,2
01CE   6600           00812         INCR    r0x1014
01CF   F587           00813         JBCLR   STATUS,2
01D0   6600           00814         INCR    r0x1015
                      00815 ;;[ICODE] ../libsdcc/fsadd.c:113:  _iffalse_9($25) :
                      00816 ;;[ICODE] ../libsdcc/fsadd.c:114:       iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] = iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] >> 0x1 {const-unsigned-char literal}
                      00817 ;;shiftRight_Left2ResultLit:5215: shCount=1, size=4, sign=1, same=1, offr=0
01D1                  00818 _00129_DS_
                      00819 ;       .line   114; "../libsdcc/fsadd.c"       mant1 >>= 1 ;
01D1   D187           00820         BCLR    STATUS,0
01D2   FE00           00821         JBCLR   r0x1015,7
01D3   C187           00822         BSET    STATUS,0
01D4   4E00           00823         RRR     r0x1015
01D5   4E00           00824         RRR     r0x1014
01D6   4E00           00825         RRR     r0x100A
01D7   4E00           00826         RRR     r0x100B
                      00827 ;;[ICODE] ../libsdcc/fsadd.c:115:       iTemp84 [k109 lr109:128 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ] = iTemp84 [k109 lr109:128 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ] + 0x1 {const-unsigned-char literal}
                      00828 ;       .line   115; "../libsdcc/fsadd.c"       exp1++;
01D8   6600           00829         INCR    r0x100F
01D9   F587           00830         JBCLR   STATUS,2
01DA   6600           00831         INCR    r0x100E
                      00832 ;;[ICODE] ../libsdcc/fsadd.c:115:        goto _whilecontinue_1($26)
01DB   A000           00833         GOTO    _00130_DS_
                      00834 ;;[ICODE] ../libsdcc/fsadd.c:115:  _whilebreak_1($28) :
                      00835 ;;[ICODE] ../libsdcc/fsadd.c:119:       iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ] = iTemp78 [k103 lr112:125 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1006 r0x1007 r0x100E r0x100F ] & 0xff7fffff {unsigned-long-int literal}
01DC                  00836 _00132_DS_
                      00837 ;       .line   119; "../libsdcc/fsadd.c"       mant1 &= ~HIDDEN;
01DC   5800           00838         MOVAR   r0x100D
01DD   5600           00839         MOVRA   r0x100B
01DE   5800           00840         MOVAR   r0x100C
01DF   5600           00841         MOVRA   r0x100A
01E0   3C7F           00842         MOVAI   0x7f
01E1   7800           00843         ANDAR   r0x1016
01E2   5600           00844         MOVRA   r0x1014
01E3   5800           00845         MOVAR   r0x1017
01E4   5600           00846         MOVRA   r0x1015
                      00847 ;;[ICODE] ../libsdcc/fsadd.c:122:       iTemp87 [k112 lr127:133 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsadd_fl1_1_22 [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00848 ;;[ICODE] ../libsdcc/fsadd.c:122:       iTemp89 [k115 lr128:129 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1006 r0x1007 r0x100E r0x100F ] = (unsigned-long-int fixed)iTemp84 [k109 lr109:128 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsadd_exp1_1_22}[r0x1004 r0x1005 ]
                      00849 ;       .line   122; "../libsdcc/fsadd.c"       fl1.l = PACK (sign, (unsigned long) exp1, mant1);
01E5   5800           00850         MOVAR   r0x100F
01E6   5600           00851         MOVRA   r0x100D
01E7   5800           00852         MOVAR   r0x100E
01E8   5600           00853         MOVRA   r0x100C
01E9   3C00           00854         MOVAI   0x00
01EA   FE00           00855         JBCLR   r0x100C,7
01EB   3CFF           00856         MOVAI   0xff
01EC   5600           00857         MOVRA   r0x1017
01ED   5600           00858         MOVRA   r0x1016
                      00859 ;;[ICODE] ../libsdcc/fsadd.c:122:       iTemp90 [k116 lr129:130 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1004 r0x1005 r0x1010 r0x1011 ] = iTemp89 [k115 lr128:129 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1006 r0x1007 r0x100E r0x100F ] << 0x17 {const-unsigned-char literal}
01EE   4C00           00860         RRAR    r0x100C
01EF   4C00           00861         RRAR    r0x100D
01F0   5600           00862         MOVRA   r0x1019
01F1   7600           00863         CLRR    r0x1018
01F2   4E00           00864         RRR     r0x1018
01F3   7600           00865         CLRR    r0x100E
01F4   7600           00866         CLRR    r0x100F
                      00867 ;;[ICODE] ../libsdcc/fsadd.c:122:       iTemp91 [k117 lr130:132 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsadd_sign_1_22}[r0x1008 r0x1009 r0x100A r0x100B ] | iTemp90 [k116 lr129:130 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1004 r0x1005 r0x1010 r0x1011 ]
01F5   3C00           00868         MOVAI   0x00
01F6   5E00           00869         ORRA    r0x1010
01F7   3C00           00870         MOVAI   0x00
01F8   5E00           00871         ORRA    r0x1011
01F9   5800           00872         MOVAR   r0x1018
01FA   5E00           00873         ORRA    r0x1012
01FB   5800           00874         MOVAR   r0x1019
01FC   5E00           00875         ORRA    r0x1013
                      00876 ;;[ICODE] ../libsdcc/fsadd.c:122:       iTemp92 [k118 lr131:132 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ] = (unsigned-long-int fixed)iTemp43 [k62 lr53:131 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ ___fsadd_mant1_1_22}[r0x1000 r0x1001 r0x100C r0x100D ]
                      00877 ;;102   MOVAR   r0x100B
                      00878 ;;104   MOVAR   r0x100A
                      00879 ;;106   MOVAR   r0x1014
                      00880 ;;108   MOVAR   r0x1015
                      00881 ;;[ICODE] ../libsdcc/fsadd.c:122:       iTemp93 [k119 lr132:133 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x100C r0x100D ] = iTemp91 [k117 lr130:132 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] | iTemp92 [k118 lr131:132 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00882 ;;101   MOVAR   r0x100F
01FD   5800           00883         MOVAR   r0x100B
01FE   5600           00884         MOVRA   r0x100F
01FF   5C00           00885         ORAR    r0x1010
0200   5600           00886         MOVRA   (___fsadd_fl1_1_22 + 0)
0201   5600           00887         MOVRA   r0x100B
                      00888 ;;103   MOVAR   r0x100E
0202   5800           00889         MOVAR   r0x100A
0203   5600           00890         MOVRA   r0x100E
0204   5C00           00891         ORAR    r0x1011
0205   5600           00892         MOVRA   (___fsadd_fl1_1_22 + 1)
0206   5600           00893         MOVRA   r0x100A
                      00894 ;;105   MOVAR   r0x100D
0207   5800           00895         MOVAR   r0x1014
0208   5600           00896         MOVRA   r0x100D
0209   5C00           00897         ORAR    r0x1012
020A   5600           00898         MOVRA   (___fsadd_fl1_1_22 + 2)
020B   5600           00899         MOVRA   r0x1014
                      00900 ;;107   MOVAR   r0x100C
020C   5800           00901         MOVAR   r0x1015
020D   5600           00902         MOVRA   r0x100C
020E   5C00           00903         ORAR    r0x1013
020F   5600           00904         MOVRA   (___fsadd_fl1_1_22 + 3)
0210   5600           00905         MOVRA   r0x1015
                      00906 ;;[ICODE] ../libsdcc/fsadd.c:122:       *(iTemp87 [k112 lr127:133 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat]) := iTemp93 [k119 lr132:133 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x100C r0x100D ]
                      00907 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
                      00908 ;;99    MOVAR   r0x100B
                      00909 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
                      00910 ;;100   MOVAR   r0x100A
                      00911 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
                      00912 ;;109   MOVAR   r0x1014
                      00913 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
                      00914 ;;110   MOVAR   r0x1015
                      00915 ;;[ICODE] ../libsdcc/fsadd.c:124:       iTemp94 [k120 lr134:135 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsadd_fl1_1_22 [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00916 ;;[ICODE] ../libsdcc/fsadd.c:124:       iTemp96 [k123 lr135:136 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1004 r0x1005 ] = @[iTemp94 [k120 lr134:135 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00917 ;       .line   124; "../libsdcc/fsadd.c"       return (fl1.f);
0211   5800           00918         MOVAR   (___fsadd_fl1_1_22 + 0)
0212   5600           00919         MOVRA   r0x100B
0213   5800           00920         MOVAR   (___fsadd_fl1_1_22 + 1)
0214   5600           00921         MOVRA   r0x100A
0215   5800           00922         MOVAR   (___fsadd_fl1_1_22 + 2)
0216   5600           00923         MOVRA   r0x100F
0217   5800           00924         MOVAR   (___fsadd_fl1_1_22 + 3)
0218   5600           00925         MOVRA   r0x100E
                      00926 ;;[ICODE] ../libsdcc/fsadd.c:124:       ret iTemp96 [k123 lr135:136 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1004 r0x1005 ]
0219   5800           00927         MOVAR   r0x100B
021A   5600           00928         MOVRA   STK02
021B   5800           00929         MOVAR   r0x100A
021C   5600           00930         MOVRA   STK01
021D   5800           00931         MOVAR   r0x100F
021E   5600           00932         MOVRA   STK00
021F   5800           00933         MOVAR   r0x100E
                      00934 ;;[ICODE] ../libsdcc/fsadd.c:124:  _return($29) :
                      00935 ;;[ICODE] ../libsdcc/fsadd.c:124:       eproc ___fsadd [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
0220                  00936 _00133_DS_
0220   000C           00937         RETURN  
                      00938 ; exit point of ___fsadd
                      00939 
                      00940 
                      00941 ;       code size estimation:
                      00942 ;         545+    0 =   545 instructions ( 1090 byte)
                      00943 
                      00944         end
gpasm-2.0.0_beta2 (Aug 27 2017)fsadd.asm          2017-9-18  19:57:20          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001B0
ADCR1                             000001B1
ADRH                              000001B4
ADRL                              000001B5
ANSEL                             00000193
FSR0                              00000184
FSR1                              00000185
HIBYTE                            00000183
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
IOP1                              00000194
KBCR                              00000197
LVDCR                             000001AF
MCR                               00000188
OEP0                              00000191
OEP1                              00000195
OSCCAL                            000001FB
OSCM                              000001AE
PCL                               00000186
PFLAG                             00000187
PUP0                              00000192
PUP1                              00000196
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0LOAD                            000001A2
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1LOAD                            000001A6
_00106_DS_                        0000003F
_00108_DS_                        0000005D
_00110_DS_                        000000AE
_00112_DS_                        000000D1
_00114_DS_                        00000103
_00116_DS_                        0000011F
_00118_DS_                        0000014D
_00119_DS_                        00000172
_00123_DS_                        00000196
_00125_DS_                        000001A4
_00129_DS_                        000001D1
_00130_DS_                        000001BC
_00132_DS_                        000001DC
_00133_DS_                        00000220
_00165_DS_                        0000009C
_00166_DS_                        000000BF
_00167_DS_                        00000129
_00168_DS_                        00000139
_00169_DS_                        0000014C
_00170_DS_                        00000144
_00171_DS_                        00000145
_00172_DS_                        0000015B
_00173_DS_                        0000016E
_00174_DS_                        00000166
_00175_DS_                        00000167
__32P21                           00000001
___fs2schar                       00000000
___fs2sint                        00000000
___fs2slong                       00000000
___fs2uchar                       00000000
___fs2uint                        00000000
___fs2ulong                       00000000
___fsadd                          00000000
___fsadd_fl1_1_22                 00000018
___fsadd_fl2_1_22                 0000001C
___fsdiv                          00000000
___fseq                           00000000
___fsgt                           00000000
___fslt                           00000000
___fsmul                          00000000
___fsneq                          00000000
___fssub                          00000000
___schar2fs                       00000000
___sint2fs                        00000000
___slong2fs                       00000000
___uchar2fs                       00000000
___uint2fs                        00000000
___ulong2fs                       00000000
r0x1008                           00000003
r0x1009                           00000002
r0x100A                           00000001
r0x100B                           00000000
r0x100C                           00000007
r0x100D                           00000006
r0x100E                           00000005
r0x100F                           00000004
r0x1010                           00000008
r0x1011                           00000009
r0x1012                           0000000A
r0x1013                           0000000B
r0x1014                           0000000C
r0x1015                           0000000D
r0x1016                           0000000E
r0x1017                           0000000F
r0x1018                           00000010
r0x1019                           00000011
r0x101A                           00000012
r0x101B                           00000013
r0x101C                           00000014
r0x101D                           00000015
r0x101E                           00000016
r0x101F                           00000017
ADCHS0                            ADCR0,4
ADCHS1                            ADCR0,5
ADCHS2                            ADCR0,6
ADCHS3                            ADCR0,7
ADCKS0                            ADCR0,2
ADCKS1                            ADCR0,3
ADEOC                             ADCR0,1
ADIE                              INTE,6
ADIF                              INTF,6
ADON                              ADCR0,0
ADR0                              ADRL,0
ADR1                              ADRL,1
ADR10                             ADRH,6
ADR11                             ADRH,7
ADR2                              ADRL,2
ADR3                              ADRL,3
ADR4                              ADRH,0
ADR5                              ADRH,1
ADR6                              ADRH,2
ADR7                              ADRH,3
ADR8                              ADRH,4
ADR9                              ADRH,5
BUZ0OE                            T0CR,5
BUZ1OE                            T1CR,5
C                                 STATUS,0
CLKS                              OSCM,2
DC                                STATUS,1
FSR                               FSR0
FSR00                             FSR0,0
FSR01                             FSR0,1
FSR02                             FSR0,2
FSR03                             FSR0,3
FSR04                             FSR0,4
FSR05                             FSR0,5
FSR06                             FSR0,6
FSR07                             FSR0,7
FSR10                             FSR1,0
FSR11                             FSR1,1
FSR12                             FSR1,2
FSR13                             FSR1,3
FSR14                             FSR1,4
FSR15                             FSR1,5
FSR16                             FSR1,6
FSR17                             FSR1,7
GIE                               MCR,7
HFEN                              OSCM,0
HIBYTE0                           HIBYTE,0
HIBYTE1                           HIBYTE,1
HIBYTE2                           HIBYTE,2
HIBYTE3                           HIBYTE,3
HIBYTE4                           HIBYTE,4
HIBYTE5                           HIBYTE,5
HIBYTE6                           HIBYTE,6
HIBYTE7                           HIBYTE,7
INDF                              INDF0
INDF00                            INDF0,0
INDF01                            INDF0,1
INDF02                            INDF0,2
INDF03                            INDF0,3
INDF04                            INDF0,4
INDF05                            INDF0,5
INDF06                            INDF0,6
INDF07                            INDF0,7
INDF10                            INDF1,0
INDF11                            INDF1,1
INDF12                            INDF1,2
INDF13                            INDF1,3
INDF14                            INDF1,4
INDF15                            INDF1,5
INDF16                            INDF1,6
INDF17                            INDF1,7
INDF20                            INDF2,0
INDF21                            INDF2,1
INDF22                            INDF2,2
INDF23                            INDF2,3
INDF24                            INDF2,4
INDF25                            INDF2,5
INDF26                            INDF2,6
INDF27                            INDF2,7
INDF30                            INDF3,0
INDF31                            INDF3,1
INDF32                            INDF3,2
INDF33                            INDF3,3
INDF34                            INDF3,4
INDF35                            INDF3,5
INDF36                            INDF3,6
INDF37                            INDF3,7
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
INTECON                           INTE
INTFLAG                           INTF
KBCR0                             KBCR,0
KBCR1                             KBCR,1
KBCR2                             KBCR,2
KBCR3                             KBCR,3
KBCR4                             KBCR,4
KBCR5                             KBCR,5
KBCR6                             KBCR,6
KBIE                              INTE,4
KBIF                              INTF,4
LFEN                              OSCM,1
LVDEN                             PLVDCR,7
LVDF                              PLVDCR,0
LVDS0                             PLVDCR,4
LVDS1                             PLVDCR,5
LVDS2                             PLVDCR,6
MINT00                            MCR,0
MINT01                            MCR,1
MINT10                            MCR,2
MINT11                            MCR,3
OSCCAL0                           OSCCAL,0
OSCCAL1                           OSCCAL,1
OSCCAL2                           OSCCAL,2
OSCCAL3                           OSCCAL,3
OSCCAL4                           OSCCAL,4
OSCCAL5                           OSCCAL,5
OSCCAL6                           OSCCAL,6
OSCCAL7                           OSCCAL,7
P00ANS                            ANSEL,0
P00D                              IOP0,0
P00OE                             OEP0,0
P00PU                             PUP0,0
P01ANS                            ANSEL,1
P01D                              IOP0,1
P01OE                             OEP0,1
P01PU                             PUP0,1
P02ANS                            ANSEL,2
P02D                              IOP0,2
P02OE                             OEP0,2
P02PU                             PUP0,2
P03ANS                            ANSEL,3
P03D                              IOP0,3
P03OE                             OEP0,3
P03PU                             PUP0,3
P04ANS                            ANSEL,4
P04D                              IOP0,4
P04OE                             OEP0,4
P04PU                             PUP0,4
P0HCON                            PUP0
P10D                              IOP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11D                              IOP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12ANS                            ANSEL,5
P12D                              IOP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13ANS                            ANSEL,6
P13D                              IOP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14D                              IOP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15D                              IOP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P16D                              IOP1,6
P16OE                             OEP1,6
P16PU                             PUP1,6
P1HCON                            PUP1
PC0                               PCL,0
PC1                               PCL,1
PC2                               PCL,2
PC3                               PCL,3
PC4                               PCL,4
PC5                               PCL,5
PC6                               PCL,6
PC7                               PCL,7
PD                                MCR,4
PWM0OE                            T0CR,6
PWM1OE                            T1CR,6
STATUS                            PFLAG
STBH                              OSCM,4
STBL                              OSCM,5
T0C0                              T0CNT,0
T0C1                              T0CNT,1
T0C2                              T0CNT,2
T0C3                              T0CNT,3
T0C4                              T0CNT,4
T0C5                              T0CNT,5
T0C6                              T0CNT,6
T0C7                              T0CNT,7
T0DATA0                           T0DATA,0
T0DATA1                           T0DATA,1
T0DATA2                           T0DATA,2
T0DATA3                           T0DATA,3
T0DATA4                           T0DATA,4
T0DATA5                           T0DATA,5
T0DATA6                           T0DATA,6
T0DATA7                           T0DATA,7
T0IE                              INTE,0
T0IF                              INTF,0
T0LOAD0                           T0LOAD,0
T0LOAD1                           T0LOAD,1
T0LOAD2                           T0LOAD,2
T0LOAD3                           T0LOAD,3
T0LOAD4                           T0LOAD,4
T0LOAD5                           T0LOAD,5
T0LOAD6                           T0LOAD,6
T0LOAD7                           T0LOAD,7
T0PR0                             T0CR,0
T0PR1                             T0CR,1
T0PR2                             T0CR,2
T0PTS0                            T0CR,3
T0PTS1                            T0CR,4
T1C0                              T1CNT,0
T1C1                              T1CNT,1
T1C2                              T1CNT,2
T1C3                              T1CNT,3
T1C4                              T1CNT,4
T1C5                              T1CNT,5
T1C6                              T1CNT,6
T1C7                              T1CNT,7
T1DATA0                           T1DATA,0
T1DATA1                           T1DATA,1
T1DATA2                           T1DATA,2
T1DATA3                           T1DATA,3
T1DATA4                           T1DATA,4
T1DATA5                           T1DATA,5
T1DATA6                           T1DATA,6
T1DATA7                           T1DATA,7
T1IE                              INTE,1
T1IF                              INTF,1
T1LOAD0                           T1LOAD,0
T1LOAD1                           T1LOAD,1
T1LOAD2                           T1LOAD,2
T1LOAD3                           T1LOAD,3
T1LOAD4                           T1LOAD,4
T1LOAD5                           T1LOAD,5
T1LOAD6                           T1LOAD,6
T1LOAD7                           T1LOAD,7
T1PR0                             T1CR,0
T1PR1                             T1CR,1
T1PR2                             T1CR,2
T1PTS0                            T1CR,3
T1PTS1                            T1CR,4
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
VRS0                              ADCR1,0
VRS1                              ADCR1,1
VRS2                              ADCR1,2
Z                                 STATUS,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

