 
# Yosys/Surelog synthesis script for lpif
# Read source files
plugin -i systemverilog
read_systemverilog -synth  -top lpif -y ../../../../.././rtl -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl +libext+.v+.sv -sv /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/level_delay.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/levelsync.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/ll_auto_sync.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_ctl.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_lpbk.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_lsm.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_pipe_stage.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_pipeline.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_prot_neg.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_full_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_full_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_full_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_full_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_full_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_full_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_half_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_half_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_half_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_half_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_half_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym1_half_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_full_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_full_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_full_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_full_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_full_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_full_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_half_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_half_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_half_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_half_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_half_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_half_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_quarter_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_quarter_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_quarter_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_quarter_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_quarter_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x16_asym2_quarter_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_full_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_full_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_full_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_full_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_full_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_full_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_half_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_half_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_half_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_half_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_half_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x1_asym1_half_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_full_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_full_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_full_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_full_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_full_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_full_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_half_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_half_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_half_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_half_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_half_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x2_asym1_half_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_full_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_full_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_full_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_full_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_full_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_full_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_half_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_half_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_half_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_half_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_half_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_half_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_quarter_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_quarter_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_quarter_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_quarter_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_quarter_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x4_asym2_quarter_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_full_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_full_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_full_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_full_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_full_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_full_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_half_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_half_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_half_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_half_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_half_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym1_half_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_full_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_full_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_full_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_full_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_full_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_full_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_half_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_half_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_half_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_half_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_half_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_half_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_quarter_master_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_quarter_master_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_quarter_master_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_quarter_slave_concat.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_quarter_slave_name.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif_txrx_x8_asym2_quarter_slave_top.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/marker_gen.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/strobe_gen.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/strobe_gen_w_delay.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/syncfifo_reg.sv \
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/.././rtl/lpif.sv \
/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v

# Technology mapping
hierarchy -top lpif

setattr -set keep 1 w:\lclk
setattr -set keep 1 w:\lp_clk_ack


plugin -i synth-rs

synth_rs -tech genesis3 -de -goal delay   -effort high -carry auto   -new_dsp19x2 -new_tdp36k -max_lut 17472 -max_reg 34944 -max_device_dsp 56 -max_device_bram 56 -max_device_carry_length 336 -max_dsp 56 -max_bram 56 -max_carry_length 336  -fsm_encoding onehot   -de_max_threads -1   

write_verilog -noexpr -nodec -norename -v lpif_post_synth.v
write_blif -param lpif_post_synth.eblif

plugin -i design-edit
design_edit -tech genesis3 -sdc pin_location_lpif.sdc -json config.json -w wrapper_lpif_post_synth.v wrapper_lpif_post_synth.eblif -pr post_pnr_wrapper_lpif_post_synth.v post_pnr_wrapper_lpif_post_synth.eblif
write_verilog -noexpr -nodec -norename -v fabric_lpif_post_synth.v
write_blif -param fabric_lpif_post_synth.eblif

  