<profile>

<section name = "Vitis HLS Report for 'writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s'" level="0">
<item name = "Date">Thu Jan 27 12:47:14 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">fft2DKernel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.624 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 7, 24.000 ns, 28.000 ns, 4, 4, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- writeBackCacheDataDR_LOverRLoop">6, 6, 4, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 687, -</column>
<column name="Register">-, -, 722, 64, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_fu_820_p2">+, 0, 0, 9, 2, 1</column>
<column name="sub_ln344_1_fu_832_p2">-, 0, 0, 9, 1, 2</column>
<column name="sub_ln344_2_fu_844_p2">-, 0, 0, 10, 3, 2</column>
<column name="sub_ln344_fu_808_p2">-, 0, 0, 9, 1, 2</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_284">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="io_acc_block_signal_op147">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op148">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op149">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op150">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln319_fu_826_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_block_state5_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln150_fu_856_p2">xor, 0, 0, 2, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_r53_phi_fu_269_p6">14, 3, 2, 6</column>
<column name="ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8">14, 3, 32, 96</column>
<column name="p_outData_0_0_0_0_07_blk_n">9, 2, 1, 2</column>
<column name="p_outData_0_0_0_0_08_blk_n">9, 2, 1, 2</column>
<column name="p_outData_0_0_0_0_09_blk_n">9, 2, 1, 2</column>
<column name="p_outData_0_0_0_0_0_blk_n">9, 2, 1, 2</column>
<column name="p_outData_0_1_0_0_010_blk_n">9, 2, 1, 2</column>
<column name="p_outData_0_1_0_0_011_blk_n">9, 2, 1, 2</column>
<column name="p_outData_0_1_0_0_012_blk_n">9, 2, 1, 2</column>
<column name="p_outData_0_1_0_0_0_blk_n">9, 2, 1, 2</column>
<column name="r53_reg_265">9, 2, 2, 4</column>
<column name="temp_M_imag_V_0_4_reg_789">14, 3, 32, 96</column>
<column name="temp_M_imag_V_1_4_reg_770">14, 3, 32, 96</column>
<column name="temp_M_imag_V_2_4_reg_751">14, 3, 32, 96</column>
<column name="temp_M_imag_V_3_4_reg_732">14, 3, 32, 96</column>
<column name="temp_M_real_V_0_4_reg_713">14, 3, 32, 96</column>
<column name="temp_M_real_V_1_4_reg_694">14, 3, 32, 96</column>
<column name="temp_M_real_V_2_4_reg_675">14, 3, 32, 96</column>
<column name="temp_M_real_V_3_4_reg_656">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="icmp_ln319_reg_1025">1, 0, 1, 0</column>
<column name="r53_reg_265">2, 0, 2, 0</column>
<column name="r_reg_1020">2, 0, 2, 0</column>
<column name="sub_ln344_1_reg_1045">2, 0, 2, 0</column>
<column name="sub_ln344_2_reg_1059">2, 0, 2, 0</column>
<column name="sub_ln344_reg_1006">2, 0, 2, 0</column>
<column name="temp_M_imag_V_0_4_reg_789">32, 0, 32, 0</column>
<column name="temp_M_imag_V_0_reg_1037">32, 0, 32, 0</column>
<column name="temp_M_imag_V_1_4_reg_770">32, 0, 32, 0</column>
<column name="temp_M_imag_V_2_4_reg_751">32, 0, 32, 0</column>
<column name="temp_M_imag_V_3_1_fu_78">32, 0, 32, 0</column>
<column name="temp_M_imag_V_3_2_fu_82">32, 0, 32, 0</column>
<column name="temp_M_imag_V_3_3_fu_86">32, 0, 32, 0</column>
<column name="temp_M_imag_V_3_4_reg_732">32, 0, 32, 0</column>
<column name="temp_M_imag_V_3_fu_74">32, 0, 32, 0</column>
<column name="temp_M_real_V_0_4_reg_713">32, 0, 32, 0</column>
<column name="temp_M_real_V_0_reg_1029">32, 0, 32, 0</column>
<column name="temp_M_real_V_1_4_reg_694">32, 0, 32, 0</column>
<column name="temp_M_real_V_2_4_reg_675">32, 0, 32, 0</column>
<column name="temp_M_real_V_3_1_fu_94">32, 0, 32, 0</column>
<column name="temp_M_real_V_3_2_fu_98">32, 0, 32, 0</column>
<column name="temp_M_real_V_3_3_fu_102">32, 0, 32, 0</column>
<column name="temp_M_real_V_3_4_reg_656">32, 0, 32, 0</column>
<column name="temp_M_real_V_3_fu_90">32, 0, 32, 0</column>
<column name="xor_ln150_reg_1073">2, 0, 2, 0</column>
<column name="icmp_ln319_reg_1025">64, 32, 1, 0</column>
<column name="sub_ln344_reg_1006">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt;, return value</column>
<column name="p_outData_0_0_0_0_0_din">out, 32, ap_fifo, p_outData_0_0_0_0_0, pointer</column>
<column name="p_outData_0_0_0_0_0_full_n">in, 1, ap_fifo, p_outData_0_0_0_0_0, pointer</column>
<column name="p_outData_0_0_0_0_0_write">out, 1, ap_fifo, p_outData_0_0_0_0_0, pointer</column>
<column name="p_outData_0_1_0_0_0_din">out, 32, ap_fifo, p_outData_0_1_0_0_0, pointer</column>
<column name="p_outData_0_1_0_0_0_full_n">in, 1, ap_fifo, p_outData_0_1_0_0_0, pointer</column>
<column name="p_outData_0_1_0_0_0_write">out, 1, ap_fifo, p_outData_0_1_0_0_0, pointer</column>
<column name="p_outData_0_0_0_0_07_din">out, 32, ap_fifo, p_outData_0_0_0_0_07, pointer</column>
<column name="p_outData_0_0_0_0_07_full_n">in, 1, ap_fifo, p_outData_0_0_0_0_07, pointer</column>
<column name="p_outData_0_0_0_0_07_write">out, 1, ap_fifo, p_outData_0_0_0_0_07, pointer</column>
<column name="p_outData_0_1_0_0_010_din">out, 32, ap_fifo, p_outData_0_1_0_0_010, pointer</column>
<column name="p_outData_0_1_0_0_010_full_n">in, 1, ap_fifo, p_outData_0_1_0_0_010, pointer</column>
<column name="p_outData_0_1_0_0_010_write">out, 1, ap_fifo, p_outData_0_1_0_0_010, pointer</column>
<column name="p_outData_0_0_0_0_08_din">out, 32, ap_fifo, p_outData_0_0_0_0_08, pointer</column>
<column name="p_outData_0_0_0_0_08_full_n">in, 1, ap_fifo, p_outData_0_0_0_0_08, pointer</column>
<column name="p_outData_0_0_0_0_08_write">out, 1, ap_fifo, p_outData_0_0_0_0_08, pointer</column>
<column name="p_outData_0_1_0_0_011_din">out, 32, ap_fifo, p_outData_0_1_0_0_011, pointer</column>
<column name="p_outData_0_1_0_0_011_full_n">in, 1, ap_fifo, p_outData_0_1_0_0_011, pointer</column>
<column name="p_outData_0_1_0_0_011_write">out, 1, ap_fifo, p_outData_0_1_0_0_011, pointer</column>
<column name="p_outData_0_0_0_0_09_din">out, 32, ap_fifo, p_outData_0_0_0_0_09, pointer</column>
<column name="p_outData_0_0_0_0_09_full_n">in, 1, ap_fifo, p_outData_0_0_0_0_09, pointer</column>
<column name="p_outData_0_0_0_0_09_write">out, 1, ap_fifo, p_outData_0_0_0_0_09, pointer</column>
<column name="p_outData_0_1_0_0_012_din">out, 32, ap_fifo, p_outData_0_1_0_0_012, pointer</column>
<column name="p_outData_0_1_0_0_012_full_n">in, 1, ap_fifo, p_outData_0_1_0_0_012, pointer</column>
<column name="p_outData_0_1_0_0_012_write">out, 1, ap_fifo, p_outData_0_1_0_0_012, pointer</column>
<column name="p_digitReseversedOutputBuff_M_real_address0">out, 2, ap_memory, p_digitReseversedOutputBuff_M_real, array</column>
<column name="p_digitReseversedOutputBuff_M_real_ce0">out, 1, ap_memory, p_digitReseversedOutputBuff_M_real, array</column>
<column name="p_digitReseversedOutputBuff_M_real_q0">in, 32, ap_memory, p_digitReseversedOutputBuff_M_real, array</column>
<column name="p_digitReseversedOutputBuff_M_real1_address0">out, 2, ap_memory, p_digitReseversedOutputBuff_M_real1, array</column>
<column name="p_digitReseversedOutputBuff_M_real1_ce0">out, 1, ap_memory, p_digitReseversedOutputBuff_M_real1, array</column>
<column name="p_digitReseversedOutputBuff_M_real1_q0">in, 32, ap_memory, p_digitReseversedOutputBuff_M_real1, array</column>
<column name="p_digitReseversedOutputBuff_M_real2_address0">out, 2, ap_memory, p_digitReseversedOutputBuff_M_real2, array</column>
<column name="p_digitReseversedOutputBuff_M_real2_ce0">out, 1, ap_memory, p_digitReseversedOutputBuff_M_real2, array</column>
<column name="p_digitReseversedOutputBuff_M_real2_q0">in, 32, ap_memory, p_digitReseversedOutputBuff_M_real2, array</column>
<column name="p_digitReseversedOutputBuff_M_real3_address0">out, 2, ap_memory, p_digitReseversedOutputBuff_M_real3, array</column>
<column name="p_digitReseversedOutputBuff_M_real3_ce0">out, 1, ap_memory, p_digitReseversedOutputBuff_M_real3, array</column>
<column name="p_digitReseversedOutputBuff_M_real3_q0">in, 32, ap_memory, p_digitReseversedOutputBuff_M_real3, array</column>
<column name="p_digitReseversedOutputBuff_M_imag_address0">out, 2, ap_memory, p_digitReseversedOutputBuff_M_imag, array</column>
<column name="p_digitReseversedOutputBuff_M_imag_ce0">out, 1, ap_memory, p_digitReseversedOutputBuff_M_imag, array</column>
<column name="p_digitReseversedOutputBuff_M_imag_q0">in, 32, ap_memory, p_digitReseversedOutputBuff_M_imag, array</column>
<column name="p_digitReseversedOutputBuff_M_imag4_address0">out, 2, ap_memory, p_digitReseversedOutputBuff_M_imag4, array</column>
<column name="p_digitReseversedOutputBuff_M_imag4_ce0">out, 1, ap_memory, p_digitReseversedOutputBuff_M_imag4, array</column>
<column name="p_digitReseversedOutputBuff_M_imag4_q0">in, 32, ap_memory, p_digitReseversedOutputBuff_M_imag4, array</column>
<column name="p_digitReseversedOutputBuff_M_imag5_address0">out, 2, ap_memory, p_digitReseversedOutputBuff_M_imag5, array</column>
<column name="p_digitReseversedOutputBuff_M_imag5_ce0">out, 1, ap_memory, p_digitReseversedOutputBuff_M_imag5, array</column>
<column name="p_digitReseversedOutputBuff_M_imag5_q0">in, 32, ap_memory, p_digitReseversedOutputBuff_M_imag5, array</column>
<column name="p_digitReseversedOutputBuff_M_imag6_address0">out, 2, ap_memory, p_digitReseversedOutputBuff_M_imag6, array</column>
<column name="p_digitReseversedOutputBuff_M_imag6_ce0">out, 1, ap_memory, p_digitReseversedOutputBuff_M_imag6, array</column>
<column name="p_digitReseversedOutputBuff_M_imag6_q0">in, 32, ap_memory, p_digitReseversedOutputBuff_M_imag6, array</column>
</table>
</item>
</section>
</profile>
