
---------- Begin Simulation Statistics ----------
final_tick                               1941505339500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109459                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564436                       # Number of bytes of host memory used
host_op_rate                                   207198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18728.54                       # Real time elapsed on the host
host_tick_rate                               39006331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3880515000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.730531                       # Number of seconds simulated
sim_ticks                                730531443500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        716782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        13233                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     81932760                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    619629297                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     90222433                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    391740255                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    301517822                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     722226407                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      32539975                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     63283503                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1500581045                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1020991484                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     81932770                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        229908754                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    118421863                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           48                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   2268849279                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1892299038                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1097832434                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.723668                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.668569                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    612729825     55.81%     55.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    143418657     13.06%     68.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     59636513      5.43%     74.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     70550397      6.43%     80.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     37337152      3.40%     84.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     25655043      2.34%     86.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     17623451      1.61%     88.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     12459533      1.13%     89.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    118421863     10.79%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1097832434                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             5665                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9729213                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1885841300                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           241042934                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      6152409      0.33%      0.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1543783852     81.58%     81.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       177059      0.01%     81.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4800256      0.25%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          245      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          536      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          994      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2591      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           10      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    241042382     12.74%     94.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     96338141      5.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          552      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1892299038                       # Class of committed instruction
system.switch_cpus_1.commit.refs            337381084                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1892299038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.461063                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.461063                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    328229064                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   5411166029                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      305975469                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       675821859                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     82066398                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     67550154                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         389696657                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1333845                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         134392997                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              456900                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         722226407                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       331963642                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           982213007                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     19785957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           3153824814                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          313                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     164132796                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.494316                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    395362941                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    122762408                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.158583                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1459642952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.106234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.670542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      568621130     38.96%     38.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29116252      1.99%     40.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       47526849      3.26%     44.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34623939      2.37%     46.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       38720104      2.65%     49.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       57103033      3.91%     53.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       60565913      4.15%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       25123849      1.72%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      598241883     40.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1459642952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           13774                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           6381                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1419935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    115068674                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      336473026                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.200331                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          524092241                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        134392812                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     279931303                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    521937759                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           96                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1358721                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    216923373                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   4161123620                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    389699429                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    209124597                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   3214821977                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        29143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       460357                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     82066398                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       497437                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         1505                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     15341335                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       970365                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       207836                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        60593                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    280894821                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    120585221                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       207836                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    110204460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4864214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      3344865401                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3141068044                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.708125                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2368581612                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.149851                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3170069719                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3734504261                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2663768952                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.684433                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.684433                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     50916391      1.49%      1.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2783599123     81.30%     82.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       638010      0.02%     82.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5008067      0.15%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          256      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          612      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt         1728      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         3385      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt           23      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    431901180     12.61%     95.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    151875629      4.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1522      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          647      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   3423946575                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          9439                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        18782                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         8592                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        14017                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         113442929                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033132                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu     104140264     91.80%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           15      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7234212      6.38%     98.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      2068274      1.82%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite          162      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   3486463674                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   8477749466                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3141059452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   6430114982                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       4161123427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      3423946575                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   2268824549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     56789218                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          145                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   2998040683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1459642952                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.345743                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.720360                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    699536815     47.93%     47.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     91617426      6.28%     54.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     83197130      5.70%     59.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     75145944      5.15%     65.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     99200115      6.80%     71.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    116015316      7.95%     79.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    153530879     10.52%     90.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     88759873      6.08%     96.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     52639454      3.61%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1459642952                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.343463                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         331963672                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  76                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20790764                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     15491833                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    521937759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    216923373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1398900425                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           72                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1461062887                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     328110351                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2277656977                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1558062                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      358854634                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1093431                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2602996                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  11471551940                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4995463868                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5798951177                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       679058961                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       651186                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     82066398                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11551635                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     3521294142                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        15221                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6493023175                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          966                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           48                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        58153420                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5140558862                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        8693053312                       # The number of ROB writes
system.switch_cpus_1.timesIdled                201341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3405816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          505                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6403926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            505                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1226375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         2860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2198864                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           2860                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             340837                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       270870                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87521                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17554                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        340837                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1075173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1075173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1075173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     40272704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     40272704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40272704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            358391                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  358391    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              358391                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1879989000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1966343250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1941505339500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1941505339500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2391352                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1299467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1018431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          970343                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          407706                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         407706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           606758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          606758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2391352                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3055293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6754449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9809742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    130359168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191626944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              321986112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          290131                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18238400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3695947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000137                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011711                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3695440     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    507      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3695947                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5234886000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3174143952                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1527704384                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1016108                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1009511                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2025619                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1016108                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1009511                       # number of overall hits
system.l2.overall_hits::total                 2025619                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2323                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       970168                       # number of demand (read+write) misses
system.l2.demand_misses::total                 972491                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2323                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       970168                       # number of overall misses
system.l2.overall_misses::total                972491                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    146331000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  55735087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      55881418000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    146331000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  55735087000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     55881418000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1018431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1979679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2998110                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1018431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1979679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2998110                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.002281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.490063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.324368                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.002281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.490063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.324368                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 62992.251399                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 57448.902664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57462.144123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 62992.251399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 57448.902664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57462.144123                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              284975                       # number of writebacks
system.l2.writebacks::total                    284975                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       970168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            972491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       970168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           972491                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    123101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  46033407000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46156508000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    123101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  46033407000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46156508000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.002281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.490063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.324368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.002281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.490063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.324368                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 52992.251399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 47448.902664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47462.144123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 52992.251399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 47448.902664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47462.144123                       # average overall mshr miss latency
system.l2.replacements                         287271                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1014492                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1014492                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1014492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1014492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1018431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1018431                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1018431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1018431                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       685254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        685254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       153858                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               153858                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       253848                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             253848                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       407706                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           407706                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.622625                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.622625                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       253848                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        253848                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   4188653000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4188653000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.622625                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.622625                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16500.634238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16500.634238                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       575706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                575706                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        31052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31052                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2129735500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2129735500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       606758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            606758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.051177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 68586.097514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68586.097514                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        31052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1819215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1819215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.051177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 58586.097514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58586.097514                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1016108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       433805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1449913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       939116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           941439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    146331000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  53605351500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  53751682500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1018431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1372921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2391352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.002281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.684028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.393685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 62992.251399                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 57080.649781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 57095.236654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2323                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       939116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       941439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    123101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  44214191500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  44337292500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.002281                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.684028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.393685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 52992.251399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 47080.649781                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47095.236654                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3907.632955                       # Cycle average of tags in use
system.l2.tags.total_refs                     4531288                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2036871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.224632                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3907.632955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.954012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954012                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53264315                       # Number of tag accesses
system.l2.tags.data_accesses                 53264315                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst         1317                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       612783                       # number of demand (read+write) hits
system.l3.demand_hits::total                   614100                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst         1317                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       612783                       # number of overall hits
system.l3.overall_hits::total                  614100                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         1006                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       357385                       # number of demand (read+write) misses
system.l3.demand_misses::total                 358391                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         1006                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       357385                       # number of overall misses
system.l3.overall_misses::total                358391                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     92572500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  32532803500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      32625376000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     92572500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  32532803500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     32625376000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2323                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       970168                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               972491                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2323                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       970168                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              972491                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.433061                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.368374                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.368529                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.433061                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.368374                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.368529                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 92020.377734                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 91030.131371                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 91032.910983                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 92020.377734                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 91030.131371                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 91032.910983                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              270870                       # number of writebacks
system.l3.writebacks::total                    270870                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         1006                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       357385                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            358391                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         1006                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       357385                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           358391                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     82512500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  28958953500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  29041466000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     82512500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  28958953500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  29041466000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.433061                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.368374                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.368529                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.433061                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.368374                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.368529                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82020.377734                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81030.131371                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 81032.910983                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82020.377734                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81030.131371                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 81032.910983                       # average overall mshr miss latency
system.l3.replacements                         360872                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       284975                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           284975                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       284975                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       284975                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          379                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           379                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       253848                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               253848                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       253848                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           253848                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data        13498                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13498                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        17554                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17554                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   1463917500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1463917500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        31052                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             31052                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.565310                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.565310                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83395.095135                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83395.095135                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        17554                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17554                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1288377500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1288377500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.565310                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.565310                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73395.095135                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73395.095135                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst         1317                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       599285                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             600602                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         1006                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       339831                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           340837                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     92572500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  31068886000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  31161458500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2323                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       939116                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         941439                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.433061                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.361863                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.362038                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92020.377734                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 91424.519835                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 91426.278544                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         1006                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       339831                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       340837                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     82512500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  27670576000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  27753088500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.433061                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.361863                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.362038                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82020.377734                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81424.519835                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81426.278544                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     3013201                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    393640                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      7.654712                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     296.409668                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.631952                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       993.665836                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     0.236766                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1198.611204                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   106.666308                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30171.778267                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.009046                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000019                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.030324                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.036579                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003255                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.920770                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         5996                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        26391                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  35542696                       # Number of tag accesses
system.l3.tags.data_accesses                 35542696                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            941439                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       555845                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          777552                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          253848                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         253848                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            31052                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           31052                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        941439                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3425203                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     80477824                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          360872                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17335680                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1587211                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001802                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.042411                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1584351     99.82%     99.82% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2860      0.18%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1587211                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1384407000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1585660500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        64384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     22872640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22937024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        64384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17335680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17335680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       357385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       270870                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             270870                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        88133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     31309590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31397723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        88133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            88133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23730231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23730231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23730231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        88133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     31309590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             55127954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    270870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    357357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002213152500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1165172                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             255739                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      358391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     270870                       # Number of write requests accepted
system.mem_ctrls.readBursts                    358391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   270870                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17137                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7520163250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1791815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14239469500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20984.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39734.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13758                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     959                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                358391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               270870                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  306768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       614487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.532804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.034953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.339555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       600613     97.74%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13710      2.23%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           93      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       614487                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.331337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.084594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.466308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            11      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           310      2.02%      2.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          1437      9.36%     11.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          3184     20.73%     32.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          3800     24.74%     56.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          2985     19.43%     76.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          1823     11.87%     88.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29          1006      6.55%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           462      3.01%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           214      1.39%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            74      0.48%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            32      0.21%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            15      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.634221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.607603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3585     23.34%     23.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               48      0.31%     23.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10140     66.02%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1572     10.24%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22935232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17334016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22937024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17335680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  730545831000                       # Total gap between requests
system.mem_ctrls.avgGap                    1160958.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        64384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     22870848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17334016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 88133.098955377136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 31307137.021269094199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23727953.333469349891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       357385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       270870                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     41045000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  14198424500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17304582345500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     40800.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39728.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63885193.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2193672180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1165960620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1279495140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          706177260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57667368720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     181498318710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127683384960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       372194377590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.484405                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 330068651250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24393980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 376068812250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2193786420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1166017545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1279216680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          707628420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57667368720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181315250670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     127837547520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       372166815975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.446677                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 330464450250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24393980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 375673013250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1352580410                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67386352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    330775301                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1750742063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1352580410                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67386352                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    330775301                       # number of overall hits
system.cpu.icache.overall_hits::total      1750742063                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       284801                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        13320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1188340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1486461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       284801                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        13320                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1188340                       # number of overall misses
system.cpu.icache.overall_misses::total       1486461                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    174137500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  14332111998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14506249498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    174137500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  14332111998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14506249498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1352865211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67399672                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    331963641                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1752228524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1352865211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67399672                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    331963641                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1752228524                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.003580                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000848                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.003580                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000848                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13073.385886                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12060.615647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9758.916983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13073.385886                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12060.615647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9758.916983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2025                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.729730                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1316040                       # number of writebacks
system.cpu.icache.writebacks::total           1316040                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       169909                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       169909                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       169909                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       169909                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        13320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1018431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1031751                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        13320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1018431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1031751                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    160817500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  12361229999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12522047499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    160817500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  12361229999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12522047499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000589                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12073.385886                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12137.523307                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12136.695287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12073.385886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12137.523307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12136.695287                       # average overall mshr miss latency
system.cpu.icache.replacements                1316040                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1352580410                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67386352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    330775301                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1750742063                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       284801                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1188340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1486461                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    174137500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  14332111998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14506249498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1352865211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67399672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    331963641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1752228524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.003580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000848                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13073.385886                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12060.615647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9758.916983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       169909                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       169909                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        13320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1018431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1031751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    160817500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  12361229999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12522047499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.003068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12073.385886                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12137.523307                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12136.695287                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.640299                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1752058615                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1316552                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1330.793326                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.350291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.086336                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   147.203673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.287507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7010230648                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7010230648                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    372861486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16420545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    466972508                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        856254539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    372861486                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16420545                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    466972508                       # number of overall hits
system.cpu.dcache.overall_hits::total       856254539                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10208025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        98341                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      3034696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13341062                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10208025                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        98341                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      3034696                       # number of overall misses
system.cpu.dcache.overall_misses::total      13341062                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3439514000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  94801684982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98241198982                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3439514000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  94801684982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98241198982                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383069511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16518886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    470007204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    869595601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383069511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16518886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    470007204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    869595601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026648                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.006457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015342                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026648                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.006457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015342                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34975.381580                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 31239.269100                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7363.821485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34975.381580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 31239.269100                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7363.821485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        44421                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          930                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3266                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.601041                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   232.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10250094                       # number of writebacks
system.cpu.dcache.writebacks::total          10250094                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       658196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       658196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       658196                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       658196                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        98341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      2376500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2474841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        98341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      2376500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2474841                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3341173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  77620990482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  80962163482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3341173000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  77620990482                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  80962163482                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.005056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002846                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.005056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002846                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33975.381580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32661.893744                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32714.086878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33975.381580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32661.893744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32714.086878                       # average overall mshr miss latency
system.cpu.dcache.replacements               11949071                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226282120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11961114                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    371648821                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       609892055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1018770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        51731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      2020232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3090733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2548431000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  76434163000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  78982594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227300890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12012845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    373669053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    612982788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.005406                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49263.130425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 37834.349223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25554.648040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       646717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       646717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        51731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1373515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1425246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2496700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  60275731500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62772431500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48263.130425                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 43884.290670                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44043.225871                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    146579366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4459431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     95323687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      246362484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9189255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1014464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10250329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    891083000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  18367521982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19258604982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155768621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4506041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     96338151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    256612813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.010530                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19117.850247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 18105.641976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1878.827985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        11479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1002985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1049595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    844473000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  17345258982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18189731982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18117.850247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 17293.637474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17330.238789                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           868946823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11949583                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.717753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   300.779618                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.057903                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   189.159454                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.587460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.369452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3490331987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3490331987                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941505339500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1123541821000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 817963518500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
