

================================================================
== Vivado HLS Report for 'makeZero'
================================================================
* Date:           Sat Sep 19 06:52:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        diagonalSum
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.78|     0.802|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       20|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      731|    -|
|Register             |        -|      -|        6|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        6|      751|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |icmp_ln49_fu_1216_p2  |   icmp   |      0|  0|  20|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  20|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |mat_0_address0  |  33|          6|    4|         24|
    |mat_0_address1  |  27|          5|    4|         20|
    |mat_1_address0  |  33|          6|    4|         24|
    |mat_1_address1  |  33|          6|    4|         24|
    |mat_2_address0  |  38|          7|    4|         28|
    |mat_2_address1  |  33|          6|    4|         24|
    |mat_3_address0  |  38|          7|    4|         28|
    |mat_3_address1  |  38|          7|    4|         28|
    |mat_4_address0  |  41|          8|    4|         32|
    |mat_4_address1  |  38|          7|    4|         28|
    |mat_5_address0  |  41|          8|    4|         32|
    |mat_5_address1  |  41|          8|    4|         32|
    |mat_6_address0  |  44|          9|    4|         36|
    |mat_6_address1  |  41|          8|    4|         32|
    |mat_7_address0  |  44|          9|    4|         36|
    |mat_7_address1  |  44|          9|    4|         36|
    |mat_8_address0  |  47|         10|    4|         40|
    |mat_8_address1  |  44|          9|    4|         36|
    +----------------+----+-----------+-----+-----------+
    |Total           | 731|        141|   73|        546|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |icmp_ln49_reg_1222  |  1|   0|    1|          0|
    +--------------------+---+----+-----+-----------+
    |Total               |  6|   0|    6|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   makeZero   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   makeZero   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   makeZero   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   makeZero   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   makeZero   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   makeZero   | return value |
|mat_0_address0  | out |    4|  ap_memory |     mat_0    |     array    |
|mat_0_ce0       | out |    1|  ap_memory |     mat_0    |     array    |
|mat_0_we0       | out |    1|  ap_memory |     mat_0    |     array    |
|mat_0_d0        | out |   32|  ap_memory |     mat_0    |     array    |
|mat_0_address1  | out |    4|  ap_memory |     mat_0    |     array    |
|mat_0_ce1       | out |    1|  ap_memory |     mat_0    |     array    |
|mat_0_we1       | out |    1|  ap_memory |     mat_0    |     array    |
|mat_0_d1        | out |   32|  ap_memory |     mat_0    |     array    |
|mat_1_address0  | out |    4|  ap_memory |     mat_1    |     array    |
|mat_1_ce0       | out |    1|  ap_memory |     mat_1    |     array    |
|mat_1_we0       | out |    1|  ap_memory |     mat_1    |     array    |
|mat_1_d0        | out |   32|  ap_memory |     mat_1    |     array    |
|mat_1_address1  | out |    4|  ap_memory |     mat_1    |     array    |
|mat_1_ce1       | out |    1|  ap_memory |     mat_1    |     array    |
|mat_1_we1       | out |    1|  ap_memory |     mat_1    |     array    |
|mat_1_d1        | out |   32|  ap_memory |     mat_1    |     array    |
|mat_2_address0  | out |    4|  ap_memory |     mat_2    |     array    |
|mat_2_ce0       | out |    1|  ap_memory |     mat_2    |     array    |
|mat_2_we0       | out |    1|  ap_memory |     mat_2    |     array    |
|mat_2_d0        | out |   32|  ap_memory |     mat_2    |     array    |
|mat_2_address1  | out |    4|  ap_memory |     mat_2    |     array    |
|mat_2_ce1       | out |    1|  ap_memory |     mat_2    |     array    |
|mat_2_we1       | out |    1|  ap_memory |     mat_2    |     array    |
|mat_2_d1        | out |   32|  ap_memory |     mat_2    |     array    |
|mat_3_address0  | out |    4|  ap_memory |     mat_3    |     array    |
|mat_3_ce0       | out |    1|  ap_memory |     mat_3    |     array    |
|mat_3_we0       | out |    1|  ap_memory |     mat_3    |     array    |
|mat_3_d0        | out |   32|  ap_memory |     mat_3    |     array    |
|mat_3_address1  | out |    4|  ap_memory |     mat_3    |     array    |
|mat_3_ce1       | out |    1|  ap_memory |     mat_3    |     array    |
|mat_3_we1       | out |    1|  ap_memory |     mat_3    |     array    |
|mat_3_d1        | out |   32|  ap_memory |     mat_3    |     array    |
|mat_4_address0  | out |    4|  ap_memory |     mat_4    |     array    |
|mat_4_ce0       | out |    1|  ap_memory |     mat_4    |     array    |
|mat_4_we0       | out |    1|  ap_memory |     mat_4    |     array    |
|mat_4_d0        | out |   32|  ap_memory |     mat_4    |     array    |
|mat_4_address1  | out |    4|  ap_memory |     mat_4    |     array    |
|mat_4_ce1       | out |    1|  ap_memory |     mat_4    |     array    |
|mat_4_we1       | out |    1|  ap_memory |     mat_4    |     array    |
|mat_4_d1        | out |   32|  ap_memory |     mat_4    |     array    |
|mat_5_address0  | out |    4|  ap_memory |     mat_5    |     array    |
|mat_5_ce0       | out |    1|  ap_memory |     mat_5    |     array    |
|mat_5_we0       | out |    1|  ap_memory |     mat_5    |     array    |
|mat_5_d0        | out |   32|  ap_memory |     mat_5    |     array    |
|mat_5_address1  | out |    4|  ap_memory |     mat_5    |     array    |
|mat_5_ce1       | out |    1|  ap_memory |     mat_5    |     array    |
|mat_5_we1       | out |    1|  ap_memory |     mat_5    |     array    |
|mat_5_d1        | out |   32|  ap_memory |     mat_5    |     array    |
|mat_6_address0  | out |    4|  ap_memory |     mat_6    |     array    |
|mat_6_ce0       | out |    1|  ap_memory |     mat_6    |     array    |
|mat_6_we0       | out |    1|  ap_memory |     mat_6    |     array    |
|mat_6_d0        | out |   32|  ap_memory |     mat_6    |     array    |
|mat_6_address1  | out |    4|  ap_memory |     mat_6    |     array    |
|mat_6_ce1       | out |    1|  ap_memory |     mat_6    |     array    |
|mat_6_we1       | out |    1|  ap_memory |     mat_6    |     array    |
|mat_6_d1        | out |   32|  ap_memory |     mat_6    |     array    |
|mat_7_address0  | out |    4|  ap_memory |     mat_7    |     array    |
|mat_7_ce0       | out |    1|  ap_memory |     mat_7    |     array    |
|mat_7_we0       | out |    1|  ap_memory |     mat_7    |     array    |
|mat_7_d0        | out |   32|  ap_memory |     mat_7    |     array    |
|mat_7_address1  | out |    4|  ap_memory |     mat_7    |     array    |
|mat_7_ce1       | out |    1|  ap_memory |     mat_7    |     array    |
|mat_7_we1       | out |    1|  ap_memory |     mat_7    |     array    |
|mat_7_d1        | out |   32|  ap_memory |     mat_7    |     array    |
|mat_8_address0  | out |    4|  ap_memory |     mat_8    |     array    |
|mat_8_ce0       | out |    1|  ap_memory |     mat_8    |     array    |
|mat_8_we0       | out |    1|  ap_memory |     mat_8    |     array    |
|mat_8_d0        | out |   32|  ap_memory |     mat_8    |     array    |
|mat_8_address1  | out |    4|  ap_memory |     mat_8    |     array    |
|mat_8_ce1       | out |    1|  ap_memory |     mat_8    |     array    |
|mat_8_we1       | out |    1|  ap_memory |     mat_8    |     array    |
|mat_8_d1        | out |   32|  ap_memory |     mat_8    |     array    |
|lower_sum       |  in |   32|   ap_none  |   lower_sum  |    scalar    |
|upper_sum       |  in |   32|   ap_none  |   upper_sum  |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

