1 
行政院國家科學委員會專題研究計畫期末報告 
高階伺服器電源系統數位控制架構之研究 
A Research on Digital Control Architecture for Advanced Server Power 
Supply Systems 
計畫編號：NSC 98-2221-E-009-181 
執行期限：98 年 8 月 1 日至 99 年 7 月 31 日 
主持人：鄒應嶼 博 士   國立交通大學電機工程系   教 授 
 
一、中文摘要 
本研究提出一個混合信號的邊界模式功
率因數修正交-直流轉換器，其中包含類比電
流迴路以及數位電壓迴路。本研究同時提出
一種新型的負載適應增益調適以及帶拒濾波
器於數位電壓方法，使系統輸出電壓在不同
穩態負載情況下可達到相同的動態響應，並
提升迴路的頻寬但仍可使輸入電流具備低總
諧波失真以及高功率因數。在類比電流迴路
中，類比電流比較器磁滯比較區間對於輸入
電流總諧波失真的影響進行分析，並選取適
當的值。在數位電壓迴路中，類比數位轉換
器量化效應會使電流命令波形失真，因此適
當的取樣率以及量化元件的位元長度將被決
定。本論文使用電路模擬軟體 PSIM 驗證所
提出控制架構，並與實驗結果相互驗證所提
出之控制架構的可行性、有效性。 
關鍵詞：功率因數修正、相移脈寬調變、數位控
制、互連效應、整合控制 
Abstract 
This research proposes a mixed-signal solution 
for the control of the power factor correction (PFC) 
front-end power supplies in applications to 
distributed power supply systems (DSP). This 
research develops a mixed-signal implementation 
technique for critical mode PFC AC-DC converter 
with load adaptive gain scheduling. The peak 
current mode control is applied and analyzed by 
using the analog circuit. This paper analyzes effect 
of the hysteresis band effect of the analog current 
comparator in current loop. In digital voltage loop, 
the proper quantization resolution of ADC is 
determined. The digital voltage controller uses a 
digital notch filter to achieve fast dynamic response 
and a low total-harmonic-distortion (THD) with 
high power factor (PF). A load adaptive gain 
scheduling applies for maintaining same dynamic 
response of the output voltage at different load 
conditions change. The proposed mixed-signal PFC 
control scheme has been verified by using computer 
simulation with experimental results to validate 
feasibility.  
Keywords: distributed power supply, power factor 
correction, mixed-signal, digital control, adaptive 
gain scheduling. 
二、緣由與目的 
由於科技發展迅速，數位化與網路化是
現代家庭生活的基本需求，基本家電自動化
與資訊設備都需要電源供應系統，提供高品
質的電源與降低電源損耗是未來電源技術發
展的基本前提。 
應用於通信設備、伺服器及資料中心之
電源供應系統具備高效率的能量傳送、高供
電品質、低雜訊干擾、高可靠度，以及具有
良好的線擾動及負載擾動穩健性。為了應付
這些嚴苛的需求，通訊設備及伺服器電源系
統已朝向分散式電源系統 (DPS)的方向發
展，圖 1 所示為分散式電源供應架構[1]-[3]。 
2.5V
3.3V
5V
12V VRM
Front-End Power Supply
AC input
+48V
power 
bus
.
.
.
Serial 
Interface
DC/DC Converter
Total Output Power = 125W
Efficiency > 90% @ Maximum Load
Size: 3.8” × 1.9” × 0.5”
Load regulation < 2%
Current Limit: 120%
Temperature: -40°C - 80°C
CPU
Intermediate-Stage 
Power Supply
Buck
Regulator
Memory
LDO
Inverter
Buck-
Boost
Regulator
Utility
85-260V
50-60 Hz
POL Power Supply
PFC IC PWM IC
LCD
CCFL
PFC IC PWM IC
 
圖1  分散式電源架構 
數位式伺服器電源控制系統整體方塊圖
如圖 2 所示，包含前級功因修正 AC-DC 轉換
3 
Load Adaptive
Gain Adjustment
Vout
400V DC
GND
Vg Cout
S
A/D
H
+ −VrefMULT
ZCD
CS
×
Vcomp
INV
IL,pkref
Digital Voltage Controller
Analog Current Controller
A/D
Ki
D/A
EMI
Filter
+
-
ZOH
senseR
Current
Comparator
SR
Flip-Flop
Digital Notch
Filter
A/D
Digital Voltage
Loop Regulator
IOF
 
圖4  具負載增益調適混合信號控制之邊界模式功率
因數修正交-直流轉換器系統方塊圖 
ig1
iL,ref
iL
Ipk
ig
 
圖5  電感電流、線電流與線電流基頻成分的關係 
類比電流比較器主要用以比較開關電流
回授信號與電感電流命令封包，當開關電流
回授信號頂到封包命令時，則關閉開關。在
類比電流比較器設計上，為了降低雜訊的影
響通常會加入一個磁滯比較區間，不過這個
磁滯比較區間卻會帶給電感電流命令一個直
流值的提升，進而使得輸入線電流在零交越
處失真，因此選擇適當的磁滯比較區間使得
此磁滯比較區間，使線電流滿足諧波規範。 
電流比較器磁滯比較區間大小、線電流
波形以及線電流基頻成分波形的關係圖如圖
2 所示；其中磁滯比較區間在電感電流封包中
所造成的直流成分為ΔH1，線電流波形為 ig，
而線電流基頻成分為 ig1。 
根據分析可以推得磁滯比較區間與線電
流的關係如圖 6 所示，而輸入線電流的大小
通常可由設計者進行決定，因此可以決定適
當的磁滯比較區間。在本論文中設定於滿載
情況下線電流至少要低於 5%，則由圖 3 可以
得知如要滿足此需求，磁滯比較區間至少需
低於 65 毫伏，本文選取 50 毫伏。 
在 PFC 數位電壓迴路的實現設計，整流
後線電壓回授主要用以產生電感電流命令信
號，其直接影響到電流命令的失真量，因此
類比數位轉換器與數位類比轉換器的取樣頻
率與量化效應需加以考慮。 
0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
0
1
2
3
4
5
6
7
8
Hysteresis Band (V)
Li
ne
 C
ur
re
nt
 T
H
D
 (%
)
Line Voltage: 85 Vrms
Line Voltage: 110 Vrms
Line Voltage: 165 Vrms
Line Voltage: 220 Vrms
Line Voltage: 265 Vrms
 
圖6  電感電流、線電流與線電流基頻成分的關係 
 
1 %
 
圖7  半弦波電流之頻譜 
在取樣頻率的設定上，由信號處理中的
取樣定理可知，當預取樣信號的頻譜如範圍
在ωn 以內，而此時取樣頻率ωs 如小於兩倍的
ωn 值，此時取樣後之信號會失真。在取樣頻
率上欲使取樣後的整流弦波電流無明顯的失
真，因此先對整流後的弦波信號進行頻譜分
析，並假設頻譜中振幅小於 1%的高階量可以
忽略，由圖 7 可以發現當頻率到 1 kHz 時，
頻譜的振幅大約小於 1%，可知取樣頻率至少
需大於 2 kHz 才能使得取樣後的整流弦波波
型較不失真，本研究選取 5 kHz 的取樣頻率。 
 
Quantizer
time
Amplitude
Original Signal
Amplitude
timeQuantized Signal
 
圖8  量化對於整流後弦波的影響 
量化誤差對於一個整流後弦波波型的影
響如圖 8 所示，當一個整流後弦波經過量化
後，會呈現階梯狀的失真現象。而此量化效
應可以等效為一個量化雜訊加入於控制系統
迴路中。為了決定解析度所造成的量化雜訊
影響，而有關量化誤差的模型，主要有兩種
形式，一種為鋸齒波近似另一為方波近似，
而其最壞的狀況為方波近似法，因此對方波
5 
四、結論與討論 
本研究提出一個混合信號的邊界模式功
率因數修正交-直流轉換器，其中包含類比電
流迴路以及數位電壓迴路。電流比較器磁滯
比較區間的值定為 50 mV；數位電壓迴路控
制中，類比數位轉換器選用 8 位元，取樣頻
率為 5 kHz，而數位類比轉換器則選用 10 位
元；並加入數位帶拒濾波器以提升動態響
應，並維持線電流低諧波失真與高功率因
數；而負載適應增益調適機制，用於改善不
同穩態情況下的，等量負載變化，使其動態
響應相同，經由模擬與實驗驗證本研究提出
方法之可行性。 
五、參考文獻 
[1] W.A. Tabisz, M.M. Jovanovic, and F.C. Lee, “Present 
and future of distributed power systems,” Proc. IEEE 
APEC, 1992. 
[2] F. C. Lee, P. Barbosa, Peng Xu, Jindong Zhang, Bo Yang, 
and F. Canales, “Topologies and design considerations 
for distributed power system applications,” Proceedings 
of the IEEE, vol. 89, no. 6, pp.939-950, Jun 2001.  
[3] Fred C. Lee, Ming Xu, Shuo Wang and Bing Lu, “Design 
challenges for distributed power systems,” IEEE IPEMC 
Conf. Rec., 2006.  
[4] Jian Sun, “Small-signal methods for ac distributed power 
systems – a review,” IEEE Transactions on Power 
Electronics, pp. 2545-2554, vol. 24, no. 11, Nov. 2009.  
[5] G. Spiazzi and J. A. Pomilio, “Interaction between EMI 
filter and power factor preregulators with average current 
control: analysis and design considerations,” IEEE 
Transactions on Industrial Electronics, vol. 46, no. 3, pp. 
577-584, Jun 1999. 
[6] M. Orabi and T. Ninomiya, “Nonlinear dynamics of 
power-factor-correction converter,” IEEE Trans. on 
Industrial Electronics, vol. 50, no. 6, pp. 578-584, Dec. 
2003. 
[7] Jian Sun, “Input impedance analysis of single-phase PFC 
converters,” IEEE Transactions on Power Electronics, 
vol. 20, no. 2, pp. 308- 314, March 2005.  
[8] Min Chen and Jian Sun, “Low-frequency input 
impedance modeling of boost single-phase PFC 
converters,” IEEE Transactions on Power Electronics, 
vol. 22, no. 4, pp.1402-1409, July 2007. 
[9] Ming-Hau Chan, Yu-Tzung Lin, and Ying-Yu Tzou, 
“Load adaptive control for mixed-signal PFC control IC,” 
IEEE PEDS Conf. Rec., Taipei, Taiwan, Nov. 2-5, 2009. 
[10] Ming-Hau Chan, Yu-Tzung Lin, and Ying-Yu Tzou, 
“Development of a mixed-signal PFC control IC with fast 
dynamic response,” IEEE IPEMC Conf. Rec., Wuhan, 
China, May 17-20, 2009. 
[11] Chia-Han Hung, and Ying-Yu Tzou, “MathCAD design 
of critical conduction mode PFC converters,” IEEE 
IPEMC Conf. Rec., Wuhan, China, May 17-20, 2009. 
[12] Yu-Tzung Lin, and Ying-Yu Tzou, “Digital control of 
boost PFC AC-DC converter with low THD and fast 
dynamic response,” IEEE IPEMC Conf. Rec., Wuhan, 
China, May 17-20, 2009. 
 
 
 
1 
出席國際學術會議心得報告 
計畫編號 98-2221-E-009-181 
計畫名稱 高階伺服器電源系統數位控制架構之研究 
出國人員姓名 
服務機關及職稱 
鄒應嶼 教授／國立交通大學電機工程學系 
會議時間地點 98年 9月 19日至 9月 24日／美國加州舊金山聖荷西市(San Jose, CA) 
會議名稱 2009 IEEE Energy Conversion Congress and Expo 2009年國際能源轉換論暨展覽研討會 
發表論文題目 
Chia-Hao Wu and Ying-Yu Tzou, “Digital control strategy for efficiency optimization of a 
BLDC motor driver with VOPFC,” IEEE ECCE Conf. Rec., San Jose, CA USA, Sept. 
21-25, 2009. 
 
一、參加會議經過 
本人 2009年 9月 19日前往美國舊金山參加 ECCE2009學術研討會，此研討會是由
國際電機電子工程學會(IEEE)之電力電子學會(PES)與工業應用學會(IAS)所主辦的首屆
IEEE Energy Conversion Congress and Expo，此研討會係結合了 PESC Conference及 IAS 
Annual Meeting 兩大年度重要學術研討會，主要針對『能源』為主題，其領域跨及的技
術層面涵蓋了電力電子、電池儲能、綠色能源、電源 IC等相關領域。此次研討會於今年
9月 19日至 24日在美國加州聖荷西市(San Jose, CA) 的 DoubleTree Hotel舉行，有將近
900 位來自 40 幾個國家的與會者，此次邀稿大會收到超過 1200 篇的投稿論文，挑選了
近 600篇論文。而其兩天的展覽也吸引了近 30家相關領域的廠商參與展出。 
本研討會是電力電子領域最重要的國際學術研討會之一，較著重於學術理論發展，
是新理論與新方法論文發表的重要學術研討會。此次議程包括：直流-直流轉換器、直流
-交流轉換器、馬達驅動器、數位控制技術、電池儲能、綠色能源、電源 IC、功率模組整
合封裝技術、高功率直流轉換器、電磁干擾等等。此次與會除了發表論文外，亦與國際
友人聯絡友誼、交換意見，瞭解這些領域之研究動向與未來發展之趨勢。 
二、與會心得 
本次研討會著重於綠色能源的發展，特別是太陽光發電、馬達節能技術受到重視，
也有專屬的議程討論。整合類比電路設計與電力電子的應用發展，近年來逐漸受到重視，
小型電源控制與轉換 IC，如充電 IC、電源管理 IC、小型馬達驅動 IC等等，都具有廣大
的市場發展潛力。交通大學電力電子實驗室本次發表之論文研究著重於數位式電源轉換
與馬達控制 IC技術之研究與發展，政府目前積極推動綠色能源計畫，鼓勵以電力電子與
綠色能源為導向的系統整合，國內電力電子領域設計人才濟濟，或可結合綠色能源、太
陽光電、風力發電、電源設計、馬達驅動、IC設計人才，從資訊家電的綠色能源技術領
域著手系統整合的研究。 
 Digital Control Strategy for Efficiency Optimization of a BLDC Motor Driver  
with VOPFC 
 
Chia-Hao Wu 
Power Electronic Systems and Chips Lab. 
Department of Electrical Engineering 
National Chiao-Tung Univ., Hsinchu, Taiwan 
hoppy.ece91@gmail.com
Ying-Yu Tzou 
Member, IEEE 
Power Electronic Systems and Chips Lab. 
Department of Electrical Engineering 
National Chiao-Tung Univ., Hsinchu, Taiwan
 
 
Abstract--This paper proposes a dual-mode control strategy 
for BLDC motor drivers with power factor correction used in 
high-efficiency compressor applications. The motor driver 
consists of a front-stage variable output voltage PFC (VOPFC) 
converter and a rear-stage 3-phase PWM inverter. The VOPFC 
converter is a cascaded buck-boost converter with two power 
switches to regulate the input line current with low total 
harmonic distortion (THD) and at the same time to maintain an 
adjustable dc-link voltage which can be either higher or lower 
than the peak of the rectified line voltage. The output inverter 
stage can be operated in pulse amplitude modulation (PAM) 
mode or PWM mode with reduced switching frequency for 
efficiency optimization of the compressor motor driver to 
maintain a constant V/Hz ratio with specified current ripples. 
The proposed control scheme has been verified with a DSP-
controlled VOPFC PWM/PAM motor driver and an efficiency 
improvement of 3% has been achieved. 
 
Index Terms--variable output power factor correction 
(VOPFC), brushless dc motor, compressor driver, dual-mode 
control, efficiency optimization.  
 
I.   INTRODUCTION 
BLDC motors have been widely used in various 
applications, and they have a better efficiency and produce 
more power for the same size compared to induction motors. 
For the rotated speed of the motors, the bus voltage of the 
inverter needs high enough to overcome the back-EMF that is 
proportional to the speed. The traditional motor drivers are 
designed as fixed-voltage-control, so the switching frequency 
of pulse width modulation (PWM) is up 16 kHz to rotate 
motors for lower current ripples. However the high switching 
frequency is always along with the large switching losses [1]. 
Besides, when the motor rotates in slow speed, the duty cycle 
of PWM module in inverter must be low consequently and 
the extreme duty cycle may have a greater distortion in the 
voltage control for the dead time control. 
Moreover, it is well know that power supplies connected 
to AC without power factor correction will introduce high 
low-order harmonic currents and result poor power quality. 
Such harmonic currents cause several problems including 
voltage distortion, heating, radiated and conducted noises and 
can reduce the capability of the line to provide energy. 
Recently the demands for high power factor and low 
harmonic distortion in the current drawn from the utility have 
been increasing [2]-[3]. As a result, in order to meet the 
requirements of high power factor and high efficiency in 
modern motor driver, the control strategy for high power 
factor correction and efficiency optimization with the 
integration of VOPFC and inverter has been developed [4-6]. 
Boost converter is usually employed for the single-phase 
PFC applications, as shown in Fig. 1(a). But its fixed dc-link 
voltage will result higher switching losses at light load under 
low speed operation of the compressor driver. In order to 
improve the compressor driver at low-speed operation region, 
a lower dc-link voltage with minimum switching frequency is 
preferred. The VOPFC converter is a buck converter 
cascaded with a boost converter shared with a common 
inductor, and the schematic of the VOPFC inverter driver is 
shown in Fig. 1(b). 
The VOPFC converter provides an adjustable output 
voltage with a cost of one additional MOSFET and a 
switching diode. This paper proposes an integrated control 
strategy of the VOPFC inverter driver for dc-link voltage 
regulation, line current regulation, and efficiency 
optimization. The design and implementation of the VOPFC 
controller are presented and their benefits and limitations are 
analyzed. 
Co
110/220V
50/60Hz
dcV
PWM Inverter
PMSM
Boost PFC Converter
Co
110/220V
50/60Hz
dcV
PWM Inverter
PMSM
Cascaded Buck-Boost PFC Converter
Lf
(b)
(a)
 
Fig. 1.  Two PFC AC/DC converter topologies for compressor PMSM 
drivers (a) boost converter (b) cascade buck-boost converter.  
 
2528978-1-4244-2893-9/09/$25.00 ©2009 IEEE
 A
D
A
DPWM
BuckD BoostD
Current 
Controller
Buck/Boost
Switch 
Regulator
+
-
Voltage
Controller
inV
A
D
Li oV
refV-oV
oV
inV
Li
refL
i
,
+
oV
inV
Feed-forward
Controller
LRLC
L
D1
D2S1
S2
ACin
 
Fig. 4.  The cascade buck-boost converter with control block diagram. 
 
A.   Small signal analysis and controller design 
Due to the need of operating between buck mode and 
boost mode with the input voltage being a semi-sine wave, a 
non-static voltage source, the controller design must be 
considered in different operating points. The current control 
block diagram is two stages in the system. First stage is a PI 
controller and second stage is the feed-forward compensation 
controller. 
Before the designing PI controller, the transfer functions 
of buck and boost modes should be obtained firstly by the 
state-space averaging method. In boost mode, the transfer 
function of the converter can be expressed as 
[ ]
)()(
)1(
)()(
)1(
)(
)1(
)(
1
01
)(~
)(~
)(
11
,
sC
sI
sL
DV
C
I
L
V
s
s
sC
D
sL
D
s
CR
s
sd
si
sT
L
Lo
L
o
L
LL
L
Boostp
Δ×
−
Δ×
−
=
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢
⎣
⎡
−
×
⎥⎥
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢⎢
⎢
⎣
⎡
ΔΔ
−
Δ
−
Δ
+
×==
. (1) 
By the same method, the transfer function for buck mode can 
be expressed as 
[ ]
LC
V
s
L
V
CR
s
C
L
s
sd
sisT
L
in
in
LLL
L
Buckp
×Δ
=
⎥⎥⎦
⎤
⎢⎢⎣
⎡
×
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡
+
−
×==
−
)(
1
0
11
1
01
)(~
)(~)(
2
1
,
, (2) 
where )(1 sΔ  and )(2 sΔ are 
 
LLL LC
D
CR
sss
2
2
1
)1()( −++=Δ  (3) 
  
LLL LCCR
sss 1)( 22 ++=Δ . (4) 
The above equations show that the transfer functions of 
the buck and boost converters are both second-order systems. 
The transfer function of boost has a zero but the one of buck 
doesn’t. After calculating the transfer functions of boost and 
buck, the bandwidths of current control loop under different 
operating points are distinctly discussed. Analyzing the small 
signal models of buck and boost circuit under variable input 
voltage, the minimal bandwidth and worst response appeared 
at the border of buck and boost. The bode plots of the buck 
and boost are shown in Fig. 5. The SISO tool in the 
MATLAB was used to synthesize the compensation zero of 
PI controller for the current loop. The goal for design of 
current controller would increase the bandwidth of current 
loop to improve response speed. 
10
20
30
40
50
60
70
M
ag
nit
ud
e 
(dB
)
100 101 102 103 104
-135
-90
-45
0
45
90
Ph
as
e 
(de
g)
Bode Diagram
Frequency  (rad/sec)
Boost
Buck
Buck
Boost
M
ag
nit
ud
e 
(dB
)
Ph
as
e 
(de
g)
 
 
Fig. 5. The bode plots of the transfer functions of buck and boost when input 
voltage is 100V. 
 
After designing the first stage current controller, the feed-
forward compensation controllers in second stage were 
designed independently for buck mode and boost mode. 
B.   Feed-forward Compensation Controller 
In order to let the system have the quicker speed of 
response, the paper proposes the design of the multi-loop 
controller for the buck-boost circuit as shown in Fig. 6. The 
minor loop is current control and the major loop is voltage 
control. In order to linearize and improve the current response, 
the feed-forward compensator controller is designed as 
shown in Fig. 7. With the current compensator, the current 
response has the lower steady state error and the PI 
compensator design can be simple, even if the system is 
operated alternately in buck or boost modes. 
Vo_f
V_err
+
-
Sampling frequency: 2k Hz
Vkp
Vki
z-1
+
+
+
+
Q6
Q10
Vcom
Sampling frequency: 20 kHz
Ikp
Iki
I_f
Iref I_err
I_err3
z-1
Vd
+
-
+
+
BBuck/Boost
Switch
Regulator
+
+
Q6
Q10Vin
Vco
V_err3
I_mag
Q3 Q6
DBoost
DBuck
Feed-forward
controller
Vin
Vo_f
 
Fig. 6.  Current controller and voltage controller in VOPFC. 
2530
  2)(3
11
avg
i
avgRMS I
II Δ+=  (15) 
 2_
2
_ 2 RMSondsRMSLossC IRIP ∝××=  (16) 
Above equation suggests that switch conduction loss is 
related to ripple current in identical switching component. 
Switch conduction loss can be controller if inductor ripple 
current is controlled. 
0.0
-2.00
2.00
Iin Vac/78Vin Iin
 
(a) 
0.0
-1.00
1.00
2.00
3.00
4.00
5.00
I(La) I_refIL
Buck Buck
 
(b) 
Fig. 8. (a) Input current and input voltage and (b) inductor current command 
and inductor current in VOPFC converter. 
dcv
1s 3s 5s
2s 4s 6s
A
B
C
c
a
b
be
ae
n
ce
sL
sR
sL
sR
sL
sR
 
(a) 
t
ai
avgi
iavgi Δ+
0
iavgi Δ−
avgi−
iavgi Δ+−
iavgi Δ−−  
(b) 
Fig. 9. (a) Schematic of the inverter and the BLDC motor. (b) Illustrated 
waveform of phase current under closed-loop PWM control. 
 
Assuming speed and load torque of motor are constant, 
and back-EMF 
εV  is proportional to motor speed. The 
motor controller is operated under different bus voltage Vd1 
and Vd2, the current ripples can be calculated from (14), and 
the relationship of 1iΔ and 2iΔ  is expressed as 
 2
2
2
1
1
1
s
dcs
dc
s
dcs
dc T
V
V
L
VV
T
V
V
L
VV
××
−
=××
− εεεε . (17) 
 
1
2
2
1
1
2
2
1
1
1
dc
dc
dc
dc
dc
dc
s
s
V
V
V
V
V
V
VV
VV
T
T
ε
ε
ε
ε
−
−
=×
−
−
= , (18) 
where Ts1 and Ts2 are the periods of stitching. 
According to the above equations, as motor drive is 
operated under a lower bus voltage, the switching frequency 
decreases accordingly to maintain the same level of inductor 
current ripple with the same conduction losses of power 
switches, and switching loss decreases significantly to 
improve the efficiency. 
Fig. 9(a) and Fig. 10 show that high side switch and low 
side one switch alternately under a fixed switching frequency. 
During the transition of switching of power switches, the 
voltage waveforms and the current one overlap and result the 
switching losses in power switches [8]. The losses 
LOSSsP _  
after one complete cycle are calculated. 
 offddconddcoffon t
iV
t
iV
PP _
2
_
1
22
×+×=+  (19) 
Assuming doffdond ttt =≈ __   
 
sdcsddcavgL
sddc
s
offsons
LossS
fVftVi
ftV
ii
T
PP
P
×∝×××=
×××
+
=
+
=
,
21__
_ 2
)(
, (20) 
where 1i  and 2i  are the maximum and minimum of the 
inductor current, 
dt  is switching overlap, and sf is the 
switching frequency. 
From (18) and (20), the ratio of switching losses in 
different bus voltages can be expressed as 
 
ε
ε
ε
ε
VV
VV
V
V
V
V
V
V
T
T
V
V
fV
fV
P
P
dc
dc
dc
dc
dc
dc
s
s
dc
dc
sdc
sdc
s
s
−
−
=
−
−
×=
×=
×
×
=
2
1
2
1
2
1
1
2
2
1
22
11
2
1
)
1
1
()(
)(
. (21) 
From (21), the relationship between the bus voltage Vdc 
and switching loss losssP _  with the same back-EMF εV  is 
shown in Fig. 11. 
2532
 speed of BLDC motor utilized in the present experiment are 
550W and 3000rpm. With motor speed set at 1000rpm and 
having consistent torque load, the motor is operated 
independently under 100V bus voltage, with 20 kHz or 10 
kHz switching frequency for each. The phase current Ia of the 
motor and the command signal Kd used to change operation 
switching frequency are shown in Fig. 17. When the system 
is operating alternately at 100V and 300V bus voltage, the 
switching loss in 100V voltage can reduce half of the one in 
300V voltage for the same speed of motor. The efficiency of 
BLDCM drive can improve about 3%. 
0.0
50.00
100.00
150.00
Vin Vo
0.0
-5.00
-10.00
5.00
10.00
Lin
Input 
voltage
Output 
voltage
Input 
current
Buck BoostBoost
DBcuk
DBoost
Vo
Vin
 
(a)                                (b) 
Fig. 14. (a) The simulation wave of input voltage, output voltage and the 
response input current. (b) The experiment wave of input voltage, output 
voltage and the buck and boost switching signals. 
100.00
150.00
200.00
Vo Vref
0.80K
1.20K
1.60K
2.00K
speed_ref S4.speed
0.0
2.00
4.00
I(La) S2.Iref/100
1.75 2.00 2.25 2.50
Time (s)
0.0
1.00
2.00
S4.Idc_ref S4.Idc
Slow down Step down
0.0
-100.00
100.00
200.00
300.00
400.00
Vo Vref
0.0K
-1.00K
1.00K
2.00K
3.00K
4.00K
speed_ref S4.speed
0.0
2.00
4.00
6.00
8.00
10.00
12.00
14.00
I(La) S2.Iref/100
0.0 0.20 0.40 0.60 0.80 1.00
Time (s)
0.0
-1.00
-2.00
1.00
2.00
3.00
4.00
5.00
S4.Idc_ref S4.Idc
Step up Speed up Steady 
inductor 
current
Voltage 
reference
output 
voltage
Speed 
reference
BLDC 
speed
BLDC  
input 
current
 
    (a)         (b) 
Fig. 16.  (a) The VOPFC output voltage steady in variable speed control in 
simulation. (b) The motor speed response is stable in variable output voltage 
of VOPFC in simulation. 
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5
-3
-2
-1
0
1
2
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5
0
2
4
6 Speed=constantSpeed=1000rpm
Ia
Kd
20KHz 10KHz
1iΔ 2iΔ
 
Fig. 17. The phase current Ia of the motor and the command signal Kd used to 
change operation switching frequency in experiment. 
VI.   CONCLUSION 
This paper has proposed a dual-mode control strategy for 
BLDC motor drivers with power factor correction used in 
high-efficiency compressor applications. The output inverter 
stage can be operated in PAM mode or PWM mode with 
reduced switching frequency for efficiency optimization of 
the compressor motor drive to maintain a constant V/Hz ratio 
with specified current ripples. The proposed control scheme 
has been verified with a DSP-controlled VOPFC inverter 
motor driver and an efficiency improvement of 3% has been 
achieved. When the compressor drive runs in constant speed 
mode, the VOPFC converter can maintain a constant dc 
output with low input current THD during the transition 
between buck and boost modes. If the compressor driver runs 
in acceleration/deceleration mode, the dc-link voltage is 
controlled with a specified ramping rate. Based on the 
proposed control scheme, innovative PWM control schemes 
can be developed to improve the inverter efficiency and 
reduce the motor audio noise by controlling the PWM duties 
to achieve specified phase current profile. 
REFERENCES 
[1] K. S. Colby and D. W. Novotny, “An efficiency-optimizing permanent-
magnet synchronous motor drive,” in Proc. 1987 IEEE IAS Annual 
Meeting Conf., pp. 262-268. 
[2] R. Ridley, S. Kern, B. Fuld, R. Eng, and B. Creek, “Analysis and 
design of a wide input range power factor correction circuit for three-
phase application,” in Proc. 1993 IEEE APEC Conf., pp. 299-305. 
[3] C. Zhou, R. B. Ridley, and F. C. Lee, “Design and analysis of a 
hysteretic boost power factor correction circuit,” in Proc.1990 IEEE 
PESC Conf., pp. 800-807. 
[4] J. Chen, D. Maksimovic, and R. Erickson, “Buck-boost PWM 
converters having two independently controlled switches,” in Proc. 
2002 IEEE PESC Conf., pp. 734-741. 
[5] M. C. Ghanem and K. Al-Haddad, “A new control strategy to achieve 
sinusoidal line current in a cascade buck-boost converter,” in IEEE 
Transactions on Ind. Electron., vol. 433, no. 3, pp. 441-445, Jun. 1996. 
[6] Y. Zhao, “Single phase power factor correction circuit with wide output 
voltage range,” Master Thesis, Dept. Elec. and Computer Eng., Univ. 
Virginia, Blackburg, Virginia, 1998.  
[7] F. Carichhi, F. Crescimbini, F. G. Capponi, and L. Solero, “Study of 
bidirectional buck-boost converter topologies for application in 
electrical vehicle motor drives,” in Proc.1998 IEEE Applied Power 
Electronics Specialists Conf., pp. 287–293. 
[8] L. Balogh, “Design and application guide for high speed MOSFET gate 
drive circuits” Texas Instruments, Appl. Note Slup 169, 2001. 
[9] K. Taniguchi, T. Morizane, and S. Morimoto, “Novel PAM inverter 
system for induction motor drive,” in International Journal of 
Electron., Special issue: Power Electronics and Drive Systems, vol. 80, 
no. 2, pp. 143-153, Feb. 1996. 
Input 
voltage
Input 
current
Induct
current
BuckBoost
 
Fig. 15.  The experiment waveforms of the input voltage, the input 
current, and the inductor current of the VOPFC converter when Vo is 
100 V and Po is 250 W. 
2534
98年度專題研究計畫研究成果彙整表 
計畫主持人：鄒應嶼 計畫編號：98-2221-E-009-181- 
計畫名稱：高階伺服器電源系統數位控制架構之研究 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 1 1 100%  
研討會論文 2 2 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 2 2 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
