/*
 * $QNXLicenseC:
 * Copyright 2007, QNX Software Systems.
 *
 * Licensed under the Apache License, Version 2.0 (the "License"). You
 * may not reproduce, modify or distribute this software except in
 * compliance with the License. You may obtain a copy of the License
 * at: http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" basis,
 * WITHOUT WARRANTIES OF ANY KIND, either express or implied.
 *
 * This file may contain contributions from others, either as
 * contributors under the License or as licensors under other terms.
 * Please review this entire file for other proprietary rights or license
 * notices, as well as the QNX Development Suite License Guide at
 * http://licensing.qnx.com/license-guide/ for other information.
 * $
 */

#ifndef	__ARM_MC1892VM14_IRQ_H_INCLUDED
#define	__ARM_MC1892VM14_IRQ_H_INCLUDED

/* 1892VM14 Interrupts */
#define MC1892VM14_SPI_IRQ			32

#define MC1892VM14_IRQ_SDMA0		(MC1892VM14_SPI_IRQ + 8)
#define MC1892VM14_IRQ_NAND			(MC1892VM14_SPI_IRQ + 39)
#define MC1892VM14_IRQ_UART0		(MC1892VM14_SPI_IRQ + 64)
#define MC1892VM14_IRQ_UART1		(MC1892VM14_SPI_IRQ + 65)
#define MC1892VM14_IRQ_UART2		(MC1892VM14_SPI_IRQ + 66)
#define MC1892VM14_IRQ_UART3		(MC1892VM14_SPI_IRQ + 67)
#define MC1892VM14_IRQ_EMAC			(MC1892VM14_SPI_IRQ + 73)
#define MC1892VM14_IRQ_SDMMC0		(MC1892VM14_SPI_IRQ + 78)
#define MC1892VM14_IRQ_SDMMC1		(MC1892VM14_SPI_IRQ + 79)
#define MC1892VM14_IRQ_TIMER0		(MC1892VM14_SPI_IRQ + 80)
#define MC1892VM14_IRQ_TIMER1		(MC1892VM14_SPI_IRQ + 81)
#define MC1892VM14_IRQ_TIMER2		(MC1892VM14_SPI_IRQ + 82)
#define MC1892VM14_IRQ_TIMER3		(MC1892VM14_SPI_IRQ + 83)
#define MC1892VM14_IRQ_TIMER4		(MC1892VM14_SPI_IRQ + 84)
#define MC1892VM14_IRQ_TIMER5		(MC1892VM14_SPI_IRQ + 85)
#define MC1892VM14_IRQ_TIMER6		(MC1892VM14_SPI_IRQ + 86)
#define MC1892VM14_IRQ_TIMER7		(MC1892VM14_SPI_IRQ + 87)
#define MC1892VM14_IRQ_GPIO0		(MC1892VM14_SPI_IRQ + 88)
#define MC1892VM14_IRQ_GPIO1		(MC1892VM14_SPI_IRQ + 89)
#define MC1892VM14_IRQ_GPIO2		(MC1892VM14_SPI_IRQ + 90)
#define MC1892VM14_IRQ_GPIO3		(MC1892VM14_SPI_IRQ + 91)
#define MC1892VM14_IRQ_GPIO4		(MC1892VM14_SPI_IRQ + 92)
#define MC1892VM14_IRQ_GPIO5		(MC1892VM14_SPI_IRQ + 93)
#define MC1892VM14_IRQ_GPIO6		(MC1892VM14_SPI_IRQ + 94)
#define MC1892VM14_IRQ_GPIO7		(MC1892VM14_SPI_IRQ + 95)
#define MC1892VM14_IRQ_GPIO8		(MC1892VM14_SPI_IRQ + 96)
#define MC1892VM14_IRQ_GPIO9		(MC1892VM14_SPI_IRQ + 97)
#define MC1892VM14_IRQ_GPIO10		(MC1892VM14_SPI_IRQ + 98)
#define MC1892VM14_IRQ_GPIO11		(MC1892VM14_SPI_IRQ + 99)
#define MC1892VM14_IRQ_GPIO12		(MC1892VM14_SPI_IRQ + 100)
#define MC1892VM14_IRQ_GPIO13		(MC1892VM14_SPI_IRQ + 101)
#define MC1892VM14_IRQ_GPIO14		(MC1892VM14_SPI_IRQ + 102)
#define MC1892VM14_IRQ_GPIO15		(MC1892VM14_SPI_IRQ + 103)
#define MC1892VM14_IRQ_GPIO16		(MC1892VM14_SPI_IRQ + 104)
#define MC1892VM14_IRQ_GPIO17		(MC1892VM14_SPI_IRQ + 105)
#define MC1892VM14_IRQ_GPIO18		(MC1892VM14_SPI_IRQ + 106)
#define MC1892VM14_IRQ_GPIO19		(MC1892VM14_SPI_IRQ + 107)
#define MC1892VM14_IRQ_GPIO20		(MC1892VM14_SPI_IRQ + 108)
#define MC1892VM14_IRQ_GPIO21		(MC1892VM14_SPI_IRQ + 109)
#define MC1892VM14_IRQ_GPIO22		(MC1892VM14_SPI_IRQ + 110)
#define MC1892VM14_IRQ_GPIO23		(MC1892VM14_SPI_IRQ + 111)
#define MC1892VM14_IRQ_GPIO24		(MC1892VM14_SPI_IRQ + 112)
#define MC1892VM14_IRQ_GPIO25		(MC1892VM14_SPI_IRQ + 113)
#define MC1892VM14_GPIO_IRQ26		(MC1892VM14_SPI_IRQ + 114)
#define MC1892VM14_GPIO_IRQ27		(MC1892VM14_SPI_IRQ + 115)
#define MC1892VM14_GPIO_IRQ28		(MC1892VM14_SPI_IRQ + 116)
#define MC1892VM14_GPIO_IRQ29		(MC1892VM14_SPI_IRQ + 117)
#define MC1892VM14_GPIO_IRQ30		(MC1892VM14_SPI_IRQ + 118)
#define MC1892VM14_GPIO_IRQ31		(MC1892VM14_SPI_IRQ + 119)

#endif  // __ARM_MC1892VM14_IRQ_H_INCLUDED
