# do {alu_test_simulate.do}
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -do "do {alu_test_simulate.do}" -l simulate.log 
# Start time: 16:26:32 on Sep 29,2020
# Loading xil_defaultlib.alu_test
# Loading xil_defaultlib.alu
# Loading xil_defaultlib.glbl
# ** Warning: (vsim-3015) ../../../../lab3_0816183.srcs/sim_1/new/alu_test.v(19): [PCDPC] - Port size (32) does not match connection size (8) for port 'alu_out'. The port definition is at: ../../../../lab3_0816183.srcs/sources_1/new/alu.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /alu_test/alu1 File: ../../../../lab3_0816183.srcs/sources_1/new/alu.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 			            INPUTS                      REAL    OUTPUT  
# 
# 			    OPCODE   DATA IN    ACCUM IN      ALU OUT   ZERO BIT
# 			    ------   --------   --------      --------  --------
# MUL OPERATION       :      110     00001001   00000100  |   00100100      0
# End time: 16:27:31 on Sep 29,2020, Elapsed time: 0:00:59
# Errors: 0, Warnings: 1
