// Seed: 1609331337
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  wand id_2,
    input  wand id_3
);
  assign id_0 = 1;
  assign id_0 = id_3;
  wire id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wire id_3
    , id_21,
    output wor id_4
    , id_22,
    output tri0 id_5,
    input tri1 id_6,
    output wire id_7,
    input uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    output uwire id_13,
    output uwire id_14,
    output uwire id_15,
    input wand id_16,
    input supply0 id_17,
    output uwire id_18,
    output wire id_19
);
  wire id_23;
  wire id_24 = 1;
  wire id_25;
  module_0(
      id_19, id_9, id_3, id_8
  );
  assign id_15 = id_9;
  id_26(
      1, 1, id_17
  );
  assign id_13 = 1;
endmodule
