// Seed: 3437700065
module module_0 (
    input  tri0 id_0,
    output wire id_1
    , id_3
);
  id_4(
      .id_0(id_3 << 1)
  );
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    output supply1 id_4,
    output supply1 id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    inout supply0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri1 id_14,
    output wor id_15,
    output uwire id_16,
    input tri0 id_17,
    output uwire id_18
);
  wire id_20;
  module_0 modCall_1 (
      id_14,
      id_1
  );
  wire id_21;
endmodule
