
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
    20    0.037406    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.010831    0.061069    0.394046    0.394046 v _362_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         uart1.counter[0] (net)
                      0.061069    0.000016    0.394063 v _239_/A_N (sky130_fd_sc_hd__and2b_2)
     3    0.007258    0.053983    0.224653    0.618716 ^ _239_/X (sky130_fd_sc_hd__and2b_2)
                                                         _065_ (net)
                      0.053983    0.000031    0.618746 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.003090    0.081925    0.141411    0.760157 ^ _243_/Y (sky130_fd_sc_hd__a21boi_2)
                                                         _069_ (net)
                      0.081925    0.000021    0.760178 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_2)
     2    0.009584    0.074663    0.228830    0.989008 ^ _244_/X (sky130_fd_sc_hd__o2111a_2)
                                                         _070_ (net)
                      0.074663    0.000050    0.989058 ^ _268_/B (sky130_fd_sc_hd__nand4_2)
    10    0.026028    0.218047    0.206112    1.195170 v _268_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _094_ (net)
                      0.218049    0.000429    1.195598 v _323_/A (sky130_fd_sc_hd__and2_2)
     1    0.002102    0.035011    0.237814    1.433413 v _323_/X (sky130_fd_sc_hd__and2_2)
                                                         _013_ (net)
                      0.035011    0.000004    1.433416 v _367_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.433416   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
    20    0.037406    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ _367_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -0.121509    9.878491   library setup time
                                              9.878491   data required time
---------------------------------------------------------------------------------------------
                                              9.878491   data required time
                                             -1.433416   data arrival time
---------------------------------------------------------------------------------------------
                                              8.445075   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clk_CPU
 TIE_ZERO_zero_/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 input ports missing set_input_delay.
  DATA_IN_Rx
  DATA_IN_Tx[0]
  DATA_IN_Tx[1]
  DATA_IN_Tx[2]
  DATA_IN_Tx[3]
  DATA_IN_Tx[4]
  DATA_IN_Tx[5]
  DATA_IN_Tx[6]
  DATA_IN_Tx[7]
  EN
  RST
  UART_BITS
  UART_PARITY
  UART_WRITE
  bitrate[0]
  bitrate[1]
  bitrate[2]
  bitrate[3]
Warning: There are 10 unclocked register/latch pins.
  _346_/CLK
  _347_/CLK
  _348_/CLK
  _349_/CLK
  _357_/CLK
  _358_/CLK
  _359_/CLK
  _360_/CLK
  _361_/CLK
  _373_/CLK
Warning: There are 25 unconstrained endpoints.
  DATA_OUT_Rx[0]
  DATA_OUT_Rx[1]
  DATA_OUT_Rx[2]
  DATA_OUT_Rx[3]
  DATA_OUT_Rx[4]
  DATA_OUT_Rx[5]
  DATA_OUT_Rx[6]
  DATA_OUT_Rx[7]
  DATA_OUT_Rx[8]
  DATA_OUT_Rx[9]
  DATA_OUT_Tx
  IRQ_Rx
  IRQ_Tx
  UART_AVAIL
  uart_clock
  _346_/D
  _347_/D
  _348_/D
  _349_/D
  _357_/D
  _358_/D
  _359_/D
  _360_/D
  _361_/D
  _373_/D
