library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Counter is
	port( clk : in std_logic_vector(3 downto 0);
			reset : in std_logic_vector(7 downto 0);
			cntOut : out std_logic_vector(7 downto 0));
end Counter;