// GENERATED BY ECCO V3.1.2
// - debug
#include "schema_ap210_arm.hh"
static EX_ENV* env=&SCHEMA::env;
#define OP(x) o##x##Shape_definition_3d_intersectionS18
static Generic& OP(ex_surface_intersection_result)(Generic* l, va_list*) {
ex_restore _res(8808);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(8808)
return Generic::op_result(Generic(Entity_Type::get(Planar_shapeS18_Impl), ExStd|ExForce, "surface_intersection_result", (*l).attr("GEOMETRIC_REPRESENTATION_RELATIONSHIP","shape_1",1)));
}

static Generic& OP(ex_projected_volume)(Generic* l, va_list*) {
ex_restore _res(8809);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(8809)
return Generic::op_result(Generic(Entity_Type::get(Shape_definitionS18_Impl), ExStd|ExForce, "projected_volume", (*l).attr("GEOMETRIC_REPRESENTATION_RELATIONSHIP","shape_2",1)));
}

short cShape_definition_3d_intersectionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8799);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!(SLIT("AP210_ARM.PLANAR_SHAPE").In(::TypeOf(l->attr(0,"projected_volume",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8811)
Error::error(Error::where,l,"SHAPE_DEFINITION_3D_INTERSECTION"".""WR1", temp);
}
}
return result;
}

static ex_optbl op_Shape_definition_3d_intersectionS18_Impl[] = {
OP(ex_surface_intersection_result),
OP(ex_projected_volume),
0
}

;
vtbl_entry Shape_definition_3d_intersectionS18_Impl[] = {
(void*)2,(void*)514,"SHAPE_DEFINITION_3D_INTERSECTION",0,(void*)8799,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Shape_definition_3d_intersectionS18_Impl}

;
#undef OP
#define OP(x) o##x##Shape_definition_3d_plane_projectionS18
static Generic& OP(ex_surface_projection_result)(Generic* l, va_list*) {
ex_restore _res(8819);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(8819)
return Generic::op_result(Generic(Entity_Type::get(Planar_shapeS18_Impl), ExStd|ExForce, "surface_projection_result", (*l).attr("GEOMETRIC_REPRESENTATION_RELATIONSHIP","shape_1",1)));
}

static Generic& OP(ex_projected_volume)(Generic* l, va_list*) {
ex_restore _res(8820);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(8820)
return Generic::op_result(Generic(Entity_Type::get(Shape_definitionS18_Impl), ExStd|ExForce, "projected_volume", (*l).attr("GEOMETRIC_REPRESENTATION_RELATIONSHIP","shape_2",1)));
}

short cShape_definition_3d_plane_projectionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8814);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!(SLIT("AP210_ARM.PLANAR_SHAPE").In(::TypeOf(l->attr(0,"projected_volume",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8822)
Error::error(Error::where,l,"SHAPE_DEFINITION_3D_PLANE_PROJECTION"".""WR1", temp);
}
}
return result;
}

static ex_optbl op_Shape_definition_3d_plane_projectionS18_Impl[] = {
OP(ex_surface_projection_result),
OP(ex_projected_volume),
0
}

;
vtbl_entry Shape_definition_3d_plane_projectionS18_Impl[] = {
(void*)2,(void*)515,"SHAPE_DEFINITION_3D_PLANE_PROJECTION",0,(void*)8814,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Shape_definition_3d_plane_projectionS18_Impl}

;
#undef OP
vtbl_entry Shape_element_boundary_relationshipS18_Impl[] = {
(void*)0,(void*)516,"SHAPE_ELEMENT_BOUNDARY_RELATIONSHIP",0,(void*)8850,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cShape_element_constituent_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8859);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=((*l).attr("SHAPE_ELEMENT_RELATIONSHIP","related_shape_element",1).ne((*l).attr("SHAPE_ELEMENT_RELATIONSHIP","relating_shape_element",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8866)
Error::error(Error::where,l,"SHAPE_ELEMENT_CONSTITUENT_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Shape_element_constituent_relationshipS18_Impl[] = {
(void*)0,(void*)517,"SHAPE_ELEMENT_CONSTITUENT_RELATIONSHIP",0,(void*)8859,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Shape_element_deriving_relationshipS18_Impl[] = {
(void*)0,(void*)518,"SHAPE_ELEMENT_DERIVING_RELATIONSHIP",0,(void*)8869,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry ShieldS18_Impl[] = {
(void*)1,(void*)519,"SHIELD",0,(void*)8943,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Singular_dimension_representationS18_Impl[] = {
(void*)1,(void*)520,"SINGULAR_DIMENSION_REPRESENTATION",0,(void*)8992,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Solid_angle_data_elementS18_Impl[] = {
(void*)0,(void*)521,"SOLID_ANGLE_DATA_ELEMENT",0,(void*)9013,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Solid_of_linear_extrusionS18_Impl[] = {
(void*)0,(void*)522,"SOLID_OF_LINEAR_EXTRUSION",0,(void*)9025,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Standard_uncertaintyS18_Impl[] = {
(void*)1,(void*)523,"STANDARD_UNCERTAINTY",0,(void*)9047,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Start_orderS18_Impl[] = {
(void*)0,(void*)524,"START_ORDER",0,(void*)9053,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Start_requestS18_Impl[] = {
(void*)0,(void*)525,"START_REQUEST",0,(void*)9057,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Statistical_dimensional_toleranceS18_Impl[] = {
(void*)2,(void*)526,"STATISTICAL_DIMENSIONAL_TOLERANCE",0,(void*)9061,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Statistical_geometric_toleranceS18_Impl[] = {
(void*)2,(void*)527,"STATISTICAL_GEOMETRIC_TOLERANCE",0,(void*)9067,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##StratumS18
static Generic& OP(ex_name)(Generic* l, va_list*) {
ex_restore _res(9096);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(9096)
return Generic::op_result(Generic(gEe_nameS18_Type(), ExStd|ExForce, "name", (*l).attr("EE_PRODUCT_DEFINITION","product_definition_id",1)));
}

static ex_optbl op_StratumS18_Impl[] = {
OP(ex_name),
0
}

;
vtbl_entry StratumS18_Impl[] = {
(void*)2,(void*)528,"STRATUM",0,(void*)9089,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_StratumS18_Impl}

;
#undef OP
#define OP(x) o##x##Stratum_embedded_component_join_relationshipS18
static Generic& OP(ex_associated_component)(Generic* l, va_list*) {
ex_restore _res(9145);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(9145)
return Generic::op_result(Generic(Entity_Type::get(Assembly_componentS18_Impl), ExStd|ExForce, "associated_component", l->attr(0,"terminal_to_be_connected",1).rindex(const_one).attr("COMPONENT_FEATURE","associated_component",1)));
}

short cStratum_embedded_component_join_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9140);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q71S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9147)
Error::error(Error::where,l,"STRATUM_EMBEDDED_COMPONENT_JOIN_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

static ex_optbl op_Stratum_embedded_component_join_relationshipS18_Impl[] = {
OP(ex_associated_component),
0
}

;
vtbl_entry Stratum_embedded_component_join_relationshipS18_Impl[] = {
(void*)2,(void*)529,"STRATUM_EMBEDDED_COMPONENT_JOIN_RELATIONSHIP",0,(void*)9140,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Stratum_embedded_component_join_relationshipS18_Impl}

;
#undef OP
short cStratum_feature_conductive_joinS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9168);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"related_concept",1).attr(0,"stratum_feature_implementation",1).attr(0,"resident_stratum",1).n_id(l->attr(0,"relating_concept",1).attr(0,"stratum_feature_implementation",1).attr(0,"resident_stratum",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9176)
Error::error(Error::where,l,"STRATUM_FEATURE_CONDUCTIVE_JOIN"".""WR1", temp);
}
}
return result;
}

vtbl_entry Stratum_feature_conductive_joinS18_Impl[] = {
(void*)2,(void*)530,"STRATUM_FEATURE_CONDUCTIVE_JOIN",0,(void*)9168,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cStratum_specific_part_template_location_in_padstack_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9265);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.STRATUM_FEATURE_TEMPLATE")).ptr(), 1,
(SLIT("AP210_ARM.MATERIAL_ADDITION_FEATURE_TEMPLATE")).ptr(), 1,
(SLIT("AP210_ARM.MATERIAL_REMOVAL_FEATURE_TEMPLATE")).ptr(), 1,
(const Generic*)0)*::TypeOf((*l).attr("PART_TEMPLATE_LOCATION_IN_PADSTACK_DEFINITION","template",1).attr(0,"associated_template_occurrence",1)))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9269)
Error::error(Error::where,l,"STRATUM_SPECIFIC_PART_TEMPLATE_LOCATION_IN_PADSTACK_DEFINITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Stratum_specific_part_template_location_in_padstack_definitionS18_Impl[] = {
(void*)1,(void*)531,"STRATUM_SPECIFIC_PART_TEMPLATE_LOCATION_IN_PADSTACK_DEFINITION",0,(void*)9265,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Styled_textS18_Impl[] = {
(void*)1,(void*)532,"STYLED_TEXT",0,(void*)9357,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Template_definitionS18_Impl[] = {
(void*)0,(void*)533,"TEMPLATE_DEFINITION",0,(void*)9442,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cTest_requirement_allocationS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9489);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"analytical_model_based_test_access",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q72S16(&local)).eq(const_zero)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9496)
Error::error(Error::where,l,"TEST_REQUIREMENT_ALLOCATION"".""WR1", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"analytical_model_based_test_access",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q73S16(&local)).eq(const_zero)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9497)
Error::error(Error::where,l,"TEST_REQUIREMENT_ALLOCATION"".""WR2", temp);
}
temp=((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"analytical_model_based_test_access",1)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[0]].Xor(::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"functional_specification_based_test_access",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9498)
Error::error(Error::where,l,"TEST_REQUIREMENT_ALLOCATION"".""WR3", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"analytical_model_based_test_access",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("REQUIREMENT_ALLOCATION","allocated_requirement",1).attr("EE_REQUIREMENT_OCCURRENCE","required_analytical_representation",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9499)
Error::error(Error::where,l,"TEST_REQUIREMENT_ALLOCATION"".""WR4", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"functional_specification_based_test_access",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q74S16(&local)).eq(const_zero)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9500)
Error::error(Error::where,l,"TEST_REQUIREMENT_ALLOCATION"".""WR5", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"functional_specification_based_test_access",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("REQUIREMENT_ALLOCATION","allocated_requirement",1).attr("EE_REQUIREMENT_OCCURRENCE","required_functional_specification",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9501)
Error::error(Error::where,l,"TEST_REQUIREMENT_ALLOCATION"".""WR6", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"functional_specification_based_test_access",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q75S16(&local)).eq(const_zero)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9502)
Error::error(Error::where,l,"TEST_REQUIREMENT_ALLOCATION"".""WR7", temp);
}
}
return result;
}

vtbl_entry Test_requirement_allocationS18_Impl[] = {
(void*)2,(void*)534,"TEST_REQUIREMENT_ALLOCATION",0,(void*)9489,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cTest_requirement_occurrenceS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9505);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=((::SizeOf((*l).attr("EE_REQUIREMENT_OCCURRENCE","required_analytical_representation",1))+::SizeOf((*l).attr("EE_REQUIREMENT_OCCURRENCE","required_functional_specification",1))).gt(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9508)
Error::error(Error::where,l,"TEST_REQUIREMENT_OCCURRENCE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Test_requirement_occurrenceS18_Impl[] = {
(void*)0,(void*)535,"TEST_REQUIREMENT_OCCURRENCE",0,(void*)9505,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Test_select_productS18_Impl[] = {
(void*)0,(void*)536,"TEST_SELECT_PRODUCT",0,(void*)9511,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Thermal_componentS18_Impl[] = {
(void*)0,(void*)537,"THERMAL_COMPONENT",0,(void*)9523,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Thermal_requirement_occurrenceS18_Impl[] = {
(void*)0,(void*)538,"THERMAL_REQUIREMENT_OCCURRENCE",0,(void*)9566,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Thermodynamic_temperature_data_elementS18_Impl[] = {
(void*)0,(void*)539,"THERMODYNAMIC_TEMPERATURE_DATA_ELEMENT",0,(void*)9570,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cThrough_port_variableS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9574);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PORT_VARIABLE","unit_of_measure",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9577)
Error::error(Error::where,l,"THROUGH_PORT_VARIABLE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Through_port_variableS18_Impl[] = {
(void*)0,(void*)540,"THROUGH_PORT_VARIABLE",0,(void*)9574,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Time_data_elementS18_Impl[] = {
(void*)0,(void*)541,"TIME_DATA_ELEMENT",0,(void*)9580,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_characteristicS18_Impl[] = {
(void*)0,(void*)542,"TOLERANCE_CHARACTERISTIC",0,(void*)9584,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_specific_restraint_conditionS18_Impl[] = {
(void*)1,(void*)543,"TOLERANCE_SPECIFIC_RESTRAINT_CONDITION",0,(void*)9594,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_zone_definition_with_per_unit_size_specificationS18_Impl[] = {
(void*)1,(void*)544,"TOLERANCE_ZONE_DEFINITION_WITH_PER_UNIT_SIZE_SPECIFICATION",0,(void*)9666,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_zone_definition_with_specified_orientationS18_Impl[] = {
(void*)1,(void*)545,"TOLERANCE_ZONE_DEFINITION_WITH_SPECIFIED_ORIENTATION",0,(void*)9671,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cTransform_port_variableS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9732);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(ENUMLIT(Signal_flow_directionS18_Type, "1""NOT_APPLICABLE").ne(l->attr(0,"nominal_signal_flow_direction",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9736)
Error::error(Error::where,l,"TRANSFORM_PORT_VARIABLE"".""WR1", temp);
}
temp=(ENUMLIT(Signal_flow_directionS18_Type, "4""BIDIRECTIONAL").ne(l->attr(0,"nominal_signal_flow_direction",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9737)
Error::error(Error::where,l,"TRANSFORM_PORT_VARIABLE"".""WR2", temp);
}
}
return result;
}

vtbl_entry Transform_port_variableS18_Impl[] = {
(void*)1,(void*)546,"TRANSFORM_PORT_VARIABLE",0,(void*)9732,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Transmission_line_functional_unit_to_routed_printed_component_allocationS18_Impl[] = {
(void*)0,(void*)547,"TRANSMISSION_LINE_FUNCTIONAL_UNIT_TO_ROUTED_PRINTED_COMPONENT_ALLOCATION",0,(void*)9750,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Unrouted_join_relationshipS18_Impl[] = {
(void*)1,(void*)548,"UNROUTED_JOIN_RELATIONSHIP",0,(void*)9790,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry User_defined_dimension_qualifierS18_Impl[] = {
(void*)2,(void*)549,"USER_DEFINED_DIMENSION_QUALIFIER",0,(void*)9839,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry User_defined_geometric_tolerance_qualifierS18_Impl[] = {
(void*)2,(void*)550,"USER_DEFINED_GEOMETRIC_TOLERANCE_QUALIFIER",0,(void*)9845,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Via_template_terminalS18_Impl[] = {
(void*)3,(void*)551,"VIA_TEMPLATE_TERMINAL",0,(void*)9898,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Volume_data_elementS18_Impl[] = {
(void*)0,(void*)552,"VOLUME_DATA_ELEMENT",0,(void*)9946,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Advanced_b_repS18_Impl[] = {
(void*)0,(void*)553,"ADVANCED_B_REP",0,(void*)1739,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAnalytical_model_scalar_portS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(1882);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=((*l).attr("ANALYTICAL_MODEL_VECTOR_PORT","size",1).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1885)
Error::error(Error::where,l,"ANALYTICAL_MODEL_SCALAR_PORT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Analytical_model_scalar_portS18_Impl[] = {
(void*)0,(void*)554,"ANALYTICAL_MODEL_SCALAR_PORT",0,(void*)1882,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Angular_dimension_with_direction_vectorS18_Impl[] = {
(void*)1,(void*)555,"ANGULAR_DIMENSION_WITH_DIRECTION_VECTOR",0,(void*)1907,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Angular_size_dimensionS18_Impl[] = {
(void*)2,(void*)556,"ANGULAR_SIZE_DIMENSION",0,(void*)1915,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Angularity_toleranceS18_Impl[] = {
(void*)0,(void*)557,"ANGULARITY_TOLERANCE",0,(void*)1921,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Array_placement_groupS18_Impl[] = {
(void*)0,(void*)558,"ARRAY_PLACEMENT_GROUP",0,(void*)1933,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_component_3d_shapeS18_Impl[] = {
(void*)1,(void*)559,"ASSEMBLY_COMPONENT_3D_SHAPE",0,(void*)2003,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_component_non_planar_shapeS18_Impl[] = {
(void*)1,(void*)560,"ASSEMBLY_COMPONENT_NON_PLANAR_SHAPE",0,(void*)2008,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_module_componentS18_Impl[] = {
(void*)0,(void*)561,"ASSEMBLY_MODULE_COMPONENT",0,(void*)2094,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_separation_requirement_allocationS18_Impl[] = {
(void*)1,(void*)562,"ASSEMBLY_SEPARATION_REQUIREMENT_ALLOCATION",0,(void*)2170,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Axis_placement_2dS18_Impl[] = {
(void*)0,(void*)563,"AXIS_PLACEMENT_2D",0,(void*)2188,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Axis_placement_3dS18_Impl[] = {
(void*)0,(void*)564,"AXIS_PLACEMENT_3D",0,(void*)2192,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bare_die_componentS18_Impl[] = {
(void*)0,(void*)565,"BARE_DIE_COMPONENT",0,(void*)2224,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bare_die_terminal_surface_constituent_relationshipS18_Impl[] = {
(void*)0,(void*)566,"BARE_DIE_TERMINAL_SURFACE_CONSTITUENT_RELATIONSHIP",0,(void*)2266,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bounding_curveS18_Impl[] = {
(void*)2,(void*)567,"BOUNDING_CURVE",0,(void*)2355,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Cable_componentS18_Impl[] = {
(void*)0,(void*)568,"CABLE_COMPONENT",0,(void*)2388,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Characteristic_data_setS18_Impl[] = {
(void*)0,(void*)569,"CHARACTERISTIC_DATA_SET",0,(void*)2519,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Characteristic_data_tableS18_Impl[] = {
(void*)0,(void*)570,"CHARACTERISTIC_DATA_TABLE",0,(void*)2524,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Circular_areaS18_Impl[] = {
(void*)2,(void*)571,"CIRCULAR_AREA",0,(void*)2529,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Circular_runout_toleranceS18_Impl[] = {
(void*)0,(void*)572,"CIRCULAR_RUNOUT_TOLERANCE",0,(void*)2535,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Circularity_toleranceS18_Impl[] = {
(void*)0,(void*)573,"CIRCULARITY_TOLERANCE",0,(void*)2539,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Closed_curveS18_Impl[] = {
(void*)0,(void*)574,"CLOSED_CURVE",0,(void*)2543,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passage_template_interface_terminalS18_Impl[] = {
(void*)0,(void*)575,"COMPONENT_TERMINATION_PASSAGE_TEMPLATE_INTERFACE_TERMINAL",0,(void*)2932,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passage_template_join_terminalS18_Impl[] = {
(void*)1,(void*)576,"COMPONENT_TERMINATION_PASSAGE_TEMPLATE_JOIN_TERMINAL",0,(void*)2936,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_curveS18_Impl[] = {
(void*)1,(void*)577,"COMPOSITE_CURVE",0,(void*)2970,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_feature_relating_position_toleranceS18_Impl[] = {
(void*)1,(void*)578,"COMPOSITE_FEATURE_RELATING_POSITION_TOLERANCE",0,(void*)2986,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_group_shape_elementS18_Impl[] = {
(void*)0,(void*)579,"COMPOSITE_GROUP_SHAPE_ELEMENT",0,(void*)2991,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_linear_profile_refinement_toleranceS18_Impl[] = {
(void*)1,(void*)580,"COMPOSITE_LINEAR_PROFILE_REFINEMENT_TOLERANCE",0,(void*)2999,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_surface_profile_refinement_toleranceS18_Impl[] = {
(void*)1,(void*)581,"COMPOSITE_SURFACE_PROFILE_REFINEMENT_TOLERANCE",0,(void*)3029,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_unit_shape_elementS18_Impl[] = {
(void*)0,(void*)582,"COMPOSITE_UNIT_SHAPE_ELEMENT",0,(void*)3034,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Concentricity_and_coaxiality_toleranceS18_Impl[] = {
(void*)0,(void*)583,"CONCENTRICITY_AND_COAXIALITY_TOLERANCE",0,(void*)3038,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Conductive_interconnect_elementS18_Impl[] = {
(void*)1,(void*)584,"CONDUCTIVE_INTERCONNECT_ELEMENT",0,(void*)3051,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cConductive_interconnect_element_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3061);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("COMPONENT_FEATURE","associated_component",1).attr("CONDUCTIVE_INTERCONNECT_ELEMENT","composed_conductor",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"location",1).attr(0,"resident_design_layer_stratum",1).eq((*l).attr("COMPONENT_FEATURE","associated_component",1).attr("CONDUCTIVE_INTERCONNECT_ELEMENT","composed_conductor",1).attr(0,"resident_stratum",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3071)
Error::error(Error::where,l,"CONDUCTIVE_INTERCONNECT_ELEMENT_TERMINAL"".""WR1", temp);
}
}
return result;
}

vtbl_entry Conductive_interconnect_element_terminalS18_Impl[] = {
(void*)3,(void*)585,"CONDUCTIVE_INTERCONNECT_ELEMENT_TERMINAL",0,(void*)3061,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cCsg_2d_shapeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3312);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q8S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3315)
Error::error(Error::where,l,"CSG_2D_SHAPE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Csg_2d_shapeS18_Impl[] = {
(void*)0,(void*)586,"CSG_2D_SHAPE",0,(void*)3312,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Csg_solidS18_Impl[] = {
(void*)0,(void*)587,"CSG_SOLID",0,(void*)3325,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Curve_swept_solidS18_Impl[] = {
(void*)0,(void*)588,"CURVE_SWEPT_SOLID",0,(void*)3367,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Cylindricity_toleranceS18_Impl[] = {
(void*)0,(void*)589,"CYLINDRICITY_TOLERANCE",0,(void*)3389,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry DatumS18_Impl[] = {
(void*)0,(void*)590,"DATUM",0,(void*)3451,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_featureS18_Impl[] = {
(void*)1,(void*)591,"DATUM_FEATURE",0,(void*)3529,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_feature_usage_in_common_datum_relationshipS18_Impl[] = {
(void*)0,(void*)592,"DATUM_FEATURE_USAGE_IN_COMMON_DATUM_RELATIONSHIP",0,(void*)3545,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_feature_usage_in_single_datum_relationshipS18_Impl[] = {
(void*)0,(void*)593,"DATUM_FEATURE_USAGE_IN_SINGLE_DATUM_RELATIONSHIP",0,(void*)3569,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cDatum_reference_frameS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3601);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=(SLIT("AP210_ARM.DERIVED_SHAPE_ELEMENT").In(::TypeOf(l->attr(0,"reference_origin",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3612)
Error::error(Error::where,l,"DATUM_REFERENCE_FRAME"".""WR1", temp);
}
temp=(::SizeOf(Q9S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3613)
Error::error(Error::where,l,"DATUM_REFERENCE_FRAME"".""WR6", temp);
}
temp=((_tmp[0]=(!(::SizeOf(l->attr(0,"shape_definition",1)).gt(const_zero))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q10S16(&local)).eq(const_zero)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3614)
Error::error(Error::where,l,"DATUM_REFERENCE_FRAME"".""WR7", temp);
}
}
return result;
}

vtbl_entry Datum_reference_frameS18_Impl[] = {
(void*)5,(void*)594,"DATUM_REFERENCE_FRAME",0,(void*)3601,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cDatum_reference_frame_shape_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3617);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("NON_FEATURE_SHAPE_DEFINITION","model_shape",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3621)
Error::error(Error::where,l,"DATUM_REFERENCE_FRAME_SHAPE_DEFINITION"".""WR1", temp);
}
temp=((*l).attr("SHAPE_DEFINITION","geometric_context",1).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "0""THREE_DIMENSIONAL"))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3622)
Error::error(Error::where,l,"DATUM_REFERENCE_FRAME_SHAPE_DEFINITION"".""WR2", temp);
}
temp=(::SizeOf((*l).attr("SHAPE_DEFINITION","element",1)).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3623)
Error::error(Error::where,l,"DATUM_REFERENCE_FRAME_SHAPE_DEFINITION"".""WR3", temp);
}
temp=(SLIT("AP210_ARM.AXIS_PLACEMENT_3D").In(::TypeOf((*l).attr("SHAPE_DEFINITION","shape_origin",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3624)
Error::error(Error::where,l,"DATUM_REFERENCE_FRAME_SHAPE_DEFINITION"".""WR4", temp);
}
}
return result;
}

vtbl_entry Datum_reference_frame_shape_definitionS18_Impl[] = {
(void*)0,(void*)595,"DATUM_REFERENCE_FRAME_SHAPE_DEFINITION",0,(void*)3617,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_systemS18_Impl[] = {
(void*)1,(void*)596,"DATUM_SYSTEM",0,(void*)3627,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_targetS18_Impl[] = {
(void*)0,(void*)597,"DATUM_TARGET",0,(void*)3652,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Default_assembly_bond_shapeS18_Impl[] = {
(void*)1,(void*)598,"DEFAULT_ASSEMBLY_BOND_SHAPE",0,(void*)3687,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Derived_shape_elementS18_Impl[] = {
(void*)0,(void*)599,"DERIVED_SHAPE_ELEMENT",0,(void*)3798,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_intent_modification_3d_shapeS18_Impl[] = {
(void*)1,(void*)600,"DESIGN_INTENT_MODIFICATION_3D_SHAPE",0,(void*)3873,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_intent_modification_non_planar_2d_shapeS18_Impl[] = {
(void*)1,(void*)601,"DESIGN_INTENT_MODIFICATION_NON_PLANAR_2D_SHAPE",0,(void*)3879,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cDesign_layer_stratumS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3912);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[2];
temp=((_tmp[0]=((_tmp[1]=(!l->attr(0,"primary_design_layer_stratum",1)).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && (::SizeOf(Q11S16(&local)).eq(const_zero)))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=l->attr(0,"primary_design_layer_stratum",1).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && (::SizeOf(Q12S16(&local)).eq(const_one)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3920)
Error::error(Error::where,l,"DESIGN_LAYER_STRATUM"".""WR1", temp);
}
}
return result;
}

vtbl_entry Design_layer_stratumS18_Impl[] = {
(void*)1,(void*)602,"DESIGN_LAYER_STRATUM",0,(void*)3912,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_layer_type_specific_padstack_definitionS18_Impl[] = {
(void*)1,(void*)603,"DESIGN_LAYER_TYPE_SPECIFIC_PADSTACK_DEFINITION",0,(void*)3932,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_specificationS18_Impl[] = {
(void*)0,(void*)604,"DESIGN_SPECIFICATION",0,(void*)3950,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dimension_along_curveS18_Impl[] = {
(void*)1,(void*)605,"DIMENSION_ALONG_CURVE",0,(void*)4037,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dimension_location_with_direction_vectorS18_Impl[] = {
(void*)1,(void*)606,"DIMENSION_LOCATION_WITH_DIRECTION_VECTOR",0,(void*)4045,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dimension_location_with_specified_datum_systemS18_Impl[] = {
(void*)1,(void*)607,"DIMENSION_LOCATION_WITH_SPECIFIED_DATUM_SYSTEM",0,(void*)4053,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dimensional_size_based_on_opposing_boundariesS18_Impl[] = {
(void*)1,(void*)608,"DIMENSIONAL_SIZE_BASED_ON_OPPOSING_BOUNDARIES",0,(void*)4116,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Directed_axisS18_Impl[] = {
(void*)3,(void*)609,"DIRECTED_AXIS",0,(void*)4128,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Documentation_layer_stratumS18_Impl[] = {
(void*)0,(void*)610,"DOCUMENTATION_LAYER_STRATUM",0,(void*)4152,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Edge_based_2d_wireframeS18_Impl[] = {
(void*)0,(void*)611,"EDGE_BASED_2D_WIREFRAME",0,(void*)4168,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Edge_based_wireframeS18_Impl[] = {
(void*)0,(void*)612,"EDGE_BASED_WIREFRAME",0,(void*)4172,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Edge_segment_cross_sectionS18
static Generic& OP(ex_surface_intersection_result)(Generic* l, va_list*) {
ex_restore _res(4179);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(4179)
return Generic::op_result(Generic(Entity_Type::get(Edge_shapeS18_Impl), ExStd|ExForce, "surface_intersection_result", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","surface_intersection_result",1)));
}

static Generic& OP(ex_projected_volume)(Generic* l, va_list*) {
ex_restore _res(4180);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(4180)
return Generic::op_result(Generic(Entity_Type::get(Part_template_3d_shapeS18_Impl), ExStd|ExForce, "projected_volume", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","projected_volume",1)));
}

static Generic& OP(ex_cross_section_reference)(Generic* l, va_list*) {
ex_restore _res(4181);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(4181)
return Generic::op_result(Generic(Entity_Type::get(Edge_segment_vertexS18_Impl), ExStd|ExForce, "cross_section_reference", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","projected_volume",1).attr("PART_TEMPLATE_3D_SHAPE","shape_characterized_part_template",1).attr("INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE","start_vertex",1)));
}

static Generic& OP(ex_associated_template)(Generic* l, va_list*) {
ex_restore _res(4182);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(4182)
return Generic::op_result(Generic(Entity_Type::get(Inter_stratum_feature_edge_segment_templateS18_Impl), ExStd|ExForce, "associated_template", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","projected_volume",1).attr("PART_TEMPLATE_3D_SHAPE","shape_characterized_part_template",1)));
}

short cEdge_segment_cross_sectionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4176);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"associated_template",1).id(l->attr(0,"referencing_template",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4186)
Error::error(Error::where,l,"EDGE_SEGMENT_CROSS_SECTION"".""WR1", temp);
}
}
return result;
}

static ex_optbl op_Edge_segment_cross_sectionS18_Impl[] = {
OP(ex_surface_intersection_result),
OP(ex_projected_volume),
OP(ex_cross_section_reference),
OP(ex_associated_template),
0
}

;
vtbl_entry Edge_segment_cross_sectionS18_Impl[] = {
(void*)0,(void*)613,"EDGE_SEGMENT_CROSS_SECTION",0,(void*)4176,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Edge_segment_cross_sectionS18_Impl}

;
#undef OP
short cEdge_shapeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4196);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q13S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4203)
Error::error(Error::where,l,"EDGE_SHAPE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Edge_shapeS18_Impl[] = {
(void*)0,(void*)614,"EDGE_SHAPE",0,(void*)4196,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_product_definition_based_constraint_occurrenceS18_Impl[] = {
(void*)1,(void*)615,"EE_PRODUCT_DEFINITION_BASED_CONSTRAINT_OCCURRENCE",0,(void*)4349,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Electromagnetic_compatibility_requirement_allocationS18_Impl[] = {
(void*)0,(void*)616,"ELECTROMAGNETIC_COMPATIBILITY_REQUIREMENT_ALLOCATION",0,(void*)4473,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Elliptic_areaS18_Impl[] = {
(void*)3,(void*)617,"ELLIPTIC_AREA",0,(void*)4486,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Expanded_uncertaintyS18_Impl[] = {
(void*)1,(void*)618,"EXPANDED_UNCERTAINTY",0,(void*)4538,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fabrication_thickness_requirement_occurrenceS18_Impl[] = {
(void*)3,(void*)619,"FABRICATION_THICKNESS_REQUIREMENT_OCCURRENCE",0,(void*)4593,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry FiducialS18_Impl[] = {
(void*)0,(void*)620,"FIDUCIAL",0,(void*)4604,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Filled_area_material_removal_structureS18_Impl[] = {
(void*)0,(void*)621,"FILLED_AREA_MATERIAL_REMOVAL_STRUCTURE",0,(void*)4674,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Flatness_toleranceS18_Impl[] = {
(void*)0,(void*)622,"FLATNESS_TOLERANCE",0,(void*)4681,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cFootprint_occurrenceS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4721);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=(::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.COMPONENT_MAKE_FROM_RELATIONSHIP.RESULTANT_COMPONENT"))).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4727)
Error::error(Error::where,l,"FOOTPRINT_OCCURRENCE"".""WR1", temp);
}
temp=((_tmp[0]=(!(::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.COMPONENT_MAKE_FROM_RELATIONSHIP.RESULTANT_COMPONENT"))).eq(const_one))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q17S16(&local)).eq(const_one)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4729)
Error::error(Error::where,l,"FOOTPRINT_OCCURRENCE"".""WR2", temp);
}
temp=(::SizeOf((::TypeOf((*l))*Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.PRINTED_COMPONENT")).ptr(), 1,
(SLIT("AP210_ARM.LAMINATE_COMPONENT")).ptr(), 1,
(SLIT("AP210_ARM.PHYSICAL_COMPONENT")).ptr(), 1,
(const Generic*)0))).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4732)
Error::error(Error::where,l,"FOOTPRINT_OCCURRENCE"".""WR3", temp);
}
}
return result;
}

vtbl_entry Footprint_occurrenceS18_Impl[] = {
(void*)0,(void*)623,"FOOTPRINT_OCCURRENCE",0,(void*)4721,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_unit_network_definitionS18_Impl[] = {
(void*)1,(void*)624,"FUNCTIONAL_UNIT_NETWORK_DEFINITION",0,(void*)4832,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_unit_usage_viewS18_Impl[] = {
(void*)0,(void*)625,"FUNCTIONAL_UNIT_USAGE_VIEW",0,(void*)4894,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Geometrically_bounded_2d_wireframeS18_Impl[] = {
(void*)0,(void*)626,"GEOMETRICALLY_BOUNDED_2D_WIREFRAME",0,(void*)5026,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Geometrically_bounded_surfaceS18_Impl[] = {
(void*)0,(void*)627,"GEOMETRICALLY_BOUNDED_SURFACE",0,(void*)5030,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Inter_stratum_featureS18_Impl[] = {
(void*)1,(void*)628,"INTER_STRATUM_FEATURE",0,(void*)5072,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_componentS18_Impl[] = {
(void*)0,(void*)629,"INTERCONNECT_MODULE_COMPONENT",0,(void*)5168,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_module_constraint_regionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5192);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(SLIT("AP210_ARM.CSG_2D_SHAPE").In(::TypeOf((*l).attr("NON_FEATURE_SHAPE_ELEMENT","element_shape",1)))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.BOUND_VOLUME_SHAPE").In(::TypeOf((*l).attr("NON_FEATURE_SHAPE_ELEMENT","element_shape",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5204)
Error::error(Error::where,l,"INTERCONNECT_MODULE_CONSTRAINT_REGION"".""WR1", temp);
}
temp=((_tmp[0]=(!(::SizeOf(l->attr(0,"precedent_version_constraint_region",1)).eq(const_one))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.INTERCONNECT_MODULE_CONSTRAINT_REGION").In(::TypeOf(l->attr(0,"precedent_version_constraint_region",1).rindex(const_one).attr("NON_FEATURE_SHAPE_ELEMENT_RELATIONSHIP","relating_shape_element",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5205)
Error::error(Error::where,l,"INTERCONNECT_MODULE_CONSTRAINT_REGION"".""WR2", temp);
}
}
return result;
}

vtbl_entry Interconnect_module_constraint_regionS18_Impl[] = {
(void*)6,(void*)630,"INTERCONNECT_MODULE_CONSTRAINT_REGION",0,(void*)5192,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_terminal_surface_constituent_relationshipS18_Impl[] = {
(void*)0,(void*)631,"INTERCONNECT_MODULE_TERMINAL_SURFACE_CONSTITUENT_RELATIONSHIP",0,(void*)5343,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interface_componentS18_Impl[] = {
(void*)0,(void*)632,"INTERFACE_COMPONENT",0,(void*)5383,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interface_requirement_occurrenceS18_Impl[] = {
(void*)2,(void*)633,"INTERFACE_REQUIREMENT_OCCURRENCE",0,(void*)5402,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interfaced_group_componentS18_Impl[] = {
(void*)1,(void*)634,"INTERFACED_GROUP_COMPONENT",0,(void*)5412,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Laminate_component_interface_terminalS18_Impl[] = {
(void*)0,(void*)635,"LAMINATE_COMPONENT_INTERFACE_TERMINAL",0,(void*)5508,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Laminate_component_join_terminalS18_Impl[] = {
(void*)0,(void*)636,"LAMINATE_COMPONENT_JOIN_TERMINAL",0,(void*)5516,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Laminate_text_componentS18_Impl[] = {
(void*)2,(void*)637,"LAMINATE_TEXT_COMPONENT",0,(void*)5538,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Land_template_interface_terminalS18_Impl[] = {
(void*)0,(void*)638,"LAND_TEMPLATE_INTERFACE_TERMINAL",0,(void*)5594,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Land_template_join_terminalS18_Impl[] = {
(void*)0,(void*)639,"LAND_TEMPLATE_JOIN_TERMINAL",0,(void*)5599,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Language_reference_manualS18_Impl[] = {
(void*)0,(void*)640,"LANGUAGE_REFERENCE_MANUAL",0,(void*)5621,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Layer_qualified_layout_spacing_requirement_occurrenceS18_Impl[] = {
(void*)1,(void*)641,"LAYER_QUALIFIED_LAYOUT_SPACING_REQUIREMENT_OCCURRENCE",0,(void*)5661,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Layout_land_width_tolerance_requirement_occurrenceS18_Impl[] = {
(void*)2,(void*)642,"LAYOUT_LAND_WIDTH_TOLERANCE_REQUIREMENT_OCCURRENCE",0,(void*)5666,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Layout_line_width_tolerance_requirement_occurrenceS18_Impl[] = {
(void*)4,(void*)643,"LAYOUT_LINE_WIDTH_TOLERANCE_REQUIREMENT_OCCURRENCE",0,(void*)5672,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cLayout_macro_componentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5680);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[4];
temp=((_tmp[0]=((_tmp[1]=((_tmp[2]=((_tmp[3]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PRINTED_COMPONENT","stratum_feature_implementation",1))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[3]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PRINTED_COMPONENT","printed_component_stack",1))))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[2]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PRINTED_COMPONENT","associated_precedent_link",1))))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PRINTED_COMPONENT","associated_subsequent_link",1))))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PRINTED_COMPONENT","required_material_stack",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5685)
Error::error(Error::where,l,"LAYOUT_MACRO_COMPONENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Layout_macro_componentS18_Impl[] = {
(void*)1,(void*)644,"LAYOUT_MACRO_COMPONENT",0,(void*)5680,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Library_ee_product_definitionS18
static Generic& OP(ex_library)(Generic* l, va_list*) {
ex_restore _res(5756);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(5756)
return Generic::op_result(Generic(gEe_nameS18_Type(), ExStd|ExForce, "library", (*l).attr("EXTERNALLY_DEFINED_EE_PRODUCT_DEFINITION","source",1)));
}

static ex_optbl op_Library_ee_product_definitionS18_Impl[] = {
OP(ex_library),
0
}

;
vtbl_entry Library_ee_product_definitionS18_Impl[] = {
(void*)0,(void*)645,"LIBRARY_EE_PRODUCT_DEFINITION",0,(void*)5753,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Library_ee_product_definitionS18_Impl}

;
#undef OP
vtbl_entry Material_electrical_conductivity_requirement_occurrenceS18_Impl[] = {
(void*)1,(void*)646,"MATERIAL_ELECTRICAL_CONDUCTIVITY_REQUIREMENT_OCCURRENCE",0,(void*)6175,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Material_removal_laminate_componentS18_Impl[] = {
(void*)1,(void*)647,"MATERIAL_REMOVAL_LAMINATE_COMPONENT",0,(void*)6193,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Material_specificationS18_Impl[] = {
(void*)0,(void*)648,"MATERIAL_SPECIFICATION",0,(void*)6204,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Maximum_dimension_representationS18_Impl[] = {
(void*)0,(void*)649,"MAXIMUM_DIMENSION_REPRESENTATION",0,(void*)6235,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Maximum_tolerance_characteristicS18_Impl[] = {
(void*)0,(void*)650,"MAXIMUM_TOLERANCE_CHARACTERISTIC",0,(void*)6239,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Minimum_dimension_representationS18_Impl[] = {
(void*)0,(void*)651,"MINIMUM_DIMENSION_REPRESENTATION",0,(void*)6279,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Minimum_tolerance_characteristicS18_Impl[] = {
(void*)0,(void*)652,"MINIMUM_TOLERANCE_CHARACTERISTIC",0,(void*)6283,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cMounting_restriction_areaS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6318);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(SLIT("AP210_ARM.CSG_2D_SHAPE").In(::TypeOf((*l).attr("NON_FEATURE_SHAPE_ELEMENT","element_shape",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6323)
Error::error(Error::where,l,"MOUNTING_RESTRICTION_AREA"".""WR1", temp);
}
}
return result;
}

vtbl_entry Mounting_restriction_areaS18_Impl[] = {
(void*)1,(void*)653,"MOUNTING_RESTRICTION_AREA",0,(void*)6318,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cMounting_restriction_volumeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6326);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(SLIT("AP210_ARM.BOUND_VOLUME_SHAPE").In(::TypeOf(l->attr(0,"volume",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6333)
Error::error(Error::where,l,"MOUNTING_RESTRICTION_VOLUME"".""WR1", temp);
}
}
return result;
}

vtbl_entry Mounting_restriction_volumeS18_Impl[] = {
(void*)1,(void*)654,"MOUNTING_RESTRICTION_VOLUME",0,(void*)6326,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cOriginS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6500);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.AXIS_PLACEMENT_2D")).ptr(), 1,
(SLIT("AP210_ARM.AXIS_PLACEMENT_3D")).ptr(), 1,
(const Generic*)0)*::TypeOf((*l)))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6503)
Error::error(Error::where,l,"ORIGIN"".""WR1", temp);
}
}
return result;
}

vtbl_entry OriginS18_Impl[] = {
(void*)0,(void*)655,"ORIGIN",0,(void*)6500,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Package_terminal_surface_constituent_relationshipS18_Impl[] = {
(void*)0,(void*)656,"PACKAGE_TERMINAL_SURFACE_CONSTITUENT_RELATIONSHIP",0,(void*)6675,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Packaged_componentS18_Impl[] = {
(void*)1,(void*)657,"PACKAGED_COMPONENT",0,(void*)6681,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPadstack_occurrenceS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6808);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf((::TypeOf((*l))*Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.PRINTED_COMPONENT")).ptr(), 1,
(SLIT("AP210_ARM.LAMINATE_COMPONENT")).ptr(), 1,
(SLIT("AP210_ARM.PHYSICAL_COMPONENT")).ptr(), 1,
(const Generic*)0))).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6814)
Error::error(Error::where,l,"PADSTACK_OCCURRENCE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Padstack_occurrenceS18_Impl[] = {
(void*)0,(void*)658,"PADSTACK_OCCURRENCE",0,(void*)6808,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Parallelism_toleranceS18_Impl[] = {
(void*)0,(void*)659,"PARALLELISM_TOLERANCE",0,(void*)6834,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_featureS18_Impl[] = {
(void*)3,(void*)660,"PART_FEATURE",0,(void*)6900,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_feature_template_shape_definitionS18_Impl[] = {
(void*)1,(void*)661,"PART_FEATURE_TEMPLATE_SHAPE_DEFINITION",0,(void*)6969,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPart_templateS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7036);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q49S16(&local)).ge(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7052)
Error::error(Error::where,l,"PART_TEMPLATE"".""WR1", temp);
}
temp=((*l).attr("SHAPE_ELEMENT","name",1).eq(SLIT("NULL"))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7054)
Error::error(Error::where,l,"PART_TEMPLATE"".""WR2", temp);
}
}
return result;
}

vtbl_entry Part_templateS18_Impl[] = {
(void*)4,(void*)662,"PART_TEMPLATE",0,(void*)7036,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_template_3d_shapeS18_Impl[] = {
(void*)3,(void*)663,"PART_TEMPLATE_3D_SHAPE",0,(void*)7057,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_template_3d_keepout_shapeS18_Impl[] = {
(void*)7,(void*)664,"PART_TEMPLATE_3D_KEEPOUT_SHAPE",0,(void*)7065,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_template_non_planar_2d_shapeS18_Impl[] = {
(void*)4,(void*)665,"PART_TEMPLATE_NON_PLANAR_2D_SHAPE",0,(void*)7095,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_template_planar_keepout_shapeS18_Impl[] = {
(void*)7,(void*)666,"PART_TEMPLATE_PLANAR_KEEPOUT_SHAPE",0,(void*)7133,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Passage_padstack_definitionS18_Impl[] = {
(void*)1,(void*)667,"PASSAGE_PADSTACK_DEFINITION",0,(void*)7209,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Perpendicularity_toleranceS18_Impl[] = {
(void*)0,(void*)668,"PERPENDICULARITY_TOLERANCE",0,(void*)7265,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_component_featureS18_Impl[] = {
(void*)0,(void*)669,"PHYSICAL_COMPONENT_FEATURE",0,(void*)7296,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPhysical_laminate_componentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7404);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(::TypeOf((*l))).gt(ILIT(6))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7408)
Error::error(Error::where,l,"PHYSICAL_LAMINATE_COMPONENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Physical_laminate_componentS18_Impl[] = {
(void*)0,(void*)670,"PHYSICAL_LAMINATE_COMPONENT",0,(void*)7404,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_network_supporting_stratum_feature_conductive_joinS18_Impl[] = {
(void*)0,(void*)671,"PHYSICAL_NETWORK_SUPPORTING_STRATUM_FEATURE_CONDUCTIVE_JOIN",0,(void*)7439,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPhysical_unit_3d_shapeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7492);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!(SLIT("AP210_ARM.PACKAGED_PART").In(::TypeOf(l->attr(0,"shape_characterized_physical_unit",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7506)
Error::error(Error::where,l,"PHYSICAL_UNIT_3D_SHAPE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Physical_unit_3d_shapeS18_Impl[] = {
(void*)10,(void*)672,"PHYSICAL_UNIT_3D_SHAPE",0,(void*)7492,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPhysical_unit_design_viewS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7509);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(SLIT("AP210_ARM.LAYOUT_MACRO_DEFINITION").In(::TypeOf((*l)))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"usage_view",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7515)
Error::error(Error::where,l,"PHYSICAL_UNIT_DESIGN_VIEW"".""WR1", temp);
}
}
return result;
}

vtbl_entry Physical_unit_design_viewS18_Impl[] = {
(void*)1,(void*)673,"PHYSICAL_UNIT_DESIGN_VIEW",0,(void*)7509,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPhysical_unit_usage_viewS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7569);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q53S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7578)
Error::error(Error::where,l,"PHYSICAL_UNIT_USAGE_VIEW"".""WR1", temp);
}
}
return result;
}

vtbl_entry Physical_unit_usage_viewS18_Impl[] = {
(void*)0,(void*)674,"PHYSICAL_UNIT_USAGE_VIEW",0,(void*)7569,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPlanar_projected_shapeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7608);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=(!((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"curve_basis_1",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"curve_basis_2",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7623)
Error::error(Error::where,l,"PLANAR_PROJECTED_SHAPE"".""WR1", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"curve_basis_1",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.SHAPE_DEFINITION_3D_PLANE_PROJECTION").In(::TypeOf(l->attr(0,"curve_basis_1",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7624)
Error::error(Error::where,l,"PLANAR_PROJECTED_SHAPE"".""WR2", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"curve_basis_2",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.SHAPE_DEFINITION_3D_INTERSECTION").In(::TypeOf(l->attr(0,"curve_basis_2",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7625)
Error::error(Error::where,l,"PLANAR_PROJECTED_SHAPE"".""WR3", temp);
}
}
return result;
}

vtbl_entry Planar_projected_shapeS18_Impl[] = {
(void*)0,(void*)675,"PLANAR_PROJECTED_SHAPE",0,(void*)7608,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Plus_minus_tolerance_characteristicS18_Impl[] = {
(void*)0,(void*)676,"PLUS_MINUS_TOLERANCE_CHARACTERISTIC",0,(void*)7721,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Polygonal_areaS18_Impl[] = {
(void*)1,(void*)677,"POLYGONAL_AREA",0,(void*)7739,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Position_tolerance_with_referenced_datum_systemS18_Impl[] = {
(void*)0,(void*)678,"POSITION_TOLERANCE_WITH_REFERENCED_DATUM_SYSTEM",0,(void*)7764,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Position_tolerance_without_referenced_datum_systemS18_Impl[] = {
(void*)0,(void*)679,"POSITION_TOLERANCE_WITHOUT_REFERENCED_DATUM_SYSTEM",0,(void*)7771,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Positional_boundaryS18_Impl[] = {
(void*)0,(void*)680,"POSITIONAL_BOUNDARY",0,(void*)7776,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Positional_boundary_memberS18_Impl[] = {
(void*)0,(void*)681,"POSITIONAL_BOUNDARY_MEMBER",0,(void*)7799,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPre_defined_datum_axis_3d_symbolS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7827);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("NON_FEATURE_SHAPE_DEFINITION","model_shape",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7832)
Error::error(Error::where,l,"PRE_DEFINED_DATUM_AXIS_3D_SYMBOL"".""WR1", temp);
}
temp=((*l).attr("SHAPE_DEFINITION","geometric_context",1).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "0""THREE_DIMENSIONAL"))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7833)
Error::error(Error::where,l,"PRE_DEFINED_DATUM_AXIS_3D_SYMBOL"".""WR2", temp);
}
}
return result;
}

vtbl_entry Pre_defined_datum_axis_3d_symbolS18_Impl[] = {
(void*)0,(void*)682,"PRE_DEFINED_DATUM_AXIS_3D_SYMBOL",0,(void*)7827,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPre_defined_datum_plane_3d_symbolS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7836);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("NON_FEATURE_SHAPE_DEFINITION","model_shape",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7841)
Error::error(Error::where,l,"PRE_DEFINED_DATUM_PLANE_3D_SYMBOL"".""WR1", temp);
}
temp=((*l).attr("SHAPE_DEFINITION","geometric_context",1).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "0""THREE_DIMENSIONAL"))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7842)
Error::error(Error::where,l,"PRE_DEFINED_DATUM_PLANE_3D_SYMBOL"".""WR3", temp);
}
}
return result;
}

vtbl_entry Pre_defined_datum_plane_3d_symbolS18_Impl[] = {
(void*)0,(void*)683,"PRE_DEFINED_DATUM_PLANE_3D_SYMBOL",0,(void*)7836,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPre_defined_parallel_datum_axis_2d_symbolS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7855);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("NON_FEATURE_SHAPE_DEFINITION","model_shape",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7860)
Error::error(Error::where,l,"PRE_DEFINED_PARALLEL_DATUM_AXIS_2D_SYMBOL"".""WR1", temp);
}
temp=((*l).attr("SHAPE_DEFINITION","geometric_context",1).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "1""TWO_DIMENSIONAL"))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7861)
Error::error(Error::where,l,"PRE_DEFINED_PARALLEL_DATUM_AXIS_2D_SYMBOL"".""WR2", temp);
}
}
return result;
}

vtbl_entry Pre_defined_parallel_datum_axis_2d_symbolS18_Impl[] = {
(void*)0,(void*)684,"PRE_DEFINED_PARALLEL_DATUM_AXIS_2D_SYMBOL",0,(void*)7855,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Pre_defined_parallel_datum_axis_symbol_3d_2d_relationshipS18
static Generic& OP(ex_surface_intersection_result)(Generic* l, va_list*) {
ex_restore _res(7867);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(7867)
return Generic::op_result(Generic(Entity_Type::get(Pre_defined_parallel_datum_axis_2d_symbolS18_Impl), ExStd|ExForce, "surface_intersection_result", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","surface_intersection_result",1)));
}

static Generic& OP(ex_projected_volume)(Generic* l, va_list*) {
ex_restore _res(7868);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(7868)
return Generic::op_result(Generic(Entity_Type::get(Pre_defined_datum_axis_3d_symbolS18_Impl), ExStd|ExForce, "projected_volume", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","projected_volume",1)));
}

static ex_optbl op_Pre_defined_parallel_datum_axis_symbol_3d_2d_relationshipS18_Impl[] = {
OP(ex_surface_intersection_result),
OP(ex_projected_volume),
0
}

;
vtbl_entry Pre_defined_parallel_datum_axis_symbol_3d_2d_relationshipS18_Impl[] = {
(void*)0,(void*)685,"PRE_DEFINED_PARALLEL_DATUM_AXIS_SYMBOL_3D_2D_RELATIONSHIP",0,(void*)7864,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Pre_defined_parallel_datum_axis_symbol_3d_2d_relationshipS18_Impl}

;
#undef OP
short cPre_defined_perpendicular_datum_axis_2d_symbolS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7871);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("NON_FEATURE_SHAPE_DEFINITION","model_shape",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7876)
Error::error(Error::where,l,"PRE_DEFINED_PERPENDICULAR_DATUM_AXIS_2D_SYMBOL"".""WR1", temp);
}
temp=((*l).attr("SHAPE_DEFINITION","geometric_context",1).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "1""TWO_DIMENSIONAL"))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7877)
Error::error(Error::where,l,"PRE_DEFINED_PERPENDICULAR_DATUM_AXIS_2D_SYMBOL"".""WR2", temp);
}
}
return result;
}

vtbl_entry Pre_defined_perpendicular_datum_axis_2d_symbolS18_Impl[] = {
(void*)0,(void*)686,"PRE_DEFINED_PERPENDICULAR_DATUM_AXIS_2D_SYMBOL",0,(void*)7871,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Pre_defined_perpendicular_datum_axis_symbol_3d_2d_relationshipS18
static Generic& OP(ex_surface_intersection_result)(Generic* l, va_list*) {
ex_restore _res(7883);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(7883)
return Generic::op_result(Generic(Entity_Type::get(Pre_defined_perpendicular_datum_axis_2d_symbolS18_Impl), ExStd|ExForce, "surface_intersection_result", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","surface_intersection_result",1)));
}

static Generic& OP(ex_projected_volume)(Generic* l, va_list*) {
ex_restore _res(7884);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(7884)
return Generic::op_result(Generic(Entity_Type::get(Pre_defined_datum_axis_3d_symbolS18_Impl), ExStd|ExForce, "projected_volume", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","projected_volume",1)));
}

static ex_optbl op_Pre_defined_perpendicular_datum_axis_symbol_3d_2d_relationshipS18_Impl[] = {
OP(ex_surface_intersection_result),
OP(ex_projected_volume),
0
}

;
vtbl_entry Pre_defined_perpendicular_datum_axis_symbol_3d_2d_relationshipS18_Impl[] = {
(void*)0,(void*)687,"PRE_DEFINED_PERPENDICULAR_DATUM_AXIS_SYMBOL_3D_2D_RELATIONSHIP",0,(void*)7880,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Pre_defined_perpendicular_datum_axis_symbol_3d_2d_relationshipS18_Impl}

;
#undef OP
short cPre_defined_perpendicular_datum_plane_2d_symbolS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7887);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("NON_FEATURE_SHAPE_DEFINITION","model_shape",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7892)
Error::error(Error::where,l,"PRE_DEFINED_PERPENDICULAR_DATUM_PLANE_2D_SYMBOL"".""WR1", temp);
}
temp=((*l).attr("SHAPE_DEFINITION","geometric_context",1).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "1""TWO_DIMENSIONAL"))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7893)
Error::error(Error::where,l,"PRE_DEFINED_PERPENDICULAR_DATUM_PLANE_2D_SYMBOL"".""WR2", temp);
}
}
return result;
}

vtbl_entry Pre_defined_perpendicular_datum_plane_2d_symbolS18_Impl[] = {
(void*)0,(void*)688,"PRE_DEFINED_PERPENDICULAR_DATUM_PLANE_2D_SYMBOL",0,(void*)7887,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Pre_defined_perpendicular_datum_plane_symbol_3d_2d_relationshipS18
static Generic& OP(ex_surface_intersection_result)(Generic* l, va_list*) {
ex_restore _res(7899);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(7899)
return Generic::op_result(Generic(Entity_Type::get(Pre_defined_perpendicular_datum_plane_2d_symbolS18_Impl), ExStd|ExForce, "surface_intersection_result", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","surface_intersection_result",1)));
}

static Generic& OP(ex_projected_volume)(Generic* l, va_list*) {
ex_restore _res(7900);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(7900)
return Generic::op_result(Generic(Entity_Type::get(Pre_defined_datum_plane_3d_symbolS18_Impl), ExStd|ExForce, "projected_volume", (*l).attr("SHAPE_DEFINITION_3D_INTERSECTION","projected_volume",1)));
}

static ex_optbl op_Pre_defined_perpendicular_datum_plane_symbol_3d_2d_relationshipS18_Impl[] = {
OP(ex_surface_intersection_result),
OP(ex_projected_volume),
0
}

;
vtbl_entry Pre_defined_perpendicular_datum_plane_symbol_3d_2d_relationshipS18_Impl[] = {
(void*)0,(void*)689,"PRE_DEFINED_PERPENDICULAR_DATUM_PLANE_SYMBOL_3D_2D_RELATIONSHIP",0,(void*)7896,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Pre_defined_perpendicular_datum_plane_symbol_3d_2d_relationshipS18_Impl}

;
#undef OP
vtbl_entry Printed_connector_componentS18_Impl[] = {
(void*)0,(void*)690,"PRINTED_CONNECTOR_COMPONENT",0,(void*)7988,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Probe_access_areaS18_Impl[] = {
(void*)2,(void*)691,"PROBE_ACCESS_AREA",0,(void*)8178,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Process_specificationS18_Impl[] = {
(void*)0,(void*)692,"PROCESS_SPECIFICATION",0,(void*)8185,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Profile_boundary_definitionS18_Impl[] = {
(void*)1,(void*)693,"PROFILE_BOUNDARY_DEFINITION",0,(void*)8202,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Profile_of_any_line_tolerance_with_referenced_datum_systemS18_Impl[] = {
(void*)0,(void*)694,"PROFILE_OF_ANY_LINE_TOLERANCE_WITH_REFERENCED_DATUM_SYSTEM",0,(void*)8222,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Profile_of_any_line_tolerance_without_referenced_datum_systemS18_Impl[] = {
(void*)0,(void*)695,"PROFILE_OF_ANY_LINE_TOLERANCE_WITHOUT_REFERENCED_DATUM_SYSTEM",0,(void*)8228,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Profile_of_any_surface_tolerance_with_referenced_datum_systemS18_Impl[] = {
(void*)0,(void*)696,"PROFILE_OF_ANY_SURFACE_TOLERANCE_WITH_REFERENCED_DATUM_SYSTEM",0,(void*)8240,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Profile_of_any_surface_tolerance_without_referenced_datum_systemS18_Impl[] = {
(void*)0,(void*)697,"PROFILE_OF_ANY_SURFACE_TOLERANCE_WITHOUT_REFERENCED_DATUM_SYSTEM",0,(void*)8246,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rectangular_areaS18_Impl[] = {
(void*)3,(void*)698,"RECTANGULAR_AREA",0,(void*)8353,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Reference_graphic_registration_markS18_Impl[] = {
(void*)0,(void*)699,"REFERENCE_GRAPHIC_REGISTRATION_MARK",0,(void*)8386,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Routed_interconnect_componentS18_Impl[] = {
(void*)1,(void*)700,"ROUTED_INTERCONNECT_COMPONENT",0,(void*)8478,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Routed_physical_componentS18_Impl[] = {
(void*)1,(void*)701,"ROUTED_PHYSICAL_COMPONENT",0,(void*)8483,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Routed_printed_componentS18_Impl[] = {
(void*)2,(void*)702,"ROUTED_PRINTED_COMPONENT",0,(void*)8488,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cSeating_planeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8740);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.BARE_DIE")).ptr(), 1,
(SLIT("AP210_ARM.PACKAGE")).ptr(), 1,
(const Generic*)0)*::TypeOf((*l).attr("NON_FEATURE_SHAPE_ELEMENT","scope",1)))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8743)
Error::error(Error::where,l,"SEATING_PLANE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Seating_planeS18_Impl[] = {
(void*)0,(void*)703,"SEATING_PLANE",0,(void*)8740,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Shape_element_composing_relationshipS18_Impl[] = {
(void*)0,(void*)704,"SHAPE_ELEMENT_COMPOSING_RELATIONSHIP",0,(void*)8854,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Shell_based_2d_wireframeS18_Impl[] = {
(void*)0,(void*)705,"SHELL_BASED_2D_WIREFRAME",0,(void*)8935,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Shell_based_wireframeS18_Impl[] = {
(void*)0,(void*)706,"SHELL_BASED_WIREFRAME",0,(void*)8939,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Single_boundary_dimensionS18_Impl[] = {
(void*)0,(void*)707,"SINGLE_BOUNDARY_DIMENSION",0,(void*)8982,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Special_symbol_laminate_componentS18_Impl[] = {
(void*)1,(void*)708,"SPECIAL_SYMBOL_LAMINATE_COMPONENT",0,(void*)9029,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Statistical_tolerance_characteristicS18_Impl[] = {
(void*)0,(void*)709,"STATISTICAL_TOLERANCE_CHARACTERISTIC",0,(void*)9073,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Straightness_toleranceS18_Impl[] = {
(void*)0,(void*)710,"STRAIGHTNESS_TOLERANCE",0,(void*)9085,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cStratum_3d_shapeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9105);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!(SLIT("AP210_ARM.PLANAR_SHAPE").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9109)
Error::error(Error::where,l,"STRATUM_3D_SHAPE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Stratum_3d_shapeS18_Impl[] = {
(void*)1,(void*)711,"STRATUM_3D_SHAPE",0,(void*)9105,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_average_surface_shapeS18_Impl[] = {
(void*)1,(void*)712,"STRATUM_AVERAGE_SURFACE_SHAPE",0,(void*)9119,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_featureS18_Impl[] = {
(void*)2,(void*)713,"STRATUM_FEATURE",0,(void*)9150,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_feature_3d_shapeS18_Impl[] = {
(void*)1,(void*)714,"STRATUM_FEATURE_3D_SHAPE",0,(void*)9163,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_feature_non_planar_2d_shapeS18_Impl[] = {
(void*)1,(void*)715,"STRATUM_FEATURE_NON_PLANAR_2D_SHAPE",0,(void*)9193,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_feature_template_componentS18_Impl[] = {
(void*)1,(void*)716,"STRATUM_FEATURE_TEMPLATE_COMPONENT",0,(void*)9229,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_surface_shapeS18_Impl[] = {
(void*)1,(void*)717,"STRATUM_SURFACE_SHAPE",0,(void*)9292,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_type_independent_padstack_definitionS18_Impl[] = {
(void*)0,(void*)718,"STRATUM_TYPE_INDEPENDENT_PADSTACK_DEFINITION",0,(void*)9329,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Symmetrical_tolerance_characteristicS18_Impl[] = {
(void*)0,(void*)719,"SYMMETRICAL_TOLERANCE_CHARACTERISTIC",0,(void*)9406,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Symmetry_toleranceS18_Impl[] = {
(void*)0,(void*)720,"SYMMETRY_TOLERANCE",0,(void*)9411,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cTemplate_material_cross_section_boundaryS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9448);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=((*l).attr("SHAPE_ELEMENT","name",1).In(Generic(Type::agg_init, ExStd, "",(SLIT("top")).ptr(), 1,
(SLIT("bottom")).ptr(), 1,
(SLIT("left")).ptr(), 1,
(SLIT("right")).ptr(), 1,
(const Generic*)0))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9455)
Error::error(Error::where,l,"TEMPLATE_MATERIAL_CROSS_SECTION_BOUNDARY"".""WR1", temp);
}
}
return result;
}

vtbl_entry Template_material_cross_section_boundaryS18_Impl[] = {
(void*)1,(void*)721,"TEMPLATE_MATERIAL_CROSS_SECTION_BOUNDARY",0,(void*)9448,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Test_specificationS18_Impl[] = {
(void*)0,(void*)722,"TEST_SPECIFICATION",0,(void*)9515,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Theoretically_exact_dimension_representationS18_Impl[] = {
(void*)0,(void*)723,"THEORETICALLY_EXACT_DIMENSION_REPRESENTATION",0,(void*)9519,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Thermal_requirement_allocationS18_Impl[] = {
(void*)0,(void*)724,"THERMAL_REQUIREMENT_ALLOCATION",0,(void*)9560,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_zoneS18_Impl[] = {
(void*)1,(void*)725,"TOLERANCE_ZONE",0,(void*)9599,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_zone_boundaryS18_Impl[] = {
(void*)0,(void*)726,"TOLERANCE_ZONE_BOUNDARY",0,(void*)9614,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_zone_boundary_memberS18_Impl[] = {
(void*)0,(void*)727,"TOLERANCE_ZONE_BOUNDARY_MEMBER",0,(void*)9633,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Total_runout_toleranceS18_Impl[] = {
(void*)0,(void*)728,"TOTAL_RUNOUT_TOLERANCE",0,(void*)9722,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Trimmed_lineS18_Impl[] = {
(void*)2,(void*)729,"TRIMMED_LINE",0,(void*)9755,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Via_terminalS18_Impl[] = {
(void*)0,(void*)730,"VIA_TERMINAL",0,(void*)9911,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cView_level_non_feature_shape_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9917);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=((*l).attr("SHAPE_DEFINITION","geometric_context",1).eq((*l).attr("NON_FEATURE_SHAPE_DEFINITION","model_shape",1).attr("SHAPE_DEFINITION","geometric_context",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9923)
Error::error(Error::where,l,"VIEW_LEVEL_NON_FEATURE_SHAPE_DEFINITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry View_level_non_feature_shape_definitionS18_Impl[] = {
(void*)0,(void*)731,"VIEW_LEVEL_NON_FEATURE_SHAPE_DEFINITION",0,(void*)9917,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Viewing_planeS18_Impl[] = {
(void*)0,(void*)732,"VIEWING_PLANE",0,(void*)9926,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry ApexS18_Impl[] = {
(void*)0,(void*)733,"APEX",0,(void*)1925,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_component_2d_shapeS18_Impl[] = {
(void*)1,(void*)734,"ASSEMBLY_COMPONENT_2D_SHAPE",0,(void*)1998,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_moduleS18_Impl[] = {
(void*)0,(void*)735,"ASSEMBLY_MODULE",0,(void*)2088,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAssembly_module_macro_componentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2121);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q4S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2127)
Error::error(Error::where,l,"ASSEMBLY_MODULE_MACRO_COMPONENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Assembly_module_macro_componentS18_Impl[] = {
(void*)1,(void*)736,"ASSEMBLY_MODULE_MACRO_COMPONENT",0,(void*)2121,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_module_usage_viewS18_Impl[] = {
(void*)3,(void*)737,"ASSEMBLY_MODULE_USAGE_VIEW",0,(void*)2152,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_technology_specificationS18_Impl[] = {
(void*)0,(void*)738,"ASSEMBLY_TECHNOLOGY_SPECIFICATION",0,(void*)2175,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cBare_dieS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2196);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q5S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2210)
Error::error(Error::where,l,"BARE_DIE"".""WR1", temp);
}
temp=(::SizeOf(Q6S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2212)
Error::error(Error::where,l,"BARE_DIE"".""WR2", temp);
}
temp=(::SizeOf(Q7S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2214)
Error::error(Error::where,l,"BARE_DIE"".""WR3", temp);
}
temp=(SLIT("AP210_ARM.SEATING_PLANE").In(::TypeOf(l->attr(0,"die_seating_plane",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2216)
Error::error(Error::where,l,"BARE_DIE"".""WR4", temp);
}
}
return result;
}

vtbl_entry Bare_dieS18_Impl[] = {
(void*)4,(void*)739,"BARE_DIE",0,(void*)2196,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bevel_edge_feature_shapeS18_Impl[] = {
(void*)4,(void*)740,"BEVEL_EDGE_FEATURE_SHAPE",0,(void*)2277,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Boundary_based_position_toleranceS18_Impl[] = {
(void*)1,(void*)741,"BOUNDARY_BASED_POSITION_TOLERANCE",0,(void*)2333,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Cable_usage_viewS18_Impl[] = {
(void*)0,(void*)742,"CABLE_USAGE_VIEW",0,(void*)2403,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Centre_of_symmetryS18_Impl[] = {
(void*)0,(void*)743,"CENTRE_OF_SYMMETRY",0,(void*)2454,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Common_datumS18_Impl[] = {
(void*)0,(void*)744,"COMMON_DATUM",0,(void*)2547,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_interface_terminalS18_Impl[] = {
(void*)0,(void*)745,"COMPONENT_INTERFACE_TERMINAL",0,(void*)2729,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_mounting_featureS18_Impl[] = {
(void*)0,(void*)746,"COMPONENT_MOUNTING_FEATURE",0,(void*)2763,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passage_interface_terminalS18_Impl[] = {
(void*)0,(void*)747,"COMPONENT_TERMINATION_PASSAGE_INTERFACE_TERMINAL",0,(void*)2913,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passage_join_terminalS18_Impl[] = {
(void*)0,(void*)748,"COMPONENT_TERMINATION_PASSAGE_JOIN_TERMINAL",0,(void*)2919,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_feature_locating_position_toleranceS18_Impl[] = {
(void*)0,(void*)749,"COMPOSITE_FEATURE_LOCATING_POSITION_TOLERANCE",0,(void*)2982,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_linear_profile_locating_toleranceS18_Impl[] = {
(void*)0,(void*)750,"COMPOSITE_LINEAR_PROFILE_LOCATING_TOLERANCE",0,(void*)2995,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_surface_profile_locating_toleranceS18_Impl[] = {
(void*)0,(void*)751,"COMPOSITE_SURFACE_PROFILE_LOCATING_TOLERANCE",0,(void*)3025,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Conductive_filled_areaS18_Impl[] = {
(void*)0,(void*)752,"CONDUCTIVE_FILLED_AREA",0,(void*)3046,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cConductive_interconnect_element_with_pre_defined_transitionsS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3085);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(l->attr(0,"connected_points",1)).eq((::SizeOf((*l).attr("CONDUCTIVE_INTERCONNECT_ELEMENT","access_mechanisms",1))-const_one))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3094)
Error::error(Error::where,l,"CONDUCTIVE_INTERCONNECT_ELEMENT_WITH_PRE_DEFINED_TRANSITIONS"".""WR1", temp);
}
temp=_POP(Correlated_terminalsS18((*l).attr("CONDUCTIVE_INTERCONNECT_ELEMENT","access_mechanisms",1), l->attr(0,"connected_points",1), (_PUSH(3095),(&SCHEMA::env)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3095)
Error::error(Error::where,l,"CONDUCTIVE_INTERCONNECT_ELEMENT_WITH_PRE_DEFINED_TRANSITIONS"".""WR2", temp);
}
}
return result;
}

vtbl_entry Conductive_interconnect_element_with_pre_defined_transitionsS18_Impl[] = {
(void*)1,(void*)753,"CONDUCTIVE_INTERCONNECT_ELEMENT_WITH_PRE_DEFINED_TRANSITIONS",0,(void*)3085,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Conductive_interconnect_element_with_user_defined_single_transitionS18
static Generic& OP(ex_start_terminus)(Generic* l, va_list*) {
ex_restore _res(3107);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(3107)
return Generic::op_result(Generic(Entity_Type::get(Layer_connection_pointS18_Impl), ExStd|ExForce, "start_terminus", l->attr(0,"terminal_link",1).attr(0,"precedent_point",1).attr(0,"location",1)));
}

static Generic& OP(ex_end_terminus)(Generic* l, va_list*) {
ex_restore _res(3108);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(3108)
return Generic::op_result(Generic(Entity_Type::get(Layer_connection_pointS18_Impl), ExStd|ExForce, "end_terminus", l->attr(0,"terminal_link",1).attr(0,"subsequent_point",1).attr(0,"location",1)));
}

static ex_optbl op_Conductive_interconnect_element_with_user_defined_single_transitionS18_Impl[] = {
OP(ex_start_terminus),
OP(ex_end_terminus),
0
}

;
vtbl_entry Conductive_interconnect_element_with_user_defined_single_transitionS18_Impl[] = {
(void*)4,(void*)754,"CONDUCTIVE_INTERCONNECT_ELEMENT_WITH_USER_DEFINED_SINGLE_TRANSITION",0,(void*)3099,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Conductive_interconnect_element_with_user_defined_single_transitionS18_Impl}

;
#undef OP
vtbl_entry ConductorS18_Impl[] = {
(void*)1,(void*)755,"CONDUCTOR",0,(void*)3113,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Conical_tolerance_zone_boundaryS18_Impl[] = {
(void*)0,(void*)756,"CONICAL_TOLERANCE_ZONE_BOUNDARY",0,(void*)3126,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cConnected_area_componentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3159);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("ASSEMBLY_COMPONENT","usage_definition",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3163)
Error::error(Error::where,l,"CONNECTED_AREA_COMPONENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Connected_area_componentS18_Impl[] = {
(void*)1,(void*)757,"CONNECTED_AREA_COMPONENT",0,(void*)3159,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Curve_dimensionS18_Impl[] = {
(void*)0,(void*)758,"CURVE_DIMENSION",0,(void*)3337,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry CutoutS18_Impl[] = {
(void*)0,(void*)759,"CUTOUT",0,(void*)3371,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cCutout_edge_segmentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3378);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"start_vertex",1).n_id(l->attr(0,"end_vertex",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3386)
Error::error(Error::where,l,"CUTOUT_EDGE_SEGMENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Cutout_edge_segmentS18_Impl[] = {
(void*)3,(void*)760,"CUTOUT_EDGE_SEGMENT",0,(void*)3378,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_axisS18_Impl[] = {
(void*)0,(void*)761,"DATUM_AXIS",0,(void*)3462,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_planeS18_Impl[] = {
(void*)0,(void*)762,"DATUM_PLANE",0,(void*)3574,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cDatum_pointS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3578);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[2];
temp=((_tmp[0]=(!((_tmp[1]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"location_in_2d",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"location_in_3d",1))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"associated_3d_shape_intersection",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3585)
Error::error(Error::where,l,"DATUM_POINT"".""WR1", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"location_in_2d",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"location_in_2d",1).attr(0,"geometric_context",1).rindex(const_one).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "1""TWO_DIMENSIONAL"))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3586)
Error::error(Error::where,l,"DATUM_POINT"".""WR2", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"location_in_3d",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"location_in_3d",1).attr(0,"geometric_context",1).rindex(const_one).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "0""THREE_DIMENSIONAL"))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3587)
Error::error(Error::where,l,"DATUM_POINT"".""WR3", temp);
}
}
return result;
}

vtbl_entry Datum_pointS18_Impl[] = {
(void*)3,(void*)763,"DATUM_POINT",0,(void*)3578,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_target_setS18_Impl[] = {
(void*)0,(void*)764,"DATUM_TARGET_SET",0,(void*)3658,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_intent_modification_planar_shapeS18_Impl[] = {
(void*)1,(void*)765,"DESIGN_INTENT_MODIFICATION_PLANAR_SHAPE",0,(void*)3891,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dielectric_material_passageS18_Impl[] = {
(void*)2,(void*)766,"DIELECTRIC_MATERIAL_PASSAGE",0,(void*)4021,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dimension_related_positional_boundaryS18_Impl[] = {
(void*)2,(void*)767,"DIMENSION_RELATED_POSITIONAL_BOUNDARY",0,(void*)4065,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Electrical_isolation_removal_structureS18_Impl[] = {
(void*)1,(void*)768,"ELECTRICAL_ISOLATION_REMOVAL_STRUCTURE",0,(void*)4454,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Electrical_network_definitionS18_Impl[] = {
(void*)0,(void*)769,"ELECTRICAL_NETWORK_DEFINITION",0,(void*)4464,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Embedded_component_terminalS18_Impl[] = {
(void*)0,(void*)770,"EMBEDDED_COMPONENT_TERMINAL",0,(void*)4493,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fabrication_technology_specificationS18_Impl[] = {
(void*)0,(void*)771,"FABRICATION_TECHNOLOGY_SPECIFICATION",0,(void*)4589,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fiducial_stratum_featureS18_Impl[] = {
(void*)0,(void*)772,"FIDUCIAL_STRATUM_FEATURE",0,(void*)4612,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cFilled_area_material_removal_laminate_componentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4666);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!(SLIT("AP210_ARM.CONDUCTOR").In(::TypeOf((*l).attr("MATERIAL_REMOVAL_LAMINATE_COMPONENT","design_intent",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4671)
Error::error(Error::where,l,"FILLED_AREA_MATERIAL_REMOVAL_LAMINATE_COMPONENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Filled_area_material_removal_laminate_componentS18_Impl[] = {
(void*)0,(void*)773,"FILLED_AREA_MATERIAL_REMOVAL_LAMINATE_COMPONENT",0,(void*)4666,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cFootprint_definition_shapeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4710);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"shape_characterized_footprint_definition",1).attr(0,"reference_package",1).id(l->attr(0,"reference_shape",1).attr(0,"shape_characterized_physical_unit",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4717)
Error::error(Error::where,l,"FOOTPRINT_DEFINITION_SHAPE"".""WR1", temp);
}
temp=(SLIT("AP210_ARM.PACKAGE").In(::TypeOf(l->attr(0,"reference_shape",1).attr(0,"shape_characterized_physical_unit",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4718)
Error::error(Error::where,l,"FOOTPRINT_DEFINITION_SHAPE"".""WR2", temp);
}
}
return result;
}

vtbl_entry Footprint_definition_shapeS18_Impl[] = {
(void*)4,(void*)774,"FOOTPRINT_DEFINITION_SHAPE",0,(void*)4710,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_orientation_featureS18_Impl[] = {
(void*)2,(void*)775,"FUNCTIONAL_ORIENTATION_FEATURE",0,(void*)4771,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_specification_definitionS18_Impl[] = {
(void*)0,(void*)776,"FUNCTIONAL_SPECIFICATION_DEFINITION",0,(void*)4788,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Geometric_alignmentS18_Impl[] = {
(void*)0,(void*)777,"GEOMETRIC_ALIGNMENT",0,(void*)4952,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Geometric_intersectionS18_Impl[] = {
(void*)0,(void*)778,"GEOMETRIC_INTERSECTION",0,(void*)4956,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Inter_stratum_feature_templateS18_Impl[] = {
(void*)1,(void*)779,"INTER_STRATUM_FEATURE_TEMPLATE",0,(void*)5109,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_moduleS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5148);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q21S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5156)
Error::error(Error::where,l,"INTERCONNECT_MODULE"".""WR1", temp);
}
temp=(::SizeOf(Q22S16(&local)).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5157)
Error::error(Error::where,l,"INTERCONNECT_MODULE"".""WR2", temp);
}
}
return result;
}

vtbl_entry Interconnect_moduleS18_Impl[] = {
(void*)1,(void*)780,"INTERCONNECT_MODULE",0,(void*)5148,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_component_surface_featureS18_Impl[] = {
(void*)0,(void*)781,"INTERCONNECT_MODULE_COMPONENT_SURFACE_FEATURE",0,(void*)5179,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_edgeS18_Impl[] = {
(void*)0,(void*)782,"INTERCONNECT_MODULE_EDGE",0,(void*)5221,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_module_edge_segmentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5227);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"start_vertex",1).n_id(l->attr(0,"end_vertex",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5235)
Error::error(Error::where,l,"INTERCONNECT_MODULE_EDGE_SEGMENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Interconnect_module_edge_segmentS18_Impl[] = {
(void*)3,(void*)783,"INTERCONNECT_MODULE_EDGE_SEGMENT",0,(void*)5227,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_module_macro_componentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5268);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q23S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5274)
Error::error(Error::where,l,"INTERCONNECT_MODULE_MACRO_COMPONENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Interconnect_module_macro_componentS18_Impl[] = {
(void*)1,(void*)784,"INTERCONNECT_MODULE_MACRO_COMPONENT",0,(void*)5268,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_surface_featureS18_Impl[] = {
(void*)0,(void*)785,"INTERCONNECT_MODULE_SURFACE_FEATURE",0,(void*)5321,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_module_usage_viewS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5349);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=(::SizeOf(Q25S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5360)
Error::error(Error::where,l,"INTERCONNECT_MODULE_USAGE_VIEW"".""WR1", temp);
}
temp=(::SizeOf(Q26S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5362)
Error::error(Error::where,l,"INTERCONNECT_MODULE_USAGE_VIEW"".""WR2", temp);
}
temp=(::SizeOf(Q27S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5364)
Error::error(Error::where,l,"INTERCONNECT_MODULE_USAGE_VIEW"".""WR3", temp);
}
temp=((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"maximum_thickness_over_metal_requirement",1)))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"maximum_thickness_over_dielectric_requirement",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5366)
Error::error(Error::where,l,"INTERCONNECT_MODULE_USAGE_VIEW"".""WR4", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"minimum_thickness_over_metal_requirement",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"minimum_thickness_over_metal_requirement",1).attr("DATA_ELEMENT","measure_value",1).gt(RLIT(0.0))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5367)
Error::error(Error::where,l,"INTERCONNECT_MODULE_USAGE_VIEW"".""WR5", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("DATA_ELEMENT","maximum_thickness_over_metal_requirement",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"maximum_thickness_over_metal_requirement",1).attr("DATA_ELEMENT","measure_value",1).gt(RLIT(0.0))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5368)
Error::error(Error::where,l,"INTERCONNECT_MODULE_USAGE_VIEW"".""WR6", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("DATA_ELEMENT","minimum_thickness_over_dielectric_requirement",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"minimum_thickness_over_dielectric_requirement",1).attr("DATA_ELEMENT","measure_value",1).gt(RLIT(0.0))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5369)
Error::error(Error::where,l,"INTERCONNECT_MODULE_USAGE_VIEW"".""WR7", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("DATA_ELEMENT","maximum_thickness_over_dielectric_requirement",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"maximum_thickness_over_dielectric_requirement",1).attr("DATA_ELEMENT","measure_value",1).gt(RLIT(0.0))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5370)
Error::error(Error::where,l,"INTERCONNECT_MODULE_USAGE_VIEW"".""WR8", temp);
}
}
return result;
}

vtbl_entry Interconnect_module_usage_viewS18_Impl[] = {
(void*)7,(void*)786,"INTERCONNECT_MODULE_USAGE_VIEW",0,(void*)5349,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interface_access_material_removal_laminate_componentS18_Impl[] = {
(void*)1,(void*)787,"INTERFACE_ACCESS_MATERIAL_REMOVAL_LAMINATE_COMPONENT",0,(void*)5373,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interface_access_stratum_feature_template_componentS18_Impl[] = {
(void*)1,(void*)788,"INTERFACE_ACCESS_STRATUM_FEATURE_TEMPLATE_COMPONENT",0,(void*)5378,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interface_specificationS18_Impl[] = {
(void*)0,(void*)789,"INTERFACE_SPECIFICATION",0,(void*)5408,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Internal_probe_access_areaS18_Impl[] = {
(void*)1,(void*)790,"INTERNAL_PROBE_ACCESS_AREA",0,(void*)5421,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Laminate_text_string_componentS18_Impl[] = {
(void*)3,(void*)791,"LAMINATE_TEXT_STRING_COMPONENT",0,(void*)5545,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry LandS18_Impl[] = {
(void*)1,(void*)792,"LAND",0,(void*)5553,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cLand_interface_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5566);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.CONTACT_SIZE_DEPENDENT_LAND")).ptr(), 1,
(SLIT("AP210_ARM.COMPONENT_TERMINATION_PASSAGE_AND_CONTACT_SIZE_DEPENDENT_LAND")).ptr(), 1,
(SLIT("AP210_ARM.VIA_AND_CONTACT_SIZE_DEPENDENT_LAND")).ptr(), 1,
(const Generic*)0)*::TypeOf((*l).attr("COMPONENT_FEATURE","associated_component",1)))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5571)
Error::error(Error::where,l,"LAND_INTERFACE_TERMINAL"".""WR1", temp);
}
}
return result;
}

vtbl_entry Land_interface_terminalS18_Impl[] = {
(void*)0,(void*)793,"LAND_INTERFACE_TERMINAL",0,(void*)5566,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Land_join_terminalS18_Impl[] = {
(void*)0,(void*)794,"LAND_JOIN_TERMINAL",0,(void*)5576,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Lead_form_specificationS18_Impl[] = {
(void*)0,(void*)795,"LEAD_FORM_SPECIFICATION",0,(void*)5737,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Linear_array_placement_group_componentS18_Impl[] = {
(void*)4,(void*)796,"LINEAR_ARRAY_PLACEMENT_GROUP_COMPONENT",0,(void*)5773,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Linear_extensionS18_Impl[] = {
(void*)0,(void*)797,"LINEAR_EXTENSION",0,(void*)5789,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Material_removal_feature_templateS18_Impl[] = {
(void*)1,(void*)798,"MATERIAL_REMOVAL_FEATURE_TEMPLATE",0,(void*)6186,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
