<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f4xx__hal__spi_8h" xml:lang="en-US">
<title>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_spi.h File Reference</title>
<indexterm><primary>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_spi.h</primary></indexterm>
<para>

<para>Header file of SPI HAL module. </para>
 
</para>
<programlisting linenumbering="unnumbered">#include &quot;stm32f4xx_hal_def.h&quot;
</programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_s_p_i___init_type_def">SPI_InitTypeDef</link></para>

<para>SPI Configuration Structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_____s_p_i___handle_type_def">__SPI_HandleTypeDef</link></para>

<para>SPI handle Structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___s_p_i__mode_1ga75f094fee5a9dc10b88401ccd17925d3">SPI_MODE_SLAVE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i__mode_1gaa335c2abdfad9e6f6c2677719d93b64e">SPI_MODE_MASTER</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i__mode_1gad5135300763c75dbb446861536359f12">IS_SPI_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___direction__mode_1gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3">SPI_DIRECTION_2LINES</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___direction__mode_1ga444826cf94667f75503f54704b2fb391">SPI_DIRECTION_2LINES_RXONLY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___direction__mode_1gab0f684caf5f1d6ac1e73d90a4778ab93">SPI_DIRECTION_1LINE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___direction__mode_1ga536857c68ce1d9806c04046707448b3e">IS_SPI_DIRECTION_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___direction__mode_1ga29847ebb8b15a550b45705881641e7a4">IS_SPI_DIRECTION_2LINES_OR_1LINE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___direction__mode_1ga79454622381b22d02c8cdd3346c80f78">IS_SPI_DIRECTION_2LINES</link>(MODE)   ((MODE) == <link linkend="_group___s_p_i___direction__mode_1gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3">SPI_DIRECTION_2LINES</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i__data__size_1ga773e9fc5d44c9661c829361fbd073152">SPI_DATASIZE_8BIT</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i__data__size_1ga902147b9ead27cd9333240c72ce74f59">SPI_DATASIZE_16BIT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i__data__size_1gab6f9f528f7eb70373b9caf3548e44e67">IS_SPI_DATASIZE</link>(DATASIZE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___clock___polarity_1gaf61e3c6ec671baef099516265793c8df">SPI_POLARITY_LOW</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___clock___polarity_1ga6910e2527b7511eb3a55946b9b775cff">SPI_POLARITY_HIGH</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___clock___polarity_1gafc1cc5b1ff7e801a409a7a1e6047acf9">IS_SPI_CPOL</link>(CPOL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___clock___phase_1ga208be78b79c51df200a495c4d2110b57">SPI_PHASE_1EDGE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___clock___phase_1ga960275ac1d01d302c48e713399990c36">SPI_PHASE_2EDGE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___clock___phase_1ga6441f08edf79dd5b243c54b888d3cbf7">IS_SPI_CPHA</link>(CPHA)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___slave___select__management_1ga0bf14691b9d03eb158f190cefa7ab8fc">SPI_NSS_SOFT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___slave___select__management_1ga62c42a5e28ce3b0dc92c5186c10accf8">SPI_NSS_HARD_INPUT</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___slave___select__management_1gab7f2da432661406a37fa2afe4efacd87">SPI_NSS_HARD_OUTPUT</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___slave___select__management_1gabbeedf42eccef1bae4f88c606fc3b261">IS_SPI_NSS</link>(NSS)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___baud_rate___prescaler_1ga3c1e615518e705b8120f164ff4c1968e">SPI_BAUDRATEPRESCALER_2</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___baud_rate___prescaler_1ga807568c52b5ba449d7a2b1b85549db24">SPI_BAUDRATEPRESCALER_4</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___baud_rate___prescaler_1ga2393359eb495f95163206e17194f4847">SPI_BAUDRATEPRESCALER_8</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___baud_rate___prescaler_1gad6a08d920ad4ee524cf55cd09e4c4d0e">SPI_BAUDRATEPRESCALER_16</link>   ((uint32_t)0x00000018)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___baud_rate___prescaler_1ga53fda39d29f04b815f525b7f8c8dd9c2">SPI_BAUDRATEPRESCALER_32</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___baud_rate___prescaler_1ga64129361cbd23907d14144befe2209f4">SPI_BAUDRATEPRESCALER_64</link>   ((uint32_t)0x00000028)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___baud_rate___prescaler_1ga939117a1ff97fbf4f1340cbb3141fb29">SPI_BAUDRATEPRESCALER_128</link>   ((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___baud_rate___prescaler_1ga4debd0953aeeb470eae28a42aa8289c2">SPI_BAUDRATEPRESCALER_256</link>   ((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___baud_rate___prescaler_1gae79f46ed9f91e39dc1f6912cb25fc716">IS_SPI_BAUDRATE_PRESCALER</link>(PRESCALER)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___m_s_b___l_s_b__transmission_1ga2280ac1a6ed587b516419b5df6a8ea55">SPI_FIRSTBIT_MSB</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___m_s_b___l_s_b__transmission_1ga8b608690a1adf9df40f271c228a479a3">SPI_FIRSTBIT_LSB</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___m_s_b___l_s_b__transmission_1gabee8e0302741f4a5c41b96af640c63ad">IS_SPI_FIRST_BIT</link>(BIT)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___t_i__mode_1ga609b88c83bda8bbb4ba9a7f673c034a2">SPI_TIMODE_DISABLED</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___t_i__mode_1ga18e6aa4b66deab2bb37a7ada4f9e89ee">SPI_TIMODE_ENABLED</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___t_i__mode_1ga812f7bf5919bc6e45727d6ac05c60b49">IS_SPI_TIMODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___c_r_c___calculation_1ga8b6d5ee09247d44354bf099a44a8e00c">SPI_CRCCALCULATION_DISABLED</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___c_r_c___calculation_1gae5a75572823d5dd97c6d1117902c47a1">SPI_CRCCALCULATION_ENABLED</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___c_r_c___calculation_1ga96e66460d09a553fd9996c53dcc4b252">IS_SPI_CRC_CALCULATION</link>(CALCULATION)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___interrupt__configuration__definition_1ga6f0778617fc5f58086e4e29cd3781f18">SPI_IT_TXE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___interrupt__configuration__definition_1ga6c6ea3686830c60d9363f97a5d1011cc">SPI_IT_RXNE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___interrupt__configuration__definition_1gace6a9377da7f18ea8b5c73163c2278d6">SPI_IT_ERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___flag__definition_1ga7bd627ae57160a2f0aad1736194b5999">SPI_FLAG_RXNE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___flag__definition_1gaf84a1e6af2739a6be58e1b23d9e6b914">SPI_FLAG_TXE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___flag__definition_1ga30fb6af50e1f3c61cb9de76b0101c889">SPI_FLAG_CRCERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___flag__definition_1gac7d3525ab98cc18f02270a4dba685897">SPI_FLAG_MODF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___flag__definition_1gab45264da2296c75495a7437a045513ea">SPI_FLAG_OVR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___flag__definition_1gaf19c77ee876a3598d616ac07d136fc46">SPI_FLAG_BSY</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___flag__definition_1ga27dd114d8adc70f1439c054289f9313a">SPI_FLAG_FRE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1ga0d846f9517715960873e854b4a0790b0">__HAL_SPI_RESET_HANDLE_STATE</link>(__HANDLE__)   ((__HANDLE__)-&gt;State = <link linkend="_group___s_p_i_1gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d">HAL_SPI_STATE_RESET</link>)</para>

<para>Reset SPI handle state. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1ga76064652f6f56d8868720b5541e854f5">__HAL_SPI_ENABLE_IT</link>(__HANDLE__,  __INTERRUPT__)   ((__HANDLE__)-&gt;Instance-&gt;CR2 |= (__INTERRUPT__))</para>

<para>Enable or disable the specified SPI interrupts. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1ga47fa7321c5755bfbff1a7229fbe5b21c">__HAL_SPI_DISABLE_IT</link>(__HANDLE__,  __INTERRUPT__)   ((__HANDLE__)-&gt;Instance-&gt;CR2 &amp;= (~(__INTERRUPT__)))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1gabdaab061e4603331a0ec4b9d651df0b5">__HAL_SPI_GET_IT_SOURCE</link>(__HANDLE__,  __INTERRUPT__)   ((((__HANDLE__)-&gt;Instance-&gt;CR2 &amp; (__INTERRUPT__)) == (__INTERRUPT__)) ? <link linkend="_group___exported__types_1gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</link> : <link linkend="_group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</link>)</para>

<para>Check if the specified SPI interrupt source is enabled or disabled. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1gaa0bbe5fb55f93fd277ddb6acf58cec53">__HAL_SPI_GET_FLAG</link>(__HANDLE__,  __FLAG__)   ((((__HANDLE__)-&gt;Instance-&gt;SR) &amp; (__FLAG__)) == (__FLAG__))</para>

<para>Check whether the specified SPI flag is set or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1gad1cb4100b67726531ad426d300f4cd26">__HAL_SPI_CLEAR_CRCERRFLAG</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;SR &amp;= ~(<link linkend="_group___s_p_i___flag__definition_1ga30fb6af50e1f3c61cb9de76b0101c889">SPI_FLAG_CRCERR</link>))</para>

<para>Clear the SPI CRCERR pending flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1ga6c88becbe528c542156bc201622efba2">__HAL_SPI_CLEAR_MODFFLAG</link>(__HANDLE__)</para>

<para>Clear the SPI MODF pending flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1gaf6af33b1c5d334b9fe7bb778c5b6442e">__HAL_SPI_CLEAR_OVRFLAG</link>(__HANDLE__)</para>

<para>Clear the SPI OVR pending flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1ga7ff182f5cf6c731318c882351d6d7ac2">__HAL_SPI_CLEAR_FREFLAG</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;SR)</para>

<para>Clear the SPI FRE pending flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1ga16d2d73c2b16004499ae8d492e71fd4e">__HAL_SPI_ENABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1 |=  <link linkend="_group___peripheral___registers___bits___definition_1gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1gaa10d88f87d16de53bd81dfb33bd56959">__HAL_SPI_DISABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1 &amp;=  ~<link linkend="_group___peripheral___registers___bits___definition_1gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1ga76eec5bbb44c873aa52966a9cb6c8f8c">IS_SPI_CRC_POLYNOMIAL</link>(POLYNOMIAL)   (((POLYNOMIAL) &gt;= 0x1) &amp;&amp; ((POLYNOMIAL) &lt;= 0xFFFF))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1ga0ce6f69a353e6be97cf4b1baa8217c61">__HAL_SPI_1LINE_TX</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1 |= <link linkend="_group___peripheral___registers___bits___definition_1ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1gad65dd79ecc8cabb54c3836676a0ca582">__HAL_SPI_1LINE_RX</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1 &amp;= ~<link linkend="_group___peripheral___registers___bits___definition_1ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i_1gabe0f481cf4cad7bb33d5a8c03bc8f9de">__HAL_SPI_RESET_CRC</link>(__HANDLE__)</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Typedefs    </title>
        <itemizedlist>
            <listitem><para>typedef struct <link linkend="_struct_____s_p_i___handle_type_def">__SPI_HandleTypeDef</link> <link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link></para>

<para>SPI handle Structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Enumerations    </title>
        <itemizedlist>
            <listitem><para>enum <link linkend="_group___s_p_i_1ga8891cb64e76198a860172d94c638c9b4">HAL_SPI_StateTypeDef</link> { 
<link linkend="_group___s_p_i_1gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d">HAL_SPI_STATE_RESET</link> = 0x00
, <link linkend="_group___s_p_i_1gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926">HAL_SPI_STATE_READY</link> = 0x01
, <link linkend="_group___s_p_i_1gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd">HAL_SPI_STATE_BUSY</link> = 0x02
, <link linkend="_group___s_p_i_1gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab">HAL_SPI_STATE_BUSY_TX</link> = 0x12
, 
<link linkend="_group___s_p_i_1gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277">HAL_SPI_STATE_BUSY_RX</link> = 0x22
, <link linkend="_group___s_p_i_1gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938">HAL_SPI_STATE_BUSY_TX_RX</link> = 0x32
, <link linkend="_group___s_p_i_1gga8891cb64e76198a860172d94c638c9b4a3cba266d2346abe3b62fa0acccab4711">HAL_SPI_STATE_ERROR</link> = 0x03
 }</para>

<para>HAL SPI State structure definition. </para>
</listitem>
            <listitem><para>enum <link linkend="_group___s_p_i_1gafabd084f961b80a2fd36388333718ed2">HAL_SPI_ErrorTypeDef</link> { 
<link linkend="_group___s_p_i_1ggafabd084f961b80a2fd36388333718ed2a1eb8d08ce7611b8f0f64d71b0671351d">HAL_SPI_ERROR_NONE</link> = 0x00
, <link linkend="_group___s_p_i_1ggafabd084f961b80a2fd36388333718ed2a8c90d53dc33431fb38e3ac4b0e671744">HAL_SPI_ERROR_MODF</link> = 0x01
, <link linkend="_group___s_p_i_1ggafabd084f961b80a2fd36388333718ed2a7e14740322660d6e1872080e8e9c7635">HAL_SPI_ERROR_CRC</link> = 0x02
, <link linkend="_group___s_p_i_1ggafabd084f961b80a2fd36388333718ed2ad3721d0c777f018b6ea6fc4f3a2a7aae">HAL_SPI_ERROR_OVR</link> = 0x04
, 
<link linkend="_group___s_p_i_1ggafabd084f961b80a2fd36388333718ed2a227db0c19bbc65e4f793896ae415a896">HAL_SPI_ERROR_FRE</link> = 0x08
, <link linkend="_group___s_p_i_1ggafabd084f961b80a2fd36388333718ed2a24afad5a9fa56acad3eb992da873e009">HAL_SPI_ERROR_DMA</link> = 0x10
, <link linkend="_group___s_p_i_1ggafabd084f961b80a2fd36388333718ed2a77b8d10d46a0b4efe3404f2899a37690">HAL_SPI_ERROR_FLAG</link> = 0x20
 }</para>

<para>HAL SPI Error Code structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1gaadb9d40e710c714d96b2501996658c44">HAL_SPI_Init</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1gaca2db2a7bbed96ac013c565080fb61f2">HAL_SPI_DeInit</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_p_i_1ga17f583be14b22caffa6c4e56dcd035ef">HAL_SPI_MspInit</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_p_i_1gabadc4d4974af1afd943e8d13589068e1">HAL_SPI_MspDeInit</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1ga02ec86e05d0702387c221f90b6f041a2">HAL_SPI_Transmit</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1gafdf43dbe4e5ef225bed6650b6e8c6313">HAL_SPI_Receive</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1ga7c3106fe01493a33b08e5c617f45aeb1">HAL_SPI_TransmitReceive</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1gafbb309aa738bb3296934fb1a39ffbf40">HAL_SPI_Transmit_IT</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi, uint8_t *pData, uint16_t Size)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1gaaae0af2e2db7e7549b52b020a18f6168">HAL_SPI_Receive_IT</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi, uint8_t *pData, uint16_t Size)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1ga518c43d8323499451e7f4782a9dc6e32">HAL_SPI_TransmitReceive_IT</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1ga6aebe304396c3e18b55f926dae0dadcb">HAL_SPI_Transmit_DMA</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi, uint8_t *pData, uint16_t Size)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1ga626bb2ec54e7b6ff9bd5d807ae6e6e24">HAL_SPI_Receive_DMA</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi, uint8_t *pData, uint16_t Size)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___s_p_i_1ga228553c64b10b8dade9fee525a8a489d">HAL_SPI_TransmitReceive_DMA</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_p_i_1gaf3da6e0a87468bc039b578c21329df47">HAL_SPI_IRQHandler</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_p_i_1ga0a99ab4f6aa6ee7dc2abca5483910dde">HAL_SPI_TxCpltCallback</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_p_i_1ga3df7021fe24cf874f8b1eec5bd5f4cb3">HAL_SPI_RxCpltCallback</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_p_i_1ga04e63f382f172164c8e7cae4ff5d883c">HAL_SPI_TxRxCpltCallback</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para>void <link linkend="_group___s_p_i_1ga3db7835e7e7ac335887f62fedf156926">HAL_SPI_ErrorCallback</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para><link linkend="_group___s_p_i_1ga8891cb64e76198a860172d94c638c9b4">HAL_SPI_StateTypeDef</link> <link linkend="_group___s_p_i_1ga4e599e7fac80bb2eb0fd3f1737e50a5e">HAL_SPI_GetState</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
            <listitem><para><link linkend="_group___s_p_i_1gafabd084f961b80a2fd36388333718ed2">HAL_SPI_ErrorTypeDef</link> <link linkend="_group___s_p_i_1ga40c9e31d89881be808e36929221cffe5">HAL_SPI_GetError</link> (<link linkend="_group___s_p_i_1gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</link> *hspi)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Header file of SPI HAL module. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team </para>
</formalpara>
<formalpara><title>Version</title>

<para>V1.1.0RC2 </para>
</formalpara>
<formalpara><title>Date</title>

<para>14-May-2014</para>
</formalpara>
<caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; COPYRIGHT(c) 2014 STMicroelectronics</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:<orderedlist>
<listitem>
<para>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</para>
</listitem><listitem>
<para>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</para>
</listitem><listitem>
<para>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</para>
</listitem></orderedlist>
</para>

<para>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </para>
<para>
Definition in file <link linkend="_stm32f4xx__hal__spi_8h_source">stm32f4xx_hal_spi.h</link>.</para>
</section>
</section>
