Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 11 09:22:20 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             221 |          104 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           37 |
| Yes          | No                    | No                     |            1251 |          406 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1341 |          599 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                 Enable Signal                                                                                |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                     |                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/instruction_1_fu_426                                                        |                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/agg_tmp34_0_0_reg_170859_out                                                | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/agg_tmp34_0_0_reg_1708      |                6 |              6 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1_fu_346/flow_control_loop_pipe_sequential_init_U/E[0]                               |                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_condition_3883                                                           | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[19]_i_1_n_0                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_condition_3883                                                           | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[16]_i_1_n_0                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/has_no_dest_V_1_fu_7860                                                     |                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0               |                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                     |                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                     |                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                 |                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                           |                                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                   |                                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                            |                                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/agg_tmp34_0_0_reg_170859_out                                                | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rv2_3_fu_794[31]                                                     |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/ap_CS_fsm_state3                                                                                                                       |                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_6580                                                       |                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_0_reg_169033_out |                                                                                                                                                                       |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                      |                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_func3_3_reg_71130                                                |                                                                                                                                                                       |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/aw_hs                                                                                                                  |                                                                                                                                                                       |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                      |                                                                                                                                                                       |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                        |                                                                                                                                                                       |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_CS_fsm_pp0_stage1                                                        | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/result_42_reg_18855[7]                                               |               20 |             30 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_32_fu_5780_in                                                      | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_32_fu_578[31]_i_1_n_0                                       |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_0             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                              |                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                      |                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]               | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[2]_3             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[2]_2             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[2]_1             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[2]_0             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[0]_3             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_8             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/has_no_dest_V_1_fu_786_reg[0]_4    | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_0_reg_169033_out | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/and_ln32_1_reg_18721_reg[0] |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_3             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[0]               | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/has_no_dest_V_1_fu_786_reg[0]      | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[2]               | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_4             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_9             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/has_no_dest_V_1_fu_786_reg[0]_0    | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/has_no_dest_V_1_fu_786_reg[0]_3    | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/has_no_dest_V_1_fu_786_reg[0]_6    | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_1             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[0]_6             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_2             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/has_no_dest_V_1_fu_786_reg[0]_1    | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/has_no_dest_V_1_fu_786_reg[0]_2    | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                               | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/SS[0]                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_6             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[0]_4             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[0]_5             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_7             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[1]_5             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[0]_2             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[0]_1             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/has_no_dest_V_1_fu_786_reg[0]_5    | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/rd_V_1_fu_790_reg[0]_0             | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                 |                                                                                                                                                                       |                7 |             40 |         5.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                 |                                                                                                                                                                       |                7 |             40 |         5.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                     |                                                                                                                                                                       |               10 |             40 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                 |                                                                                                                                                                       |               11 |             40 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                            |                                                                                                                                                                       |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                   |                                                                                                                                                                       |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/SS[0]                                                                                                           |               25 |             48 |         1.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_condition_3883                                                           |                                                                                                                                                                       |               19 |             52 |         2.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_func7_V_fu_6860                                                         |                                                                                                                                                                       |               20 |             56 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/msize_V_fu_442                                                              |                                                                                                                                                                       |               13 |             58 |         4.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/ap_CS_fsm_state5                                                                                                                       | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/SS[0]                                                                                                           |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/agg_tmp34_0_0_reg_170859_out                                                | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_1_fu_7460 |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/e_from_i_rv1_fu_7340                                                        |                                                                                                                                                                       |               27 |             69 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/agg_tmp34_0_0_reg_170859_out                                                |                                                                                                                                                                       |               45 |            117 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414_code_ram_ce0     |                                                                                                                                                                       |               38 |            134 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              |                                                                                                                                                                       |              105 |            222 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_CS_fsm_pp0_stage1                                                        |                                                                                                                                                                       |               90 |            256 |         2.84 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


