###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        93107   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        77729   # Number of read row buffer hits
num_read_cmds                  =        93107   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15395   # Number of ACT commands
num_pre_cmds                   =        15380   # Number of PRE commands
num_ondemand_pres              =         2721   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6515106   # Cyles of rank active rank.0
rank_active_cycles.1           =      6057278   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3484894   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3942722   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        84036   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          355   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           70   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           49   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           32   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           16   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           16   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           16   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           12   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8497   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        49527   # Read request latency (cycles)
read_latency[40-59]            =        21726   # Read request latency (cycles)
read_latency[60-79]            =         7419   # Read request latency (cycles)
read_latency[80-99]            =         2166   # Read request latency (cycles)
read_latency[100-119]          =         1433   # Read request latency (cycles)
read_latency[120-139]          =         1167   # Read request latency (cycles)
read_latency[140-159]          =          765   # Read request latency (cycles)
read_latency[160-179]          =          720   # Read request latency (cycles)
read_latency[180-199]          =          614   # Read request latency (cycles)
read_latency[200-]             =         7570   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.75407e+08   # Read energy
act_energy                     =  4.21207e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.67275e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.89251e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.06543e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.77974e+09   # Active standby energy rank.1
average_read_latency           =      79.4709   # Average read request latency (cycles)
average_interarrival           =      107.393   # Average request interarrival latency (cycles)
total_energy                   =  1.25326e+10   # Total energy (pJ)
average_power                  =      1253.26   # Average power (mW)
average_bandwidth              =     0.794513   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        86647   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        72314   # Number of read row buffer hits
num_read_cmds                  =        86647   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        14343   # Number of ACT commands
num_pre_cmds                   =        14327   # Number of PRE commands
num_ondemand_pres              =         2589   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6245925   # Cyles of rank active rank.0
rank_active_cycles.1           =      6304823   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3754075   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3695177   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        77476   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          443   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          117   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           49   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           37   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           15   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           19   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           10   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8455   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        48828   # Read request latency (cycles)
read_latency[40-59]            =        20623   # Read request latency (cycles)
read_latency[60-79]            =         6698   # Read request latency (cycles)
read_latency[80-99]            =         1947   # Read request latency (cycles)
read_latency[100-119]          =         1354   # Read request latency (cycles)
read_latency[120-139]          =         1023   # Read request latency (cycles)
read_latency[140-159]          =          603   # Read request latency (cycles)
read_latency[160-179]          =          520   # Read request latency (cycles)
read_latency[180-199]          =          478   # Read request latency (cycles)
read_latency[200-]             =         4573   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.49361e+08   # Read energy
act_energy                     =  3.92424e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80196e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.77368e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.89746e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.93421e+09   # Active standby energy rank.1
average_read_latency           =      60.8486   # Average read request latency (cycles)
average_interarrival           =      115.399   # Average request interarrival latency (cycles)
total_energy                   =  1.25006e+10   # Total energy (pJ)
average_power                  =      1250.06   # Average power (mW)
average_bandwidth              =     0.739388   # Average bandwidth
