{
  "module_name": "jpeg_v2_0.h",
  "hash_id": "3d84acae14012f8dbb4e5efaf5c43144c00a11b9a615ba4231d844ae87a00cd3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.h",
  "human_readable_source": " \n\n#ifndef __JPEG_V2_0_H__\n#define __JPEG_V2_0_H__\n\n#define mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET\t\t\t\t0x1bfff\n#define mmUVD_JPEG_GPCOM_CMD_INTERNAL_OFFSET\t\t\t\t0x4029\n#define mmUVD_JPEG_GPCOM_DATA0_INTERNAL_OFFSET\t\t\t\t0x402a\n#define mmUVD_JPEG_GPCOM_DATA1_INTERNAL_OFFSET\t\t\t\t0x402b\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_INTERNAL_OFFSET\t\t0x40ea\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_INTERNAL_OFFSET\t\t0x40eb\n#define mmUVD_LMI_JRBC_IB_VMID_INTERNAL_OFFSET\t\t\t\t0x40cf\n#define mmUVD_LMI_JPEG_VMID_INTERNAL_OFFSET\t\t\t\t0x40d1\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET\t\t\t0x40e8\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET\t\t0x40e9\n#define mmUVD_JRBC_IB_SIZE_INTERNAL_OFFSET\t\t\t\t0x4082\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW_INTERNAL_OFFSET\t\t0x40ec\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH_INTERNAL_OFFSET\t\t0x40ed\n#define mmUVD_JRBC_RB_COND_RD_TIMER_INTERNAL_OFFSET\t\t\t0x4085\n#define mmUVD_JRBC_RB_REF_DATA_INTERNAL_OFFSET\t\t\t\t0x4084\n#define mmUVD_JRBC_STATUS_INTERNAL_OFFSET\t\t\t\t0x4089\n#define mmUVD_JPEG_PITCH_INTERNAL_OFFSET\t\t\t\t0x401f\n#define mmUVD_JPEG_IH_CTRL_INTERNAL_OFFSET\t\t\t\t0x4149\n\n#define JRBC_DEC_EXTERNAL_REG_WRITE_ADDR\t\t\t\t0x18000\n\nvoid jpeg_v2_0_dec_ring_insert_start(struct amdgpu_ring *ring);\nvoid jpeg_v2_0_dec_ring_insert_end(struct amdgpu_ring *ring);\nvoid jpeg_v2_0_dec_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,\n\t\t\t\tunsigned flags);\nvoid jpeg_v2_0_dec_ring_emit_ib(struct amdgpu_ring *ring, struct amdgpu_job *job,\n\t\t\t\tstruct amdgpu_ib *ib, uint32_t flags);\nvoid jpeg_v2_0_dec_ring_emit_reg_wait(struct amdgpu_ring *ring, uint32_t reg,\n\t\t\t\tuint32_t val, uint32_t mask);\nvoid jpeg_v2_0_dec_ring_emit_vm_flush(struct amdgpu_ring *ring,\n\t\t\t\tunsigned vmid, uint64_t pd_addr);\nvoid jpeg_v2_0_dec_ring_emit_wreg(struct amdgpu_ring *ring, uint32_t reg, uint32_t val);\nvoid jpeg_v2_0_dec_ring_nop(struct amdgpu_ring *ring, uint32_t count);\n\nextern const struct amdgpu_ip_block_version jpeg_v2_0_ip_block;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}